Fitter report for cmos_sdram_vga
Sat Jul 09 17:24:22 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sat Jul 09 17:24:22 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; cmos_sdram_vga                                  ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE6F17C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 3,161 / 6,272 ( 50 % )                          ;
;     Total combinational functions  ; 2,152 / 6,272 ( 34 % )                          ;
;     Dedicated logic registers      ; 1,977 / 6,272 ( 32 % )                          ;
; Total registers                    ; 2044                                            ;
; Total pins                         ; 75 / 180 ( 42 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 126,208 / 276,480 ( 46 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 2 / 2 ( 100 % )                                 ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6F17C8                           ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.2%      ;
;     Processor 3            ;   4.5%      ;
;     Processor 4            ;   3.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                              ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                         ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[0]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[0]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[1]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[1]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[2]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[2]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[3]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[3]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[4]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[4]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[5]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[5]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[6]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[6]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[7]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[7]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[8]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[8]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[9]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[9]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[10]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[10] ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[11]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[11] ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[12]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[12] ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[13]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[13] ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[14]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[14] ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[15]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[15] ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[0]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[1]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[2]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[3]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[4]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[5]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[6]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[7]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[8]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[9]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[10]~output                                                                                                                                    ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[11]~output                                                                                                                                    ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[12]~output                                                                                                                                    ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_bank[0]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_bank[1]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                   ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_wen~output                                                                                                                                         ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                   ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_casn~output                                                                                                                                        ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                   ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_rasn~output                                                                                                                                        ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_csn~output                                                                                                                                         ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[0]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[1]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[2]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[3]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[4]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[5]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[6]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[7]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[8]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[9]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1                 ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[10]~output                                                                                                                                      ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                 ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[11]~output                                                                                                                                      ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1                 ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[12]~output                                                                                                                                      ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1                 ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[13]~output                                                                                                                                      ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1                 ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[14]~output                                                                                                                                      ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1                 ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[15]~output                                                                                                                                      ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[0]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[1]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[2]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[3]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[4]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[5]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[6]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[7]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[8]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10                        ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[9]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11                        ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[10]~output                                                                                                                                      ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12                        ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[11]~output                                                                                                                                      ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13                        ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[12]~output                                                                                                                                      ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14                        ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[13]~output                                                                                                                                      ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15                        ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[14]~output                                                                                                                                      ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[15]~output                                                                                                                                      ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[0]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[0]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[1]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[1]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[2]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[2]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[3]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[3]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[4]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[4]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[5]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[5]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[6]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[6]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[7]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[7]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[8]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[8]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[9]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[9]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[10]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[10]~input                                                                                                                                       ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[11]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[11]~input                                                                                                                                       ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[12]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[12]~input                                                                                                                                       ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[13]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[13]~input                                                                                                                                       ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[14]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[14]~input                                                                                                                                       ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[15]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[15]~input                                                                                                                                       ; O                ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                           ;
+-----------------------------+----------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                   ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
; Weak Pull-Up Resistor       ; top                              ;              ; sdram_dq         ; ON            ; QSF Assignment             ;
+-----------------------------+----------------------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4477 ) ; 0.00 % ( 0 / 4477 )        ; 0.00 % ( 0 / 4477 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4477 ) ; 0.00 % ( 0 / 4477 )        ; 0.00 % ( 0 / 4477 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2481 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 216 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1764 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in I:/FPGA/fpga_pro/cmos_sdram_vga/prj/output_files/cmos_sdram_vga.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 3,161 / 6,272 ( 50 % )     ;
;     -- Combinational with no register       ; 1184                       ;
;     -- Register only                        ; 1009                       ;
;     -- Combinational with a register        ; 968                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1208                       ;
;     -- 3 input functions                    ; 494                        ;
;     -- <=2 input functions                  ; 450                        ;
;     -- Register only                        ; 1009                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1907                       ;
;     -- arithmetic mode                      ; 245                        ;
;                                             ;                            ;
; Total registers*                            ; 2,044 / 7,124 ( 29 % )     ;
;     -- Dedicated logic registers            ; 1,977 / 6,272 ( 32 % )     ;
;     -- I/O registers                        ; 67 / 852 ( 8 % )           ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 277 / 392 ( 71 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 75 / 180 ( 42 % )          ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 17 / 30 ( 57 % )           ;
; Total block memory bits                     ; 126,208 / 276,480 ( 46 % ) ;
; Total block memory implementation bits      ; 156,672 / 276,480 ( 57 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )             ;
; PLLs                                        ; 2 / 2 ( 100 % )            ;
; Global signals                              ; 8                          ;
;     -- Global clocks                        ; 8 / 10 ( 80 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 8.7% / 8.4% / 9.1%         ;
; Peak interconnect usage (total/H/V)         ; 17.1% / 14.9% / 20.1%      ;
; Maximum fan-out                             ; 828                        ;
; Highest non-global fan-out                  ; 195                        ;
; Total fan-out                               ; 14765                      ;
; Average fan-out                             ; 2.88                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Statistic                                    ; Top                  ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                ; Low                            ; Low                            ;
;                                              ;                      ;                    ;                                ;                                ;
; Total logic elements                         ; 1707 / 6272 ( 27 % ) ; 149 / 6272 ( 2 % ) ; 1305 / 6272 ( 21 % )           ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register        ; 998                  ; 58                 ; 128                            ; 0                              ;
;     -- Register only                         ; 211                  ; 24                 ; 774                            ; 0                              ;
;     -- Combinational with a register         ; 498                  ; 67                 ; 403                            ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                    ;                                ;                                ;
;     -- 4 input functions                     ; 912                  ; 54                 ; 242                            ; 0                              ;
;     -- 3 input functions                     ; 295                  ; 36                 ; 163                            ; 0                              ;
;     -- <=2 input functions                   ; 289                  ; 35                 ; 126                            ; 0                              ;
;     -- Register only                         ; 211                  ; 24                 ; 774                            ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Logic elements by mode                       ;                      ;                    ;                                ;                                ;
;     -- normal mode                           ; 1339                 ; 117                ; 451                            ; 0                              ;
;     -- arithmetic mode                       ; 157                  ; 8                  ; 80                             ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Total registers                              ; 776                  ; 91                 ; 1177                           ; 0                              ;
;     -- Dedicated logic registers             ; 709 / 6272 ( 11 % )  ; 91 / 6272 ( 1 % )  ; 1177 / 6272 ( 19 % )           ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                         ; 134                  ; 0                  ; 0                              ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Total LABs:  partially or completely used    ; 145 / 392 ( 37 % )   ; 12 / 392 ( 3 % )   ; 129 / 392 ( 33 % )             ; 0 / 392 ( 0 % )                ;
;                                              ;                      ;                    ;                                ;                                ;
; Virtual pins                                 ; 0                    ; 0                  ; 0                              ; 0                              ;
; I/O pins                                     ; 75                   ; 0                  ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ; 0 / 30 ( 0 % )                 ;
; Total memory bits                            ; 67840                ; 0                  ; 58368                          ; 0                              ;
; Total RAM block bits                         ; 92160                ; 0                  ; 64512                          ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )                  ; 2 / 2 ( 100 % )                ;
; M9K                                          ; 10 / 30 ( 33 % )     ; 0 / 30 ( 0 % )     ; 7 / 30 ( 23 % )                ; 0 / 30 ( 0 % )                 ;
; Clock control block                          ; 3 / 12 ( 25 % )      ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )                 ; 4 / 12 ( 33 % )                ;
; Double Data Rate I/O output circuitry        ; 35 / 185 ( 18 % )    ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ; 0 / 185 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 185 ( 8 % )     ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ; 0 / 185 ( 0 % )                ;
;                                              ;                      ;                    ;                                ;                                ;
; Connections                                  ;                      ;                    ;                                ;                                ;
;     -- Input Connections                     ; 630                  ; 134                ; 1484                           ; 4                              ;
;     -- Registered Input Connections          ; 604                  ; 101                ; 1230                           ; 0                              ;
;     -- Output Connections                    ; 1454                 ; 152                ; 34                             ; 612                            ;
;     -- Registered Output Connections         ; 66                   ; 152                ; 0                              ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Internal Connections                         ;                      ;                    ;                                ;                                ;
;     -- Total Connections                     ; 9770                 ; 858                ; 5743                           ; 627                            ;
;     -- Registered Connections                ; 3664                 ; 610                ; 3192                           ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; External Connections                         ;                      ;                    ;                                ;                                ;
;     -- Top                                   ; 34                   ; 123                ; 1311                           ; 616                            ;
;     -- sld_hub:auto_hub                      ; 123                  ; 20                 ; 143                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0        ; 1311                 ; 143                ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 616                  ; 0                  ; 0                              ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Partition Interface                          ;                      ;                    ;                                ;                                ;
;     -- Input Ports                           ; 16                   ; 45                 ; 240                            ; 4                              ;
;     -- Output Ports                          ; 103                  ; 62                 ; 129                            ; 4                              ;
;     -- Bidir Ports                           ; 17                   ; 0                  ; 0                              ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Registered Ports                             ;                      ;                    ;                                ;                                ;
;     -- Registered Input Ports                ; 0                    ; 4                  ; 29                             ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 29                 ; 115                            ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Port Connectivity                            ;                      ;                    ;                                ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 0                  ; 17                             ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 28                 ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                  ; 15                             ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                  ; 1                              ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 25                 ; 61                             ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 30                 ; 75                             ; 2                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 29                 ; 117                            ; 0                              ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk         ; E1    ; 1        ; 0            ; 11           ; 7            ; 829                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[0] ; F5    ; 1        ; 0            ; 23           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[1] ; G5    ; 1        ; 0            ; 19           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[2] ; D4    ; 1        ; 0            ; 23           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[3] ; M1    ; 2        ; 0            ; 11           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[4] ; F3    ; 1        ; 0            ; 21           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[5] ; F2    ; 1        ; 0            ; 19           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[6] ; E5    ; 1        ; 0            ; 23           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[7] ; C3    ; 8        ; 1            ; 24           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_href   ; D1    ; 1        ; 0            ; 21           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_pclk   ; D5    ; 8        ; 3            ; 24           ; 0            ; 116                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_vsync  ; F6    ; 8        ; 11           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rst_n       ; E15   ; 6        ; 34           ; 12           ; 0            ; 476                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cmos_pwdn      ; G2    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_reset     ; F1    ; 1        ; 0            ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_scl       ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_xclk      ; D3    ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; T8    ; 3        ; 16           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; R8    ; 3        ; 16           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; R16   ; 5        ; 34           ; 5            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; T15   ; 4        ; 30           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; P9    ; 4        ; 25           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; T9    ; 4        ; 18           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; R9    ; 4        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; L16   ; 5        ; 34           ; 8            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; L15   ; 5        ; 34           ; 8            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; N16   ; 5        ; 34           ; 7            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; N15   ; 5        ; 34           ; 7            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; P16   ; 5        ; 34           ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; P15   ; 5        ; 34           ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_bank[0]  ; R7    ; 3        ; 11           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_bank[1]  ; T7    ; 3        ; 13           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_casn     ; T5    ; 3        ; 9            ; 0            ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_csn      ; T6    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_rasn     ; R6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_wen      ; N1    ; 2        ; 0            ; 7            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_hsync      ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[0]     ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[10]    ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[11]    ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[12]    ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[13]    ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[14]    ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[15]    ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[1]     ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[2]     ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[3]     ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[4]     ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[5]     ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[6]     ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[7]     ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[8]     ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[9]     ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_vsync      ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                               ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; cmos_sda     ; D6    ; 8        ; 3            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; cmos_top:u_cmos|i2c_master:u_i2c|sda_out_en (inverted)                                                                            ;
; sdram_dq[0]  ; R5    ; 3        ; 9            ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe               ;
; sdram_dq[10] ; R12   ; 4        ; 23           ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10 ;
; sdram_dq[11] ; T12   ; 4        ; 25           ; 0            ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11 ;
; sdram_dq[12] ; T10   ; 4        ; 21           ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12 ;
; sdram_dq[13] ; R10   ; 4        ; 21           ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13 ;
; sdram_dq[14] ; T11   ; 4        ; 23           ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14 ;
; sdram_dq[15] ; R11   ; 4        ; 23           ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15 ;
; sdram_dq[1]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1  ;
; sdram_dq[2]  ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2  ;
; sdram_dq[3]  ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3  ;
; sdram_dq[4]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4  ;
; sdram_dq[5]  ; R1    ; 2        ; 0            ; 5            ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5  ;
; sdram_dq[6]  ; P2    ; 2        ; 0            ; 4            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6  ;
; sdram_dq[7]  ; P1    ; 2        ; 0            ; 4            ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7  ;
; sdram_dq[8]  ; R13   ; 4        ; 28           ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8  ;
; sdram_dq[9]  ; T13   ; 4        ; 28           ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 14 / 17 ( 82 % ) ; 2.5V          ; --           ;
; 2        ; 6 / 19 ( 32 % )  ; 2.5V          ; --           ;
; 3        ; 13 / 26 ( 50 % ) ; 2.5V          ; --           ;
; 4        ; 14 / 27 ( 52 % ) ; 2.5V          ; --           ;
; 5        ; 7 / 25 ( 28 % )  ; 2.5V          ; --           ;
; 6        ; 6 / 14 ( 43 % )  ; 2.5V          ; --           ;
; 7        ; 13 / 26 ( 50 % ) ; 2.5V          ; --           ;
; 8        ; 7 / 26 ( 27 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; vga_rgb[14]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; vga_rgb[12]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; vga_rgb[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; vga_rgb[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; vga_rgb[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; vga_rgb[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; vga_rgb[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; vga_rgb[13]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; vga_rgb[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; vga_rgb[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; vga_rgb[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; vga_rgb[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; vga_rgb[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; vga_rgb[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; cmos_din[7]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; cmos_scl                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; vga_rgb[15]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; vga_rgb[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; vga_hsync                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; cmos_href                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; cmos_xclk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ; 0          ; 1        ; cmos_din[2]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 198        ; 8        ; cmos_pclk                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; cmos_sda                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; vga_vsync                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; cmos_din[6]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; cmos_reset                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; cmos_din[5]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; cmos_din[4]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; cmos_din[0]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 185        ; 8        ; cmos_vsync                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; cmos_pwdn                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; cmos_din[1]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; cmos_din[3]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; sdram_wen                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; sdram_dqm[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; sdram_dq[7]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; P2       ; 43         ; 2        ; sdram_dq[6]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; sdram_dq[5]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; sdram_dq[3]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; R4       ; 53         ; 3        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; sdram_dq[0]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; R6       ; 63         ; 3        ; sdram_rasn                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; sdram_bank[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; sdram_dq[13]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; R11      ; 83         ; 4        ; sdram_dq[15]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; R12      ; 85         ; 4        ; sdram_dq[10]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; R13      ; 91         ; 4        ; sdram_dq[8]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; R14      ; 97         ; 4        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; sdram_dq[4]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; T3       ; 48         ; 3        ; sdram_dq[2]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; T4       ; 54         ; 3        ; sdram_dq[1]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; T5       ; 62         ; 3        ; sdram_casn                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; sdram_csn                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; sdram_bank[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; sdram_dq[12]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; T11      ; 84         ; 4        ; sdram_dq[14]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; T12      ; 86         ; 4        ; sdram_dq[11]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; T13      ; 92         ; 4        ; sdram_dq[9]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; T14      ; 95         ; 4        ; sdram_dqm[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; sdram_addr[12]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                ;
+-------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------------+
; Name                          ; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 ; pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------------+
; SDC pin name                  ; u_pll0|altpll_component|auto_generated|pll1                         ; u_pll1|altpll_component|auto_generated|pll1                          ;
; PLL mode                      ; Normal                                                              ; Normal                                                               ;
; Compensate clock              ; clock0                                                              ; clock0                                                               ;
; Compensated input/output pins ; --                                                                  ; --                                                                   ;
; Switchover type               ; --                                                                  ; --                                                                   ;
; Input frequency 0             ; 50.0 MHz                                                            ; 50.0 MHz                                                             ;
; Input frequency 1             ; --                                                                  ; --                                                                   ;
; Nominal PFD frequency         ; 50.0 MHz                                                            ; 50.0 MHz                                                             ;
; Nominal VCO frequency         ; 600.0 MHz                                                           ; 500.0 MHz                                                            ;
; VCO post scale K counter      ; 2                                                                   ; 2                                                                    ;
; VCO frequency control         ; Auto                                                                ; Auto                                                                 ;
; VCO phase shift step          ; 208 ps                                                              ; 250 ps                                                               ;
; VCO multiply                  ; --                                                                  ; --                                                                   ;
; VCO divide                    ; --                                                                  ; --                                                                   ;
; Freq min lock                 ; 25.0 MHz                                                            ; 30.0 MHz                                                             ;
; Freq max lock                 ; 54.18 MHz                                                           ; 65.02 MHz                                                            ;
; M VCO Tap                     ; 0                                                                   ; 0                                                                    ;
; M Initial                     ; 1                                                                   ; 1                                                                    ;
; M value                       ; 12                                                                  ; 10                                                                   ;
; N value                       ; 1                                                                   ; 1                                                                    ;
; Charge pump current           ; setting 1                                                           ; setting 1                                                            ;
; Loop filter resistance        ; setting 27                                                          ; setting 27                                                           ;
; Loop filter capacitance       ; setting 0                                                           ; setting 0                                                            ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                  ; 1.03 MHz to 1.97 MHz                                                 ;
; Bandwidth type                ; Medium                                                              ; Medium                                                               ;
; Real time reconfigurable      ; Off                                                                 ; Off                                                                  ;
; Scan chain MIF file           ; --                                                                  ; --                                                                   ;
; Preserve PLL counter order    ; Off                                                                 ; Off                                                                  ;
; PLL location                  ; PLL_1                                                               ; PLL_2                                                                ;
; Inclk0 signal                 ; clk                                                                 ; clk                                                                  ;
; Inclk1 signal                 ; --                                                                  ; --                                                                   ;
; Inclk0 signal type            ; Dedicated Pin                                                       ; Global Clock                                                         ;
; Inclk1 signal type            ; --                                                                  ; --                                                                   ;
+-------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+
; Name                                                                             ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift   ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                       ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0]  ; clock0       ; 12   ; 25  ; 24.0 MHz         ; 0 (0 ps)      ; 1.80 (208 ps)    ; 50/50      ; C0      ; 25            ; 13/12 Odd  ; --            ; 1       ; 0       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1]  ; clock1       ; 3    ; 2   ; 75.0 MHz         ; 0 (0 ps)      ; 5.63 (208 ps)    ; 50/50      ; C1      ; 8             ; 4/4 Even   ; --            ; 1       ; 0       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ;
; pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)      ; 9.00 (250 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 108 (3000 ps) ; 9.00 (250 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 2       ; 4       ; u_pll1|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; cmos_xclk      ; Incomplete set of assignments ;
; cmos_pwdn      ; Incomplete set of assignments ;
; cmos_reset     ; Incomplete set of assignments ;
; cmos_scl       ; Incomplete set of assignments ;
; sdram_clk      ; Incomplete set of assignments ;
; sdram_cke      ; Incomplete set of assignments ;
; sdram_csn      ; Incomplete set of assignments ;
; sdram_rasn     ; Incomplete set of assignments ;
; sdram_casn     ; Incomplete set of assignments ;
; sdram_wen      ; Incomplete set of assignments ;
; sdram_bank[0]  ; Incomplete set of assignments ;
; sdram_bank[1]  ; Incomplete set of assignments ;
; sdram_addr[0]  ; Incomplete set of assignments ;
; sdram_addr[1]  ; Incomplete set of assignments ;
; sdram_addr[2]  ; Incomplete set of assignments ;
; sdram_addr[3]  ; Incomplete set of assignments ;
; sdram_addr[4]  ; Incomplete set of assignments ;
; sdram_addr[5]  ; Incomplete set of assignments ;
; sdram_addr[6]  ; Incomplete set of assignments ;
; sdram_addr[7]  ; Incomplete set of assignments ;
; sdram_addr[8]  ; Incomplete set of assignments ;
; sdram_addr[9]  ; Incomplete set of assignments ;
; sdram_addr[10] ; Incomplete set of assignments ;
; sdram_addr[11] ; Incomplete set of assignments ;
; sdram_addr[12] ; Incomplete set of assignments ;
; sdram_dqm[0]   ; Incomplete set of assignments ;
; sdram_dqm[1]   ; Incomplete set of assignments ;
; vga_rgb[0]     ; Incomplete set of assignments ;
; vga_rgb[1]     ; Incomplete set of assignments ;
; vga_rgb[2]     ; Incomplete set of assignments ;
; vga_rgb[3]     ; Incomplete set of assignments ;
; vga_rgb[4]     ; Incomplete set of assignments ;
; vga_rgb[5]     ; Incomplete set of assignments ;
; vga_rgb[6]     ; Incomplete set of assignments ;
; vga_rgb[7]     ; Incomplete set of assignments ;
; vga_rgb[8]     ; Incomplete set of assignments ;
; vga_rgb[9]     ; Incomplete set of assignments ;
; vga_rgb[10]    ; Incomplete set of assignments ;
; vga_rgb[11]    ; Incomplete set of assignments ;
; vga_rgb[12]    ; Incomplete set of assignments ;
; vga_rgb[13]    ; Incomplete set of assignments ;
; vga_rgb[14]    ; Incomplete set of assignments ;
; vga_rgb[15]    ; Incomplete set of assignments ;
; vga_hsync      ; Incomplete set of assignments ;
; vga_vsync      ; Incomplete set of assignments ;
; cmos_sda       ; Incomplete set of assignments ;
; sdram_dq[0]    ; Incomplete set of assignments ;
; sdram_dq[1]    ; Incomplete set of assignments ;
; sdram_dq[2]    ; Incomplete set of assignments ;
; sdram_dq[3]    ; Incomplete set of assignments ;
; sdram_dq[4]    ; Incomplete set of assignments ;
; sdram_dq[5]    ; Incomplete set of assignments ;
; sdram_dq[6]    ; Incomplete set of assignments ;
; sdram_dq[7]    ; Incomplete set of assignments ;
; sdram_dq[8]    ; Incomplete set of assignments ;
; sdram_dq[9]    ; Incomplete set of assignments ;
; sdram_dq[10]   ; Incomplete set of assignments ;
; sdram_dq[11]   ; Incomplete set of assignments ;
; sdram_dq[12]   ; Incomplete set of assignments ;
; sdram_dq[13]   ; Incomplete set of assignments ;
; sdram_dq[14]   ; Incomplete set of assignments ;
; sdram_dq[15]   ; Incomplete set of assignments ;
; cmos_din[0]    ; Incomplete set of assignments ;
; cmos_din[1]    ; Incomplete set of assignments ;
; cmos_din[2]    ; Incomplete set of assignments ;
; cmos_din[3]    ; Incomplete set of assignments ;
; cmos_din[4]    ; Incomplete set of assignments ;
; cmos_din[5]    ; Incomplete set of assignments ;
; cmos_din[6]    ; Incomplete set of assignments ;
; cmos_din[7]    ; Incomplete set of assignments ;
; cmos_pclk      ; Incomplete set of assignments ;
; rst_n          ; Incomplete set of assignments ;
; clk            ; Incomplete set of assignments ;
; cmos_href      ; Incomplete set of assignments ;
; cmos_vsync     ; Incomplete set of assignments ;
+----------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                                         ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
; |top                                                                                                                                    ; 3161 (1)    ; 1977 (0)                  ; 67 (67)       ; 126208      ; 17   ; 0            ; 0       ; 0         ; 75   ; 0            ; 1184 (1)     ; 1009 (0)          ; 968 (0)          ; |top                                                                                                                                                                                                                                                                                                                                            ; top                                                 ; work            ;
;    |capture:u_capture|                                                                                                                  ; 63 (63)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 16 (16)           ; 28 (28)          ; |top|capture:u_capture                                                                                                                                                                                                                                                                                                                          ; capture                                             ; work            ;
;    |cmos_top:u_cmos|                                                                                                                    ; 763 (0)     ; 69 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 694 (0)      ; 4 (0)             ; 65 (0)           ; |top|cmos_top:u_cmos                                                                                                                                                                                                                                                                                                                            ; cmos_top                                            ; work            ;
;       |cmos_config:u_cfg|                                                                                                               ; 701 (701)   ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 662 (662)    ; 1 (1)             ; 38 (38)          ; |top|cmos_top:u_cmos|cmos_config:u_cfg                                                                                                                                                                                                                                                                                                          ; cmos_config                                         ; work            ;
;       |i2c_master:u_i2c|                                                                                                                ; 64 (64)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 3 (3)             ; 29 (29)          ; |top|cmos_top:u_cmos|i2c_master:u_i2c                                                                                                                                                                                                                                                                                                           ; i2c_master                                          ; work            ;
;    |iobuf:u_iobuf|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|iobuf:u_iobuf                                                                                                                                                                                                                                                                                                                              ; iobuf                                               ; work            ;
;       |iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component                                                                                                                                                                                                                                                                              ; iobuf_iobuf_in_d8i                                  ; work            ;
;    |pll0:u_pll0|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll0:u_pll0                                                                                                                                                                                                                                                                                                                                ; pll0                                                ; work            ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll0:u_pll0|altpll:altpll_component                                                                                                                                                                                                                                                                                                        ; altpll                                              ; work            ;
;          |pll0_altpll:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated                                                                                                                                                                                                                                                                             ; pll0_altpll                                         ; work            ;
;    |pll1:u_pll1|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll1:u_pll1                                                                                                                                                                                                                                                                                                                                ; pll1                                                ; work            ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll1:u_pll1|altpll:altpll_component                                                                                                                                                                                                                                                                                                        ; altpll                                              ; work            ;
;          |pll1_altpll1:auto_generated|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated                                                                                                                                                                                                                                                                            ; pll1_altpll1                                        ; work            ;
;    |sdram_controller:u_meme_controller|                                                                                                 ; 779 (0)     ; 549 (0)                   ; 0 (0)         ; 67584       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 230 (0)      ; 191 (0)           ; 358 (0)          ; |top|sdram_controller:u_meme_controller                                                                                                                                                                                                                                                                                                         ; sdram_controller                                    ; work            ;
;       |sdram_ctrl:u_ctrl|                                                                                                               ; 468 (131)   ; 344 (68)                  ; 0 (0)         ; 67584       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (43)     ; 142 (1)           ; 223 (87)         ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl                                                                                                                                                                                                                                                                                       ; sdram_ctrl                                          ; work            ;
;          |rdfifo:u_rdfifo|                                                                                                              ; 168 (0)     ; 138 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 70 (0)            ; 69 (0)           ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo                                                                                                                                                                                                                                                                       ; rdfifo                                              ; work            ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 168 (0)     ; 138 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 70 (0)            ; 69 (0)           ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                               ; dcfifo                                              ; work            ;
;                |dcfifo_j2l1:auto_generated|                                                                                             ; 168 (48)    ; 138 (36)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (11)      ; 70 (26)           ; 69 (3)           ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated                                                                                                                                                                                                                    ; dcfifo_j2l1                                         ; work            ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin|                                                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                                                                                                                                                                                    ; a_gray2bin_8ib                                      ; work            ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin|                                                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                                                                                                                                                                                    ; a_gray2bin_8ib                                      ; work            ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                                                         ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 19 (19)          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                                                                                        ; a_graycounter_3lc                                   ; work            ;
;                   |a_graycounter_777:rdptr_g1p|                                                                                         ; 26 (26)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 1 (1)             ; 18 (18)          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                                                                                        ; a_graycounter_777                                   ; work            ;
;                   |alt_synch_pipe_cpl:rs_dgwp|                                                                                          ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 6 (0)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                                                                                                                                                                                         ; alt_synch_pipe_cpl                                  ; work            ;
;                      |dffpipe_te9:dffpipe6|                                                                                             ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 6 (6)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6                                                                                                                                                                    ; dffpipe_te9                                         ; work            ;
;                   |alt_synch_pipe_dpl:ws_dgrp|                                                                                          ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (0)            ; 4 (0)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                                                                                                                                         ; alt_synch_pipe_dpl                                  ; work            ;
;                      |dffpipe_ue9:dffpipe9|                                                                                             ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 4 (4)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9                                                                                                                                                                    ; dffpipe_ue9                                         ; work            ;
;                   |altsyncram_1r41:fifo_ram|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram                                                                                                                                                                                           ; altsyncram_1r41                                     ; work            ;
;                   |cmpr_p76:rdempty_eq_comp|                                                                                            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                                                                                                                           ; cmpr_p76                                            ; work            ;
;                   |cmpr_p76:wrfull_eq_comp|                                                                                             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                                                                                                                            ; cmpr_p76                                            ; work            ;
;                   |dffpipe_qe9:ws_brp|                                                                                                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                                                                                                 ; dffpipe_qe9                                         ; work            ;
;                   |dffpipe_qe9:ws_bwp|                                                                                                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 8 (8)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                                                                                                 ; dffpipe_qe9                                         ; work            ;
;          |wrfifo:wrfifo_inst|                                                                                                           ; 170 (0)     ; 138 (0)                   ; 0 (0)         ; 34816       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 71 (0)            ; 68 (0)           ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst                                                                                                                                                                                                                                                                    ; wrfifo                                              ; work            ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 170 (0)     ; 138 (0)                   ; 0 (0)         ; 34816       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 71 (0)            ; 68 (0)           ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                            ; dcfifo                                              ; work            ;
;                |dcfifo_42l1:auto_generated|                                                                                             ; 170 (50)    ; 138 (36)                  ; 0 (0)         ; 34816       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (10)      ; 71 (29)           ; 68 (6)           ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated                                                                                                                                                                                                                 ; dcfifo_42l1                                         ; work            ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin|                                                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                                                                                                                 ; a_gray2bin_8ib                                      ; work            ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin|                                                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                                                                                                                 ; a_gray2bin_8ib                                      ; work            ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                                                         ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 18 (18)          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                                                                                     ; a_graycounter_3lc                                   ; work            ;
;                   |a_graycounter_777:rdptr_g1p|                                                                                         ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 17 (17)          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                                                                                     ; a_graycounter_777                                   ; work            ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                                          ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (0)            ; 1 (0)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                      ; alt_synch_pipe_apl                                  ; work            ;
;                      |dffpipe_re9:dffpipe13|                                                                                            ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 1 (1)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13                                                                                                                                                                ; dffpipe_re9                                         ; work            ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                                          ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 9 (0)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                      ; alt_synch_pipe_bpl                                  ; work            ;
;                      |dffpipe_se9:dffpipe16|                                                                                            ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 9 (9)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                                                                                                                                                                ; dffpipe_se9                                         ; work            ;
;                   |altsyncram_5r41:fifo_ram|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 34816       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram                                                                                                                                                                                        ; altsyncram_5r41                                     ; work            ;
;                   |cmpr_p76:rdempty_eq_comp|                                                                                            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                                                                                                                        ; cmpr_p76                                            ; work            ;
;                   |cmpr_p76:wrfull_eq_comp|                                                                                             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                                                                                                                         ; cmpr_p76                                            ; work            ;
;                   |dffpipe_qe9:rs_brp|                                                                                                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp                                                                                                                                                                                              ; dffpipe_qe9                                         ; work            ;
;                   |dffpipe_qe9:rs_bwp|                                                                                                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 8 (8)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp                                                                                                                                                                                              ; dffpipe_qe9                                         ; work            ;
;       |sdram_interface:u_interface|                                                                                                     ; 332 (0)     ; 205 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (0)      ; 49 (0)            ; 156 (0)          ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface                                                                                                                                                                                                                                                                             ; sdram_interface                                     ; sdram_interface ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller                                                                                                                                                                                                                                      ; altera_reset_controller                             ; sdram_interface ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                           ; altera_reset_synchronizer                           ; sdram_interface ;
;          |sdram_interface_sdram_controller:sdram_controller|                                                                            ; 331 (224)   ; 202 (118)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (123)    ; 49 (5)            ; 155 (89)         ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller                                                                                                                                                                                                                           ; sdram_interface_sdram_controller                    ; sdram_interface ;
;             |sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|               ; 114 (114)   ; 84 (84)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 44 (44)           ; 66 (66)          ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module                                                                                                               ; sdram_interface_sdram_controller_input_efifo_module ; sdram_interface ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (1)       ; 24 (0)            ; 67 (0)           ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                             ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 24 (0)            ; 67 (0)           ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                         ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 24 (0)            ; 67 (0)           ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                         ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (1)       ; 24 (3)            ; 67 (0)           ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 144 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 21 (0)            ; 67 (0)           ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 144 (102)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (42)      ; 21 (20)           ; 67 (42)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                        ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                          ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                      ; altera_sld      ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1305 (116)  ; 1177 (114)                ; 0 (0)         ; 58368       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 128 (2)      ; 774 (113)         ; 403 (0)          ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                       ; work            ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1190 (0)    ; 1063 (0)                  ; 0 (0)         ; 58368       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (0)      ; 661 (0)           ; 403 (0)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                  ; work            ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1190 (503)  ; 1063 (470)                ; 0 (0)         ; 58368       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (34)     ; 661 (410)         ; 403 (56)         ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                 ; work            ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 66 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 23 (0)           ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                            ; work            ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                          ; work            ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                                          ; work            ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                             ; work            ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                                             ; work            ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 58368       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                          ; work            ;
;                |altsyncram_ra24:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 58368       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated                                                                                                                                                 ; altsyncram_ra24                                     ; work            ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                        ; work            ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                        ; work            ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                       ; work            ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 92 (92)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 10 (10)           ; 50 (50)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                  ; work            ;
;             |sld_ela_control:ela_control|                                                                                               ; 322 (1)     ; 301 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 187 (0)           ; 115 (1)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                     ; work            ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                        ; work            ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 287 (0)     ; 285 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 173 (0)           ; 113 (0)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                   ; work            ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 171 (171)   ; 171 (171)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 169 (169)         ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                        ; work            ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 118 (0)     ; 114 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 4 (0)             ; 113 (0)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                           ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                           ; work            ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 30 (20)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 10 (0)            ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                            ; work            ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                                        ; work            ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 139 (11)    ; 121 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (11)      ; 1 (0)             ; 121 (0)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                              ; work            ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                         ; work            ;
;                   |cntr_sgi:auto_generated|                                                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sgi:auto_generated                                                             ; cntr_sgi                                            ; work            ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                         ; work            ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                                            ; work            ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                         ; work            ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                                            ; work            ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                         ; work            ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                                            ; work            ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                        ; work            ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 58 (58)     ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 57 (57)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                        ; work            ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                        ; work            ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                          ; work            ;
;    |vga_interface:u_vga|                                                                                                                ; 101 (72)    ; 47 (26)                   ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (46)      ; 0 (0)             ; 47 (26)          ; |top|vga_interface:u_vga                                                                                                                                                                                                                                                                                                                        ; vga_interface                                       ; work            ;
;       |vga_buf:u_buf|                                                                                                                   ; 29 (0)      ; 21 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 21 (0)           ; |top|vga_interface:u_vga|vga_buf:u_buf                                                                                                                                                                                                                                                                                                          ; vga_buf                                             ; work            ;
;          |scfifo:scfifo_component|                                                                                                      ; 29 (0)      ; 21 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 21 (0)           ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component                                                                                                                                                                                                                                                                                  ; scfifo                                              ; work            ;
;             |scfifo_6141:auto_generated|                                                                                                ; 29 (0)      ; 21 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 21 (0)           ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated                                                                                                                                                                                                                                                       ; scfifo_6141                                         ; work            ;
;                |a_dpfifo_d741:dpfifo|                                                                                                   ; 29 (18)     ; 21 (10)                   ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 21 (10)          ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo                                                                                                                                                                                                                                  ; a_dpfifo_d741                                       ; work            ;
;                   |altsyncram_tpb1:FIFOram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram                                                                                                                                                                                                          ; altsyncram_tpb1                                     ; work            ;
;                   |cntr_bo7:usedw_counter|                                                                                              ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter                                                                                                                                                                                                           ; cntr_bo7                                            ; work            ;
;                   |cntr_unb:rd_ptr_msb|                                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb                                                                                                                                                                                                              ; cntr_unb                                            ; work            ;
;                   |cntr_vnb:wr_ptr|                                                                                                     ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr                                                                                                                                                                                                                  ; cntr_vnb                                            ; work            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; cmos_xclk      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; cmos_pwdn      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; cmos_reset     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; cmos_scl       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_csn      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_rasn     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_casn     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_wen      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_bank[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_bank[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[0]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[1]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[2]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[3]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[4]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[5]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[6]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[7]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[8]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[9]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[10]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[11]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[12]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[13]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[14]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[15]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_hsync      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_vsync      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; cmos_sda       ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; sdram_dq[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; cmos_din[0]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; cmos_din[1]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; cmos_din[2]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; cmos_din[3]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; cmos_din[4]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; cmos_din[5]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; cmos_din[6]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; cmos_din[7]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; cmos_pclk      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --       ; --       ;
; rst_n          ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; cmos_href      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; cmos_vsync     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                            ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; cmos_sda                                                                                                                                                                                       ;                   ;         ;
; sdram_dq[0]                                                                                                                                                                                    ;                   ;         ;
; sdram_dq[1]                                                                                                                                                                                    ;                   ;         ;
; sdram_dq[2]                                                                                                                                                                                    ;                   ;         ;
; sdram_dq[3]                                                                                                                                                                                    ;                   ;         ;
; sdram_dq[4]                                                                                                                                                                                    ;                   ;         ;
; sdram_dq[5]                                                                                                                                                                                    ;                   ;         ;
; sdram_dq[6]                                                                                                                                                                                    ;                   ;         ;
; sdram_dq[7]                                                                                                                                                                                    ;                   ;         ;
; sdram_dq[8]                                                                                                                                                                                    ;                   ;         ;
; sdram_dq[9]                                                                                                                                                                                    ;                   ;         ;
; sdram_dq[10]                                                                                                                                                                                   ;                   ;         ;
; sdram_dq[11]                                                                                                                                                                                   ;                   ;         ;
; sdram_dq[12]                                                                                                                                                                                   ;                   ;         ;
; sdram_dq[13]                                                                                                                                                                                   ;                   ;         ;
; sdram_dq[14]                                                                                                                                                                                   ;                   ;         ;
; sdram_dq[15]                                                                                                                                                                                   ;                   ;         ;
; cmos_din[0]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                       ; 0                 ; 6       ;
;      - capture:u_capture|data[0]~feeder                                                                                                                                                        ; 0                 ; 6       ;
; cmos_din[1]                                                                                                                                                                                    ;                   ;         ;
;      - capture:u_capture|data[1]                                                                                                                                                               ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]~feeder                                                                                                                             ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]~feeder                                                                                                                                ; 0                 ; 6       ;
; cmos_din[2]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                       ; 0                 ; 6       ;
;      - capture:u_capture|data[2]~feeder                                                                                                                                                        ; 0                 ; 6       ;
; cmos_din[3]                                                                                                                                                                                    ;                   ;         ;
; cmos_din[4]                                                                                                                                                                                    ;                   ;         ;
;      - capture:u_capture|data[4]                                                                                                                                                               ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                       ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]~feeder                                                                                                                             ; 0                 ; 6       ;
; cmos_din[5]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                       ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]~feeder                                                                                                                             ; 0                 ; 6       ;
;      - capture:u_capture|data[5]~feeder                                                                                                                                                        ; 0                 ; 6       ;
; cmos_din[6]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder                                                                                                                                ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]~feeder                                                                                                                             ; 1                 ; 6       ;
;      - capture:u_capture|data[6]~feeder                                                                                                                                                        ; 1                 ; 6       ;
; cmos_din[7]                                                                                                                                                                                    ;                   ;         ;
;      - capture:u_capture|data[7]~feeder                                                                                                                                                        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]~feeder                                                                                                                                ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]~feeder                                                                                                                             ; 1                 ; 6       ;
; cmos_pclk                                                                                                                                                                                      ;                   ;         ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0                       ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4                       ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8                       ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12                      ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17                      ; 0                 ; 0       ;
;      - capture:u_capture|data[0]                                                                                                                                                               ; 0                 ; 0       ;
;      - capture:u_capture|data[10]                                                                                                                                                              ; 1                 ; 0       ;
;      - capture:u_capture|data[11]                                                                                                                                                              ; 1                 ; 0       ;
;      - capture:u_capture|data[12]                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|data[13]                                                                                                                                                              ; 1                 ; 0       ;
;      - capture:u_capture|data[14]                                                                                                                                                              ; 1                 ; 0       ;
;      - capture:u_capture|data[15]                                                                                                                                                              ; 1                 ; 0       ;
;      - capture:u_capture|data[1]                                                                                                                                                               ; 0                 ; 0       ;
;      - capture:u_capture|data[2]                                                                                                                                                               ; 1                 ; 0       ;
;      - capture:u_capture|data[3]                                                                                                                                                               ; 1                 ; 0       ;
;      - capture:u_capture|data[4]                                                                                                                                                               ; 0                 ; 0       ;
;      - capture:u_capture|data[5]                                                                                                                                                               ; 1                 ; 0       ;
;      - capture:u_capture|data[6]                                                                                                                                                               ; 0                 ; 0       ;
;      - capture:u_capture|data[7]                                                                                                                                                               ; 1                 ; 0       ;
;      - capture:u_capture|data[8]                                                                                                                                                               ; 1                 ; 0       ;
;      - capture:u_capture|data[9]                                                                                                                                                               ; 0                 ; 0       ;
;      - capture:u_capture|data_vld                                                                                                                                                              ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_data_flag                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|data_sop                                                                                                                                                              ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish_r[1]                                                                                                                     ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                  ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11]                                                  ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[8]                                                   ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                   ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                   ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                                   ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                   ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                   ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                   ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[11]                                          ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[10]                                          ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[9]                                           ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[8]                                           ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[7]                                           ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[6]                                           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[5]                                           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[4]                                           ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[3]                                           ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[2]                                           ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[1]                                           ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[0]                                           ; 1                 ; 0       ;
;      - capture:u_capture|data_eop                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|flag                                                                                                                                                                  ; 0                 ; 0       ;
;      - capture:u_capture|cnt_h[0]                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|cnt_h[9]                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|cnt_h[10]                                                                                                                                                             ; 0                 ; 0       ;
;      - capture:u_capture|cnt_h[11]                                                                                                                                                             ; 0                 ; 0       ;
;      - capture:u_capture|cnt_v[8]                                                                                                                                                              ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[5]                                                                                                                                                              ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[4]                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|cnt_h[8]                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|cnt_h[7]                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|cnt_h[6]                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|cnt_h[5]                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|cnt_h[4]                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|cnt_h[3]                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|cnt_h[2]                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|cnt_h[1]                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|cnt_v[9]                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|cnt_v[7]                                                                                                                                                              ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[6]                                                                                                                                                              ; 0                 ; 0       ;
;      - capture:u_capture|cnt_v[3]                                                                                                                                                              ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[2]                                                                                                                                                              ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[1]                                                                                                                                                              ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[0]                                                                                                                                                              ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish_r[0]                                                                                                                     ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; 1                 ; 0       ;
;      - capture:u_capture|vsync_r[1]                                                                                                                                                            ; 0                 ; 0       ;
;      - capture:u_capture|vsync_r[0]                                                                                                                                                            ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; 0                 ; 0       ;
; rst_n                                                                                                                                                                                          ;                   ;         ;
; clk                                                                                                                                                                                            ;                   ;         ;
; cmos_href                                                                                                                                                                                      ;                   ;         ;
;      - capture:u_capture|data_vld~0                                                                                                                                                            ; 1                 ; 6       ;
;      - capture:u_capture|add_cnt_h                                                                                                                                                             ; 1                 ; 6       ;
; cmos_vsync                                                                                                                                                                                     ;                   ;         ;
;      - capture:u_capture|vsync_r[0]                                                                                                                                                            ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location              ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0        ; 524     ; Clock                                   ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0        ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; capture:u_capture|add_cnt_h                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X3_Y20_N0      ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; capture:u_capture|add_cnt_v                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X4_Y21_N28     ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_E1                ; 828     ; Clock                                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_E1                ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; cmos_pclk                                                                                                                                                                                                                                                                                                                                                   ; PIN_D5                ; 116     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; cmos_top:u_cmos|cmos_config:u_cfg|add_cnt0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X7_Y9_N28      ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; cmos_top:u_cmos|cmos_config:u_cfg|add_cnt1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X10_Y9_N6      ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; cmos_top:u_cmos|cmos_config:u_cfg|end_cnt0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X7_Y9_N16      ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; cmos_top:u_cmos|cmos_config:u_cfg|tran_req                                                                                                                                                                                                                                                                                                                  ; FF_X9_Y9_N17          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; cmos_top:u_cmos|i2c_master:u_i2c|add_cnt_bit                                                                                                                                                                                                                                                                                                                ; LCCOMB_X9_Y9_N24      ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; cmos_top:u_cmos|i2c_master:u_i2c|sda_out_en                                                                                                                                                                                                                                                                                                                 ; FF_X9_Y9_N3           ; 2       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE                                                                                                                                                                                                                                                                                                               ; FF_X9_Y9_N27          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                                                                                             ; PLL_1                 ; 105     ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                            ; PLL_2                 ; 505     ; Clock                                   ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; rst_n                                                                                                                                                                                                                                                                                                                                                       ; PIN_E15               ; 471     ; Async. clear                            ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|add_cnt                                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y3_N20     ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|add_rd_addr                                                                                                                                                                                                                                                                                            ; LCCOMB_X21_Y3_N28     ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|add_wr_addr~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y3_N8      ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|change_bank                                                                                                                                                                                                                                                                                            ; FF_X7_Y22_N5          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                       ; LCCOMB_X28_Y8_N20     ; 24      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rfifo_rdreq~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y10_N8     ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|cntr_cout[0]~1                                                                                                                                                                                       ; LCCOMB_X4_Y22_N16     ; 25      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                    ; LCCOMB_X7_Y23_N2      ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                    ; FF_X18_Y5_N15         ; 151     ; Async. clear, Async. load, Clock enable ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|Selector27~6                                                                                                                                                                                                                               ; LCCOMB_X19_Y5_N14     ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|Selector34~3                                                                                                                                                                                                                               ; LCCOMB_X19_Y5_N4      ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|WideOr16~0                                                                                                                                                                                                                                 ; LCCOMB_X21_Y3_N26     ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_rnw~3                                                                                                                                                                                                                               ; LCCOMB_X22_Y4_N14     ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]~2                                                                                                                                                                                                                                ; LCCOMB_X17_Y5_N2      ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000010                                                                                                                                                                                                                          ; FF_X17_Y4_N13         ; 29      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000010000                                                                                                                                                                                                                          ; FF_X19_Y5_N19         ; 43      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000                                                                                                                                                                                                                          ; FF_X17_Y5_N25         ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe                                                                                                                                                                                                                                         ; DDIOOECELL_X9_Y0_N12  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                                            ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                                           ; DDIOOECELL_X23_Y0_N5  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                                           ; DDIOOECELL_X25_Y0_N26 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                                           ; DDIOOECELL_X21_Y0_N5  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                                           ; DDIOOECELL_X21_Y0_N12 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                                           ; DDIOOECELL_X23_Y0_N12 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                                                                                           ; DDIOOECELL_X23_Y0_N19 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                                            ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                                            ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                                            ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y5_N26  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y4_N19  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y4_N26  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                                            ; DDIOOECELL_X28_Y0_N19 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                                            ; DDIOOECELL_X28_Y0_N12 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42]~0                                                                                                                  ; LCCOMB_X21_Y3_N2      ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42]~0                                                                                                                  ; LCCOMB_X21_Y3_N12     ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X10_Y17_N1         ; 27      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X11_Y16_N12    ; 4       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X11_Y16_N2     ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X12_Y17_N4     ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X13_Y16_N2     ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X11_Y15_N6     ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X11_Y15_N5         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X11_Y15_N23        ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X11_Y15_N26    ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13              ; LCCOMB_X11_Y16_N6     ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~20              ; LCCOMB_X11_Y16_N20    ; 5       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X12_Y17_N12    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X11_Y16_N28    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X10_Y16_N18    ; 5       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X10_Y16_N30    ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X10_Y17_N3         ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X10_Y17_N7         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X10_Y17_N23        ; 36      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X12_Y17_N17        ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X10_Y17_N24    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X6_Y17_N21         ; 34      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X13_Y16_N24    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X19_Y15_N2     ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X19_Y15_N30    ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X16_Y18_N28    ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X12_Y14_N12    ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X12_Y14_N30    ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X14_Y16_N5         ; 346     ; Async. clear                            ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[1]                                                                                                                                                                                                               ; FF_X19_Y15_N25        ; 9       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]~1                                                                                                                                                                                              ; LCCOMB_X12_Y14_N10    ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X16_Y18_N18    ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X16_Y18_N20    ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X19_Y14_N4     ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X17_Y14_N26    ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sgi:auto_generated|counter_reg_bit[5]~0                                                         ; LCCOMB_X22_Y15_N28    ; 6       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X19_Y14_N28    ; 5       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X17_Y14_N28    ; 1       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X23_Y15_N28    ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~8                                                                                                                                                                                                              ; LCCOMB_X12_Y13_N26    ; 4       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~9                                                                                                                                                                                                              ; LCCOMB_X12_Y13_N18    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~5                                                                                                                                                                                                         ; LCCOMB_X12_Y13_N10    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X13_Y15_N6     ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]~34                                                                                                                                                                                                                          ; LCCOMB_X13_Y14_N0     ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X12_Y14_N0     ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X12_Y14_N20    ; 195     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X7_Y9_N14      ; 47      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; vga_interface:u_vga|Equal5~1                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X13_Y11_N12    ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|_~12                                                                                                                                                                                                                                              ; LCCOMB_X24_Y10_N18    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|_~9                                                                                                                                                                                                                                               ; LCCOMB_X24_Y11_N22    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|valid_rreq                                                                                                                                                                                                                                        ; LCCOMB_X24_Y11_N4     ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|valid_wreq                                                                                                                                                                                                                                        ; LCCOMB_X24_Y11_N30    ; 13      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y12_N0 ; 524     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clk                                                                                                                   ; PIN_E1         ; 828     ; 10                                   ; Global Clock         ; GCLK2            ; --                        ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0]                                       ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1]                                       ; PLL_1          ; 105     ; 24                                   ; Global Clock         ; GCLK4            ; --                        ;
; pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|wire_pll1_clk[0]                                      ; PLL_2          ; 505     ; 29                                   ; Global Clock         ; GCLK8            ; --                        ;
; pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|wire_pll1_clk[1]                                      ; PLL_2          ; 1       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; rst_n                                                                                                                 ; PIN_E15        ; 471     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X14_Y16_N5  ; 346     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X27_Y8_N0, M9K_X27_Y7_N0, M9K_X27_Y10_N0, M9K_X27_Y9_N0                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 18           ; 2048         ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 36864 ; 2048                        ; 17                          ; 2048                        ; 17                          ; 34816               ; 5    ; None ; M9K_X15_Y20_N0, M9K_X15_Y22_N0, M9K_X15_Y19_N0, M9K_X15_Y21_N0, M9K_X15_Y23_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 57           ; 1024         ; 57           ; yes                    ; no                      ; yes                    ; no                      ; 58368 ; 1024                        ; 57                          ; 1024                        ; 57                          ; 58368               ; 7    ; None ; M9K_X15_Y18_N0, M9K_X15_Y16_N0, M9K_X15_Y17_N0, M9K_X27_Y17_N0, M9K_X27_Y16_N0, M9K_X27_Y15_N0, M9K_X27_Y18_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 16                          ; 16                          ; 16                          ; 16                          ; 256                 ; 1    ; None ; M9K_X27_Y11_N0                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,132 / 32,401 ( 13 % ) ;
; C16 interconnects     ; 37 / 1,326 ( 3 % )      ;
; C4 interconnects      ; 2,000 / 21,816 ( 9 % )  ;
; Direct links          ; 824 / 32,401 ( 3 % )    ;
; Global clocks         ; 8 / 10 ( 80 % )         ;
; Local interconnects   ; 2,108 / 10,320 ( 20 % ) ;
; R24 interconnects     ; 56 / 1,289 ( 4 % )      ;
; R4 interconnects      ; 2,307 / 28,186 ( 8 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.41) ; Number of LABs  (Total = 277) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 16                            ;
; 2                                           ; 7                             ;
; 3                                           ; 5                             ;
; 4                                           ; 9                             ;
; 5                                           ; 9                             ;
; 6                                           ; 12                            ;
; 7                                           ; 12                            ;
; 8                                           ; 8                             ;
; 9                                           ; 4                             ;
; 10                                          ; 16                            ;
; 11                                          ; 11                            ;
; 12                                          ; 19                            ;
; 13                                          ; 17                            ;
; 14                                          ; 21                            ;
; 15                                          ; 21                            ;
; 16                                          ; 90                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.70) ; Number of LABs  (Total = 277) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 131                           ;
; 1 Clock                            ; 182                           ;
; 1 Clock enable                     ; 78                            ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 5                             ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 24                            ;
; 2 Clocks                           ; 45                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.48) ; Number of LABs  (Total = 277) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 7                             ;
; 2                                            ; 8                             ;
; 3                                            ; 3                             ;
; 4                                            ; 7                             ;
; 5                                            ; 2                             ;
; 6                                            ; 5                             ;
; 7                                            ; 5                             ;
; 8                                            ; 5                             ;
; 9                                            ; 3                             ;
; 10                                           ; 7                             ;
; 11                                           ; 14                            ;
; 12                                           ; 9                             ;
; 13                                           ; 5                             ;
; 14                                           ; 7                             ;
; 15                                           ; 11                            ;
; 16                                           ; 38                            ;
; 17                                           ; 5                             ;
; 18                                           ; 12                            ;
; 19                                           ; 6                             ;
; 20                                           ; 13                            ;
; 21                                           ; 7                             ;
; 22                                           ; 11                            ;
; 23                                           ; 8                             ;
; 24                                           ; 12                            ;
; 25                                           ; 11                            ;
; 26                                           ; 13                            ;
; 27                                           ; 10                            ;
; 28                                           ; 10                            ;
; 29                                           ; 5                             ;
; 30                                           ; 6                             ;
; 31                                           ; 3                             ;
; 32                                           ; 8                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.03) ; Number of LABs  (Total = 277) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 42                            ;
; 2                                               ; 39                            ;
; 3                                               ; 34                            ;
; 4                                               ; 20                            ;
; 5                                               ; 16                            ;
; 6                                               ; 12                            ;
; 7                                               ; 9                             ;
; 8                                               ; 16                            ;
; 9                                               ; 16                            ;
; 10                                              ; 18                            ;
; 11                                              ; 15                            ;
; 12                                              ; 19                            ;
; 13                                              ; 4                             ;
; 14                                              ; 5                             ;
; 15                                              ; 4                             ;
; 16                                              ; 4                             ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.36) ; Number of LABs  (Total = 277) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 35                            ;
; 3                                            ; 17                            ;
; 4                                            ; 21                            ;
; 5                                            ; 14                            ;
; 6                                            ; 10                            ;
; 7                                            ; 20                            ;
; 8                                            ; 8                             ;
; 9                                            ; 18                            ;
; 10                                           ; 15                            ;
; 11                                           ; 7                             ;
; 12                                           ; 6                             ;
; 13                                           ; 5                             ;
; 14                                           ; 6                             ;
; 15                                           ; 6                             ;
; 16                                           ; 5                             ;
; 17                                           ; 7                             ;
; 18                                           ; 10                            ;
; 19                                           ; 4                             ;
; 20                                           ; 7                             ;
; 21                                           ; 3                             ;
; 22                                           ; 2                             ;
; 23                                           ; 6                             ;
; 24                                           ; 0                             ;
; 25                                           ; 5                             ;
; 26                                           ; 1                             ;
; 27                                           ; 8                             ;
; 28                                           ; 2                             ;
; 29                                           ; 3                             ;
; 30                                           ; 3                             ;
; 31                                           ; 5                             ;
; 32                                           ; 2                             ;
; 33                                           ; 5                             ;
; 34                                           ; 0                             ;
; 35                                           ; 5                             ;
; 36                                           ; 2                             ;
; 37                                           ; 1                             ;
; 38                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 75           ; 35           ; 75           ; 0            ; 0            ; 79        ; 75           ; 0            ; 79        ; 79        ; 0            ; 62           ; 0            ; 16           ; 30           ; 0            ; 62           ; 30           ; 16           ; 0            ; 0            ; 62           ; 0            ; 0            ; 0            ; 0            ; 0            ; 79        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 44           ; 4            ; 79           ; 79           ; 0         ; 4            ; 79           ; 0         ; 0         ; 79           ; 17           ; 79           ; 63           ; 49           ; 79           ; 17           ; 49           ; 63           ; 79           ; 79           ; 17           ; 79           ; 79           ; 79           ; 79           ; 79           ; 0         ; 79           ; 79           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cmos_xclk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pwdn           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_reset          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_scl            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_csn           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_rasn          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_casn          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_wen           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_bank[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_bank[1]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_hsync           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_vsync           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_sda            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pclk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_href           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_vsync          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; sys_clk         ; sys_clk              ; 192.3             ;
; sys_clk         ; sys_clk,I/O          ; 43.9              ;
; I/O             ; pclk                 ; 8.0               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                        ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[6]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                          ; 3.061             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[2]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                          ; 3.037             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[5]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                       ; 2.990             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                       ; 2.982             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[8]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                          ; 2.981             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[7]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                          ; 2.981             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[15]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                          ; 2.874             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[3]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                          ; 2.866             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[9]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                       ; 2.707             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[1]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                       ; 2.678             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[12]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                          ; 2.676             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[13]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                          ; 2.626             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[11]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                          ; 2.601             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[14]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                          ; 2.597             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[10]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                          ; 2.385             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[0]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                          ; 2.325             ;
; vga_interface:u_vga|h_vld                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                                                          ; 2.161             ;
; vga_interface:u_vga|v_vld                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                                                          ; 2.043             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                                                                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish_r[0]                                                                                                                                                         ; 1.388             ;
; cmos_pclk                                                                                                                                                                                                                                ; capture:u_capture|vsync_r[0]                                                                                                                                                                                                ; 1.168             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                          ; 0.724             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][11]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a11~porta_datain_reg0  ; 0.719             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][5]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a5~porta_datain_reg0   ; 0.719             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[9]                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a0~porta_address_reg0                                            ; 0.695             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[6]                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a0~porta_address_reg0                                            ; 0.695             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[5]                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a0~porta_address_reg0                                            ; 0.695             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a11~portb_address_reg0                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                                                          ; 0.630             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a12~portb_address_reg0                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                                                          ; 0.603             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][56]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a56~porta_datain_reg0  ; 0.602             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][54]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a54~porta_datain_reg0  ; 0.602             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][47]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a47~porta_datain_reg0  ; 0.602             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][45]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a45~porta_datain_reg0  ; 0.602             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][40]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a40~porta_datain_reg0  ; 0.602             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][36]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a36~porta_datain_reg0  ; 0.602             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][27]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a27~porta_datain_reg0  ; 0.602             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][21]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a21~porta_datain_reg0  ; 0.602             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][19]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a19~porta_datain_reg0  ; 0.602             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][18]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a18~porta_datain_reg0  ; 0.602             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a8~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                                                          ; 0.562             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a14~portb_address_reg0                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                          ; 0.546             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a6~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                                                          ; 0.530             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a4~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                                                          ; 0.527             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a1~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                                                          ; 0.515             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a10~portb_address_reg0                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                                                          ; 0.488             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a3~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                                                          ; 0.468             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a2~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                                                          ; 0.463             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a15~portb_address_reg0                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                                                          ; 0.427             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a5~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                                                          ; 0.426             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[2]                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a0~porta_address_reg0                                            ; 0.376             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[1]                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a0~porta_address_reg0                                            ; 0.376             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[0]                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a1~porta_address_reg0                                            ; 0.375             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                         ; 0.373             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                                                        ; 0.372             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                                                        ; 0.372             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                         ; 0.371             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                                                        ; 0.370             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                                                        ; 0.370             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; 0.353             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][12]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a54~porta_address_reg0 ; 0.332             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][1]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a1~porta_datain_reg0   ; 0.330             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a2~portb_address_reg0                                            ; 0.324             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a2~portb_address_reg0                                            ; 0.324             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a2~portb_address_reg0                                            ; 0.324             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a2~portb_address_reg0                                            ; 0.324             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a2~portb_address_reg0                                            ; 0.324             ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[24] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_addr[6]                                                                                             ; 0.318             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][11]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a27~porta_address_reg0 ; 0.315             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a13~portb_address_reg0                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]                                                                                                                                                                       ; 0.312             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][8]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a8~porta_datain_reg0   ; 0.273             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][26]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a26~porta_datain_reg0  ; 0.273             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][24]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a24~porta_datain_reg0  ; 0.273             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][23]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a23~porta_datain_reg0  ; 0.273             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][28]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a28~porta_datain_reg0  ; 0.272             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[8]                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a0~porta_address_reg0                                            ; 0.271             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][34]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a34~porta_datain_reg0  ; 0.270             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][31]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a31~porta_datain_reg0  ; 0.270             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][44]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a44~porta_datain_reg0  ; 0.268             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][43]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a43~porta_datain_reg0  ; 0.268             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][37]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a37~porta_datain_reg0  ; 0.268             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                                                                             ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                                                           ; 0.266             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][51]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a51~porta_datain_reg0  ; 0.263             ;
; capture:u_capture|data[3]                                                                                                                                                                                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a3~porta_datain_reg0                                         ; 0.262             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                                                                             ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                                                           ; 0.262             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                                                                             ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                                                           ; 0.256             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                      ; 0.255             ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2]                                                                                      ; vga_interface:u_vga|rd_req                                                                                                                                                                                                  ; 0.255             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                                                        ; 0.254             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                                                        ; 0.254             ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000010000                                                                                                        ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000010000                                                                                          ; 0.253             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                                                       ; 0.253             ;
; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK                                                                                                                                                                                            ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP                                                                                                                                                                               ; 0.253             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                          ; 0.252             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                              ; 0.252             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                                                    ; 0.251             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                          ; 0.251             ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                       ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                        ; 0.251             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[10]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                                                       ; 0.251             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                              ; 0.251             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][53]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra24:auto_generated|ram_block1a53~porta_datain_reg0  ; 0.250             ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                                                    ; 0.250             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6F17C8 for design "cmos_sdram_vga"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] port File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1] port File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v Line: 46
Info (15535): Implemented PLL "pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|pll1" as Cyclone IV E PLL type File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|wire_pll1_clk[0] port File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 108 degrees (3000 ps) for pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|wire_pll1_clk[1] port File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v Line: 50
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|pll1 and the PLL pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v Line: 92
    Info (176120): The values of the parameter "M" do not match for the PLL atoms pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 and PLL pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 is 12
        Info (176121): The value of the parameter "M" for the PLL atom pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|pll1 is 10
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 and PLL pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 is 18456
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|pll1 is 15380
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 and PLL pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 is 39996
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|pll1 is 33330
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_42l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_j2l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe6|dffe7a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'cmos_sdram_vga.sdc'
Warning (332174): Ignored filter at cmos_sdram_vga.sdc(50): u_pll1|altpll_component|auto_generated|pll1|clk[2] could not be matched with a pin File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 50
Critical Warning (332049): Ignored create_generated_clock at cmos_sdram_vga.sdc(50): Argument <targets> is an empty collection File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 50
    Info (332050): create_generated_clock -name {u_pll1|altpll_component|auto_generated|pll1|clk[2]} -source [get_pins {u_pll1|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50/1 -multiply_by 12 -divide_by 25 -master_clock {clk} [get_pins {u_pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 50
Warning (332174): Ignored filter at cmos_sdram_vga.sdc(51): u_pll1|altpll_component|auto_generated|pll1|clk[3] could not be matched with a pin File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 51
Critical Warning (332049): Ignored create_generated_clock at cmos_sdram_vga.sdc(51): Argument <targets> is an empty collection File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 51
    Info (332050): create_generated_clock -name {u_pll1|altpll_component|auto_generated|pll1|clk[3]} -source [get_pins {u_pll1|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50/1 -multiply_by 3 -divide_by 2 -master_clock {clk} [get_pins {u_pll1|altpll_component|auto_generated|pll1|clk[3]}]  File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 51
Warning (332174): Ignored filter at cmos_sdram_vga.sdc(64): cmos_pclk could not be matched with a clock File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 64
Warning (332174): Ignored filter at cmos_sdram_vga.sdc(64): u_pll1|altpll_component|auto_generated|pll1|clk[3] could not be matched with a clock File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(64): Argument -rise_from with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 64
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(64): Argument -rise_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(65): Argument -rise_from with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 65
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.110   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 65
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(65): Argument -rise_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 65
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(66): Argument -rise_from with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 66
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(66): Argument -fall_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(67): Argument -rise_from with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 67
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.110   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 67
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(67): Argument -fall_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 67
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(68): Argument -fall_from with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 68
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 68
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(68): Argument -rise_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 68
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(69): Argument -fall_from with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 69
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.110   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 69
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(69): Argument -rise_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 69
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(70): Argument -fall_from with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 70
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 70
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(70): Argument -fall_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 70
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(71): Argument -fall_from with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 71
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.110   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 71
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(71): Argument -fall_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 71
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(72): Argument -rise_from with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 72
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 72
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(72): Argument -rise_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 72
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(73): Argument -rise_from with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 73
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 73
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(73): Argument -fall_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 73
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(74): Argument -rise_from with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 74
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(75): Argument -rise_from with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 75
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 75
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(76): Argument -fall_from with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 76
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 76
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(76): Argument -rise_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 76
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(77): Argument -fall_from with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 77
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 77
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(77): Argument -fall_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 77
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(78): Argument -fall_from with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 78
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 78
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(79): Argument -fall_from with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 79
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 79
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(80): Argument -rise_to with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 80
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.110   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 80
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(81): Argument -rise_to with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 81
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.080   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 81
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(82): Argument -fall_to with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 82
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.110   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(83): Argument -fall_to with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 83
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.080   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 83
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(84): Argument -rise_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 84
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 84
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(85): Argument -fall_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 85
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 85
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(88): Argument -rise_to with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 88
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.110   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(89): Argument -rise_to with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 89
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.080   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(90): Argument -fall_to with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 90
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.110   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 90
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(91): Argument -fall_to with value [get_clocks {cmos_pclk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 91
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.080   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 91
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(92): Argument -rise_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 92
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 92
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(93): Argument -fall_to with value [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 93
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_pll1|altpll_component|auto_generated|pll1|clk[3]}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 93
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(96): Argument -rise_from with value [get_clocks {clk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 96
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(96): Argument -rise_to with value [get_clocks {clk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(97): Argument -rise_from with value [get_clocks {clk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 97
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(97): Argument -fall_to with value [get_clocks {clk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(98): Argument -fall_from with value [get_clocks {clk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 98
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(98): Argument -rise_to with value [get_clocks {clk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(99): Argument -fall_from with value [get_clocks {clk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 99
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}]  0.020   File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 99
Warning (332049): Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(99): Argument -fall_to with value [get_clocks {clk}] contains zero elements File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc Line: 99
Info (332104): Reading SDC File: 'i:/fpga/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.sdc'
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u_pll1|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning (332034): Specified master clock: clk not found on or feeding the specified source node: u_pll1|altpll_component|auto_generated|pll1|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u_pll1|altpll_component|auto_generated|pll1|clk[1] was not created.
    Warning (332034): Specified master clock: clk not found on or feeding the specified source node: u_pll1|altpll_component|auto_generated|pll1|inclk[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_pll0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll0|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From pclk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to pclk (Rise) (setup and hold)
    Critical Warning (332169): From pclk (Rise) to pclk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   12.000         pclk
    Info (332111):   10.000      sys_clk
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2) File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 4
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sys_rst_n File: I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v Line: 55
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 51 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15058): PLL "pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v Line: 46
Warning (15064): PLL "pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1" output port clk[0] feeds output pin "cmos_xclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v Line: 46
Warning (15055): PLL "pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v Line: 50
    Info (15024): Input port INCLK[0] of node "pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|pll1" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v Line: 50
Warning (15064): PLL "pll1:u_pll1|altpll:altpll_component|pll1_altpll1:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v Line: 50
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (11888): Total time spent on timing analysis during the Fitter is 2.36 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file I:/FPGA/fpga_pro/cmos_sdram_vga/prj/output_files/cmos_sdram_vga.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 5570 megabytes
    Info: Processing ended: Sat Jul 09 17:24:23 2022
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:25


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in I:/FPGA/fpga_pro/cmos_sdram_vga/prj/output_files/cmos_sdram_vga.fit.smsg.


