{
	"author": ["Reetuparna Das", "Soumya Eachempati", "Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"],
	"booktitle": "Proceedings of the 15th International Conference on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/2009",
	"dblpkey": "conf/hpca/DasEMVD09",
	"doi": "10.1109/HPCA.2009.4798252",
	"ee": "http://dx.doi.org/10.1109/HPCA.2009.4798252",
	"isbn": "978-1-4244-2932-5",
	"pages": "175-186",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["design", "and", "evalu", "of", "a", "hierarch", "on", "chip", "interconnect", "for", "next", "generat", "cmps"],
	"tag": ["design", "evaluation"],
	"title": "Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2009
}