[COPY] --- T2-COPYRIGHT-NOTE-BEGIN ---
[COPY] This copyright note is auto-generated by ./scripts/Create-CopyPatch.
[COPY] 
[COPY] T2 SDE: package/.../yosys/yosys.desc
[COPY] Copyright (C) 2018 - 2019 The T2 SDE Project
[COPY] 
[COPY] More information can be found in the files COPYING and README.
[COPY] 
[COPY] This program is free software; you can redistribute it and/or modify
[COPY] it under the terms of the GNU General Public License as published by
[COPY] the Free Software Foundation; version 2 of the License. A copy of the
[COPY] GNU General Public License can be found in the file COPYING.
[COPY] --- T2-COPYRIGHT-NOTE-END ---

[I] Open Synthesis suite

[T] Yosys is a framework for Verilog RTL synthesis. It currently has
[T] extensive Verilog-2005 support and provides a basic set of synthesis
[T] algorithms for various application domains

[U] http://www.clifford.at/yosys/

[A] Clifford Wolf <clifford@clifford.at>
[M] Rene Rebe <rene@t2-project.org>

[C] extra/development

[L] ISC
[S] Stable
[V] 0.8
[P] X -----5---9 126.800

[D] 29c2c582239d76c9e870950a069751d788c66e8955706f854f6f8727 yosys-0.8.tar.gz https://github.com/cliffordwolf/yosys/archive/yosys-0.8.tar.gz
[D] 6d3e5624b18f04b4986822757592ac196d896d222729827af96bd0a9 berkeley-abc-ae6716b.tar.gz !https://codeload.github.com/berkeley-abc/abc/tar.gz/ae6716b064c842f45109a88e84dca71fe4cc311f
