---
layout: page
title: SCL1C
tags: ["Voltage regulator", "SCL1C", "generic", "Opensource", "CIM model", "RMS", "phasor", "MRL4", "Single phase", "IEEE", "dynawo", "#236"]
date: 08/10/2024
last-updated: 09/10/2024
---
# IEEE SCL1C model

## Context

This stator current limiter model first appeared in the IEEE Std 421.5-2016 {% cite IEEEExciterModels2016 %}.

## Model use, assumptions, validity domain and limitations

This model is associated to one of the voltage regulators (types AC, DC, ST) defined by the IEEE Std 421.5-2016 {% cite IEEEExciterModels2016 %}.

The model provides two stator current limiter signals (one for overexcitation, the other for under excitation) for the purpose of takeover : the stator current limiter signals act as upper and lower limits (respectively) on the voltage regulator main signal which then becomes the excitation voltage.

## Model inputs and outputs

The input signals are :

| Variable | Description | Units |
| -------- | ----------- | ----- |
| itPu | Complex stator current | pu (base SnRef, UNom) |
| QGenPu | Reactive power generated by the synchronous machine | pu (base SnRef) |
| utPu | Complex stator voltage | pu (base UNom) |

QGenPu follows the generator convention.

The output signals are :

| Variable | Description | Units |
| -------- | ----------- | ----- |
| USclOelPu | Stator current overexcitation limitation output voltage | pu (base UNom) |
| USclUelPu | Stator current underexcitation limitation output voltage | pu (base UNom) |

## Model parameters

| Parameter | Description | Units |
| --------- | ----------- | ----- |
| IqMinPu | Dead-band for reactive current | pu (base SnRef, UNom) |
| ISclLimPu | SCL terminal current pick up level | pu (base SnRef, UNom) |
| K | SCL timing characteristic factor | pu |
| KiOex | SCL integral gain (overexcited range) | pu |
| KiUex | SCL integral gain (underexcited range) | pu |
| KpOex | SCL proportional gain (overexcited range) | pu |
| KpUex | SCL proportional gain (underexcited range) | pu |
| Sw1 | Reactive current/reactive power selector | - |
| Sw2 | Fixed-time or inverse time selector | - |
| tDScl | Fixed-time delay after pickup | s |
| tInv | Inverse time delay after pickup | s |
| tIt | Terminal current transducer equivalent time constant | s |
| tQScl | Reactive current transducer equivalent time constant | s |
| VSclDb | Dead-band for reactive power or power factor | pu (base SnRef) |
| VSclMaxPu | SCL upper integrator limit | pu (base UNom) |
| VSclMinPu | SCL lower integrator limit | pu (base UNom) |

## Model diagram

![SCL1C](/pages/models/regulations/scl/SCL1C/SCL1C.drawio.svg)

The input "ISclErrPu or 0" of the OEL switch is determined as follows :

if (not Sw2 and (ISclErrPu > 0 for a duration > tDScl)) or (Sw2 and ISclInvPu > 0)
  if QGenPu > VSclDb
    input = ISclErrPu
  else
    input = 0
else
  input = 0

The input "ISclErrPu or 0" of the UEL switch is determined as follows :

if (not Sw2 and (ISclErrPu > 0 for a duration > tDScl)) or (Sw2 and ISclInvPu > 0)
  if QGenPu < -VSclDb
    input = ISclErrPu
  else
    input = 0
else
  input = 0

## Open source implementations

This model has been successfully implemented in :

| Software      | URL | Language | Open-Source License | Last consulted date | Comments |
| ------------- | --- | -------- | ------------------- | ------------------- | -------- |
| Dynawo | [Link](https://github.com/dynawo/dynawo) | Modelica | [MPL v2.0](https://www.mozilla.org/en-US/MPL/2.0/)  | 09/10/2024 |  |

## References

{% bibliography --cited --file references  %}