verilog xil_defaultlib --include "../../../../NF5_System.srcs/sources_1/bd/NF5_System/ipshared/ec67/hdl" \
"../../../../NF5_System.srcs/sources_1/bd/NF5_System/ip/NF5_System_SRAM_0_0/sim/NF5_System_SRAM_0_0.v" \
"../../../../NF5_System.srcs/sources_1/bd/NF5_System/ip/NF5_System_SRAM_1_0/sim/NF5_System_SRAM_1_0.v" \
"../../../../NF5_System.srcs/sources_1/bd/NF5_System/sim/NF5_System.v" \
"../../../../NF5_System.srcs/sources_1/bd/NF5_System/ip/NF5_System_Core_0_2/sim/NF5_System_Core_0_2.v" \
"../../../../NF5_System.srcs/sources_1/bd/NF5_System/ip/NF5_System_xbar_0/sim/NF5_System_xbar_0.v" \
"../../../../NF5_System.srcs/sources_1/bd/NF5_System/ip/NF5_System_util_vector_logic_0_0/sim/NF5_System_util_vector_logic_0_0.v" \
"../../../../NF5_System.srcs/sources_1/bd/NF5_System/ip/NF5_System_util_vector_logic_0_1/sim/NF5_System_util_vector_logic_0_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
