<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/svinterfaces
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>
defines: 
time_elapsed: 0.178s
ram usage: 10812 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/svinterfaces <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>
module TopModule (
	clk,
	rst,
	outOther,
	sig,
	flip,
	sig_out,
	passThrough
);
	input wire clk;
	input wire rst;
	output wire [21:0] outOther;
	input wire [1:0] sig;
	input wire flip;
	output wire [1:0] sig_out;
	output wire [15:0] passThrough;
	generate
		localparam signed [31:0] _tmp_D31FF_WIDTH = 4;
		begin : MyInterfaceInstance
			localparam WIDTH = _tmp_D31FF_WIDTH;
			wire setting;
			wire [_tmp_D31FF_WIDTH - 1:0] other_setting;
			reg [1:0] mysig_out;
			wire [15:0] passThrough;
		end
	endgenerate
	generate
		begin : u_SubModule1
			wire clk;
			wire rst;
			wire [1:0] sig;
			wire [21:0] outOther;
			always @(posedge clk or posedge rst)
				if (rst)
					TopModule.MyInterfaceInstance.mysig_out &lt;= 0;
				else if (TopModule.MyInterfaceInstance.setting)
					TopModule.MyInterfaceInstance.mysig_out &lt;= sig;
				else
					TopModule.MyInterfaceInstance.mysig_out &lt;= ~sig;
			localparam signed [31:0] _tmp_7E8EE_WIDTH = 22;
			begin : MyInterfaceInstanceInSub
				localparam WIDTH = _tmp_7E8EE_WIDTH;
				wire setting;
				reg [_tmp_7E8EE_WIDTH - 1:0] other_setting;
				wire [1:0] mysig_out;
				wire [15:0] passThrough;
			end
			begin : u_SubModule2
				wire clk;
				wire rst;
				always @(*)
					if (TopModule.u_SubModule1.MyInterfaceInstanceInSub.mysig_out == 2&#39;b00)
						TopModule.u_SubModule1.MyInterfaceInstanceInSub.other_setting[21:0] = 1000;
					else if (TopModule.u_SubModule1.MyInterfaceInstanceInSub.mysig_out == 2&#39;b01)
						TopModule.u_SubModule1.MyInterfaceInstanceInSub.other_setting[21:0] = 2000;
					else if (TopModule.u_SubModule1.MyInterfaceInstanceInSub.mysig_out == 2&#39;b10)
						TopModule.u_SubModule1.MyInterfaceInstanceInSub.other_setting[21:0] = 3000;
					else
						TopModule.u_SubModule1.MyInterfaceInstanceInSub.other_setting[21:0] = 4000;
				assign TopModule.MyInterfaceInstance.passThrough[7:0] = 124;
				assign TopModule.MyInterfaceInstance.passThrough[15:8] = 200;
			end
			assign u_SubModule2.clk = clk;
			assign u_SubModule2.rst = rst;
			assign outOther = MyInterfaceInstanceInSub.other_setting;
			assign MyInterfaceInstanceInSub.setting = 0;
			assign MyInterfaceInstanceInSub.mysig_out = sig;
		end
		assign u_SubModule1.clk = clk;
		assign u_SubModule1.rst = rst;
		assign outOther = u_SubModule1.outOther;
		assign u_SubModule1.sig = sig;
	endgenerate
	assign sig_out = MyInterfaceInstance.mysig_out;
	assign MyInterfaceInstance.setting = flip;
	assign passThrough = MyInterfaceInstance.passThrough;
endmodule

</pre>
</body>