

================================================================
== Vitis HLS Report for 'seq_align_global_Pipeline_VITIS_LOOP_1008_7'
================================================================
* Date:           Fri Aug  4 17:49:22 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_multiple_align_sa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.558 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.032 us|  1.032 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1008_7  |      256|      256|         1|          1|          1|   256|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %reference_string_comp_0, void @empty_13, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc120"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_3 = load i9 %i" [seq_align_multiple.cpp:1010]   --->   Operation 8 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.88ns)   --->   "%icmp_ln1008 = icmp_eq  i9 %i_3, i9 256" [seq_align_multiple.cpp:1008]   --->   Operation 10 'icmp' 'icmp_ln1008' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.77ns)   --->   "%add_ln1008 = add i9 %i_3, i9 1" [seq_align_multiple.cpp:1008]   --->   Operation 12 'add' 'add_ln1008' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln1008 = br i1 %icmp_ln1008, void %for.inc120.split, void %kernel.exitStub" [seq_align_multiple.cpp:1008]   --->   Operation 13 'br' 'br_ln1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 14 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %reference_string_comp_0" [/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'read' 'tmp' <Predicate = (!icmp_ln1008)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %i_3, i32 5, i32 7" [seq_align_multiple.cpp:1010]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1010 = zext i3 %lshr_ln" [seq_align_multiple.cpp:1010]   --->   Operation 17 'zext' 'zext_ln1010' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%local_reference_addr_1 = getelementptr i8 %local_reference, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 18 'getelementptr' 'local_reference_addr_1' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%local_reference_1_addr = getelementptr i8 %local_reference_1, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 19 'getelementptr' 'local_reference_1_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%local_reference_2_addr = getelementptr i8 %local_reference_2, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 20 'getelementptr' 'local_reference_2_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%local_reference_3_addr = getelementptr i8 %local_reference_3, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 21 'getelementptr' 'local_reference_3_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%local_reference_4_addr = getelementptr i8 %local_reference_4, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 22 'getelementptr' 'local_reference_4_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%local_reference_5_addr = getelementptr i8 %local_reference_5, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 23 'getelementptr' 'local_reference_5_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%local_reference_6_addr = getelementptr i8 %local_reference_6, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 24 'getelementptr' 'local_reference_6_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%local_reference_7_addr = getelementptr i8 %local_reference_7, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 25 'getelementptr' 'local_reference_7_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%local_reference_8_addr = getelementptr i8 %local_reference_8, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 26 'getelementptr' 'local_reference_8_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%local_reference_9_addr = getelementptr i8 %local_reference_9, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 27 'getelementptr' 'local_reference_9_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%local_reference_10_addr = getelementptr i8 %local_reference_10, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 28 'getelementptr' 'local_reference_10_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%local_reference_11_addr = getelementptr i8 %local_reference_11, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 29 'getelementptr' 'local_reference_11_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_reference_12_addr = getelementptr i8 %local_reference_12, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 30 'getelementptr' 'local_reference_12_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_reference_13_addr = getelementptr i8 %local_reference_13, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 31 'getelementptr' 'local_reference_13_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%local_reference_14_addr = getelementptr i8 %local_reference_14, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 32 'getelementptr' 'local_reference_14_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%local_reference_15_addr = getelementptr i8 %local_reference_15, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 33 'getelementptr' 'local_reference_15_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%local_reference_16_addr = getelementptr i8 %local_reference_16, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 34 'getelementptr' 'local_reference_16_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%local_reference_17_addr = getelementptr i8 %local_reference_17, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 35 'getelementptr' 'local_reference_17_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%local_reference_18_addr = getelementptr i8 %local_reference_18, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 36 'getelementptr' 'local_reference_18_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%local_reference_19_addr = getelementptr i8 %local_reference_19, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 37 'getelementptr' 'local_reference_19_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_reference_20_addr = getelementptr i8 %local_reference_20, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 38 'getelementptr' 'local_reference_20_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%local_reference_21_addr = getelementptr i8 %local_reference_21, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 39 'getelementptr' 'local_reference_21_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%local_reference_22_addr = getelementptr i8 %local_reference_22, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 40 'getelementptr' 'local_reference_22_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%local_reference_23_addr = getelementptr i8 %local_reference_23, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 41 'getelementptr' 'local_reference_23_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%local_reference_24_addr = getelementptr i8 %local_reference_24, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 42 'getelementptr' 'local_reference_24_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%local_reference_25_addr = getelementptr i8 %local_reference_25, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 43 'getelementptr' 'local_reference_25_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%local_reference_26_addr = getelementptr i8 %local_reference_26, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 44 'getelementptr' 'local_reference_26_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%local_reference_27_addr = getelementptr i8 %local_reference_27, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 45 'getelementptr' 'local_reference_27_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%local_reference_28_addr = getelementptr i8 %local_reference_28, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 46 'getelementptr' 'local_reference_28_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%local_reference_29_addr = getelementptr i8 %local_reference_29, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 47 'getelementptr' 'local_reference_29_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%local_reference_30_addr = getelementptr i8 %local_reference_30, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 48 'getelementptr' 'local_reference_30_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%local_reference_31_addr = getelementptr i8 %local_reference_31, i64 0, i64 %zext_ln1010" [seq_align_multiple.cpp:1010]   --->   Operation 49 'getelementptr' 'local_reference_31_addr' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1010 = trunc i9 %i_3" [seq_align_multiple.cpp:1010]   --->   Operation 50 'trunc' 'trunc_ln1010' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.44ns)   --->   "%switch_ln1010 = switch i5 %trunc_ln1010, void %arrayidx119.case.31, i5 0, void %arrayidx119.case.0, i5 1, void %arrayidx119.case.1, i5 2, void %arrayidx119.case.2, i5 3, void %arrayidx119.case.3, i5 4, void %arrayidx119.case.4, i5 5, void %arrayidx119.case.5, i5 6, void %arrayidx119.case.6, i5 7, void %arrayidx119.case.7, i5 8, void %arrayidx119.case.8, i5 9, void %arrayidx119.case.9, i5 10, void %arrayidx119.case.10, i5 11, void %arrayidx119.case.11, i5 12, void %arrayidx119.case.12, i5 13, void %arrayidx119.case.13, i5 14, void %arrayidx119.case.14, i5 15, void %arrayidx119.case.15, i5 16, void %arrayidx119.case.16, i5 17, void %arrayidx119.case.17, i5 18, void %arrayidx119.case.18, i5 19, void %arrayidx119.case.19, i5 20, void %arrayidx119.case.20, i5 21, void %arrayidx119.case.21, i5 22, void %arrayidx119.case.22, i5 23, void %arrayidx119.case.23, i5 24, void %arrayidx119.case.24, i5 25, void %arrayidx119.case.25, i5 26, void %arrayidx119.case.26, i5 27, void %arrayidx119.case.27, i5 28, void %arrayidx119.case.28, i5 29, void %arrayidx119.case.29, i5 30, void %arrayidx119.case.30" [seq_align_multiple.cpp:1010]   --->   Operation 51 'switch' 'switch_ln1010' <Predicate = (!icmp_ln1008)> <Delay = 0.44>
ST_1 : Operation 52 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_30_addr" [seq_align_multiple.cpp:1010]   --->   Operation 52 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 30)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 53 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 30)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_29_addr" [seq_align_multiple.cpp:1010]   --->   Operation 54 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 29)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 55 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 29)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_28_addr" [seq_align_multiple.cpp:1010]   --->   Operation 56 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 28)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 57 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 28)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_27_addr" [seq_align_multiple.cpp:1010]   --->   Operation 58 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 27)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 59 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 27)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_26_addr" [seq_align_multiple.cpp:1010]   --->   Operation 60 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 26)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 61 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 26)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_25_addr" [seq_align_multiple.cpp:1010]   --->   Operation 62 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 25)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 63 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 25)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_24_addr" [seq_align_multiple.cpp:1010]   --->   Operation 64 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 24)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 65 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 24)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_23_addr" [seq_align_multiple.cpp:1010]   --->   Operation 66 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 23)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 67 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 23)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_22_addr" [seq_align_multiple.cpp:1010]   --->   Operation 68 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 22)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 69 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 22)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_21_addr" [seq_align_multiple.cpp:1010]   --->   Operation 70 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 21)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 71 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 21)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_20_addr" [seq_align_multiple.cpp:1010]   --->   Operation 72 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 20)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 73 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 20)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_19_addr" [seq_align_multiple.cpp:1010]   --->   Operation 74 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 19)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 75 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 19)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_18_addr" [seq_align_multiple.cpp:1010]   --->   Operation 76 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 18)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 77 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 18)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_17_addr" [seq_align_multiple.cpp:1010]   --->   Operation 78 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 17)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 79 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 17)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_16_addr" [seq_align_multiple.cpp:1010]   --->   Operation 80 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 16)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 81 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 16)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_15_addr" [seq_align_multiple.cpp:1010]   --->   Operation 82 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 15)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 83 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 15)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_14_addr" [seq_align_multiple.cpp:1010]   --->   Operation 84 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 14)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 85 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 14)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_13_addr" [seq_align_multiple.cpp:1010]   --->   Operation 86 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 13)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 87 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 13)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_12_addr" [seq_align_multiple.cpp:1010]   --->   Operation 88 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 12)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 89 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 12)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_11_addr" [seq_align_multiple.cpp:1010]   --->   Operation 90 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 11)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 91 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 11)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_10_addr" [seq_align_multiple.cpp:1010]   --->   Operation 92 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 10)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 93 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 10)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_9_addr" [seq_align_multiple.cpp:1010]   --->   Operation 94 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 9)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 95 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 9)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_8_addr" [seq_align_multiple.cpp:1010]   --->   Operation 96 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 8)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 97 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 8)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_7_addr" [seq_align_multiple.cpp:1010]   --->   Operation 98 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 7)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 99 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 7)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_6_addr" [seq_align_multiple.cpp:1010]   --->   Operation 100 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 6)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 101 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 6)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_5_addr" [seq_align_multiple.cpp:1010]   --->   Operation 102 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 5)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 103 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 5)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_4_addr" [seq_align_multiple.cpp:1010]   --->   Operation 104 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 4)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 105 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 4)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_3_addr" [seq_align_multiple.cpp:1010]   --->   Operation 106 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 3)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 107 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 3)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_2_addr" [seq_align_multiple.cpp:1010]   --->   Operation 108 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 2)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 109 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 2)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_1_addr" [seq_align_multiple.cpp:1010]   --->   Operation 110 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 1)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 111 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 1)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_addr_1" [seq_align_multiple.cpp:1010]   --->   Operation 112 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 0)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 113 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 0)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.67ns)   --->   "%store_ln1010 = store i8 %tmp, i3 %local_reference_31_addr" [seq_align_multiple.cpp:1010]   --->   Operation 114 'store' 'store_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 31)> <Delay = 0.67> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %arrayidx119.exit" [seq_align_multiple.cpp:1010]   --->   Operation 115 'br' 'br_ln1010' <Predicate = (!icmp_ln1008 & trunc_ln1010 == 31)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln1008 = store i9 %add_ln1008, i9 %i" [seq_align_multiple.cpp:1008]   --->   Operation 116 'store' 'store_ln1008' <Predicate = (!icmp_ln1008)> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln1008 = br void %for.inc120" [seq_align_multiple.cpp:1008]   --->   Operation 117 'br' 'br_ln1008' <Predicate = (!icmp_ln1008)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = (icmp_ln1008)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.56ns
The critical path consists of the following:
	'alloca' operation ('i') [34]  (0 ns)
	'load' operation ('i', seq_align_multiple.cpp:1010) on local variable 'i' [39]  (0 ns)
	'add' operation ('add_ln1008', seq_align_multiple.cpp:1008) [43]  (0.776 ns)
	'store' operation ('store_ln1008', seq_align_multiple.cpp:1008) of variable 'add_ln1008', seq_align_multiple.cpp:1008 on local variable 'i' [181]  (0.427 ns)
	blocking operation 0.355 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
