; Direct
M1 -> ADR1, PC++
AR1 -> ADR1

M2 -> ADR2
AR2 -> ADR2

M1 -> ALU1
M2 -> ALU1

M1 -> ALU2
M2 -> ALU2

PC -> mem_addr
AR1 -> mem_addr
AR2 -> mem_addr
ADR1 -> mem_addr
ADR2 -> mem_addr

; Through buss
PC -> ALU1
PC -> M1
PC -> M2
M1 -> mem_addr
OP -> IR

; Explicit buss
PC -> buss, buss -> ALU1
M1 -> buss, buss -> PC, buss -> M2, buss -> ALU1

; Doesn't exist
PC -> ALU2
IR -> OP

; Used buss
M1 -> buss, M2 -> buss, buss -> PC
PC -> M1, OP -> ALU1

; Misc
ALU++
