\chapter*{Приложение В}
\addcontentsline{toc}{chapter}{Приложение В}

\begin{lstlisting}[label=lst:code_3,caption=Содержимое файла  vinc\_xclbin\_info]
========================================================
XRT Build Version: 2.8.743 (2020.2)
Build Date: 2020-11-16 00:19:11
Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
========================================================
xclbin Information
------------------
Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
Version:                2.8.743
Kernels:                rtl_kernel_wizard_0
Signature:              
Content:                Bitstream
UUID (xclbin):          b16544ed-74b8-4bc5-822a-5481923f7bf1
Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
EMBEDDED_METADATA, SYSTEM_METADATA, 
GROUP_CONNECTIVITY, GROUP_TOPOLOGY
========================================================
Hardware Platform (Shell) Information
-------------------------------------
Vendor:                 xilinx
Board:                  u200
Name:                   xdma
Version:                201830.2
Generated Version:      Vivado 2018.3 (SW Build: 2568420)
Created:                Tue Jun 25 06:55:20 2019
FPGA Device:            xcu200
Board Vendor:           xilinx.com
Board Name:             xilinx.com:au200:1.0
Board Part:             xilinx.com:au200:part0:1.0
Platform VBNV:          xilinx_u200_xdma_201830_2
Static UUID:            c102e7af-b2b8-4381-992b-9a00cc3863eb
Feature ROM TimeStamp:  1561465320

Clocks
------
Name:      DATA_CLK
Index:     0
Type:      DATA
Frequency: 300 MHz

Name:      KERNEL_CLK
Index:     1
Type:      KERNEL
Frequency: 500 MHz

Memory Configuration
--------------------
Name:         bank0
Index:        0
Type:         MEM_DDR4
Base Address: 0x4000000000
Address Size: 0x400000000
Bank Used:    No

Name:         bank1
Index:        1
Type:         MEM_DDR4
Base Address: 0x5000000000
Address Size: 0x400000000
Bank Used:    No

Name:         bank2
Index:        2
Type:         MEM_DDR4
Base Address: 0x6000000000
Address Size: 0x400000000
Bank Used:    No

Name:         bank3
Index:        3
Type:         MEM_DDR4
Base Address: 0x7000000000
Address Size: 0x400000000
Bank Used:    Yes

Name:         PLRAM[0]
Index:        4
Type:         MEM_DRAM
Base Address: 0x3000000000
Address Size: 0x20000
Bank Used:    No

Name:         PLRAM[1]
Index:        5
Type:         MEM_DRAM
Base Address: 0x3000200000
Address Size: 0x20000
Bank Used:    No

Name:         PLRAM[2]
Index:        6
Type:         MEM_DRAM
Base Address: 0x3000400000
Address Size: 0x20000
Bank Used:    No
========================================================
Kernel: rtl_kernel_wizard_0

Definition
----------
Signature: rtl_kernel_wizard_0 (uint scalar00, int* axi00_ptr0)

Ports
-----
Port:          s_axi_control
Mode:          slave
Range (bytes): 0x1000
Data Width:    32 bits
Port Type:     addressable

Port:          m00_axi
Mode:          master
Range (bytes): 0xFFFFFFFFFFFFFFFF
Data Width:    512 bits
Port Type:     addressable

--------------------------
Instance:        vinc0
Base Address: 0x1e00000

Argument:          scalar00
Register Offset:   0x010
Port:              s_axi_control
Memory:            <not applicable>

Argument:          axi00_ptr0
Register Offset:   0x018
Port:              m00_axi
Memory:            bank3 (MEM_DDR4)
======================================================
Generated By
------------
Command:       v++
Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
Command Line:  v++ --config /iu_home/iu7136/workspace/Alveo_lab1/Alveo_lab1.cfg --connectivity.nk rtl_kernel_wizard_0:1:vinc0 --connectivity.slr vinc0:SLR2 --connectivity.sp vinc0.m00_axi:DDR[3] --input_files /iu_home/iu7136/workspace/Alveo_lab1_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0.xo --link --optimize 0 --output /iu_home/iu7136/workspace/vinc.xclbin --platform xilinx_u200_xdma_201830_2 --report_level 0 --target hw --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore 
Options:       --config /iu_home/iu7136/workspace/Alveo_lab1/Alveo_lab1.cfg
--connectivity.nk rtl_kernel_wizard_0:1:vinc0
--connectivity.slr vinc0:SLR2
--connectivity.sp vinc0.m00_axi:DDR[3]
--input_files /iu_home/iu7136/workspace/Alveo_lab1_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0.xo
--link
--optimize 0
--output /iu_home/iu7136/workspace/vinc.xclbin
--platform xilinx_u200_xdma_201830_2
--report_level 0
--target hw
--vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
--vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
--vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore 
=====================================================
User Added Key Value Pairs
--------------------------
<empty>
=====================================================
\end{lstlisting}