<?xml version="1.0" encoding="UTF-8"?>
<Module name="audio_lookback" Register="66" Lut="4" T_Register="3505(66)" T_Alu="62(0)" T_Lut="2210(4)" T_MULTALU27X18="2(0)" T_Bsram="37(0)">
    <SubModule name="Gowin_PLL"/>
    <SubModule name="WM8960_Init" Register="17" Alu="15" Lut="10" T_Register="73(17)" T_Alu="15(15)" T_Lut="182(10)" T_Bsram="1(0)">
        <SubModule name="I2C_Init_Dev" Register="8" Lut="14" T_Register="56(8)" T_Lut="172(14)" T_Bsram="1(0)">
            <SubModule name="wm8960_init_table" Bsram="1" T_Bsram="1(1)"/>
            <SubModule name="i2c_control" Register="25" Lut="70" T_Register="48(25)" T_Lut="158(70)">
                <SubModule name="i2c_bit_shift" Register="23" Lut="88" T_Register="23(23)" T_Lut="88(88)"/>
            </SubModule>
        </SubModule>
    </SubModule>
    <SubModule name="sampe_switch" Register="117" Lut="61" T_Register="2243(117)" T_Lut="1223(61)" T_MULTALU27X18="2(0)">
        <SubModule name="counter" Register="6" Lut="10" T_Register="6(6)" T_Lut="10(10)"/>
        <SubModule name="filter_0" T_Register="1060(0)" T_Lut="608(0)" T_MULTALU27X18="1(0)">
            <SubModule name="coeffs_inst" Lut="64" T_Lut="64(64)"/>
            <SubModule name="delay_pipeline_inst" Register="1024" Lut="528" T_Register="1024(1024)" T_Lut="528(528)"/>
            <SubModule name="compute_inst" Register="36" Lut="16" MULTALU27X18="1" T_Register="36(36)" T_Lut="16(16)" T_MULTALU27X18="1(1)"/>
        </SubModule>
        <SubModule name="filter_1" T_Register="1060(0)" T_Lut="544(0)" T_MULTALU27X18="1(0)">
            <SubModule name="delay_pipeline_inst" Register="1024" Lut="528" T_Register="1024(1024)" T_Lut="528(528)"/>
            <SubModule name="compute_inst" Register="36" Lut="16" MULTALU27X18="1" T_Register="36(36)" T_Lut="16(16)" T_MULTALU27X18="1(1)"/>
        </SubModule>
    </SubModule>
    <SubModule name="i2s_rx" Register="81" Lut="70" T_Register="188(81)" T_Alu="16(0)" T_Lut="129(70)" T_Bsram="1(0)">
        <SubModule name="adc_fifo" Register="32" T_Register="107(32)" T_Alu="16(0)" T_Lut="59(0)" T_Bsram="1(0)">
            <SubModule name="async_fifo_ctrl_inst" Register="75" Alu="16" Lut="59" T_Register="75(75)" T_Alu="16(16)" T_Lut="59(59)"/>
            <SubModule name="dpram_inst" Bsram="1" T_Bsram="1(1)"/>
        </SubModule>
    </SubModule>
    <SubModule name="i2s_tx" Register="46" Lut="47" T_Register="153(46)" T_Alu="16(0)" T_Lut="105(47)" T_Bsram="1(0)">
        <SubModule name="dac_fifo" Register="32" T_Register="107(32)" T_Alu="16(0)" T_Lut="58(0)" T_Bsram="1(0)">
            <SubModule name="async_fifo_ctrl_inst" Register="75" Alu="16" Lut="58" T_Register="75(75)" T_Alu="16(16)" T_Lut="58(58)"/>
            <SubModule name="dpram_inst" Bsram="1" T_Bsram="1(1)"/>
        </SubModule>
    </SubModule>
    <SubModule name="gw_gao_inst_0" Register="782" Alu="15" Lut="567" Bsram="34" T_Register="782(782)" T_Alu="15(15)" T_Lut="567(567)" T_Bsram="34(34)"/>
</Module>
