
IR_Reciever.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000f76  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000006  00800060  00000f76  0000100a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000008d  00800066  00800066  00001010  2**0
                  ALLOC
  3 .stab         00000c84  00000000  00000000  00001010  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000001b6  00000000  00000000  00001c94  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  00001e50  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001739  00000000  00000000  00002010  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000008a3  00000000  00000000  00003749  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f11  00000000  00000000  00003fec  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004b8  00000000  00000000  00004f00  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007d2  00000000  00000000  000053b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000df3  00000000  00000000  00005b8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000060  00000000  00000000  0000697d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	e1 c3       	rjmp	.+1986   	; 0x7cc <__vector_4>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	25 c4       	rjmp	.+2122   	; 0x85a <__vector_7>
  10:	4b c4       	rjmp	.+2198   	; 0x8a8 <__vector_8>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	d8 c4       	rjmp	.+2480   	; 0x9c8 <__vector_11>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	e6 e7       	ldi	r30, 0x76	; 118
  3a:	ff e0       	ldi	r31, 0x0F	; 15
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	a6 36       	cpi	r26, 0x66	; 102
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>

00000048 <__do_clear_bss>:
  48:	10 e0       	ldi	r17, 0x00	; 0
  4a:	a6 e6       	ldi	r26, 0x66	; 102
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	a3 3f       	cpi	r26, 0xF3	; 243
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	c5 d1       	rcall	.+906    	; 0x3e4 <main>
  5a:	8b c7       	rjmp	.+3862   	; 0xf72 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <IR_VidIntialize>:
				IR_ACTIVE, .direction = SENSOR5_CONFIG_DIRECTION, },   //sensor5
		{ .port = SENSOR6_CONFIG_PIN, .pin = SENSOR6_CONFIG_PIN, .state =
				IR_ACTIVE, .direction = SENSOR6_CONFIG_DIRECTION, }, }; //sensor6*/

void IR_VidIntialize() {
	Pin_vidSetDirDIO(SENSOR1_CONFIG_PORT, SENSOR1_CONFIG_PIN,SENSOR1_CONFIG_DIRECTION);  //sensor1
  5e:	81 e0       	ldi	r24, 0x01	; 1
  60:	60 e0       	ldi	r22, 0x00	; 0
  62:	42 e0       	ldi	r20, 0x02	; 2
  64:	30 d2       	rcall	.+1120   	; 0x4c6 <Pin_vidSetDirDIO>
	Pin_vidSetDirDIO(SENSOR2_CONFIG_PORT, SENSOR2_CONFIG_PIN,SENSOR2_CONFIG_DIRECTION);  //sensor2
  66:	81 e0       	ldi	r24, 0x01	; 1
  68:	61 e0       	ldi	r22, 0x01	; 1
  6a:	42 e0       	ldi	r20, 0x02	; 2
  6c:	2c d2       	rcall	.+1112   	; 0x4c6 <Pin_vidSetDirDIO>
	Pin_vidSetDirDIO(SENSOR3_CONFIG_PORT, SENSOR3_CONFIG_PIN,SENSOR3_CONFIG_DIRECTION);  //sensor3
  6e:	81 e0       	ldi	r24, 0x01	; 1
  70:	62 e0       	ldi	r22, 0x02	; 2
  72:	42 e0       	ldi	r20, 0x02	; 2
  74:	28 d2       	rcall	.+1104   	; 0x4c6 <Pin_vidSetDirDIO>
	Pin_vidSetDirDIO(SENSOR4_CONFIG_PORT, SENSOR4_CONFIG_PIN,SENSOR4_CONFIG_DIRECTION);  //sensor4
  76:	81 e0       	ldi	r24, 0x01	; 1
  78:	63 e0       	ldi	r22, 0x03	; 3
  7a:	42 e0       	ldi	r20, 0x02	; 2
  7c:	24 d2       	rcall	.+1096   	; 0x4c6 <Pin_vidSetDirDIO>
	Pin_vidSetDirDIO(SENSOR5_CONFIG_PORT, SENSOR5_CONFIG_PIN,SENSOR5_CONFIG_DIRECTION);  //sensor5
  7e:	81 e0       	ldi	r24, 0x01	; 1
  80:	64 e0       	ldi	r22, 0x04	; 4
  82:	42 e0       	ldi	r20, 0x02	; 2
  84:	20 d2       	rcall	.+1088   	; 0x4c6 <Pin_vidSetDirDIO>
	Pin_vidSetDirDIO(SENSOR6_CONFIG_PORT, SENSOR6_CONFIG_PIN,SENSOR6_CONFIG_DIRECTION);  //sensor6
  86:	81 e0       	ldi	r24, 0x01	; 1
  88:	65 e0       	ldi	r22, 0x05	; 5
  8a:	42 e0       	ldi	r20, 0x02	; 2
  8c:	1c d2       	rcall	.+1080   	; 0x4c6 <Pin_vidSetDirDIO>
	Pin_vidSetDirDIO(SENSOR7_CONFIG_PORT, SENSOR7_CONFIG_PIN,SENSOR7_CONFIG_DIRECTION);  //sensor7
  8e:	82 e0       	ldi	r24, 0x02	; 2
  90:	67 e0       	ldi	r22, 0x07	; 7
  92:	42 e0       	ldi	r20, 0x02	; 2
  94:	18 d2       	rcall	.+1072   	; 0x4c6 <Pin_vidSetDirDIO>
	Pin_vidSetDirDIO(SENSOR8_CONFIG_PORT, SENSOR8_CONFIG_PIN,SENSOR8_CONFIG_DIRECTION);  //sensor8
  96:	82 e0       	ldi	r24, 0x02	; 2
  98:	66 e0       	ldi	r22, 0x06	; 6
  9a:	42 e0       	ldi	r20, 0x02	; 2
  9c:	14 d2       	rcall	.+1064   	; 0x4c6 <Pin_vidSetDirDIO>

	Timer1_Vid_OverFlowMode();
  9e:	c1 d3       	rcall	.+1922   	; 0x822 <Timer1_Vid_OverFlowMode>

}
  a0:	08 95       	ret

000000a2 <IR3_u8GetRead>:
IR_state IR3_u8GetRead() {
	return Pin_u8GetValDIO(SENSOR3_CONFIG_PORT, SENSOR3_CONFIG_PIN);
  a2:	81 e0       	ldi	r24, 0x01	; 1
  a4:	62 e0       	ldi	r22, 0x02	; 2
  a6:	d2 d2       	rcall	.+1444   	; 0x64c <Pin_u8GetValDIO>
}
  a8:	08 95       	ret

000000aa <IR4_u8GetRead>:
IR_state IR4_u8GetRead() {
	return Pin_u8GetValDIO(SENSOR4_CONFIG_PORT, SENSOR4_CONFIG_PIN);
  aa:	81 e0       	ldi	r24, 0x01	; 1
  ac:	63 e0       	ldi	r22, 0x03	; 3
  ae:	ce d2       	rcall	.+1436   	; 0x64c <Pin_u8GetValDIO>
}
  b0:	08 95       	ret

000000b2 <IR5_u8GetRead>:
IR_state IR5_u8GetRead() {
	return Pin_u8GetValDIO(SENSOR5_CONFIG_PORT, SENSOR5_CONFIG_PIN);
  b2:	81 e0       	ldi	r24, 0x01	; 1
  b4:	64 e0       	ldi	r22, 0x04	; 4
  b6:	ca d2       	rcall	.+1428   	; 0x64c <Pin_u8GetValDIO>
}
  b8:	08 95       	ret

000000ba <IR6_u8GetRead>:
IR_state IR6_u8GetRead() {
	return Pin_u8GetValDIO(SENSOR6_CONFIG_PORT, SENSOR6_CONFIG_PIN);
  ba:	81 e0       	ldi	r24, 0x01	; 1
  bc:	65 e0       	ldi	r22, 0x05	; 5
  be:	c6 d2       	rcall	.+1420   	; 0x64c <Pin_u8GetValDIO>
}
  c0:	08 95       	ret

000000c2 <IR1_u8GetRead>:


/**********************************************IR1 Fun***************************************************************/
IR_state IR1_u8GetRead() {
	return Pin_u8GetValDIO(SENSOR1_CONFIG_PORT, SENSOR1_CONFIG_PIN);
  c2:	81 e0       	ldi	r24, 0x01	; 1
  c4:	60 e0       	ldi	r22, 0x00	; 0
  c6:	c2 d2       	rcall	.+1412   	; 0x64c <Pin_u8GetValDIO>
}
  c8:	08 95       	ret

000000ca <IR1_vidResetData>:

}

void IR1_vidResetData()
{
	IR1_DataReady = 1;
  ca:	81 e0       	ldi	r24, 0x01	; 1
  cc:	80 93 83 00 	sts	0x0083, r24
	IR1_Frame = 0  ;
  d0:	10 92 7f 00 	sts	0x007F, r1
  d4:	10 92 80 00 	sts	0x0080, r1
  d8:	10 92 81 00 	sts	0x0081, r1
  dc:	10 92 82 00 	sts	0x0082, r1
	IR1_BitCount = 0 ;
  e0:	10 92 7e 00 	sts	0x007E, r1
}
  e4:	08 95       	ret

000000e6 <IR1_BaseNEC>:
/**********************************************IR1 Fun***************************************************************/
IR_state IR1_u8GetRead() {
	return Pin_u8GetValDIO(SENSOR1_CONFIG_PORT, SENSOR1_CONFIG_PIN);
}
void IR1_BaseNEC()
{
  e6:	cf 92       	push	r12
  e8:	df 92       	push	r13
  ea:	ef 92       	push	r14
  ec:	ff 92       	push	r15
  ee:	0f 93       	push	r16
  f0:	1f 93       	push	r17
  f2:	cf 93       	push	r28
	static u16 prevTime ;
	static u8 count1 = 0 ;

	if(IR1_u8GetRead() == IR_NONACTIVE)        // Start frame
  f4:	e6 df       	rcall	.-52     	; 0xc2 <IR1_u8GetRead>
  f6:	88 23       	and	r24, r24
  f8:	09 f0       	breq	.+2      	; 0xfc <IR1_BaseNEC+0x16>
  fa:	7b c0       	rjmp	.+246    	; 0x1f2 <IR1_BaseNEC+0x10c>
	{
		IR1_DataReady = 0 ;
  fc:	10 92 83 00 	sts	0x0083, r1
	if(IR1_DataReady == 0)
 100:	80 91 83 00 	lds	r24, 0x0083
 104:	88 23       	and	r24, r24
 106:	09 f0       	breq	.+2      	; 0x10a <IR1_BaseNEC+0x24>
 108:	7f c0       	rjmp	.+254    	; 0x208 <IR1_BaseNEC+0x122>
 10a:	c2 e2       	ldi	r28, 0x22	; 34
				Timer1_vidResetTCNT1Val() ;
				while(IR1_u8GetRead() == IR_NONACTIVE);
				prevTime = Timer1_u16GetTCNT1Val() ;
				if ( prevTime  > NUM1_NEC_TIME)
				{ // Check for data bit1
					IR1_Frame |= (1UL << IR1_BitCount);
 10c:	cc 24       	eor	r12, r12
 10e:	dd 24       	eor	r13, r13
 110:	76 01       	movw	r14, r12
 112:	c3 94       	inc	r12
	if(IR1_DataReady == 0)
	{
		for(u8 i = 0 ; i < 34 ; i ++)
		{

			if(IR1_u8GetRead() == IR_NONACTIVE)
 114:	d6 df       	rcall	.-84     	; 0xc2 <IR1_u8GetRead>
 116:	88 23       	and	r24, r24
 118:	09 f0       	breq	.+2      	; 0x11c <IR1_BaseNEC+0x36>
 11a:	4d c0       	rjmp	.+154    	; 0x1b6 <IR1_BaseNEC+0xd0>
			{
				Timer1_vidResetTCNT1Val() ;
 11c:	96 d3       	rcall	.+1836   	; 0x84a <Timer1_vidResetTCNT1Val>
				while(IR1_u8GetRead() == IR_NONACTIVE);
 11e:	d1 df       	rcall	.-94     	; 0xc2 <IR1_u8GetRead>
 120:	88 23       	and	r24, r24
 122:	e9 f3       	breq	.-6      	; 0x11e <IR1_BaseNEC+0x38>
				prevTime = Timer1_u16GetTCNT1Val() ;
 124:	8f d3       	rcall	.+1822   	; 0x844 <Timer1_u16GetTCNT1Val>
 126:	90 93 85 00 	sts	0x0085, r25
 12a:	80 93 84 00 	sts	0x0084, r24
				if ( prevTime  > NUM1_NEC_TIME)
 12e:	04 e0       	ldi	r16, 0x04	; 4
 130:	81 3b       	cpi	r24, 0xB1	; 177
 132:	90 07       	cpc	r25, r16
 134:	28 f1       	brcs	.+74     	; 0x180 <IR1_BaseNEC+0x9a>
				{ // Check for data bit1
					IR1_Frame |= (1UL << IR1_BitCount);
 136:	40 91 7e 00 	lds	r20, 0x007E
 13a:	80 91 7f 00 	lds	r24, 0x007F
 13e:	90 91 80 00 	lds	r25, 0x0080
 142:	a0 91 81 00 	lds	r26, 0x0081
 146:	b0 91 82 00 	lds	r27, 0x0082
 14a:	97 01       	movw	r18, r14
 14c:	86 01       	movw	r16, r12
 14e:	04 c0       	rjmp	.+8      	; 0x158 <IR1_BaseNEC+0x72>
 150:	00 0f       	add	r16, r16
 152:	11 1f       	adc	r17, r17
 154:	22 1f       	adc	r18, r18
 156:	33 1f       	adc	r19, r19
 158:	4a 95       	dec	r20
 15a:	d2 f7       	brpl	.-12     	; 0x150 <IR1_BaseNEC+0x6a>
 15c:	80 2b       	or	r24, r16
 15e:	91 2b       	or	r25, r17
 160:	a2 2b       	or	r26, r18
 162:	b3 2b       	or	r27, r19
 164:	80 93 7f 00 	sts	0x007F, r24
 168:	90 93 80 00 	sts	0x0080, r25
 16c:	a0 93 81 00 	sts	0x0081, r26
 170:	b0 93 82 00 	sts	0x0082, r27
					IR1_BitCount++;
 174:	80 91 7e 00 	lds	r24, 0x007E
 178:	8f 5f       	subi	r24, 0xFF	; 255
 17a:	80 93 7e 00 	sts	0x007E, r24
 17e:	1b c0       	rjmp	.+54     	; 0x1b6 <IR1_BaseNEC+0xd0>
				}
				else if (prevTime  > NUM0_NEC_TIME)
 180:	12 e0       	ldi	r17, 0x02	; 2
 182:	87 32       	cpi	r24, 0x27	; 39
 184:	91 07       	cpc	r25, r17
 186:	b8 f0       	brcs	.+46     	; 0x1b6 <IR1_BaseNEC+0xd0>
				{ // Check for data bit0
					IR1_Frame |= (0UL << IR1_BitCount);
 188:	80 91 7e 00 	lds	r24, 0x007E
 18c:	80 91 7f 00 	lds	r24, 0x007F
 190:	90 91 80 00 	lds	r25, 0x0080
 194:	a0 91 81 00 	lds	r26, 0x0081
 198:	b0 91 82 00 	lds	r27, 0x0082
 19c:	80 93 7f 00 	sts	0x007F, r24
 1a0:	90 93 80 00 	sts	0x0080, r25
 1a4:	a0 93 81 00 	sts	0x0081, r26
 1a8:	b0 93 82 00 	sts	0x0082, r27
					IR1_BitCount++;
 1ac:	80 91 7e 00 	lds	r24, 0x007E
 1b0:	8f 5f       	subi	r24, 0xFF	; 255
 1b2:	80 93 7e 00 	sts	0x007E, r24
				 }
	          // Check for stop bit
			}
		   if (IR1_BitCount >= NUM_OF_BIT_FRAME)
 1b6:	80 91 7e 00 	lds	r24, 0x007E
 1ba:	80 32       	cpi	r24, 0x20	; 32
 1bc:	b0 f0       	brcs	.+44     	; 0x1ea <IR1_BaseNEC+0x104>
			{
			   IR1SumData[count1] = IR_ACTIVE ;
 1be:	80 91 86 00 	lds	r24, 0x0086
 1c2:	eb ec       	ldi	r30, 0xCB	; 203
 1c4:	f0 e0       	ldi	r31, 0x00	; 0
 1c6:	e8 0f       	add	r30, r24
 1c8:	f1 1d       	adc	r31, r1
 1ca:	91 e0       	ldi	r25, 0x01	; 1
 1cc:	90 83       	st	Z, r25
			   count1  ++ ;
 1ce:	8f 5f       	subi	r24, 0xFF	; 255
 1d0:	80 93 86 00 	sts	0x0086, r24
			 UART_Sendu32Value(IR1_Frame);
 1d4:	80 91 7f 00 	lds	r24, 0x007F
 1d8:	90 91 80 00 	lds	r25, 0x0080
 1dc:	a0 91 81 00 	lds	r26, 0x0081
 1e0:	b0 91 82 00 	lds	r27, 0x0082
 1e4:	a5 d3       	rcall	.+1866   	; 0x930 <UART_Sendu32Value>
			 IR1_vidResetData();
 1e6:	71 df       	rcall	.-286    	; 0xca <IR1_vidResetData>
			 break;
 1e8:	0f c0       	rjmp	.+30     	; 0x208 <IR1_BaseNEC+0x122>
 1ea:	c1 50       	subi	r28, 0x01	; 1
	if(IR1_u8GetRead() == IR_NONACTIVE)        // Start frame
	{
		IR1_DataReady = 0 ;
	if(IR1_DataReady == 0)
	{
		for(u8 i = 0 ; i < 34 ; i ++)
 1ec:	09 f0       	breq	.+2      	; 0x1f0 <IR1_BaseNEC+0x10a>
 1ee:	92 cf       	rjmp	.-220    	; 0x114 <IR1_BaseNEC+0x2e>
 1f0:	0b c0       	rjmp	.+22     	; 0x208 <IR1_BaseNEC+0x122>
		}
	}
	}
	else
	{
		IR1SumData[count1] = IR_NONACTIVE ;
 1f2:	80 91 86 00 	lds	r24, 0x0086
 1f6:	eb ec       	ldi	r30, 0xCB	; 203
 1f8:	f0 e0       	ldi	r31, 0x00	; 0
 1fa:	e8 0f       	add	r30, r24
 1fc:	f1 1d       	adc	r31, r1
 1fe:	10 82       	st	Z, r1
		count1 ++ ;
 200:	8f 5f       	subi	r24, 0xFF	; 255
 202:	80 93 86 00 	sts	0x0086, r24
		IR1_vidResetData();
 206:	61 df       	rcall	.-318    	; 0xca <IR1_vidResetData>
	}

	if(count1 == NUM_OF_CHECK)
 208:	80 91 86 00 	lds	r24, 0x0086
 20c:	84 31       	cpi	r24, 0x14	; 20
 20e:	d9 f4       	brne	.+54     	; 0x246 <IR1_BaseNEC+0x160>
	{
		count1 = 0 ;
 210:	10 92 86 00 	sts	0x0086, r1
 214:	eb ec       	ldi	r30, 0xCB	; 203
 216:	f0 e0       	ldi	r31, 0x00	; 0

/**********************************************IR1 Fun***************************************************************/
IR_state IR1_u8GetRead() {
	return Pin_u8GetValDIO(SENSOR1_CONFIG_PORT, SENSOR1_CONFIG_PIN);
}
void IR1_BaseNEC()
 218:	cf 01       	movw	r24, r30
 21a:	44 96       	adiw	r24, 0x14	; 20
	}

	if(count1 == NUM_OF_CHECK)
	{
		count1 = 0 ;
	    u8 IR1_CHEK = 0;
 21c:	20 e0       	ldi	r18, 0x00	; 0

		for(u8 i = 0 ; i < NUM_OF_CHECK ; i ++ )
		{
			if(IR1SumData[i]  == 0  )
 21e:	31 91       	ld	r19, Z+
 220:	33 23       	and	r19, r19
 222:	11 f4       	brne	.+4      	; 0x228 <IR1_BaseNEC+0x142>
			{
				IR1_CHEK++ ;
 224:	2f 5f       	subi	r18, 0xFF	; 255
 226:	01 c0       	rjmp	.+2      	; 0x22a <IR1_BaseNEC+0x144>
			}
			else
			{
				IR1_CHEK-- ;
 228:	21 50       	subi	r18, 0x01	; 1
	if(count1 == NUM_OF_CHECK)
	{
		count1 = 0 ;
	    u8 IR1_CHEK = 0;

		for(u8 i = 0 ; i < NUM_OF_CHECK ; i ++ )
 22a:	e8 17       	cp	r30, r24
 22c:	f9 07       	cpc	r31, r25
 22e:	b9 f7       	brne	.-18     	; 0x21e <IR1_BaseNEC+0x138>
			else
			{
				IR1_CHEK-- ;
			}
		}
		if(IR1_CHEK == NUM_OF_CHECK )
 230:	24 31       	cpi	r18, 0x14	; 20
 232:	29 f4       	brne	.+10     	; 0x23e <IR1_BaseNEC+0x158>
		{

			Pin_vidSetValDIO(DIO_PORTC, DIO_PIN0,HIGH);
 234:	81 e0       	ldi	r24, 0x01	; 1
 236:	60 e0       	ldi	r22, 0x00	; 0
 238:	41 e0       	ldi	r20, 0x01	; 1
 23a:	db d0       	rcall	.+438    	; 0x3f2 <Pin_vidSetValDIO>
 23c:	04 c0       	rjmp	.+8      	; 0x246 <IR1_BaseNEC+0x160>
		}
		else
		{
			Pin_vidSetValDIO(DIO_PORTC, DIO_PIN0,LOW);
 23e:	81 e0       	ldi	r24, 0x01	; 1
 240:	60 e0       	ldi	r22, 0x00	; 0
 242:	40 e0       	ldi	r20, 0x00	; 0
 244:	d6 d0       	rcall	.+428    	; 0x3f2 <Pin_vidSetValDIO>
		}
	}


}
 246:	cf 91       	pop	r28
 248:	1f 91       	pop	r17
 24a:	0f 91       	pop	r16
 24c:	ff 90       	pop	r15
 24e:	ef 90       	pop	r14
 250:	df 90       	pop	r13
 252:	cf 90       	pop	r12
 254:	08 95       	ret

00000256 <IR2_u8GetRead>:


/********************************************************************************************************************/
/**********************************************IR2 Fun***************************************************************/
IR_state IR2_u8GetRead() {
	return Pin_u8GetValDIO(SENSOR2_CONFIG_PORT, SENSOR2_CONFIG_PIN);
 256:	81 e0       	ldi	r24, 0x01	; 1
 258:	61 e0       	ldi	r22, 0x01	; 1
 25a:	f8 d1       	rcall	.+1008   	; 0x64c <Pin_u8GetValDIO>
}
 25c:	08 95       	ret

0000025e <IR2_vidResetData>:

}

void IR2_vidResetData()
{
	IR2_DataReady = 1;
 25e:	81 e0       	ldi	r24, 0x01	; 1
 260:	80 93 78 00 	sts	0x0078, r24
	IR2_Frame = 0  ;
 264:	10 92 7a 00 	sts	0x007A, r1
 268:	10 92 7b 00 	sts	0x007B, r1
 26c:	10 92 7c 00 	sts	0x007C, r1
 270:	10 92 7d 00 	sts	0x007D, r1
	IR2_BitCount = 0 ;
 274:	10 92 79 00 	sts	0x0079, r1
}
 278:	08 95       	ret

0000027a <IR2_BaseNEC>:
/**********************************************IR2 Fun***************************************************************/
IR_state IR2_u8GetRead() {
	return Pin_u8GetValDIO(SENSOR2_CONFIG_PORT, SENSOR2_CONFIG_PIN);
}
void IR2_BaseNEC()
{
 27a:	cf 92       	push	r12
 27c:	df 92       	push	r13
 27e:	ef 92       	push	r14
 280:	ff 92       	push	r15
 282:	0f 93       	push	r16
 284:	1f 93       	push	r17
	static u16 prevTime2 ;
	static u8 count2 = 0 ;

	if(IR2_u8GetRead() == IR_NONACTIVE)        // Start frame
 286:	e7 df       	rcall	.-50     	; 0x256 <IR2_u8GetRead>
 288:	88 23       	and	r24, r24
 28a:	09 f0       	breq	.+2      	; 0x28e <IR2_BaseNEC+0x14>
 28c:	7b c0       	rjmp	.+246    	; 0x384 <IR2_BaseNEC+0x10a>
	{
		IR2_DataReady = 0 ;
 28e:	10 92 78 00 	sts	0x0078, r1
				Timer1_vidResetTCNT1Val() ;
				while(IR2_u8GetRead() == IR_NONACTIVE);
				prevTime2 = Timer1_u16GetTCNT1Val() ;
				if (prevTime2  > 0 && prevTime2  > NUM1_NEC_TIME)
				{ // Check for data bit1
					IR2_Frame |= (1UL << IR1_BitCount);
 292:	cc 24       	eor	r12, r12
 294:	dd 24       	eor	r13, r13
 296:	76 01       	movw	r14, r12
 298:	c3 94       	inc	r12
	static u8 count2 = 0 ;

	if(IR2_u8GetRead() == IR_NONACTIVE)        // Start frame
	{
		IR2_DataReady = 0 ;
	while(IR2_DataReady==0)
 29a:	6e c0       	rjmp	.+220    	; 0x378 <IR2_BaseNEC+0xfe>
	{
			if(IR2_u8GetRead() == IR_NONACTIVE)
 29c:	dc df       	rcall	.-72     	; 0x256 <IR2_u8GetRead>
 29e:	88 23       	and	r24, r24
 2a0:	09 f0       	breq	.+2      	; 0x2a4 <IR2_BaseNEC+0x2a>
 2a2:	4f c0       	rjmp	.+158    	; 0x342 <IR2_BaseNEC+0xc8>
			{
				Timer1_vidResetTCNT1Val() ;
 2a4:	d2 d2       	rcall	.+1444   	; 0x84a <Timer1_vidResetTCNT1Val>
				while(IR2_u8GetRead() == IR_NONACTIVE);
 2a6:	d7 df       	rcall	.-82     	; 0x256 <IR2_u8GetRead>
 2a8:	88 23       	and	r24, r24
 2aa:	e9 f3       	breq	.-6      	; 0x2a6 <IR2_BaseNEC+0x2c>
				prevTime2 = Timer1_u16GetTCNT1Val() ;
 2ac:	cb d2       	rcall	.+1430   	; 0x844 <Timer1_u16GetTCNT1Val>
 2ae:	90 93 88 00 	sts	0x0088, r25
 2b2:	80 93 87 00 	sts	0x0087, r24
				if (prevTime2  > 0 && prevTime2  > NUM1_NEC_TIME)
 2b6:	04 e0       	ldi	r16, 0x04	; 4
 2b8:	81 3b       	cpi	r24, 0xB1	; 177
 2ba:	90 07       	cpc	r25, r16
 2bc:	38 f1       	brcs	.+78     	; 0x30c <IR2_BaseNEC+0x92>
				{ // Check for data bit1
					IR2_Frame |= (1UL << IR1_BitCount);
 2be:	80 91 7e 00 	lds	r24, 0x007E
 2c2:	40 91 7a 00 	lds	r20, 0x007A
 2c6:	50 91 7b 00 	lds	r21, 0x007B
 2ca:	60 91 7c 00 	lds	r22, 0x007C
 2ce:	70 91 7d 00 	lds	r23, 0x007D
 2d2:	97 01       	movw	r18, r14
 2d4:	86 01       	movw	r16, r12
 2d6:	04 c0       	rjmp	.+8      	; 0x2e0 <IR2_BaseNEC+0x66>
 2d8:	00 0f       	add	r16, r16
 2da:	11 1f       	adc	r17, r17
 2dc:	22 1f       	adc	r18, r18
 2de:	33 1f       	adc	r19, r19
 2e0:	8a 95       	dec	r24
 2e2:	d2 f7       	brpl	.-12     	; 0x2d8 <IR2_BaseNEC+0x5e>
 2e4:	d9 01       	movw	r26, r18
 2e6:	c8 01       	movw	r24, r16
 2e8:	84 2b       	or	r24, r20
 2ea:	95 2b       	or	r25, r21
 2ec:	a6 2b       	or	r26, r22
 2ee:	b7 2b       	or	r27, r23
 2f0:	80 93 7a 00 	sts	0x007A, r24
 2f4:	90 93 7b 00 	sts	0x007B, r25
 2f8:	a0 93 7c 00 	sts	0x007C, r26
 2fc:	b0 93 7d 00 	sts	0x007D, r27
					IR2_BitCount++;
 300:	80 91 79 00 	lds	r24, 0x0079
 304:	8f 5f       	subi	r24, 0xFF	; 255
 306:	80 93 79 00 	sts	0x0079, r24
 30a:	1b c0       	rjmp	.+54     	; 0x342 <IR2_BaseNEC+0xc8>
				}
				else if (prevTime2 > 0 && prevTime2  > NUM0_NEC_TIME)
 30c:	12 e0       	ldi	r17, 0x02	; 2
 30e:	87 32       	cpi	r24, 0x27	; 39
 310:	91 07       	cpc	r25, r17
 312:	b8 f0       	brcs	.+46     	; 0x342 <IR2_BaseNEC+0xc8>
				{ // Check for data bit0
					IR2_Frame |= (0UL << IR2_BitCount);
 314:	80 91 79 00 	lds	r24, 0x0079
 318:	80 91 7a 00 	lds	r24, 0x007A
 31c:	90 91 7b 00 	lds	r25, 0x007B
 320:	a0 91 7c 00 	lds	r26, 0x007C
 324:	b0 91 7d 00 	lds	r27, 0x007D
 328:	80 93 7a 00 	sts	0x007A, r24
 32c:	90 93 7b 00 	sts	0x007B, r25
 330:	a0 93 7c 00 	sts	0x007C, r26
 334:	b0 93 7d 00 	sts	0x007D, r27
					IR2_BitCount++;
 338:	80 91 79 00 	lds	r24, 0x0079
 33c:	8f 5f       	subi	r24, 0xFF	; 255
 33e:	80 93 79 00 	sts	0x0079, r24
				 }
	          // Check for stop bit
			}
		   if (IR2_BitCount >= NUM_OF_BIT_FRAME)
 342:	80 91 79 00 	lds	r24, 0x0079
 346:	80 32       	cpi	r24, 0x20	; 32
 348:	b8 f0       	brcs	.+46     	; 0x378 <IR2_BaseNEC+0xfe>
			{
			   IR2SumData[count2] = IR_ACTIVE ;
 34a:	80 91 89 00 	lds	r24, 0x0089
 34e:	ef e8       	ldi	r30, 0x8F	; 143
 350:	f0 e0       	ldi	r31, 0x00	; 0
 352:	e8 0f       	add	r30, r24
 354:	f1 1d       	adc	r31, r1
 356:	91 e0       	ldi	r25, 0x01	; 1
 358:	90 83       	st	Z, r25
			   count2  ++ ;
 35a:	8f 5f       	subi	r24, 0xFF	; 255
 35c:	80 93 89 00 	sts	0x0089, r24
			 UART_Sendu32Value(IR2_Frame);
 360:	80 91 7a 00 	lds	r24, 0x007A
 364:	90 91 7b 00 	lds	r25, 0x007B
 368:	a0 91 7c 00 	lds	r26, 0x007C
 36c:	b0 91 7d 00 	lds	r27, 0x007D
 370:	df d2       	rcall	.+1470   	; 0x930 <UART_Sendu32Value>
			 IR2_vidResetData();
 372:	75 df       	rcall	.-278    	; 0x25e <IR2_vidResetData>
			 Timer1_vidResetTCNT1Val() ;
 374:	6a d2       	rcall	.+1236   	; 0x84a <Timer1_vidResetTCNT1Val>
			 break;
 376:	10 c0       	rjmp	.+32     	; 0x398 <IR2_BaseNEC+0x11e>
	static u8 count2 = 0 ;

	if(IR2_u8GetRead() == IR_NONACTIVE)        // Start frame
	{
		IR2_DataReady = 0 ;
	while(IR2_DataReady==0)
 378:	80 91 78 00 	lds	r24, 0x0078
 37c:	88 23       	and	r24, r24
 37e:	09 f4       	brne	.+2      	; 0x382 <IR2_BaseNEC+0x108>
 380:	8d cf       	rjmp	.-230    	; 0x29c <IR2_BaseNEC+0x22>
 382:	0a c0       	rjmp	.+20     	; 0x398 <IR2_BaseNEC+0x11e>
			}
	}
	}
	else
	{
		IR2SumData[count2] = IR_NONACTIVE ;
 384:	80 91 89 00 	lds	r24, 0x0089
 388:	ef e8       	ldi	r30, 0x8F	; 143
 38a:	f0 e0       	ldi	r31, 0x00	; 0
 38c:	e8 0f       	add	r30, r24
 38e:	f1 1d       	adc	r31, r1
 390:	10 82       	st	Z, r1
		count2 ++ ;
 392:	8f 5f       	subi	r24, 0xFF	; 255
 394:	80 93 89 00 	sts	0x0089, r24
	}

	if(count2 == NUM_OF_CHECK)
 398:	80 91 89 00 	lds	r24, 0x0089
 39c:	84 31       	cpi	r24, 0x14	; 20
 39e:	d9 f4       	brne	.+54     	; 0x3d6 <IR2_BaseNEC+0x15c>
	{
		count2 = 0 ;
 3a0:	10 92 89 00 	sts	0x0089, r1
 3a4:	ef e8       	ldi	r30, 0x8F	; 143
 3a6:	f0 e0       	ldi	r31, 0x00	; 0
/********************************************************************************************************************/
/**********************************************IR2 Fun***************************************************************/
IR_state IR2_u8GetRead() {
	return Pin_u8GetValDIO(SENSOR2_CONFIG_PORT, SENSOR2_CONFIG_PIN);
}
void IR2_BaseNEC()
 3a8:	cf 01       	movw	r24, r30
 3aa:	44 96       	adiw	r24, 0x14	; 20
	}

	if(count2 == NUM_OF_CHECK)
	{
		count2 = 0 ;
	    u8 IR2_CHEK = 0;
 3ac:	20 e0       	ldi	r18, 0x00	; 0

		for(u8 i = 0 ; i < NUM_OF_CHECK ; i ++ )
		{
			if(IR2SumData[i]  == 0  )
 3ae:	31 91       	ld	r19, Z+
 3b0:	33 23       	and	r19, r19
 3b2:	11 f4       	brne	.+4      	; 0x3b8 <IR2_BaseNEC+0x13e>
			{
				IR2_CHEK++ ;
 3b4:	2f 5f       	subi	r18, 0xFF	; 255
 3b6:	01 c0       	rjmp	.+2      	; 0x3ba <IR2_BaseNEC+0x140>
			}
			else
			{
				IR2_CHEK-- ;
 3b8:	21 50       	subi	r18, 0x01	; 1
	if(count2 == NUM_OF_CHECK)
	{
		count2 = 0 ;
	    u8 IR2_CHEK = 0;

		for(u8 i = 0 ; i < NUM_OF_CHECK ; i ++ )
 3ba:	e8 17       	cp	r30, r24
 3bc:	f9 07       	cpc	r31, r25
 3be:	b9 f7       	brne	.-18     	; 0x3ae <IR2_BaseNEC+0x134>
			else
			{
				IR2_CHEK-- ;
			}
		}
		if(IR2_CHEK == NUM_OF_CHECK )
 3c0:	24 31       	cpi	r18, 0x14	; 20
 3c2:	29 f4       	brne	.+10     	; 0x3ce <IR2_BaseNEC+0x154>
		{

			Pin_vidSetValDIO(DIO_PORTC, DIO_PIN1,HIGH);
 3c4:	81 e0       	ldi	r24, 0x01	; 1
 3c6:	61 e0       	ldi	r22, 0x01	; 1
 3c8:	41 e0       	ldi	r20, 0x01	; 1
 3ca:	13 d0       	rcall	.+38     	; 0x3f2 <Pin_vidSetValDIO>
 3cc:	04 c0       	rjmp	.+8      	; 0x3d6 <IR2_BaseNEC+0x15c>
		}
		else
		{
			Pin_vidSetValDIO(DIO_PORTC, DIO_PIN1,LOW);
 3ce:	81 e0       	ldi	r24, 0x01	; 1
 3d0:	61 e0       	ldi	r22, 0x01	; 1
 3d2:	40 e0       	ldi	r20, 0x00	; 0
 3d4:	0e d0       	rcall	.+28     	; 0x3f2 <Pin_vidSetValDIO>
		}
	}


}
 3d6:	1f 91       	pop	r17
 3d8:	0f 91       	pop	r16
 3da:	ff 90       	pop	r15
 3dc:	ef 90       	pop	r14
 3de:	df 90       	pop	r13
 3e0:	cf 90       	pop	r12
 3e2:	08 95       	ret

000003e4 <main>:


int main(void) {


	UART_vidInit();
 3e4:	84 d2       	rcall	.+1288   	; 0x8ee <UART_vidInit>
	UART_Sendu32Value(0x4FAC);
 3e6:	8c ea       	ldi	r24, 0xAC	; 172
 3e8:	9f e4       	ldi	r25, 0x4F	; 79
 3ea:	a2 d2       	rcall	.+1348   	; 0x930 <UART_Sendu32Value>
	IR_VidIntialize() ;
 3ec:	38 de       	rcall	.-912    	; 0x5e <IR_VidIntialize>
	while (1)
	{

		//Port_vidTogelDIO(DIO_PORTB) ;
		//_delay_ms(100);
		IR1_BaseNEC();
 3ee:	7b de       	rcall	.-778    	; 0xe6 <IR1_BaseNEC>
 3f0:	fe cf       	rjmp	.-4      	; 0x3ee <main+0xa>

000003f2 <Pin_vidSetValDIO>:
	}
}

void Pin_vidSetValDIO( port_num _port_num , u8 _pin_num  , pin_state _pin_state )
{
	if(_port_num <= DIO_PORTD && _pin_num <= DIO_PIN7)
 3f2:	83 30       	cpi	r24, 0x03	; 3
 3f4:	08 f0       	brcs	.+2      	; 0x3f8 <Pin_vidSetValDIO+0x6>
 3f6:	66 c0       	rjmp	.+204    	; 0x4c4 <__stack+0x65>
 3f8:	68 30       	cpi	r22, 0x08	; 8
 3fa:	08 f0       	brcs	.+2      	; 0x3fe <Pin_vidSetValDIO+0xc>
 3fc:	63 c0       	rjmp	.+198    	; 0x4c4 <__stack+0x65>
	{
		if(_pin_state == LOW)
 3fe:	44 23       	and	r20, r20
 400:	91 f5       	brne	.+100    	; 0x466 <__stack+0x7>
		{
			switch(_port_num)
 402:	81 30       	cpi	r24, 0x01	; 1
 404:	a1 f0       	breq	.+40     	; 0x42e <Pin_vidSetValDIO+0x3c>
 406:	81 30       	cpi	r24, 0x01	; 1
 408:	20 f0       	brcs	.+8      	; 0x412 <Pin_vidSetValDIO+0x20>
 40a:	82 30       	cpi	r24, 0x02	; 2
 40c:	09 f0       	breq	.+2      	; 0x410 <Pin_vidSetValDIO+0x1e>
 40e:	5a c0       	rjmp	.+180    	; 0x4c4 <__stack+0x65>
 410:	1c c0       	rjmp	.+56     	; 0x44a <Pin_vidSetValDIO+0x58>
			 {

				 case DIO_PORTB : CLR_BIT(PORTB_REG,_pin_num); break;
 412:	28 b3       	in	r18, 0x18	; 24
 414:	81 e0       	ldi	r24, 0x01	; 1
 416:	90 e0       	ldi	r25, 0x00	; 0
 418:	ac 01       	movw	r20, r24
 41a:	02 c0       	rjmp	.+4      	; 0x420 <Pin_vidSetValDIO+0x2e>
 41c:	44 0f       	add	r20, r20
 41e:	55 1f       	adc	r21, r21
 420:	6a 95       	dec	r22
 422:	e2 f7       	brpl	.-8      	; 0x41c <Pin_vidSetValDIO+0x2a>
 424:	ba 01       	movw	r22, r20
 426:	60 95       	com	r22
 428:	62 23       	and	r22, r18
 42a:	68 bb       	out	0x18, r22	; 24
 42c:	08 95       	ret
				 case DIO_PORTC : CLR_BIT(PORTC_REG,_pin_num); break;
 42e:	25 b3       	in	r18, 0x15	; 21
 430:	81 e0       	ldi	r24, 0x01	; 1
 432:	90 e0       	ldi	r25, 0x00	; 0
 434:	ac 01       	movw	r20, r24
 436:	02 c0       	rjmp	.+4      	; 0x43c <Pin_vidSetValDIO+0x4a>
 438:	44 0f       	add	r20, r20
 43a:	55 1f       	adc	r21, r21
 43c:	6a 95       	dec	r22
 43e:	e2 f7       	brpl	.-8      	; 0x438 <Pin_vidSetValDIO+0x46>
 440:	ba 01       	movw	r22, r20
 442:	60 95       	com	r22
 444:	62 23       	and	r22, r18
 446:	65 bb       	out	0x15, r22	; 21
 448:	08 95       	ret
				 case DIO_PORTD : CLR_BIT(PORTD_REG,_pin_num); break;
 44a:	22 b3       	in	r18, 0x12	; 18
 44c:	81 e0       	ldi	r24, 0x01	; 1
 44e:	90 e0       	ldi	r25, 0x00	; 0
 450:	ac 01       	movw	r20, r24
 452:	02 c0       	rjmp	.+4      	; 0x458 <Pin_vidSetValDIO+0x66>
 454:	44 0f       	add	r20, r20
 456:	55 1f       	adc	r21, r21
 458:	6a 95       	dec	r22
 45a:	e2 f7       	brpl	.-8      	; 0x454 <Pin_vidSetValDIO+0x62>
 45c:	ba 01       	movw	r22, r20
 45e:	60 95       	com	r22
 460:	62 23       	and	r22, r18
 462:	62 bb       	out	0x12, r22	; 18
 464:	08 95       	ret

				 	 	 	 }
		}
		else if (_pin_state == HIGH)
 466:	41 30       	cpi	r20, 0x01	; 1
 468:	69 f5       	brne	.+90     	; 0x4c4 <__stack+0x65>
		{
			switch(_port_num)
 46a:	81 30       	cpi	r24, 0x01	; 1
 46c:	91 f0       	breq	.+36     	; 0x492 <__stack+0x33>
 46e:	81 30       	cpi	r24, 0x01	; 1
 470:	18 f0       	brcs	.+6      	; 0x478 <__stack+0x19>
 472:	82 30       	cpi	r24, 0x02	; 2
 474:	39 f5       	brne	.+78     	; 0x4c4 <__stack+0x65>
 476:	1a c0       	rjmp	.+52     	; 0x4ac <__stack+0x4d>
			{

				case DIO_PORTB : SET_BIT(PORTB_REG,_pin_num); break;
 478:	28 b3       	in	r18, 0x18	; 24
 47a:	81 e0       	ldi	r24, 0x01	; 1
 47c:	90 e0       	ldi	r25, 0x00	; 0
 47e:	ac 01       	movw	r20, r24
 480:	02 c0       	rjmp	.+4      	; 0x486 <__stack+0x27>
 482:	44 0f       	add	r20, r20
 484:	55 1f       	adc	r21, r21
 486:	6a 95       	dec	r22
 488:	e2 f7       	brpl	.-8      	; 0x482 <__stack+0x23>
 48a:	ba 01       	movw	r22, r20
 48c:	62 2b       	or	r22, r18
 48e:	68 bb       	out	0x18, r22	; 24
 490:	08 95       	ret
				case DIO_PORTC : SET_BIT(PORTC_REG,_pin_num); break;
 492:	25 b3       	in	r18, 0x15	; 21
 494:	81 e0       	ldi	r24, 0x01	; 1
 496:	90 e0       	ldi	r25, 0x00	; 0
 498:	ac 01       	movw	r20, r24
 49a:	02 c0       	rjmp	.+4      	; 0x4a0 <__stack+0x41>
 49c:	44 0f       	add	r20, r20
 49e:	55 1f       	adc	r21, r21
 4a0:	6a 95       	dec	r22
 4a2:	e2 f7       	brpl	.-8      	; 0x49c <__stack+0x3d>
 4a4:	ba 01       	movw	r22, r20
 4a6:	62 2b       	or	r22, r18
 4a8:	65 bb       	out	0x15, r22	; 21
 4aa:	08 95       	ret
				case DIO_PORTD : SET_BIT(PORTD_REG,_pin_num); break;
 4ac:	22 b3       	in	r18, 0x12	; 18
 4ae:	81 e0       	ldi	r24, 0x01	; 1
 4b0:	90 e0       	ldi	r25, 0x00	; 0
 4b2:	ac 01       	movw	r20, r24
 4b4:	02 c0       	rjmp	.+4      	; 0x4ba <__stack+0x5b>
 4b6:	44 0f       	add	r20, r20
 4b8:	55 1f       	adc	r21, r21
 4ba:	6a 95       	dec	r22
 4bc:	e2 f7       	brpl	.-8      	; 0x4b6 <__stack+0x57>
 4be:	ba 01       	movw	r22, r20
 4c0:	62 2b       	or	r22, r18
 4c2:	62 bb       	out	0x12, r22	; 18
 4c4:	08 95       	ret

000004c6 <Pin_vidSetDirDIO>:
}
void Pin_vidSetDirDIO( port_num _port_num , pin_num _pin_num  , dir_state_pin _dir_state_pin  )
{


	switch(_dir_state_pin)
 4c6:	41 30       	cpi	r20, 0x01	; 1
 4c8:	c1 f1       	breq	.+112    	; 0x53a <Pin_vidSetDirDIO+0x74>
 4ca:	41 30       	cpi	r20, 0x01	; 1
 4cc:	20 f0       	brcs	.+8      	; 0x4d6 <Pin_vidSetDirDIO+0x10>
 4ce:	42 30       	cpi	r20, 0x02	; 2
 4d0:	09 f0       	breq	.+2      	; 0x4d4 <Pin_vidSetDirDIO+0xe>
 4d2:	9e c0       	rjmp	.+316    	; 0x610 <Pin_vidSetDirDIO+0x14a>
 4d4:	61 c0       	rjmp	.+194    	; 0x598 <Pin_vidSetDirDIO+0xd2>
	{
	case INPUT: switch(_port_num)
 4d6:	81 30       	cpi	r24, 0x01	; 1
 4d8:	a1 f0       	breq	.+40     	; 0x502 <Pin_vidSetDirDIO+0x3c>
 4da:	81 30       	cpi	r24, 0x01	; 1
 4dc:	20 f0       	brcs	.+8      	; 0x4e6 <Pin_vidSetDirDIO+0x20>
 4de:	82 30       	cpi	r24, 0x02	; 2
 4e0:	09 f0       	breq	.+2      	; 0x4e4 <Pin_vidSetDirDIO+0x1e>
 4e2:	96 c0       	rjmp	.+300    	; 0x610 <Pin_vidSetDirDIO+0x14a>
 4e4:	1c c0       	rjmp	.+56     	; 0x51e <Pin_vidSetDirDIO+0x58>
				{

					case DIO_PORTB :CLR_BIT(DDRB_REG,_pin_num);break ;
 4e6:	27 b3       	in	r18, 0x17	; 23
 4e8:	81 e0       	ldi	r24, 0x01	; 1
 4ea:	90 e0       	ldi	r25, 0x00	; 0
 4ec:	ac 01       	movw	r20, r24
 4ee:	02 c0       	rjmp	.+4      	; 0x4f4 <Pin_vidSetDirDIO+0x2e>
 4f0:	44 0f       	add	r20, r20
 4f2:	55 1f       	adc	r21, r21
 4f4:	6a 95       	dec	r22
 4f6:	e2 f7       	brpl	.-8      	; 0x4f0 <Pin_vidSetDirDIO+0x2a>
 4f8:	ba 01       	movw	r22, r20
 4fa:	60 95       	com	r22
 4fc:	62 23       	and	r22, r18
 4fe:	67 bb       	out	0x17, r22	; 23
 500:	08 95       	ret
					case DIO_PORTC :CLR_BIT(DDRC_REG,_pin_num);break ;
 502:	24 b3       	in	r18, 0x14	; 20
 504:	81 e0       	ldi	r24, 0x01	; 1
 506:	90 e0       	ldi	r25, 0x00	; 0
 508:	ac 01       	movw	r20, r24
 50a:	02 c0       	rjmp	.+4      	; 0x510 <Pin_vidSetDirDIO+0x4a>
 50c:	44 0f       	add	r20, r20
 50e:	55 1f       	adc	r21, r21
 510:	6a 95       	dec	r22
 512:	e2 f7       	brpl	.-8      	; 0x50c <Pin_vidSetDirDIO+0x46>
 514:	ba 01       	movw	r22, r20
 516:	60 95       	com	r22
 518:	62 23       	and	r22, r18
 51a:	64 bb       	out	0x14, r22	; 20
 51c:	08 95       	ret
					case DIO_PORTD :CLR_BIT(DDRD_REG,_pin_num);break ;
 51e:	21 b3       	in	r18, 0x11	; 17
 520:	81 e0       	ldi	r24, 0x01	; 1
 522:	90 e0       	ldi	r25, 0x00	; 0
 524:	ac 01       	movw	r20, r24
 526:	02 c0       	rjmp	.+4      	; 0x52c <Pin_vidSetDirDIO+0x66>
 528:	44 0f       	add	r20, r20
 52a:	55 1f       	adc	r21, r21
 52c:	6a 95       	dec	r22
 52e:	e2 f7       	brpl	.-8      	; 0x528 <Pin_vidSetDirDIO+0x62>
 530:	ba 01       	movw	r22, r20
 532:	60 95       	com	r22
 534:	62 23       	and	r22, r18
 536:	61 bb       	out	0x11, r22	; 17
 538:	08 95       	ret
				}break;
	case OUTPUT: switch(_port_num)
 53a:	81 30       	cpi	r24, 0x01	; 1
 53c:	99 f0       	breq	.+38     	; 0x564 <Pin_vidSetDirDIO+0x9e>
 53e:	81 30       	cpi	r24, 0x01	; 1
 540:	20 f0       	brcs	.+8      	; 0x54a <Pin_vidSetDirDIO+0x84>
 542:	82 30       	cpi	r24, 0x02	; 2
 544:	09 f0       	breq	.+2      	; 0x548 <Pin_vidSetDirDIO+0x82>
 546:	64 c0       	rjmp	.+200    	; 0x610 <Pin_vidSetDirDIO+0x14a>
 548:	1a c0       	rjmp	.+52     	; 0x57e <Pin_vidSetDirDIO+0xb8>
				{

					case DIO_PORTB :SET_BIT(DDRB_REG,_pin_num);break ;
 54a:	27 b3       	in	r18, 0x17	; 23
 54c:	81 e0       	ldi	r24, 0x01	; 1
 54e:	90 e0       	ldi	r25, 0x00	; 0
 550:	ac 01       	movw	r20, r24
 552:	02 c0       	rjmp	.+4      	; 0x558 <Pin_vidSetDirDIO+0x92>
 554:	44 0f       	add	r20, r20
 556:	55 1f       	adc	r21, r21
 558:	6a 95       	dec	r22
 55a:	e2 f7       	brpl	.-8      	; 0x554 <Pin_vidSetDirDIO+0x8e>
 55c:	ba 01       	movw	r22, r20
 55e:	62 2b       	or	r22, r18
 560:	67 bb       	out	0x17, r22	; 23
 562:	08 95       	ret
					case DIO_PORTC :SET_BIT(DDRC_REG,_pin_num);break ;
 564:	24 b3       	in	r18, 0x14	; 20
 566:	81 e0       	ldi	r24, 0x01	; 1
 568:	90 e0       	ldi	r25, 0x00	; 0
 56a:	ac 01       	movw	r20, r24
 56c:	02 c0       	rjmp	.+4      	; 0x572 <Pin_vidSetDirDIO+0xac>
 56e:	44 0f       	add	r20, r20
 570:	55 1f       	adc	r21, r21
 572:	6a 95       	dec	r22
 574:	e2 f7       	brpl	.-8      	; 0x56e <Pin_vidSetDirDIO+0xa8>
 576:	ba 01       	movw	r22, r20
 578:	62 2b       	or	r22, r18
 57a:	64 bb       	out	0x14, r22	; 20
 57c:	08 95       	ret
					case DIO_PORTD :SET_BIT(DDRD_REG,_pin_num);break ;
 57e:	21 b3       	in	r18, 0x11	; 17
 580:	81 e0       	ldi	r24, 0x01	; 1
 582:	90 e0       	ldi	r25, 0x00	; 0
 584:	ac 01       	movw	r20, r24
 586:	02 c0       	rjmp	.+4      	; 0x58c <Pin_vidSetDirDIO+0xc6>
 588:	44 0f       	add	r20, r20
 58a:	55 1f       	adc	r21, r21
 58c:	6a 95       	dec	r22
 58e:	e2 f7       	brpl	.-8      	; 0x588 <Pin_vidSetDirDIO+0xc2>
 590:	ba 01       	movw	r22, r20
 592:	62 2b       	or	r22, r18
 594:	61 bb       	out	0x11, r22	; 17
 596:	08 95       	ret
				}break;
	case INPUT_PULLUP: switch(_port_num)
 598:	81 30       	cpi	r24, 0x01	; 1
 59a:	b9 f0       	breq	.+46     	; 0x5ca <Pin_vidSetDirDIO+0x104>
 59c:	81 30       	cpi	r24, 0x01	; 1
 59e:	18 f0       	brcs	.+6      	; 0x5a6 <Pin_vidSetDirDIO+0xe0>
 5a0:	82 30       	cpi	r24, 0x02	; 2
 5a2:	b1 f5       	brne	.+108    	; 0x610 <Pin_vidSetDirDIO+0x14a>
 5a4:	24 c0       	rjmp	.+72     	; 0x5ee <Pin_vidSetDirDIO+0x128>
				{

					case DIO_PORTB :CLR_BIT(DDRB_REG,_pin_num);
 5a6:	27 b3       	in	r18, 0x17	; 23
 5a8:	81 e0       	ldi	r24, 0x01	; 1
 5aa:	90 e0       	ldi	r25, 0x00	; 0
 5ac:	ac 01       	movw	r20, r24
 5ae:	02 c0       	rjmp	.+4      	; 0x5b4 <Pin_vidSetDirDIO+0xee>
 5b0:	44 0f       	add	r20, r20
 5b2:	55 1f       	adc	r21, r21
 5b4:	6a 95       	dec	r22
 5b6:	e2 f7       	brpl	.-8      	; 0x5b0 <Pin_vidSetDirDIO+0xea>
 5b8:	ba 01       	movw	r22, r20
 5ba:	84 2f       	mov	r24, r20
 5bc:	80 95       	com	r24
 5be:	82 23       	and	r24, r18
 5c0:	87 bb       	out	0x17, r24	; 23
								SET_BIT(PORTB_REG,_pin_num);
 5c2:	88 b3       	in	r24, 0x18	; 24
 5c4:	68 2b       	or	r22, r24
 5c6:	68 bb       	out	0x18, r22	; 24
								break ;
 5c8:	08 95       	ret
					case DIO_PORTC :CLR_BIT(DDRC_REG,_pin_num);
 5ca:	24 b3       	in	r18, 0x14	; 20
 5cc:	81 e0       	ldi	r24, 0x01	; 1
 5ce:	90 e0       	ldi	r25, 0x00	; 0
 5d0:	ac 01       	movw	r20, r24
 5d2:	02 c0       	rjmp	.+4      	; 0x5d8 <Pin_vidSetDirDIO+0x112>
 5d4:	44 0f       	add	r20, r20
 5d6:	55 1f       	adc	r21, r21
 5d8:	6a 95       	dec	r22
 5da:	e2 f7       	brpl	.-8      	; 0x5d4 <Pin_vidSetDirDIO+0x10e>
 5dc:	ba 01       	movw	r22, r20
 5de:	84 2f       	mov	r24, r20
 5e0:	80 95       	com	r24
 5e2:	82 23       	and	r24, r18
 5e4:	84 bb       	out	0x14, r24	; 20
								SET_BIT(PORTC_REG,_pin_num);
 5e6:	85 b3       	in	r24, 0x15	; 21
 5e8:	68 2b       	or	r22, r24
 5ea:	65 bb       	out	0x15, r22	; 21
								break ;
 5ec:	08 95       	ret
					case DIO_PORTD :CLR_BIT(DDRD_REG,_pin_num);
 5ee:	21 b3       	in	r18, 0x11	; 17
 5f0:	81 e0       	ldi	r24, 0x01	; 1
 5f2:	90 e0       	ldi	r25, 0x00	; 0
 5f4:	ac 01       	movw	r20, r24
 5f6:	02 c0       	rjmp	.+4      	; 0x5fc <Pin_vidSetDirDIO+0x136>
 5f8:	44 0f       	add	r20, r20
 5fa:	55 1f       	adc	r21, r21
 5fc:	6a 95       	dec	r22
 5fe:	e2 f7       	brpl	.-8      	; 0x5f8 <Pin_vidSetDirDIO+0x132>
 600:	ba 01       	movw	r22, r20
 602:	84 2f       	mov	r24, r20
 604:	80 95       	com	r24
 606:	82 23       	and	r24, r18
 608:	81 bb       	out	0x11, r24	; 17
								SET_BIT(PORTD_REG,_pin_num);
 60a:	82 b3       	in	r24, 0x12	; 18
 60c:	68 2b       	or	r22, r24
 60e:	62 bb       	out	0x12, r22	; 18
 610:	08 95       	ret

00000612 <Pin_vidInitializeDIO>:



/*************************PINS Functions ********************************/
void Pin_vidInitializeDIO( port_num _port_num , pin_num _pin_num , dir_state_pin _dir_state_pin , pin_state _pin_state )
{
 612:	1f 93       	push	r17
 614:	cf 93       	push	r28
 616:	df 93       	push	r29
 618:	c8 2f       	mov	r28, r24
 61a:	d6 2f       	mov	r29, r22
 61c:	12 2f       	mov	r17, r18

	if(_port_num <= DIO_PORTD &&_pin_num <= DIO_PIN7)
 61e:	83 30       	cpi	r24, 0x03	; 3
 620:	88 f4       	brcc	.+34     	; 0x644 <Pin_vidInitializeDIO+0x32>
 622:	68 30       	cpi	r22, 0x08	; 8
 624:	78 f4       	brcc	.+30     	; 0x644 <Pin_vidInitializeDIO+0x32>
	{
		if(_dir_state_pin == INPUT_PULLUP)
 626:	42 30       	cpi	r20, 0x02	; 2
 628:	11 f4       	brne	.+4      	; 0x62e <Pin_vidInitializeDIO+0x1c>
		{
			Pin_vidSetDirDIO(_port_num,_pin_num,_dir_state_pin);
 62a:	4d df       	rcall	.-358    	; 0x4c6 <Pin_vidSetDirDIO>
 62c:	0b c0       	rjmp	.+22     	; 0x644 <Pin_vidInitializeDIO+0x32>
		} else if (_dir_state_pin == OUTPUT)
 62e:	41 30       	cpi	r20, 0x01	; 1
 630:	31 f4       	brne	.+12     	; 0x63e <Pin_vidInitializeDIO+0x2c>
		{
			Pin_vidSetDirDIO(_port_num,_pin_num,_dir_state_pin);
 632:	49 df       	rcall	.-366    	; 0x4c6 <Pin_vidSetDirDIO>
			Pin_vidSetValDIO(_port_num,_pin_num,_pin_state);
 634:	8c 2f       	mov	r24, r28
 636:	6d 2f       	mov	r22, r29
 638:	41 2f       	mov	r20, r17
 63a:	db de       	rcall	.-586    	; 0x3f2 <Pin_vidSetValDIO>
 63c:	03 c0       	rjmp	.+6      	; 0x644 <Pin_vidInitializeDIO+0x32>
		}
		else if (_dir_state_pin == INPUT) {
 63e:	44 23       	and	r20, r20
 640:	09 f4       	brne	.+2      	; 0x644 <Pin_vidInitializeDIO+0x32>
			Pin_vidSetDirDIO(_port_num, _pin_num, _dir_state_pin);
 642:	41 df       	rcall	.-382    	; 0x4c6 <Pin_vidSetDirDIO>
		}
	}
}
 644:	df 91       	pop	r29
 646:	cf 91       	pop	r28
 648:	1f 91       	pop	r17
 64a:	08 95       	ret

0000064c <Pin_u8GetValDIO>:
}
u8 Pin_u8GetValDIO(port_num _port_num , pin_num _pin_num)
{
	u8 Result = 0 ;

	if(_port_num <= DIO_PORTD && _pin_num <= DIO_PIN7)
 64c:	83 30       	cpi	r24, 0x03	; 3
 64e:	38 f5       	brcc	.+78     	; 0x69e <Pin_u8GetValDIO+0x52>
 650:	68 30       	cpi	r22, 0x08	; 8
 652:	38 f5       	brcc	.+78     	; 0x6a2 <Pin_u8GetValDIO+0x56>
	{
		switch(_port_num)
 654:	81 30       	cpi	r24, 0x01	; 1
 656:	79 f0       	breq	.+30     	; 0x676 <Pin_u8GetValDIO+0x2a>
 658:	81 30       	cpi	r24, 0x01	; 1
 65a:	18 f0       	brcs	.+6      	; 0x662 <Pin_u8GetValDIO+0x16>
 65c:	82 30       	cpi	r24, 0x02	; 2
 65e:	19 f5       	brne	.+70     	; 0x6a6 <Pin_u8GetValDIO+0x5a>
 660:	14 c0       	rjmp	.+40     	; 0x68a <Pin_u8GetValDIO+0x3e>
		{

		case DIO_PORTB : Result = GET_BIT(PINB_REG,_pin_num);break ;
 662:	26 b3       	in	r18, 0x16	; 22
 664:	30 e0       	ldi	r19, 0x00	; 0
 666:	c9 01       	movw	r24, r18
 668:	02 c0       	rjmp	.+4      	; 0x66e <Pin_u8GetValDIO+0x22>
 66a:	95 95       	asr	r25
 66c:	87 95       	ror	r24
 66e:	6a 95       	dec	r22
 670:	e2 f7       	brpl	.-8      	; 0x66a <Pin_u8GetValDIO+0x1e>
 672:	81 70       	andi	r24, 0x01	; 1
 674:	08 95       	ret
		case DIO_PORTC : Result = GET_BIT(PINC_REG,_pin_num);break ;
 676:	23 b3       	in	r18, 0x13	; 19
 678:	30 e0       	ldi	r19, 0x00	; 0
 67a:	c9 01       	movw	r24, r18
 67c:	02 c0       	rjmp	.+4      	; 0x682 <Pin_u8GetValDIO+0x36>
 67e:	95 95       	asr	r25
 680:	87 95       	ror	r24
 682:	6a 95       	dec	r22
 684:	e2 f7       	brpl	.-8      	; 0x67e <Pin_u8GetValDIO+0x32>
 686:	81 70       	andi	r24, 0x01	; 1
 688:	08 95       	ret
		case DIO_PORTD : Result = GET_BIT(PIND_REG,_pin_num);break ;
 68a:	20 b3       	in	r18, 0x10	; 16
 68c:	30 e0       	ldi	r19, 0x00	; 0
 68e:	c9 01       	movw	r24, r18
 690:	02 c0       	rjmp	.+4      	; 0x696 <Pin_u8GetValDIO+0x4a>
 692:	95 95       	asr	r25
 694:	87 95       	ror	r24
 696:	6a 95       	dec	r22
 698:	e2 f7       	brpl	.-8      	; 0x692 <Pin_u8GetValDIO+0x46>
 69a:	81 70       	andi	r24, 0x01	; 1
 69c:	08 95       	ret


}
u8 Pin_u8GetValDIO(port_num _port_num , pin_num _pin_num)
{
	u8 Result = 0 ;
 69e:	80 e0       	ldi	r24, 0x00	; 0
 6a0:	08 95       	ret
 6a2:	80 e0       	ldi	r24, 0x00	; 0
 6a4:	08 95       	ret
 6a6:	80 e0       	ldi	r24, 0x00	; 0
	}
	return Result ;



}
 6a8:	08 95       	ret

000006aa <Pin_vidTogelDIO>:

void Pin_vidTogelDIO(port_num _port_num , pin_num _pin_num)
{
	if(_port_num <= DIO_PORTD&& _pin_num <= DIO_PIN7)
 6aa:	83 30       	cpi	r24, 0x03	; 3
 6ac:	78 f5       	brcc	.+94     	; 0x70c <Pin_vidTogelDIO+0x62>
 6ae:	68 30       	cpi	r22, 0x08	; 8
 6b0:	68 f5       	brcc	.+90     	; 0x70c <Pin_vidTogelDIO+0x62>
	{
        switch(_port_num)
 6b2:	81 30       	cpi	r24, 0x01	; 1
 6b4:	91 f0       	breq	.+36     	; 0x6da <Pin_vidTogelDIO+0x30>
 6b6:	81 30       	cpi	r24, 0x01	; 1
 6b8:	18 f0       	brcs	.+6      	; 0x6c0 <Pin_vidTogelDIO+0x16>
 6ba:	82 30       	cpi	r24, 0x02	; 2
 6bc:	39 f5       	brne	.+78     	; 0x70c <Pin_vidTogelDIO+0x62>
 6be:	1a c0       	rjmp	.+52     	; 0x6f4 <Pin_vidTogelDIO+0x4a>
	 	  {

	 	 	 	case DIO_PORTB : TOG_BIT(PORTB_REG,_pin_num);break;
 6c0:	28 b3       	in	r18, 0x18	; 24
 6c2:	81 e0       	ldi	r24, 0x01	; 1
 6c4:	90 e0       	ldi	r25, 0x00	; 0
 6c6:	ac 01       	movw	r20, r24
 6c8:	02 c0       	rjmp	.+4      	; 0x6ce <Pin_vidTogelDIO+0x24>
 6ca:	44 0f       	add	r20, r20
 6cc:	55 1f       	adc	r21, r21
 6ce:	6a 95       	dec	r22
 6d0:	e2 f7       	brpl	.-8      	; 0x6ca <Pin_vidTogelDIO+0x20>
 6d2:	ba 01       	movw	r22, r20
 6d4:	62 27       	eor	r22, r18
 6d6:	68 bb       	out	0x18, r22	; 24
 6d8:	08 95       	ret
	 	 	 	case DIO_PORTC : TOG_BIT(PORTC_REG,_pin_num); break;
 6da:	25 b3       	in	r18, 0x15	; 21
 6dc:	81 e0       	ldi	r24, 0x01	; 1
 6de:	90 e0       	ldi	r25, 0x00	; 0
 6e0:	ac 01       	movw	r20, r24
 6e2:	02 c0       	rjmp	.+4      	; 0x6e8 <Pin_vidTogelDIO+0x3e>
 6e4:	44 0f       	add	r20, r20
 6e6:	55 1f       	adc	r21, r21
 6e8:	6a 95       	dec	r22
 6ea:	e2 f7       	brpl	.-8      	; 0x6e4 <Pin_vidTogelDIO+0x3a>
 6ec:	ba 01       	movw	r22, r20
 6ee:	62 27       	eor	r22, r18
 6f0:	65 bb       	out	0x15, r22	; 21
 6f2:	08 95       	ret
	 	 	 	case DIO_PORTD : TOG_BIT(PORTD_REG,_pin_num); break;
 6f4:	22 b3       	in	r18, 0x12	; 18
 6f6:	81 e0       	ldi	r24, 0x01	; 1
 6f8:	90 e0       	ldi	r25, 0x00	; 0
 6fa:	ac 01       	movw	r20, r24
 6fc:	02 c0       	rjmp	.+4      	; 0x702 <Pin_vidTogelDIO+0x58>
 6fe:	44 0f       	add	r20, r20
 700:	55 1f       	adc	r21, r21
 702:	6a 95       	dec	r22
 704:	e2 f7       	brpl	.-8      	; 0x6fe <Pin_vidTogelDIO+0x54>
 706:	ba 01       	movw	r22, r20
 708:	62 27       	eor	r22, r18
 70a:	62 bb       	out	0x12, r22	; 18
 70c:	08 95       	ret

0000070e <Port_vidSetValDIO>:


/*************************PORTS Functions ********************************/
void Port_vidSetValDIO(port_num _port_num , u8 PortVal)
{
	if(_port_num <= DIO_PORTD)
 70e:	83 30       	cpi	r24, 0x03	; 3
 710:	60 f4       	brcc	.+24     	; 0x72a <Port_vidSetValDIO+0x1c>
		{
		switch(_port_num)
 712:	81 30       	cpi	r24, 0x01	; 1
 714:	39 f0       	breq	.+14     	; 0x724 <Port_vidSetValDIO+0x16>
 716:	81 30       	cpi	r24, 0x01	; 1
 718:	18 f0       	brcs	.+6      	; 0x720 <Port_vidSetValDIO+0x12>
 71a:	82 30       	cpi	r24, 0x02	; 2
 71c:	31 f4       	brne	.+12     	; 0x72a <Port_vidSetValDIO+0x1c>
 71e:	04 c0       	rjmp	.+8      	; 0x728 <Port_vidSetValDIO+0x1a>
		{

		case DIO_PORTB : PORTB_REG = PortVal ;break ;
 720:	68 bb       	out	0x18, r22	; 24
 722:	08 95       	ret
		case DIO_PORTC : PORTC_REG = PortVal ;break ;
 724:	65 bb       	out	0x15, r22	; 21
 726:	08 95       	ret
		case DIO_PORTD : PORTD_REG = PortVal ;break ;
 728:	62 bb       	out	0x12, r22	; 18
 72a:	08 95       	ret

0000072c <Port_vidSetDirDIO>:

}
void Port_vidSetDirDIO(port_num _port_num , u8 PortDir)
{

	if(_port_num <= DIO_PORTD)
 72c:	83 30       	cpi	r24, 0x03	; 3
 72e:	20 f5       	brcc	.+72     	; 0x778 <Port_vidSetDirDIO+0x4c>
	{
		if(PortDir != DIO_PORT_INPUT_PULLUP)
 730:	61 35       	cpi	r22, 0x51	; 81
 732:	69 f0       	breq	.+26     	; 0x74e <Port_vidSetDirDIO+0x22>
		{
			switch(_port_num)
 734:	81 30       	cpi	r24, 0x01	; 1
 736:	39 f0       	breq	.+14     	; 0x746 <Port_vidSetDirDIO+0x1a>
 738:	81 30       	cpi	r24, 0x01	; 1
 73a:	18 f0       	brcs	.+6      	; 0x742 <Port_vidSetDirDIO+0x16>
 73c:	82 30       	cpi	r24, 0x02	; 2
 73e:	e1 f4       	brne	.+56     	; 0x778 <Port_vidSetDirDIO+0x4c>
 740:	04 c0       	rjmp	.+8      	; 0x74a <Port_vidSetDirDIO+0x1e>
			{

			case DIO_PORTB :DDRB_REG = PortDir ;break ;
 742:	67 bb       	out	0x17, r22	; 23
 744:	08 95       	ret
			case DIO_PORTC :DDRC_REG = PortDir ;break ;
 746:	64 bb       	out	0x14, r22	; 20
 748:	08 95       	ret
			case DIO_PORTD :DDRD_REG = PortDir ;break ;
 74a:	61 bb       	out	0x11, r22	; 17
 74c:	08 95       	ret
			}
		}
		else
		{
			switch(_port_num)
 74e:	81 30       	cpi	r24, 0x01	; 1
 750:	51 f0       	breq	.+20     	; 0x766 <Port_vidSetDirDIO+0x3a>
 752:	81 30       	cpi	r24, 0x01	; 1
 754:	18 f0       	brcs	.+6      	; 0x75c <Port_vidSetDirDIO+0x30>
 756:	82 30       	cpi	r24, 0x02	; 2
 758:	79 f4       	brne	.+30     	; 0x778 <Port_vidSetDirDIO+0x4c>
 75a:	0a c0       	rjmp	.+20     	; 0x770 <Port_vidSetDirDIO+0x44>
			{

			case DIO_PORTB :DDRB_REG = PortDir ;
 75c:	81 e5       	ldi	r24, 0x51	; 81
 75e:	87 bb       	out	0x17, r24	; 23
						PORTB_REG = 0xff ;
 760:	8f ef       	ldi	r24, 0xFF	; 255
 762:	88 bb       	out	0x18, r24	; 24
						break ;
 764:	08 95       	ret
			case DIO_PORTC :DDRC_REG = PortDir ;
 766:	81 e5       	ldi	r24, 0x51	; 81
 768:	84 bb       	out	0x14, r24	; 20
						PORTC_REG = 0xff ;
 76a:	8f ef       	ldi	r24, 0xFF	; 255
 76c:	85 bb       	out	0x15, r24	; 21
						break ;
 76e:	08 95       	ret
			case DIO_PORTD :DDRD_REG = PortDir ;
 770:	81 e5       	ldi	r24, 0x51	; 81
 772:	81 bb       	out	0x11, r24	; 17
						PORTD_REG = 0xff ;
 774:	8f ef       	ldi	r24, 0xFF	; 255
 776:	82 bb       	out	0x12, r24	; 18
 778:	08 95       	ret

0000077a <Port_vidTogelDIO>:

	}
}
void Port_vidTogelDIO(port_num _port_num )
{
	if(_port_num <= DIO_PORTD)
 77a:	83 30       	cpi	r24, 0x03	; 3
 77c:	90 f4       	brcc	.+36     	; 0x7a2 <Port_vidTogelDIO+0x28>
		{
		switch(_port_num)
 77e:	81 30       	cpi	r24, 0x01	; 1
 780:	49 f0       	breq	.+18     	; 0x794 <Port_vidTogelDIO+0x1a>
 782:	81 30       	cpi	r24, 0x01	; 1
 784:	18 f0       	brcs	.+6      	; 0x78c <Port_vidTogelDIO+0x12>
 786:	82 30       	cpi	r24, 0x02	; 2
 788:	61 f4       	brne	.+24     	; 0x7a2 <Port_vidTogelDIO+0x28>
 78a:	08 c0       	rjmp	.+16     	; 0x79c <Port_vidTogelDIO+0x22>
		{

		case DIO_PORTB : PORTB_REG = PORTB_REG ^ 0xff ;break ;
 78c:	88 b3       	in	r24, 0x18	; 24
 78e:	80 95       	com	r24
 790:	88 bb       	out	0x18, r24	; 24
 792:	08 95       	ret
		case DIO_PORTC : PORTC_REG = PORTC_REG ^ 0xff ;break ;
 794:	85 b3       	in	r24, 0x15	; 21
 796:	80 95       	com	r24
 798:	85 bb       	out	0x15, r24	; 21
 79a:	08 95       	ret
		case DIO_PORTD : PORTD_REG = PORTD_REG ^ 0xff ;break ;
 79c:	82 b3       	in	r24, 0x12	; 18
 79e:	80 95       	com	r24
 7a0:	82 bb       	out	0x12, r24	; 18
 7a2:	08 95       	ret

000007a4 <Timer2_vidInit>:
#include "Timer2_config.h"
#include <avr/interrupt.h>


void Timer2_vidInit() {
	TCNT2 = 5;
 7a4:	85 e0       	ldi	r24, 0x05	; 5
 7a6:	84 bd       	out	0x24, r24	; 36
	TIMSK_REG = (2 << TOIE2);
 7a8:	80 e8       	ldi	r24, 0x80	; 128
 7aa:	89 bf       	out	0x39, r24	; 57
	TCCR2_REG = (0 << WGM21) | (0 << WGM20);  //   normal mode
 7ac:	15 bc       	out	0x25, r1	; 37
		SET_BIT(TCCR2_REG, CS21);
		CLR_BIT(TCCR2_REG, CS22);
		break;

	case CLK_64:
		SET_BIT(TCCR2_REG, CS20);
 7ae:	85 b5       	in	r24, 0x25	; 37
 7b0:	81 60       	ori	r24, 0x01	; 1
 7b2:	85 bd       	out	0x25, r24	; 37
		SET_BIT(TCCR2_REG, CS21);
 7b4:	85 b5       	in	r24, 0x25	; 37
 7b6:	82 60       	ori	r24, 0x02	; 2
 7b8:	85 bd       	out	0x25, r24	; 37
		CLR_BIT(TCCR2_REG, CS22);
 7ba:	85 b5       	in	r24, 0x25	; 37
 7bc:	8b 7f       	andi	r24, 0xFB	; 251
 7be:	85 bd       	out	0x25, r24	; 37
		SET_BIT(TCCR2_REG, CS22);
		break;

	}
	// Enable global interrupt
	SET_BIT(SREG_REG, I);
 7c0:	8f b7       	in	r24, 0x3f	; 63
 7c2:	80 68       	ori	r24, 0x80	; 128
 7c4:	8f bf       	out	0x3f, r24	; 63
}
 7c6:	08 95       	ret

000007c8 <Timer2_u8NTC2Val>:

u8 Timer2_u8NTC2Val()
{
	return TCNT2 ;
 7c8:	84 b5       	in	r24, 0x24	; 36
}
 7ca:	08 95       	ret

000007cc <__vector_4>:
ISR(TIMER2_OVF_vect){
 7cc:	1f 92       	push	r1
 7ce:	0f 92       	push	r0
 7d0:	0f b6       	in	r0, 0x3f	; 63
 7d2:	0f 92       	push	r0
 7d4:	11 24       	eor	r1, r1
 7d6:	8f 93       	push	r24
	TCNT2 =5;
 7d8:	85 e0       	ldi	r24, 0x05	; 5
 7da:	84 bd       	out	0x24, r24	; 36

}
 7dc:	8f 91       	pop	r24
 7de:	0f 90       	pop	r0
 7e0:	0f be       	out	0x3f, r0	; 63
 7e2:	0f 90       	pop	r0
 7e4:	1f 90       	pop	r1
 7e6:	18 95       	reti

000007e8 <Timer_VidInt>:

void Timer_VidInt()
{

	//CTC MODE , Enable INT of compare match for channel A
		TCCR1A_REG = 0x00;
 7e8:	1f bc       	out	0x2f, r1	; 47
	//Output Compare Register 1 A  OCR1AH and OCR1AL
	OCR1A_REG = 1000;
 7ea:	88 ee       	ldi	r24, 0xE8	; 232
 7ec:	93 e0       	ldi	r25, 0x03	; 3
 7ee:	9b bd       	out	0x2b, r25	; 43
 7f0:	8a bd       	out	0x2a, r24	; 42
	//Timer/Counter1  TCNT1H and TCNT1L
		TCNT1_REG = 0;
 7f2:	1d bc       	out	0x2d, r1	; 45
 7f4:	1c bc       	out	0x2c, r1	; 44
	// Bit 4  OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable
		SET_BIT(TIMSK_REG,OCIE1A_PIN) ;
 7f6:	89 b7       	in	r24, 0x39	; 57
 7f8:	80 61       	ori	r24, 0x10	; 16
 7fa:	89 bf       	out	0x39, r24	; 57
	case NO_PRS : SET_BIT(TCCR1B_REG,CS10_PIN);
	              CLR_BIT(TCCR1B_REG,CS11_PIN);
	              CLR_BIT(TCCR1B_REG,CS12_PIN);
	              break;

	case CLK_8  : CLR_BIT(TCCR1B_REG,CS10_PIN);
 7fc:	8e b5       	in	r24, 0x2e	; 46
 7fe:	8e 7f       	andi	r24, 0xFE	; 254
 800:	8e bd       	out	0x2e, r24	; 46
		          SET_BIT(TCCR1B_REG,CS11_PIN);
 802:	8e b5       	in	r24, 0x2e	; 46
 804:	82 60       	ori	r24, 0x02	; 2
 806:	8e bd       	out	0x2e, r24	; 46
		          CLR_BIT(TCCR1B_REG,CS12_PIN);
 808:	8e b5       	in	r24, 0x2e	; 46
 80a:	8b 7f       	andi	r24, 0xFB	; 251
 80c:	8e bd       	out	0x2e, r24	; 46
		                  break;

	}
    // Waveform Generation Mode :these bits control the counting sequence of the counter, the source for maximum (TOP) counter value
	//CTC Mode Waveform Generation
	CLR_BIT(TCCR1B_REG,WGM13_PIN);
 80e:	8e b5       	in	r24, 0x2e	; 46
 810:	8f 7e       	andi	r24, 0xEF	; 239
 812:	8e bd       	out	0x2e, r24	; 46
	SET_BIT(TCCR1B_REG,WGM12_PIN);
 814:	8e b5       	in	r24, 0x2e	; 46
 816:	88 60       	ori	r24, 0x08	; 8
 818:	8e bd       	out	0x2e, r24	; 46

	// Enable global interrupt
	    SET_BIT(SREG_REG, I_PIN) ;
 81a:	8f b7       	in	r24, 0x3f	; 63
 81c:	80 68       	ori	r24, 0x80	; 128
 81e:	8f bf       	out	0x3f, r24	; 63

}
 820:	08 95       	ret

00000822 <Timer1_Vid_OverFlowMode>:

void Timer1_Vid_OverFlowMode()
{

	TCCR1A_REG = 0x00;
 822:	1f bc       	out	0x2f, r1	; 47
	TCCR1B_REG = (0<<CS10_PIN) | (1<<CS11_PIN) | (0<<CS12_PIN);  // Timer mode with 8 prescler
 824:	82 e0       	ldi	r24, 0x02	; 2
 826:	8e bd       	out	0x2e, r24	; 46
	TIMSK_REG = (1 << TOIE1) ;   // Enable timer1 overflow interrupt(TOIE1)
 828:	84 e0       	ldi	r24, 0x04	; 4
 82a:	89 bf       	out	0x39, r24	; 57
	SET_BIT(SREG_REG, I_PIN) ;
 82c:	8f b7       	in	r24, 0x3f	; 63
 82e:	80 68       	ori	r24, 0x80	; 128
 830:	8f bf       	out	0x3f, r24	; 63

}
 832:	08 95       	ret

00000834 <Timer1_EnableInterrupt>:
void Timer1_EnableInterrupt()
{
	// Enable global interrupt
		SET_BIT(SREG_REG, I_PIN) ;
 834:	8f b7       	in	r24, 0x3f	; 63
 836:	80 68       	ori	r24, 0x80	; 128
 838:	8f bf       	out	0x3f, r24	; 63
}
 83a:	08 95       	ret

0000083c <Timer1_DiableInterrupt>:
void Timer1_DiableInterrupt()
{
	// Enable global interrupt
		CLR_BIT(SREG_REG, I_PIN) ;
 83c:	8f b7       	in	r24, 0x3f	; 63
 83e:	8f 77       	andi	r24, 0x7F	; 127
 840:	8f bf       	out	0x3f, r24	; 63
}
 842:	08 95       	ret

00000844 <Timer1_u16GetTCNT1Val>:

u16 Timer1_u16GetTCNT1Val()
{
	return TCNT1_REG ;
 844:	8c b5       	in	r24, 0x2c	; 44
 846:	9d b5       	in	r25, 0x2d	; 45
}
 848:	08 95       	ret

0000084a <Timer1_vidResetTCNT1Val>:
void Timer1_vidResetTCNT1Val()
{
	TCNT1_REG = 0 ;
 84a:	1d bc       	out	0x2d, r1	; 45
 84c:	1c bc       	out	0x2c, r1	; 44
}
 84e:	08 95       	ret

00000850 <Timer_set_callback>:
void Timer_set_callback( void(*localPfunc)(void))
{
	//set global pointer to function
	Gptrtofunc = localPfunc;
 850:	90 93 8d 00 	sts	0x008D, r25
 854:	80 93 8c 00 	sts	0x008C, r24
}
 858:	08 95       	ret

0000085a <__vector_7>:



void __vector_7(void)
{
 85a:	1f 92       	push	r1
 85c:	0f 92       	push	r0
 85e:	0f b6       	in	r0, 0x3f	; 63
 860:	0f 92       	push	r0
 862:	11 24       	eor	r1, r1
 864:	2f 93       	push	r18
 866:	3f 93       	push	r19
 868:	4f 93       	push	r20
 86a:	5f 93       	push	r21
 86c:	6f 93       	push	r22
 86e:	7f 93       	push	r23
 870:	8f 93       	push	r24
 872:	9f 93       	push	r25
 874:	af 93       	push	r26
 876:	bf 93       	push	r27
 878:	ef 93       	push	r30
 87a:	ff 93       	push	r31
	Gptrtofunc();
 87c:	e0 91 8c 00 	lds	r30, 0x008C
 880:	f0 91 8d 00 	lds	r31, 0x008D
 884:	09 95       	icall
}
 886:	ff 91       	pop	r31
 888:	ef 91       	pop	r30
 88a:	bf 91       	pop	r27
 88c:	af 91       	pop	r26
 88e:	9f 91       	pop	r25
 890:	8f 91       	pop	r24
 892:	7f 91       	pop	r23
 894:	6f 91       	pop	r22
 896:	5f 91       	pop	r21
 898:	4f 91       	pop	r20
 89a:	3f 91       	pop	r19
 89c:	2f 91       	pop	r18
 89e:	0f 90       	pop	r0
 8a0:	0f be       	out	0x3f, r0	; 63
 8a2:	0f 90       	pop	r0
 8a4:	1f 90       	pop	r1
 8a6:	18 95       	reti

000008a8 <__vector_8>:


ISR(TIMER1_OVF_vect) {
 8a8:	1f 92       	push	r1
 8aa:	0f 92       	push	r0
 8ac:	0f b6       	in	r0, 0x3f	; 63
 8ae:	0f 92       	push	r0
 8b0:	11 24       	eor	r1, r1
 8b2:	2f 93       	push	r18
 8b4:	3f 93       	push	r19
 8b6:	4f 93       	push	r20
 8b8:	5f 93       	push	r21
 8ba:	6f 93       	push	r22
 8bc:	7f 93       	push	r23
 8be:	8f 93       	push	r24
 8c0:	9f 93       	push	r25
 8c2:	af 93       	push	r26
 8c4:	bf 93       	push	r27
 8c6:	ef 93       	push	r30
 8c8:	ff 93       	push	r31



	Timer1_vidResetTCNT1Val();
 8ca:	bf df       	rcall	.-130    	; 0x84a <Timer1_vidResetTCNT1Val>

}
 8cc:	ff 91       	pop	r31
 8ce:	ef 91       	pop	r30
 8d0:	bf 91       	pop	r27
 8d2:	af 91       	pop	r26
 8d4:	9f 91       	pop	r25
 8d6:	8f 91       	pop	r24
 8d8:	7f 91       	pop	r23
 8da:	6f 91       	pop	r22
 8dc:	5f 91       	pop	r21
 8de:	4f 91       	pop	r20
 8e0:	3f 91       	pop	r19
 8e2:	2f 91       	pop	r18
 8e4:	0f 90       	pop	r0
 8e6:	0f be       	out	0x3f, r0	; 63
 8e8:	0f 90       	pop	r0
 8ea:	1f 90       	pop	r1
 8ec:	18 95       	reti

000008ee <UART_vidInit>:

void UART_vidInit()
{


	UCSRB_REG |= (1 << RXEN) | (1 << TXEN) | (1 << RXCIE); /* Turn on the transmission and reception */
 8ee:	8a b1       	in	r24, 0x0a	; 10
 8f0:	88 69       	ori	r24, 0x98	; 152
 8f2:	8a b9       	out	0x0a, r24	; 10

	/* Select the Mode  for UART */
	switch (USART_MODE) {
	case ASYN_OP:
		CLR_BIT(UCSRC_REG, UMSEL);
 8f4:	80 b5       	in	r24, 0x20	; 32
 8f6:	8f 7b       	andi	r24, 0xBF	; 191
 8f8:	80 bd       	out	0x20, r24	; 32
		break;
	}
	/* Select the character sizes */
	switch (USART_PARITY_MODE) {
	case PARITY_DISABLED:
		CLR_BIT(UCSRC_REG, UPM0);
 8fa:	80 b5       	in	r24, 0x20	; 32
 8fc:	8f 7e       	andi	r24, 0xEF	; 239
 8fe:	80 bd       	out	0x20, r24	; 32
		CLR_BIT(UCSRC_REG, UPM1);
 900:	80 b5       	in	r24, 0x20	; 32
 902:	8f 7d       	andi	r24, 0xDF	; 223
 904:	80 bd       	out	0x20, r24	; 32
		CLR_BIT(UCSRC_REG, UCSZ0);
		SET_BIT(UCSRC_REG, UCSZ1);
		CLR_BIT(UCSRB_REG, UCSZ2);
		break;
	case BIT8:
		SET_BIT(UCSRC_REG, UCSZ0);
 906:	80 b5       	in	r24, 0x20	; 32
 908:	82 60       	ori	r24, 0x02	; 2
 90a:	80 bd       	out	0x20, r24	; 32
		SET_BIT(UCSRC_REG, UCSZ1);
 90c:	80 b5       	in	r24, 0x20	; 32
 90e:	84 60       	ori	r24, 0x04	; 4
 910:	80 bd       	out	0x20, r24	; 32
		CLR_BIT(UCSRB_REG, UCSZ2);
 912:	52 98       	cbi	0x0a, 2	; 10
		SET_BIT(UCSRC_REG, UCSZ0);
		SET_BIT(UCSRC_REG, UCSZ1);
		SET_BIT(UCSRB_REG, UCSZ2);
		break;
	}
	UCSRC_REG |= (1 << URSEL);
 914:	80 b5       	in	r24, 0x20	; 32
 916:	80 68       	ori	r24, 0x80	; 128
 918:	80 bd       	out	0x20, r24	; 32
	UBRRL_REG = BAUD_PRESCALE; /* Load lower 8-bits of the baud rate */
 91a:	87 e6       	ldi	r24, 0x67	; 103
 91c:	89 b9       	out	0x09, r24	; 9
	UBRRH_REG = (BAUD_PRESCALE >> 8); /* Load upper 8-bits */
 91e:	10 bc       	out	0x20, r1	; 32
	// Enable global interrupt
	SET_BIT(SREG, 7);
 920:	8f b7       	in	r24, 0x3f	; 63
 922:	80 68       	ori	r24, 0x80	; 128
 924:	8f bf       	out	0x3f, r24	; 63

}
 926:	08 95       	ret

00000928 <UART_vidSendChar>:
	}

}

void UART_vidSendChar(u8 ch) {
	while (!(UCSRA_REG & (1 << UDRE)))
 928:	5d 9b       	sbis	0x0b, 5	; 11
 92a:	fe cf       	rjmp	.-4      	; 0x928 <UART_vidSendChar>
		; /* Wait for empty transmit buffer */
	UDR_REG = ch;
 92c:	8c b9       	out	0x0c, r24	; 12
}
 92e:	08 95       	ret

00000930 <UART_Sendu32Value>:
	UBRRH_REG = (BAUD_PRESCALE >> 8); /* Load upper 8-bits */
	// Enable global interrupt
	SET_BIT(SREG, 7);

}
void UART_Sendu32Value(unsigned int val) {
 930:	ef 92       	push	r14
 932:	ff 92       	push	r15
 934:	0f 93       	push	r16
 936:	1f 93       	push	r17
 938:	cf 93       	push	r28
 93a:	df 93       	push	r29
 93c:	cd b7       	in	r28, 0x3d	; 61
 93e:	de b7       	in	r29, 0x3e	; 62
 940:	29 97       	sbiw	r28, 0x09	; 9
 942:	0f b6       	in	r0, 0x3f	; 63
 944:	f8 94       	cli
 946:	de bf       	out	0x3e, r29	; 62
 948:	0f be       	out	0x3f, r0	; 63
 94a:	cd bf       	out	0x3d, r28	; 61
	// Send 32-bit value byte by byte
	char hex_string[9]; // 8 characters for hexadecimal representation plus null terminator

	// Convert the number to hexadecimal string
	sprintf(hex_string, "%08X", val);
 94c:	00 d0       	rcall	.+0      	; 0x94e <UART_Sendu32Value+0x1e>
 94e:	00 d0       	rcall	.+0      	; 0x950 <UART_Sendu32Value+0x20>
 950:	00 d0       	rcall	.+0      	; 0x952 <UART_Sendu32Value+0x22>
 952:	ed b7       	in	r30, 0x3d	; 61
 954:	fe b7       	in	r31, 0x3e	; 62
 956:	31 96       	adiw	r30, 0x01	; 1
 958:	8e 01       	movw	r16, r28
 95a:	0f 5f       	subi	r16, 0xFF	; 255
 95c:	1f 4f       	sbci	r17, 0xFF	; 255
 95e:	ad b7       	in	r26, 0x3d	; 61
 960:	be b7       	in	r27, 0x3e	; 62
 962:	12 96       	adiw	r26, 0x02	; 2
 964:	1c 93       	st	X, r17
 966:	0e 93       	st	-X, r16
 968:	11 97       	sbiw	r26, 0x01	; 1
 96a:	20 e6       	ldi	r18, 0x60	; 96
 96c:	30 e0       	ldi	r19, 0x00	; 0
 96e:	33 83       	std	Z+3, r19	; 0x03
 970:	22 83       	std	Z+2, r18	; 0x02
 972:	95 83       	std	Z+5, r25	; 0x05
 974:	84 83       	std	Z+4, r24	; 0x04
 976:	38 d0       	rcall	.+112    	; 0x9e8 <sprintf>
 978:	78 01       	movw	r14, r16
	UBRRH_REG = (BAUD_PRESCALE >> 8); /* Load upper 8-bits */
	// Enable global interrupt
	SET_BIT(SREG, 7);

}
void UART_Sendu32Value(unsigned int val) {
 97a:	8e 01       	movw	r16, r28
 97c:	07 5f       	subi	r16, 0xF7	; 247
 97e:	1f 4f       	sbci	r17, 0xFF	; 255
 980:	ed b7       	in	r30, 0x3d	; 61
 982:	fe b7       	in	r31, 0x3e	; 62
 984:	36 96       	adiw	r30, 0x06	; 6
 986:	0f b6       	in	r0, 0x3f	; 63
 988:	f8 94       	cli
 98a:	fe bf       	out	0x3e, r31	; 62
 98c:	0f be       	out	0x3f, r0	; 63
 98e:	ed bf       	out	0x3d, r30	; 61
	// Convert the number to hexadecimal string
	sprintf(hex_string, "%08X", val);

	// Send the hexadecimal string via UART
	for (int i = 0; i < 8; i++) {
		UART_vidSendChar(hex_string[i]);
 990:	d7 01       	movw	r26, r14
 992:	8d 91       	ld	r24, X+
 994:	7d 01       	movw	r14, r26
 996:	c8 df       	rcall	.-112    	; 0x928 <UART_vidSendChar>

	// Convert the number to hexadecimal string
	sprintf(hex_string, "%08X", val);

	// Send the hexadecimal string via UART
	for (int i = 0; i < 8; i++) {
 998:	e0 16       	cp	r14, r16
 99a:	f1 06       	cpc	r15, r17
 99c:	c9 f7       	brne	.-14     	; 0x990 <UART_Sendu32Value+0x60>
		UART_vidSendChar(hex_string[i]);
	}

}
 99e:	29 96       	adiw	r28, 0x09	; 9
 9a0:	0f b6       	in	r0, 0x3f	; 63
 9a2:	f8 94       	cli
 9a4:	de bf       	out	0x3e, r29	; 62
 9a6:	0f be       	out	0x3f, r0	; 63
 9a8:	cd bf       	out	0x3d, r28	; 61
 9aa:	df 91       	pop	r29
 9ac:	cf 91       	pop	r28
 9ae:	1f 91       	pop	r17
 9b0:	0f 91       	pop	r16
 9b2:	ff 90       	pop	r15
 9b4:	ef 90       	pop	r14
 9b6:	08 95       	ret

000009b8 <UART_u8GetChar>:
		; /* Wait for empty transmit buffer */
	UDR_REG = ch;
}
u8 UART_u8GetChar()
{
	while ((UCSRA_REG & (1 << RXC)) == 0)
 9b8:	5f 9b       	sbis	0x0b, 7	; 11
 9ba:	fe cf       	rjmp	.-4      	; 0x9b8 <UART_u8GetChar>
		;
	/* Clear Flag */
	SET_BIT(UCSRA_REG, RXC);
 9bc:	5f 9a       	sbi	0x0b, 7	; 11
	/* Wait till data is received */
	return (UDR_REG); /* Return the byte */
 9be:	8c b1       	in	r24, 0x0c	; 12

}
 9c0:	08 95       	ret

000009c2 <UART_u8GetCharFromINT>:
u8 UART_u8GetCharFromINT() {
	return UART_u8ResData;
}
 9c2:	80 91 8e 00 	lds	r24, 0x008E
 9c6:	08 95       	ret

000009c8 <__vector_11>:


ISR( USART_RXC_vect) {
 9c8:	1f 92       	push	r1
 9ca:	0f 92       	push	r0
 9cc:	0f b6       	in	r0, 0x3f	; 63
 9ce:	0f 92       	push	r0
 9d0:	11 24       	eor	r1, r1
 9d2:	8f 93       	push	r24
	UART_u8ResData = UDR_REG;
 9d4:	8c b1       	in	r24, 0x0c	; 12
 9d6:	80 93 8e 00 	sts	0x008E, r24
	UDR_REG = UART_u8ResData;
 9da:	8c b9       	out	0x0c, r24	; 12
}
 9dc:	8f 91       	pop	r24
 9de:	0f 90       	pop	r0
 9e0:	0f be       	out	0x3f, r0	; 63
 9e2:	0f 90       	pop	r0
 9e4:	1f 90       	pop	r1
 9e6:	18 95       	reti

000009e8 <sprintf>:
 9e8:	ae e0       	ldi	r26, 0x0E	; 14
 9ea:	b0 e0       	ldi	r27, 0x00	; 0
 9ec:	e9 ef       	ldi	r30, 0xF9	; 249
 9ee:	f4 e0       	ldi	r31, 0x04	; 4
 9f0:	97 c2       	rjmp	.+1326   	; 0xf20 <__prologue_saves__+0x1c>
 9f2:	0d 89       	ldd	r16, Y+21	; 0x15
 9f4:	1e 89       	ldd	r17, Y+22	; 0x16
 9f6:	86 e0       	ldi	r24, 0x06	; 6
 9f8:	8c 83       	std	Y+4, r24	; 0x04
 9fa:	1a 83       	std	Y+2, r17	; 0x02
 9fc:	09 83       	std	Y+1, r16	; 0x01
 9fe:	8f ef       	ldi	r24, 0xFF	; 255
 a00:	9f e7       	ldi	r25, 0x7F	; 127
 a02:	9e 83       	std	Y+6, r25	; 0x06
 a04:	8d 83       	std	Y+5, r24	; 0x05
 a06:	ae 01       	movw	r20, r28
 a08:	47 5e       	subi	r20, 0xE7	; 231
 a0a:	5f 4f       	sbci	r21, 0xFF	; 255
 a0c:	ce 01       	movw	r24, r28
 a0e:	01 96       	adiw	r24, 0x01	; 1
 a10:	6f 89       	ldd	r22, Y+23	; 0x17
 a12:	78 8d       	ldd	r23, Y+24	; 0x18
 a14:	08 d0       	rcall	.+16     	; 0xa26 <vfprintf>
 a16:	ef 81       	ldd	r30, Y+7	; 0x07
 a18:	f8 85       	ldd	r31, Y+8	; 0x08
 a1a:	e0 0f       	add	r30, r16
 a1c:	f1 1f       	adc	r31, r17
 a1e:	10 82       	st	Z, r1
 a20:	2e 96       	adiw	r28, 0x0e	; 14
 a22:	e4 e0       	ldi	r30, 0x04	; 4
 a24:	99 c2       	rjmp	.+1330   	; 0xf58 <__epilogue_restores__+0x1c>

00000a26 <vfprintf>:
 a26:	ad e0       	ldi	r26, 0x0D	; 13
 a28:	b0 e0       	ldi	r27, 0x00	; 0
 a2a:	e8 e1       	ldi	r30, 0x18	; 24
 a2c:	f5 e0       	ldi	r31, 0x05	; 5
 a2e:	6a c2       	rjmp	.+1236   	; 0xf04 <__prologue_saves__>
 a30:	3c 01       	movw	r6, r24
 a32:	7d 87       	std	Y+13, r23	; 0x0d
 a34:	6c 87       	std	Y+12, r22	; 0x0c
 a36:	5a 01       	movw	r10, r20
 a38:	fc 01       	movw	r30, r24
 a3a:	17 82       	std	Z+7, r1	; 0x07
 a3c:	16 82       	std	Z+6, r1	; 0x06
 a3e:	83 81       	ldd	r24, Z+3	; 0x03
 a40:	81 ff       	sbrs	r24, 1
 a42:	bb c1       	rjmp	.+886    	; 0xdba <vfprintf+0x394>
 a44:	2e 01       	movw	r4, r28
 a46:	08 94       	sec
 a48:	41 1c       	adc	r4, r1
 a4a:	51 1c       	adc	r5, r1
 a4c:	f3 01       	movw	r30, r6
 a4e:	93 81       	ldd	r25, Z+3	; 0x03
 a50:	ec 85       	ldd	r30, Y+12	; 0x0c
 a52:	fd 85       	ldd	r31, Y+13	; 0x0d
 a54:	93 fd       	sbrc	r25, 3
 a56:	85 91       	lpm	r24, Z+
 a58:	93 ff       	sbrs	r25, 3
 a5a:	81 91       	ld	r24, Z+
 a5c:	fd 87       	std	Y+13, r31	; 0x0d
 a5e:	ec 87       	std	Y+12, r30	; 0x0c
 a60:	88 23       	and	r24, r24
 a62:	09 f4       	brne	.+2      	; 0xa66 <vfprintf+0x40>
 a64:	a6 c1       	rjmp	.+844    	; 0xdb2 <vfprintf+0x38c>
 a66:	85 32       	cpi	r24, 0x25	; 37
 a68:	41 f4       	brne	.+16     	; 0xa7a <vfprintf+0x54>
 a6a:	93 fd       	sbrc	r25, 3
 a6c:	85 91       	lpm	r24, Z+
 a6e:	93 ff       	sbrs	r25, 3
 a70:	81 91       	ld	r24, Z+
 a72:	fd 87       	std	Y+13, r31	; 0x0d
 a74:	ec 87       	std	Y+12, r30	; 0x0c
 a76:	85 32       	cpi	r24, 0x25	; 37
 a78:	21 f4       	brne	.+8      	; 0xa82 <vfprintf+0x5c>
 a7a:	90 e0       	ldi	r25, 0x00	; 0
 a7c:	b3 01       	movw	r22, r6
 a7e:	b8 d1       	rcall	.+880    	; 0xdf0 <fputc>
 a80:	e5 cf       	rjmp	.-54     	; 0xa4c <vfprintf+0x26>
 a82:	ff 24       	eor	r15, r15
 a84:	ee 24       	eor	r14, r14
 a86:	10 e0       	ldi	r17, 0x00	; 0
 a88:	10 32       	cpi	r17, 0x20	; 32
 a8a:	b0 f4       	brcc	.+44     	; 0xab8 <vfprintf+0x92>
 a8c:	8b 32       	cpi	r24, 0x2B	; 43
 a8e:	69 f0       	breq	.+26     	; 0xaaa <vfprintf+0x84>
 a90:	8c 32       	cpi	r24, 0x2C	; 44
 a92:	28 f4       	brcc	.+10     	; 0xa9e <vfprintf+0x78>
 a94:	80 32       	cpi	r24, 0x20	; 32
 a96:	51 f0       	breq	.+20     	; 0xaac <vfprintf+0x86>
 a98:	83 32       	cpi	r24, 0x23	; 35
 a9a:	71 f4       	brne	.+28     	; 0xab8 <vfprintf+0x92>
 a9c:	0b c0       	rjmp	.+22     	; 0xab4 <vfprintf+0x8e>
 a9e:	8d 32       	cpi	r24, 0x2D	; 45
 aa0:	39 f0       	breq	.+14     	; 0xab0 <vfprintf+0x8a>
 aa2:	80 33       	cpi	r24, 0x30	; 48
 aa4:	49 f4       	brne	.+18     	; 0xab8 <vfprintf+0x92>
 aa6:	11 60       	ori	r17, 0x01	; 1
 aa8:	2c c0       	rjmp	.+88     	; 0xb02 <vfprintf+0xdc>
 aaa:	12 60       	ori	r17, 0x02	; 2
 aac:	14 60       	ori	r17, 0x04	; 4
 aae:	29 c0       	rjmp	.+82     	; 0xb02 <vfprintf+0xdc>
 ab0:	18 60       	ori	r17, 0x08	; 8
 ab2:	27 c0       	rjmp	.+78     	; 0xb02 <vfprintf+0xdc>
 ab4:	10 61       	ori	r17, 0x10	; 16
 ab6:	25 c0       	rjmp	.+74     	; 0xb02 <vfprintf+0xdc>
 ab8:	17 fd       	sbrc	r17, 7
 aba:	2e c0       	rjmp	.+92     	; 0xb18 <vfprintf+0xf2>
 abc:	28 2f       	mov	r18, r24
 abe:	20 53       	subi	r18, 0x30	; 48
 ac0:	2a 30       	cpi	r18, 0x0A	; 10
 ac2:	98 f4       	brcc	.+38     	; 0xaea <vfprintf+0xc4>
 ac4:	16 ff       	sbrs	r17, 6
 ac6:	08 c0       	rjmp	.+16     	; 0xad8 <vfprintf+0xb2>
 ac8:	8f 2d       	mov	r24, r15
 aca:	88 0f       	add	r24, r24
 acc:	f8 2e       	mov	r15, r24
 ace:	ff 0c       	add	r15, r15
 ad0:	ff 0c       	add	r15, r15
 ad2:	f8 0e       	add	r15, r24
 ad4:	f2 0e       	add	r15, r18
 ad6:	15 c0       	rjmp	.+42     	; 0xb02 <vfprintf+0xdc>
 ad8:	8e 2d       	mov	r24, r14
 ada:	88 0f       	add	r24, r24
 adc:	e8 2e       	mov	r14, r24
 ade:	ee 0c       	add	r14, r14
 ae0:	ee 0c       	add	r14, r14
 ae2:	e8 0e       	add	r14, r24
 ae4:	e2 0e       	add	r14, r18
 ae6:	10 62       	ori	r17, 0x20	; 32
 ae8:	0c c0       	rjmp	.+24     	; 0xb02 <vfprintf+0xdc>
 aea:	8e 32       	cpi	r24, 0x2E	; 46
 aec:	21 f4       	brne	.+8      	; 0xaf6 <vfprintf+0xd0>
 aee:	16 fd       	sbrc	r17, 6
 af0:	60 c1       	rjmp	.+704    	; 0xdb2 <vfprintf+0x38c>
 af2:	10 64       	ori	r17, 0x40	; 64
 af4:	06 c0       	rjmp	.+12     	; 0xb02 <vfprintf+0xdc>
 af6:	8c 36       	cpi	r24, 0x6C	; 108
 af8:	11 f4       	brne	.+4      	; 0xafe <vfprintf+0xd8>
 afa:	10 68       	ori	r17, 0x80	; 128
 afc:	02 c0       	rjmp	.+4      	; 0xb02 <vfprintf+0xdc>
 afe:	88 36       	cpi	r24, 0x68	; 104
 b00:	59 f4       	brne	.+22     	; 0xb18 <vfprintf+0xf2>
 b02:	ec 85       	ldd	r30, Y+12	; 0x0c
 b04:	fd 85       	ldd	r31, Y+13	; 0x0d
 b06:	93 fd       	sbrc	r25, 3
 b08:	85 91       	lpm	r24, Z+
 b0a:	93 ff       	sbrs	r25, 3
 b0c:	81 91       	ld	r24, Z+
 b0e:	fd 87       	std	Y+13, r31	; 0x0d
 b10:	ec 87       	std	Y+12, r30	; 0x0c
 b12:	88 23       	and	r24, r24
 b14:	09 f0       	breq	.+2      	; 0xb18 <vfprintf+0xf2>
 b16:	b8 cf       	rjmp	.-144    	; 0xa88 <vfprintf+0x62>
 b18:	98 2f       	mov	r25, r24
 b1a:	95 54       	subi	r25, 0x45	; 69
 b1c:	93 30       	cpi	r25, 0x03	; 3
 b1e:	18 f0       	brcs	.+6      	; 0xb26 <vfprintf+0x100>
 b20:	90 52       	subi	r25, 0x20	; 32
 b22:	93 30       	cpi	r25, 0x03	; 3
 b24:	38 f4       	brcc	.+14     	; 0xb34 <vfprintf+0x10e>
 b26:	24 e0       	ldi	r18, 0x04	; 4
 b28:	30 e0       	ldi	r19, 0x00	; 0
 b2a:	a2 0e       	add	r10, r18
 b2c:	b3 1e       	adc	r11, r19
 b2e:	3f e3       	ldi	r19, 0x3F	; 63
 b30:	39 83       	std	Y+1, r19	; 0x01
 b32:	0f c0       	rjmp	.+30     	; 0xb52 <vfprintf+0x12c>
 b34:	83 36       	cpi	r24, 0x63	; 99
 b36:	31 f0       	breq	.+12     	; 0xb44 <vfprintf+0x11e>
 b38:	83 37       	cpi	r24, 0x73	; 115
 b3a:	81 f0       	breq	.+32     	; 0xb5c <vfprintf+0x136>
 b3c:	83 35       	cpi	r24, 0x53	; 83
 b3e:	09 f0       	breq	.+2      	; 0xb42 <vfprintf+0x11c>
 b40:	56 c0       	rjmp	.+172    	; 0xbee <vfprintf+0x1c8>
 b42:	21 c0       	rjmp	.+66     	; 0xb86 <vfprintf+0x160>
 b44:	f5 01       	movw	r30, r10
 b46:	80 81       	ld	r24, Z
 b48:	89 83       	std	Y+1, r24	; 0x01
 b4a:	22 e0       	ldi	r18, 0x02	; 2
 b4c:	30 e0       	ldi	r19, 0x00	; 0
 b4e:	a2 0e       	add	r10, r18
 b50:	b3 1e       	adc	r11, r19
 b52:	21 e0       	ldi	r18, 0x01	; 1
 b54:	c2 2e       	mov	r12, r18
 b56:	d1 2c       	mov	r13, r1
 b58:	42 01       	movw	r8, r4
 b5a:	13 c0       	rjmp	.+38     	; 0xb82 <vfprintf+0x15c>
 b5c:	92 e0       	ldi	r25, 0x02	; 2
 b5e:	29 2e       	mov	r2, r25
 b60:	31 2c       	mov	r3, r1
 b62:	2a 0c       	add	r2, r10
 b64:	3b 1c       	adc	r3, r11
 b66:	f5 01       	movw	r30, r10
 b68:	80 80       	ld	r8, Z
 b6a:	91 80       	ldd	r9, Z+1	; 0x01
 b6c:	16 ff       	sbrs	r17, 6
 b6e:	03 c0       	rjmp	.+6      	; 0xb76 <vfprintf+0x150>
 b70:	6f 2d       	mov	r22, r15
 b72:	70 e0       	ldi	r23, 0x00	; 0
 b74:	02 c0       	rjmp	.+4      	; 0xb7a <vfprintf+0x154>
 b76:	6f ef       	ldi	r22, 0xFF	; 255
 b78:	7f ef       	ldi	r23, 0xFF	; 255
 b7a:	c4 01       	movw	r24, r8
 b7c:	2e d1       	rcall	.+604    	; 0xdda <strnlen>
 b7e:	6c 01       	movw	r12, r24
 b80:	51 01       	movw	r10, r2
 b82:	1f 77       	andi	r17, 0x7F	; 127
 b84:	14 c0       	rjmp	.+40     	; 0xbae <vfprintf+0x188>
 b86:	82 e0       	ldi	r24, 0x02	; 2
 b88:	28 2e       	mov	r2, r24
 b8a:	31 2c       	mov	r3, r1
 b8c:	2a 0c       	add	r2, r10
 b8e:	3b 1c       	adc	r3, r11
 b90:	f5 01       	movw	r30, r10
 b92:	80 80       	ld	r8, Z
 b94:	91 80       	ldd	r9, Z+1	; 0x01
 b96:	16 ff       	sbrs	r17, 6
 b98:	03 c0       	rjmp	.+6      	; 0xba0 <vfprintf+0x17a>
 b9a:	6f 2d       	mov	r22, r15
 b9c:	70 e0       	ldi	r23, 0x00	; 0
 b9e:	02 c0       	rjmp	.+4      	; 0xba4 <vfprintf+0x17e>
 ba0:	6f ef       	ldi	r22, 0xFF	; 255
 ba2:	7f ef       	ldi	r23, 0xFF	; 255
 ba4:	c4 01       	movw	r24, r8
 ba6:	0e d1       	rcall	.+540    	; 0xdc4 <strnlen_P>
 ba8:	6c 01       	movw	r12, r24
 baa:	10 68       	ori	r17, 0x80	; 128
 bac:	51 01       	movw	r10, r2
 bae:	13 fd       	sbrc	r17, 3
 bb0:	1a c0       	rjmp	.+52     	; 0xbe6 <vfprintf+0x1c0>
 bb2:	05 c0       	rjmp	.+10     	; 0xbbe <vfprintf+0x198>
 bb4:	80 e2       	ldi	r24, 0x20	; 32
 bb6:	90 e0       	ldi	r25, 0x00	; 0
 bb8:	b3 01       	movw	r22, r6
 bba:	1a d1       	rcall	.+564    	; 0xdf0 <fputc>
 bbc:	ea 94       	dec	r14
 bbe:	8e 2d       	mov	r24, r14
 bc0:	90 e0       	ldi	r25, 0x00	; 0
 bc2:	c8 16       	cp	r12, r24
 bc4:	d9 06       	cpc	r13, r25
 bc6:	b0 f3       	brcs	.-20     	; 0xbb4 <vfprintf+0x18e>
 bc8:	0e c0       	rjmp	.+28     	; 0xbe6 <vfprintf+0x1c0>
 bca:	f4 01       	movw	r30, r8
 bcc:	17 fd       	sbrc	r17, 7
 bce:	85 91       	lpm	r24, Z+
 bd0:	17 ff       	sbrs	r17, 7
 bd2:	81 91       	ld	r24, Z+
 bd4:	4f 01       	movw	r8, r30
 bd6:	90 e0       	ldi	r25, 0x00	; 0
 bd8:	b3 01       	movw	r22, r6
 bda:	0a d1       	rcall	.+532    	; 0xdf0 <fputc>
 bdc:	e1 10       	cpse	r14, r1
 bde:	ea 94       	dec	r14
 be0:	08 94       	sec
 be2:	c1 08       	sbc	r12, r1
 be4:	d1 08       	sbc	r13, r1
 be6:	c1 14       	cp	r12, r1
 be8:	d1 04       	cpc	r13, r1
 bea:	79 f7       	brne	.-34     	; 0xbca <vfprintf+0x1a4>
 bec:	df c0       	rjmp	.+446    	; 0xdac <vfprintf+0x386>
 bee:	84 36       	cpi	r24, 0x64	; 100
 bf0:	11 f0       	breq	.+4      	; 0xbf6 <vfprintf+0x1d0>
 bf2:	89 36       	cpi	r24, 0x69	; 105
 bf4:	49 f5       	brne	.+82     	; 0xc48 <vfprintf+0x222>
 bf6:	f5 01       	movw	r30, r10
 bf8:	17 ff       	sbrs	r17, 7
 bfa:	07 c0       	rjmp	.+14     	; 0xc0a <vfprintf+0x1e4>
 bfc:	80 81       	ld	r24, Z
 bfe:	91 81       	ldd	r25, Z+1	; 0x01
 c00:	a2 81       	ldd	r26, Z+2	; 0x02
 c02:	b3 81       	ldd	r27, Z+3	; 0x03
 c04:	24 e0       	ldi	r18, 0x04	; 4
 c06:	30 e0       	ldi	r19, 0x00	; 0
 c08:	08 c0       	rjmp	.+16     	; 0xc1a <vfprintf+0x1f4>
 c0a:	80 81       	ld	r24, Z
 c0c:	91 81       	ldd	r25, Z+1	; 0x01
 c0e:	aa 27       	eor	r26, r26
 c10:	97 fd       	sbrc	r25, 7
 c12:	a0 95       	com	r26
 c14:	ba 2f       	mov	r27, r26
 c16:	22 e0       	ldi	r18, 0x02	; 2
 c18:	30 e0       	ldi	r19, 0x00	; 0
 c1a:	a2 0e       	add	r10, r18
 c1c:	b3 1e       	adc	r11, r19
 c1e:	01 2f       	mov	r16, r17
 c20:	0f 76       	andi	r16, 0x6F	; 111
 c22:	b7 ff       	sbrs	r27, 7
 c24:	08 c0       	rjmp	.+16     	; 0xc36 <vfprintf+0x210>
 c26:	b0 95       	com	r27
 c28:	a0 95       	com	r26
 c2a:	90 95       	com	r25
 c2c:	81 95       	neg	r24
 c2e:	9f 4f       	sbci	r25, 0xFF	; 255
 c30:	af 4f       	sbci	r26, 0xFF	; 255
 c32:	bf 4f       	sbci	r27, 0xFF	; 255
 c34:	00 68       	ori	r16, 0x80	; 128
 c36:	bc 01       	movw	r22, r24
 c38:	cd 01       	movw	r24, r26
 c3a:	a2 01       	movw	r20, r4
 c3c:	2a e0       	ldi	r18, 0x0A	; 10
 c3e:	30 e0       	ldi	r19, 0x00	; 0
 c40:	03 d1       	rcall	.+518    	; 0xe48 <__ultoa_invert>
 c42:	d8 2e       	mov	r13, r24
 c44:	d4 18       	sub	r13, r4
 c46:	3e c0       	rjmp	.+124    	; 0xcc4 <vfprintf+0x29e>
 c48:	85 37       	cpi	r24, 0x75	; 117
 c4a:	21 f4       	brne	.+8      	; 0xc54 <vfprintf+0x22e>
 c4c:	1f 7e       	andi	r17, 0xEF	; 239
 c4e:	2a e0       	ldi	r18, 0x0A	; 10
 c50:	30 e0       	ldi	r19, 0x00	; 0
 c52:	20 c0       	rjmp	.+64     	; 0xc94 <vfprintf+0x26e>
 c54:	19 7f       	andi	r17, 0xF9	; 249
 c56:	8f 36       	cpi	r24, 0x6F	; 111
 c58:	a9 f0       	breq	.+42     	; 0xc84 <vfprintf+0x25e>
 c5a:	80 37       	cpi	r24, 0x70	; 112
 c5c:	20 f4       	brcc	.+8      	; 0xc66 <vfprintf+0x240>
 c5e:	88 35       	cpi	r24, 0x58	; 88
 c60:	09 f0       	breq	.+2      	; 0xc64 <vfprintf+0x23e>
 c62:	a7 c0       	rjmp	.+334    	; 0xdb2 <vfprintf+0x38c>
 c64:	0b c0       	rjmp	.+22     	; 0xc7c <vfprintf+0x256>
 c66:	80 37       	cpi	r24, 0x70	; 112
 c68:	21 f0       	breq	.+8      	; 0xc72 <vfprintf+0x24c>
 c6a:	88 37       	cpi	r24, 0x78	; 120
 c6c:	09 f0       	breq	.+2      	; 0xc70 <vfprintf+0x24a>
 c6e:	a1 c0       	rjmp	.+322    	; 0xdb2 <vfprintf+0x38c>
 c70:	01 c0       	rjmp	.+2      	; 0xc74 <vfprintf+0x24e>
 c72:	10 61       	ori	r17, 0x10	; 16
 c74:	14 ff       	sbrs	r17, 4
 c76:	09 c0       	rjmp	.+18     	; 0xc8a <vfprintf+0x264>
 c78:	14 60       	ori	r17, 0x04	; 4
 c7a:	07 c0       	rjmp	.+14     	; 0xc8a <vfprintf+0x264>
 c7c:	14 ff       	sbrs	r17, 4
 c7e:	08 c0       	rjmp	.+16     	; 0xc90 <vfprintf+0x26a>
 c80:	16 60       	ori	r17, 0x06	; 6
 c82:	06 c0       	rjmp	.+12     	; 0xc90 <vfprintf+0x26a>
 c84:	28 e0       	ldi	r18, 0x08	; 8
 c86:	30 e0       	ldi	r19, 0x00	; 0
 c88:	05 c0       	rjmp	.+10     	; 0xc94 <vfprintf+0x26e>
 c8a:	20 e1       	ldi	r18, 0x10	; 16
 c8c:	30 e0       	ldi	r19, 0x00	; 0
 c8e:	02 c0       	rjmp	.+4      	; 0xc94 <vfprintf+0x26e>
 c90:	20 e1       	ldi	r18, 0x10	; 16
 c92:	32 e0       	ldi	r19, 0x02	; 2
 c94:	f5 01       	movw	r30, r10
 c96:	17 ff       	sbrs	r17, 7
 c98:	07 c0       	rjmp	.+14     	; 0xca8 <vfprintf+0x282>
 c9a:	60 81       	ld	r22, Z
 c9c:	71 81       	ldd	r23, Z+1	; 0x01
 c9e:	82 81       	ldd	r24, Z+2	; 0x02
 ca0:	93 81       	ldd	r25, Z+3	; 0x03
 ca2:	44 e0       	ldi	r20, 0x04	; 4
 ca4:	50 e0       	ldi	r21, 0x00	; 0
 ca6:	06 c0       	rjmp	.+12     	; 0xcb4 <vfprintf+0x28e>
 ca8:	60 81       	ld	r22, Z
 caa:	71 81       	ldd	r23, Z+1	; 0x01
 cac:	80 e0       	ldi	r24, 0x00	; 0
 cae:	90 e0       	ldi	r25, 0x00	; 0
 cb0:	42 e0       	ldi	r20, 0x02	; 2
 cb2:	50 e0       	ldi	r21, 0x00	; 0
 cb4:	a4 0e       	add	r10, r20
 cb6:	b5 1e       	adc	r11, r21
 cb8:	a2 01       	movw	r20, r4
 cba:	c6 d0       	rcall	.+396    	; 0xe48 <__ultoa_invert>
 cbc:	d8 2e       	mov	r13, r24
 cbe:	d4 18       	sub	r13, r4
 cc0:	01 2f       	mov	r16, r17
 cc2:	0f 77       	andi	r16, 0x7F	; 127
 cc4:	06 ff       	sbrs	r16, 6
 cc6:	09 c0       	rjmp	.+18     	; 0xcda <vfprintf+0x2b4>
 cc8:	0e 7f       	andi	r16, 0xFE	; 254
 cca:	df 14       	cp	r13, r15
 ccc:	30 f4       	brcc	.+12     	; 0xcda <vfprintf+0x2b4>
 cce:	04 ff       	sbrs	r16, 4
 cd0:	06 c0       	rjmp	.+12     	; 0xcde <vfprintf+0x2b8>
 cd2:	02 fd       	sbrc	r16, 2
 cd4:	04 c0       	rjmp	.+8      	; 0xcde <vfprintf+0x2b8>
 cd6:	0f 7e       	andi	r16, 0xEF	; 239
 cd8:	02 c0       	rjmp	.+4      	; 0xcde <vfprintf+0x2b8>
 cda:	1d 2d       	mov	r17, r13
 cdc:	01 c0       	rjmp	.+2      	; 0xce0 <vfprintf+0x2ba>
 cde:	1f 2d       	mov	r17, r15
 ce0:	80 2f       	mov	r24, r16
 ce2:	90 e0       	ldi	r25, 0x00	; 0
 ce4:	04 ff       	sbrs	r16, 4
 ce6:	0c c0       	rjmp	.+24     	; 0xd00 <vfprintf+0x2da>
 ce8:	fe 01       	movw	r30, r28
 cea:	ed 0d       	add	r30, r13
 cec:	f1 1d       	adc	r31, r1
 cee:	20 81       	ld	r18, Z
 cf0:	20 33       	cpi	r18, 0x30	; 48
 cf2:	11 f4       	brne	.+4      	; 0xcf8 <vfprintf+0x2d2>
 cf4:	09 7e       	andi	r16, 0xE9	; 233
 cf6:	09 c0       	rjmp	.+18     	; 0xd0a <vfprintf+0x2e4>
 cf8:	02 ff       	sbrs	r16, 2
 cfa:	06 c0       	rjmp	.+12     	; 0xd08 <vfprintf+0x2e2>
 cfc:	1e 5f       	subi	r17, 0xFE	; 254
 cfe:	05 c0       	rjmp	.+10     	; 0xd0a <vfprintf+0x2e4>
 d00:	86 78       	andi	r24, 0x86	; 134
 d02:	90 70       	andi	r25, 0x00	; 0
 d04:	00 97       	sbiw	r24, 0x00	; 0
 d06:	09 f0       	breq	.+2      	; 0xd0a <vfprintf+0x2e4>
 d08:	1f 5f       	subi	r17, 0xFF	; 255
 d0a:	80 2e       	mov	r8, r16
 d0c:	99 24       	eor	r9, r9
 d0e:	03 fd       	sbrc	r16, 3
 d10:	11 c0       	rjmp	.+34     	; 0xd34 <vfprintf+0x30e>
 d12:	00 ff       	sbrs	r16, 0
 d14:	0c c0       	rjmp	.+24     	; 0xd2e <vfprintf+0x308>
 d16:	fd 2c       	mov	r15, r13
 d18:	1e 15       	cp	r17, r14
 d1a:	48 f4       	brcc	.+18     	; 0xd2e <vfprintf+0x308>
 d1c:	fe 0c       	add	r15, r14
 d1e:	f1 1a       	sub	r15, r17
 d20:	1e 2d       	mov	r17, r14
 d22:	05 c0       	rjmp	.+10     	; 0xd2e <vfprintf+0x308>
 d24:	80 e2       	ldi	r24, 0x20	; 32
 d26:	90 e0       	ldi	r25, 0x00	; 0
 d28:	b3 01       	movw	r22, r6
 d2a:	62 d0       	rcall	.+196    	; 0xdf0 <fputc>
 d2c:	1f 5f       	subi	r17, 0xFF	; 255
 d2e:	1e 15       	cp	r17, r14
 d30:	c8 f3       	brcs	.-14     	; 0xd24 <vfprintf+0x2fe>
 d32:	04 c0       	rjmp	.+8      	; 0xd3c <vfprintf+0x316>
 d34:	1e 15       	cp	r17, r14
 d36:	10 f4       	brcc	.+4      	; 0xd3c <vfprintf+0x316>
 d38:	e1 1a       	sub	r14, r17
 d3a:	01 c0       	rjmp	.+2      	; 0xd3e <vfprintf+0x318>
 d3c:	ee 24       	eor	r14, r14
 d3e:	84 fe       	sbrs	r8, 4
 d40:	0e c0       	rjmp	.+28     	; 0xd5e <vfprintf+0x338>
 d42:	80 e3       	ldi	r24, 0x30	; 48
 d44:	90 e0       	ldi	r25, 0x00	; 0
 d46:	b3 01       	movw	r22, r6
 d48:	53 d0       	rcall	.+166    	; 0xdf0 <fputc>
 d4a:	82 fe       	sbrs	r8, 2
 d4c:	1d c0       	rjmp	.+58     	; 0xd88 <vfprintf+0x362>
 d4e:	81 fe       	sbrs	r8, 1
 d50:	03 c0       	rjmp	.+6      	; 0xd58 <vfprintf+0x332>
 d52:	88 e5       	ldi	r24, 0x58	; 88
 d54:	90 e0       	ldi	r25, 0x00	; 0
 d56:	10 c0       	rjmp	.+32     	; 0xd78 <vfprintf+0x352>
 d58:	88 e7       	ldi	r24, 0x78	; 120
 d5a:	90 e0       	ldi	r25, 0x00	; 0
 d5c:	0d c0       	rjmp	.+26     	; 0xd78 <vfprintf+0x352>
 d5e:	c4 01       	movw	r24, r8
 d60:	86 78       	andi	r24, 0x86	; 134
 d62:	90 70       	andi	r25, 0x00	; 0
 d64:	00 97       	sbiw	r24, 0x00	; 0
 d66:	81 f0       	breq	.+32     	; 0xd88 <vfprintf+0x362>
 d68:	81 fc       	sbrc	r8, 1
 d6a:	02 c0       	rjmp	.+4      	; 0xd70 <vfprintf+0x34a>
 d6c:	80 e2       	ldi	r24, 0x20	; 32
 d6e:	01 c0       	rjmp	.+2      	; 0xd72 <vfprintf+0x34c>
 d70:	8b e2       	ldi	r24, 0x2B	; 43
 d72:	07 fd       	sbrc	r16, 7
 d74:	8d e2       	ldi	r24, 0x2D	; 45
 d76:	90 e0       	ldi	r25, 0x00	; 0
 d78:	b3 01       	movw	r22, r6
 d7a:	3a d0       	rcall	.+116    	; 0xdf0 <fputc>
 d7c:	05 c0       	rjmp	.+10     	; 0xd88 <vfprintf+0x362>
 d7e:	80 e3       	ldi	r24, 0x30	; 48
 d80:	90 e0       	ldi	r25, 0x00	; 0
 d82:	b3 01       	movw	r22, r6
 d84:	35 d0       	rcall	.+106    	; 0xdf0 <fputc>
 d86:	fa 94       	dec	r15
 d88:	df 14       	cp	r13, r15
 d8a:	c8 f3       	brcs	.-14     	; 0xd7e <vfprintf+0x358>
 d8c:	da 94       	dec	r13
 d8e:	f2 01       	movw	r30, r4
 d90:	ed 0d       	add	r30, r13
 d92:	f1 1d       	adc	r31, r1
 d94:	80 81       	ld	r24, Z
 d96:	90 e0       	ldi	r25, 0x00	; 0
 d98:	b3 01       	movw	r22, r6
 d9a:	2a d0       	rcall	.+84     	; 0xdf0 <fputc>
 d9c:	dd 20       	and	r13, r13
 d9e:	b1 f7       	brne	.-20     	; 0xd8c <vfprintf+0x366>
 da0:	05 c0       	rjmp	.+10     	; 0xdac <vfprintf+0x386>
 da2:	80 e2       	ldi	r24, 0x20	; 32
 da4:	90 e0       	ldi	r25, 0x00	; 0
 da6:	b3 01       	movw	r22, r6
 da8:	23 d0       	rcall	.+70     	; 0xdf0 <fputc>
 daa:	ea 94       	dec	r14
 dac:	ee 20       	and	r14, r14
 dae:	c9 f7       	brne	.-14     	; 0xda2 <vfprintf+0x37c>
 db0:	4d ce       	rjmp	.-870    	; 0xa4c <vfprintf+0x26>
 db2:	f3 01       	movw	r30, r6
 db4:	86 81       	ldd	r24, Z+6	; 0x06
 db6:	97 81       	ldd	r25, Z+7	; 0x07
 db8:	02 c0       	rjmp	.+4      	; 0xdbe <vfprintf+0x398>
 dba:	8f ef       	ldi	r24, 0xFF	; 255
 dbc:	9f ef       	ldi	r25, 0xFF	; 255
 dbe:	2d 96       	adiw	r28, 0x0d	; 13
 dc0:	e2 e1       	ldi	r30, 0x12	; 18
 dc2:	bc c0       	rjmp	.+376    	; 0xf3c <__epilogue_restores__>

00000dc4 <strnlen_P>:
 dc4:	fc 01       	movw	r30, r24
 dc6:	05 90       	lpm	r0, Z+
 dc8:	61 50       	subi	r22, 0x01	; 1
 dca:	70 40       	sbci	r23, 0x00	; 0
 dcc:	01 10       	cpse	r0, r1
 dce:	d8 f7       	brcc	.-10     	; 0xdc6 <strnlen_P+0x2>
 dd0:	80 95       	com	r24
 dd2:	90 95       	com	r25
 dd4:	8e 0f       	add	r24, r30
 dd6:	9f 1f       	adc	r25, r31
 dd8:	08 95       	ret

00000dda <strnlen>:
 dda:	fc 01       	movw	r30, r24
 ddc:	61 50       	subi	r22, 0x01	; 1
 dde:	70 40       	sbci	r23, 0x00	; 0
 de0:	01 90       	ld	r0, Z+
 de2:	01 10       	cpse	r0, r1
 de4:	d8 f7       	brcc	.-10     	; 0xddc <strnlen+0x2>
 de6:	80 95       	com	r24
 de8:	90 95       	com	r25
 dea:	8e 0f       	add	r24, r30
 dec:	9f 1f       	adc	r25, r31
 dee:	08 95       	ret

00000df0 <fputc>:
 df0:	0f 93       	push	r16
 df2:	1f 93       	push	r17
 df4:	cf 93       	push	r28
 df6:	df 93       	push	r29
 df8:	8c 01       	movw	r16, r24
 dfa:	eb 01       	movw	r28, r22
 dfc:	8b 81       	ldd	r24, Y+3	; 0x03
 dfe:	81 ff       	sbrs	r24, 1
 e00:	1b c0       	rjmp	.+54     	; 0xe38 <fputc+0x48>
 e02:	82 ff       	sbrs	r24, 2
 e04:	0d c0       	rjmp	.+26     	; 0xe20 <fputc+0x30>
 e06:	2e 81       	ldd	r18, Y+6	; 0x06
 e08:	3f 81       	ldd	r19, Y+7	; 0x07
 e0a:	8c 81       	ldd	r24, Y+4	; 0x04
 e0c:	9d 81       	ldd	r25, Y+5	; 0x05
 e0e:	28 17       	cp	r18, r24
 e10:	39 07       	cpc	r19, r25
 e12:	64 f4       	brge	.+24     	; 0xe2c <fputc+0x3c>
 e14:	e8 81       	ld	r30, Y
 e16:	f9 81       	ldd	r31, Y+1	; 0x01
 e18:	01 93       	st	Z+, r16
 e1a:	f9 83       	std	Y+1, r31	; 0x01
 e1c:	e8 83       	st	Y, r30
 e1e:	06 c0       	rjmp	.+12     	; 0xe2c <fputc+0x3c>
 e20:	e8 85       	ldd	r30, Y+8	; 0x08
 e22:	f9 85       	ldd	r31, Y+9	; 0x09
 e24:	80 2f       	mov	r24, r16
 e26:	09 95       	icall
 e28:	00 97       	sbiw	r24, 0x00	; 0
 e2a:	31 f4       	brne	.+12     	; 0xe38 <fputc+0x48>
 e2c:	8e 81       	ldd	r24, Y+6	; 0x06
 e2e:	9f 81       	ldd	r25, Y+7	; 0x07
 e30:	01 96       	adiw	r24, 0x01	; 1
 e32:	9f 83       	std	Y+7, r25	; 0x07
 e34:	8e 83       	std	Y+6, r24	; 0x06
 e36:	02 c0       	rjmp	.+4      	; 0xe3c <fputc+0x4c>
 e38:	0f ef       	ldi	r16, 0xFF	; 255
 e3a:	1f ef       	ldi	r17, 0xFF	; 255
 e3c:	c8 01       	movw	r24, r16
 e3e:	df 91       	pop	r29
 e40:	cf 91       	pop	r28
 e42:	1f 91       	pop	r17
 e44:	0f 91       	pop	r16
 e46:	08 95       	ret

00000e48 <__ultoa_invert>:
 e48:	fa 01       	movw	r30, r20
 e4a:	aa 27       	eor	r26, r26
 e4c:	28 30       	cpi	r18, 0x08	; 8
 e4e:	51 f1       	breq	.+84     	; 0xea4 <__ultoa_invert+0x5c>
 e50:	20 31       	cpi	r18, 0x10	; 16
 e52:	81 f1       	breq	.+96     	; 0xeb4 <__ultoa_invert+0x6c>
 e54:	e8 94       	clt
 e56:	6f 93       	push	r22
 e58:	6e 7f       	andi	r22, 0xFE	; 254
 e5a:	6e 5f       	subi	r22, 0xFE	; 254
 e5c:	7f 4f       	sbci	r23, 0xFF	; 255
 e5e:	8f 4f       	sbci	r24, 0xFF	; 255
 e60:	9f 4f       	sbci	r25, 0xFF	; 255
 e62:	af 4f       	sbci	r26, 0xFF	; 255
 e64:	b1 e0       	ldi	r27, 0x01	; 1
 e66:	3e d0       	rcall	.+124    	; 0xee4 <__ultoa_invert+0x9c>
 e68:	b4 e0       	ldi	r27, 0x04	; 4
 e6a:	3c d0       	rcall	.+120    	; 0xee4 <__ultoa_invert+0x9c>
 e6c:	67 0f       	add	r22, r23
 e6e:	78 1f       	adc	r23, r24
 e70:	89 1f       	adc	r24, r25
 e72:	9a 1f       	adc	r25, r26
 e74:	a1 1d       	adc	r26, r1
 e76:	68 0f       	add	r22, r24
 e78:	79 1f       	adc	r23, r25
 e7a:	8a 1f       	adc	r24, r26
 e7c:	91 1d       	adc	r25, r1
 e7e:	a1 1d       	adc	r26, r1
 e80:	6a 0f       	add	r22, r26
 e82:	71 1d       	adc	r23, r1
 e84:	81 1d       	adc	r24, r1
 e86:	91 1d       	adc	r25, r1
 e88:	a1 1d       	adc	r26, r1
 e8a:	20 d0       	rcall	.+64     	; 0xecc <__ultoa_invert+0x84>
 e8c:	09 f4       	brne	.+2      	; 0xe90 <__ultoa_invert+0x48>
 e8e:	68 94       	set
 e90:	3f 91       	pop	r19
 e92:	2a e0       	ldi	r18, 0x0A	; 10
 e94:	26 9f       	mul	r18, r22
 e96:	11 24       	eor	r1, r1
 e98:	30 19       	sub	r19, r0
 e9a:	30 5d       	subi	r19, 0xD0	; 208
 e9c:	31 93       	st	Z+, r19
 e9e:	de f6       	brtc	.-74     	; 0xe56 <__ultoa_invert+0xe>
 ea0:	cf 01       	movw	r24, r30
 ea2:	08 95       	ret
 ea4:	46 2f       	mov	r20, r22
 ea6:	47 70       	andi	r20, 0x07	; 7
 ea8:	40 5d       	subi	r20, 0xD0	; 208
 eaa:	41 93       	st	Z+, r20
 eac:	b3 e0       	ldi	r27, 0x03	; 3
 eae:	0f d0       	rcall	.+30     	; 0xece <__ultoa_invert+0x86>
 eb0:	c9 f7       	brne	.-14     	; 0xea4 <__ultoa_invert+0x5c>
 eb2:	f6 cf       	rjmp	.-20     	; 0xea0 <__ultoa_invert+0x58>
 eb4:	46 2f       	mov	r20, r22
 eb6:	4f 70       	andi	r20, 0x0F	; 15
 eb8:	40 5d       	subi	r20, 0xD0	; 208
 eba:	4a 33       	cpi	r20, 0x3A	; 58
 ebc:	18 f0       	brcs	.+6      	; 0xec4 <__ultoa_invert+0x7c>
 ebe:	49 5d       	subi	r20, 0xD9	; 217
 ec0:	31 fd       	sbrc	r19, 1
 ec2:	40 52       	subi	r20, 0x20	; 32
 ec4:	41 93       	st	Z+, r20
 ec6:	02 d0       	rcall	.+4      	; 0xecc <__ultoa_invert+0x84>
 ec8:	a9 f7       	brne	.-22     	; 0xeb4 <__ultoa_invert+0x6c>
 eca:	ea cf       	rjmp	.-44     	; 0xea0 <__ultoa_invert+0x58>
 ecc:	b4 e0       	ldi	r27, 0x04	; 4
 ece:	a6 95       	lsr	r26
 ed0:	97 95       	ror	r25
 ed2:	87 95       	ror	r24
 ed4:	77 95       	ror	r23
 ed6:	67 95       	ror	r22
 ed8:	ba 95       	dec	r27
 eda:	c9 f7       	brne	.-14     	; 0xece <__ultoa_invert+0x86>
 edc:	00 97       	sbiw	r24, 0x00	; 0
 ede:	61 05       	cpc	r22, r1
 ee0:	71 05       	cpc	r23, r1
 ee2:	08 95       	ret
 ee4:	9b 01       	movw	r18, r22
 ee6:	ac 01       	movw	r20, r24
 ee8:	0a 2e       	mov	r0, r26
 eea:	06 94       	lsr	r0
 eec:	57 95       	ror	r21
 eee:	47 95       	ror	r20
 ef0:	37 95       	ror	r19
 ef2:	27 95       	ror	r18
 ef4:	ba 95       	dec	r27
 ef6:	c9 f7       	brne	.-14     	; 0xeea <__ultoa_invert+0xa2>
 ef8:	62 0f       	add	r22, r18
 efa:	73 1f       	adc	r23, r19
 efc:	84 1f       	adc	r24, r20
 efe:	95 1f       	adc	r25, r21
 f00:	a0 1d       	adc	r26, r0
 f02:	08 95       	ret

00000f04 <__prologue_saves__>:
 f04:	2f 92       	push	r2
 f06:	3f 92       	push	r3
 f08:	4f 92       	push	r4
 f0a:	5f 92       	push	r5
 f0c:	6f 92       	push	r6
 f0e:	7f 92       	push	r7
 f10:	8f 92       	push	r8
 f12:	9f 92       	push	r9
 f14:	af 92       	push	r10
 f16:	bf 92       	push	r11
 f18:	cf 92       	push	r12
 f1a:	df 92       	push	r13
 f1c:	ef 92       	push	r14
 f1e:	ff 92       	push	r15
 f20:	0f 93       	push	r16
 f22:	1f 93       	push	r17
 f24:	cf 93       	push	r28
 f26:	df 93       	push	r29
 f28:	cd b7       	in	r28, 0x3d	; 61
 f2a:	de b7       	in	r29, 0x3e	; 62
 f2c:	ca 1b       	sub	r28, r26
 f2e:	db 0b       	sbc	r29, r27
 f30:	0f b6       	in	r0, 0x3f	; 63
 f32:	f8 94       	cli
 f34:	de bf       	out	0x3e, r29	; 62
 f36:	0f be       	out	0x3f, r0	; 63
 f38:	cd bf       	out	0x3d, r28	; 61
 f3a:	09 94       	ijmp

00000f3c <__epilogue_restores__>:
 f3c:	2a 88       	ldd	r2, Y+18	; 0x12
 f3e:	39 88       	ldd	r3, Y+17	; 0x11
 f40:	48 88       	ldd	r4, Y+16	; 0x10
 f42:	5f 84       	ldd	r5, Y+15	; 0x0f
 f44:	6e 84       	ldd	r6, Y+14	; 0x0e
 f46:	7d 84       	ldd	r7, Y+13	; 0x0d
 f48:	8c 84       	ldd	r8, Y+12	; 0x0c
 f4a:	9b 84       	ldd	r9, Y+11	; 0x0b
 f4c:	aa 84       	ldd	r10, Y+10	; 0x0a
 f4e:	b9 84       	ldd	r11, Y+9	; 0x09
 f50:	c8 84       	ldd	r12, Y+8	; 0x08
 f52:	df 80       	ldd	r13, Y+7	; 0x07
 f54:	ee 80       	ldd	r14, Y+6	; 0x06
 f56:	fd 80       	ldd	r15, Y+5	; 0x05
 f58:	0c 81       	ldd	r16, Y+4	; 0x04
 f5a:	1b 81       	ldd	r17, Y+3	; 0x03
 f5c:	aa 81       	ldd	r26, Y+2	; 0x02
 f5e:	b9 81       	ldd	r27, Y+1	; 0x01
 f60:	ce 0f       	add	r28, r30
 f62:	d1 1d       	adc	r29, r1
 f64:	0f b6       	in	r0, 0x3f	; 63
 f66:	f8 94       	cli
 f68:	de bf       	out	0x3e, r29	; 62
 f6a:	0f be       	out	0x3f, r0	; 63
 f6c:	cd bf       	out	0x3d, r28	; 61
 f6e:	ed 01       	movw	r28, r26
 f70:	08 95       	ret

00000f72 <_exit>:
 f72:	f8 94       	cli

00000f74 <__stop_program>:
 f74:	ff cf       	rjmp	.-2      	; 0xf74 <__stop_program>
