/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* A */
.set A__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set A__0__MASK, 0x10
.set A__0__PC, CYREG_PRT12_PC4
.set A__0__PORT, 12
.set A__0__SHIFT, 4
.set A__AG, CYREG_PRT12_AG
.set A__BIE, CYREG_PRT12_BIE
.set A__BIT_MASK, CYREG_PRT12_BIT_MASK
.set A__BYP, CYREG_PRT12_BYP
.set A__DM0, CYREG_PRT12_DM0
.set A__DM1, CYREG_PRT12_DM1
.set A__DM2, CYREG_PRT12_DM2
.set A__DR, CYREG_PRT12_DR
.set A__INP_DIS, CYREG_PRT12_INP_DIS
.set A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set A__MASK, 0x10
.set A__PORT, 12
.set A__PRT, CYREG_PRT12_PRT
.set A__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set A__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set A__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set A__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set A__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set A__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set A__PS, CYREG_PRT12_PS
.set A__SHIFT, 4
.set A__SIO_CFG, CYREG_PRT12_SIO_CFG
.set A__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set A__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set A__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set A__SLW, CYREG_PRT12_SLW

/* B */
.set B__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set B__0__MASK, 0x01
.set B__0__PC, CYREG_PRT2_PC0
.set B__0__PORT, 2
.set B__0__SHIFT, 0
.set B__AG, CYREG_PRT2_AG
.set B__AMUX, CYREG_PRT2_AMUX
.set B__BIE, CYREG_PRT2_BIE
.set B__BIT_MASK, CYREG_PRT2_BIT_MASK
.set B__BYP, CYREG_PRT2_BYP
.set B__CTL, CYREG_PRT2_CTL
.set B__DM0, CYREG_PRT2_DM0
.set B__DM1, CYREG_PRT2_DM1
.set B__DM2, CYREG_PRT2_DM2
.set B__DR, CYREG_PRT2_DR
.set B__INP_DIS, CYREG_PRT2_INP_DIS
.set B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set B__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set B__LCD_EN, CYREG_PRT2_LCD_EN
.set B__MASK, 0x01
.set B__PORT, 2
.set B__PRT, CYREG_PRT2_PRT
.set B__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set B__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set B__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set B__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set B__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set B__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set B__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set B__PS, CYREG_PRT2_PS
.set B__SHIFT, 0
.set B__SLW, CYREG_PRT2_SLW

/* SS */
.set SS__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set SS__0__MASK, 0x08
.set SS__0__PC, CYREG_PRT12_PC3
.set SS__0__PORT, 12
.set SS__0__SHIFT, 3
.set SS__AG, CYREG_PRT12_AG
.set SS__BIE, CYREG_PRT12_BIE
.set SS__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SS__BYP, CYREG_PRT12_BYP
.set SS__DM0, CYREG_PRT12_DM0
.set SS__DM1, CYREG_PRT12_DM1
.set SS__DM2, CYREG_PRT12_DM2
.set SS__DR, CYREG_PRT12_DR
.set SS__INP_DIS, CYREG_PRT12_INP_DIS
.set SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SS__MASK, 0x08
.set SS__PORT, 12
.set SS__PRT, CYREG_PRT12_PRT
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SS__PS, CYREG_PRT12_PS
.set SS__SHIFT, 3
.set SS__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SS__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SS__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SS__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SS__SLW, CYREG_PRT12_SLW

/* Clk */
.set Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clk__CFG2_SRC_SEL_MASK, 0x07
.set Clk__INDEX, 0x00
.set Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clk__PM_ACT_MSK, 0x01
.set Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clk__PM_STBY_MSK, 0x01

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW

/* SPI */
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPI_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB05_CTL
.set SPI_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set SPI_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB05_CTL
.set SPI_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPI_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB05_MSK
.set SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set SPI_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB05_MSK
.set SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set SPI_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB05_ST
.set SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPI_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SPI_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_BSPIM_RxStsReg__4__POS, 4
.set SPI_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_BSPIM_RxStsReg__5__POS, 5
.set SPI_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_BSPIM_RxStsReg__6__POS, 6
.set SPI_BSPIM_RxStsReg__MASK, 0x70
.set SPI_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB06_MSK
.set SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPI_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB06_ST
.set SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set SPI_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set SPI_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB05_A0
.set SPI_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB05_A1
.set SPI_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set SPI_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB05_D0
.set SPI_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB05_D1
.set SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPI_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set SPI_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB05_F0
.set SPI_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB05_F1
.set SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPI_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_BSPIM_TxStsReg__0__POS, 0
.set SPI_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_BSPIM_TxStsReg__1__POS, 1
.set SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPI_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SPI_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_BSPIM_TxStsReg__2__POS, 2
.set SPI_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_BSPIM_TxStsReg__3__POS, 3
.set SPI_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_BSPIM_TxStsReg__4__POS, 4
.set SPI_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPI_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set SPI_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPI_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPI_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPI_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_IntClock__INDEX, 0x01
.set SPI_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_IntClock__PM_ACT_MSK, 0x02
.set SPI_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_IntClock__PM_STBY_MSK, 0x02

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set MISO__0__MASK, 0x01
.set MISO__0__PC, CYREG_PRT12_PC0
.set MISO__0__PORT, 12
.set MISO__0__SHIFT, 0
.set MISO__AG, CYREG_PRT12_AG
.set MISO__BIE, CYREG_PRT12_BIE
.set MISO__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MISO__BYP, CYREG_PRT12_BYP
.set MISO__DM0, CYREG_PRT12_DM0
.set MISO__DM1, CYREG_PRT12_DM1
.set MISO__DM2, CYREG_PRT12_DM2
.set MISO__DR, CYREG_PRT12_DR
.set MISO__INP_DIS, CYREG_PRT12_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MISO__MASK, 0x01
.set MISO__PORT, 12
.set MISO__PRT, CYREG_PRT12_PRT
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MISO__PS, CYREG_PRT12_PS
.set MISO__SHIFT, 0
.set MISO__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MISO__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MISO__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MISO__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MISO__SLW, CYREG_PRT12_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set MOSI__0__MASK, 0x02
.set MOSI__0__PC, CYREG_PRT12_PC1
.set MOSI__0__PORT, 12
.set MOSI__0__SHIFT, 1
.set MOSI__AG, CYREG_PRT12_AG
.set MOSI__BIE, CYREG_PRT12_BIE
.set MOSI__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MOSI__BYP, CYREG_PRT12_BYP
.set MOSI__DM0, CYREG_PRT12_DM0
.set MOSI__DM1, CYREG_PRT12_DM1
.set MOSI__DM2, CYREG_PRT12_DM2
.set MOSI__DR, CYREG_PRT12_DR
.set MOSI__INP_DIS, CYREG_PRT12_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MOSI__MASK, 0x02
.set MOSI__PORT, 12
.set MOSI__PRT, CYREG_PRT12_PRT
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MOSI__PS, CYREG_PRT12_PS
.set MOSI__SHIFT, 1
.set MOSI__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MOSI__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MOSI__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MOSI__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MOSI__SLW, CYREG_PRT12_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set SCLK__0__MASK, 0x04
.set SCLK__0__PC, CYREG_PRT12_PC2
.set SCLK__0__PORT, 12
.set SCLK__0__SHIFT, 2
.set SCLK__AG, CYREG_PRT12_AG
.set SCLK__BIE, CYREG_PRT12_BIE
.set SCLK__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCLK__BYP, CYREG_PRT12_BYP
.set SCLK__DM0, CYREG_PRT12_DM0
.set SCLK__DM1, CYREG_PRT12_DM1
.set SCLK__DM2, CYREG_PRT12_DM2
.set SCLK__DR, CYREG_PRT12_DR
.set SCLK__INP_DIS, CYREG_PRT12_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCLK__MASK, 0x04
.set SCLK__PORT, 12
.set SCLK__PRT, CYREG_PRT12_PRT
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCLK__PS, CYREG_PRT12_PS
.set SCLK__SHIFT, 2
.set SCLK__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCLK__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCLK__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCLK__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCLK__SLW, CYREG_PRT12_SLW

/* UART */
.set UART_tx__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set UART_tx__0__MASK, 0x80
.set UART_tx__0__PC, CYREG_PRT12_PC7
.set UART_tx__0__PORT, 12
.set UART_tx__0__SHIFT, 7
.set UART_tx__AG, CYREG_PRT12_AG
.set UART_tx__BIE, CYREG_PRT12_BIE
.set UART_tx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set UART_tx__BYP, CYREG_PRT12_BYP
.set UART_tx__DM0, CYREG_PRT12_DM0
.set UART_tx__DM1, CYREG_PRT12_DM1
.set UART_tx__DM2, CYREG_PRT12_DM2
.set UART_tx__DR, CYREG_PRT12_DR
.set UART_tx__INP_DIS, CYREG_PRT12_INP_DIS
.set UART_tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set UART_tx__MASK, 0x80
.set UART_tx__PORT, 12
.set UART_tx__PRT, CYREG_PRT12_PRT
.set UART_tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set UART_tx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set UART_tx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set UART_tx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set UART_tx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set UART_tx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set UART_tx__PS, CYREG_PRT12_PS
.set UART_tx__SHIFT, 7
.set UART_tx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set UART_tx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set UART_tx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set UART_tx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set UART_tx__SLW, CYREG_PRT12_SLW

/* DMA_Tx */
.set DMA_Tx__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_Tx__DRQ_NUMBER, 0
.set DMA_Tx__NUMBEROF_TDS, 0
.set DMA_Tx__PRIORITY, 2
.set DMA_Tx__TERMIN_EN, 0
.set DMA_Tx__TERMIN_SEL, 0
.set DMA_Tx__TERMOUT0_EN, 1
.set DMA_Tx__TERMOUT0_SEL, 0
.set DMA_Tx__TERMOUT1_EN, 0
.set DMA_Tx__TERMOUT1_SEL, 0

/* TXgate */
.set TXgate__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set TXgate__0__MASK, 0x02
.set TXgate__0__PC, CYREG_PRT0_PC1
.set TXgate__0__PORT, 0
.set TXgate__0__SHIFT, 1
.set TXgate__AG, CYREG_PRT0_AG
.set TXgate__AMUX, CYREG_PRT0_AMUX
.set TXgate__BIE, CYREG_PRT0_BIE
.set TXgate__BIT_MASK, CYREG_PRT0_BIT_MASK
.set TXgate__BYP, CYREG_PRT0_BYP
.set TXgate__CTL, CYREG_PRT0_CTL
.set TXgate__DM0, CYREG_PRT0_DM0
.set TXgate__DM1, CYREG_PRT0_DM1
.set TXgate__DM2, CYREG_PRT0_DM2
.set TXgate__DR, CYREG_PRT0_DR
.set TXgate__INP_DIS, CYREG_PRT0_INP_DIS
.set TXgate__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set TXgate__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set TXgate__LCD_EN, CYREG_PRT0_LCD_EN
.set TXgate__MASK, 0x02
.set TXgate__PORT, 0
.set TXgate__PRT, CYREG_PRT0_PRT
.set TXgate__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set TXgate__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set TXgate__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set TXgate__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set TXgate__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set TXgate__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set TXgate__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set TXgate__PS, CYREG_PRT0_PS
.set TXgate__SHIFT, 1
.set TXgate__SLW, CYREG_PRT0_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Control */
.set Control_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Sync_ctrl_reg__0__POS, 0
.set Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Control_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Control_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Control_Sync_ctrl_reg__MASK, 0x01
.set Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Control_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* DISP_DC */
.set DISP_DC__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set DISP_DC__0__MASK, 0x10
.set DISP_DC__0__PC, CYREG_PRT2_PC4
.set DISP_DC__0__PORT, 2
.set DISP_DC__0__SHIFT, 4
.set DISP_DC__AG, CYREG_PRT2_AG
.set DISP_DC__AMUX, CYREG_PRT2_AMUX
.set DISP_DC__BIE, CYREG_PRT2_BIE
.set DISP_DC__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DISP_DC__BYP, CYREG_PRT2_BYP
.set DISP_DC__CTL, CYREG_PRT2_CTL
.set DISP_DC__DM0, CYREG_PRT2_DM0
.set DISP_DC__DM1, CYREG_PRT2_DM1
.set DISP_DC__DM2, CYREG_PRT2_DM2
.set DISP_DC__DR, CYREG_PRT2_DR
.set DISP_DC__INP_DIS, CYREG_PRT2_INP_DIS
.set DISP_DC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DISP_DC__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DISP_DC__LCD_EN, CYREG_PRT2_LCD_EN
.set DISP_DC__MASK, 0x10
.set DISP_DC__PORT, 2
.set DISP_DC__PRT, CYREG_PRT2_PRT
.set DISP_DC__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DISP_DC__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DISP_DC__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DISP_DC__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DISP_DC__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DISP_DC__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DISP_DC__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DISP_DC__PS, CYREG_PRT2_PS
.set DISP_DC__SHIFT, 4
.set DISP_DC__SLW, CYREG_PRT2_SLW

/* QuadDec */
.set QuadDec_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set QuadDec_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB05_F1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set QuadDec_SW__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set QuadDec_SW__0__MASK, 0x20
.set QuadDec_SW__0__PC, CYREG_PRT12_PC5
.set QuadDec_SW__0__PORT, 12
.set QuadDec_SW__0__SHIFT, 5
.set QuadDec_SW__AG, CYREG_PRT12_AG
.set QuadDec_SW__BIE, CYREG_PRT12_BIE
.set QuadDec_SW__BIT_MASK, CYREG_PRT12_BIT_MASK
.set QuadDec_SW__BYP, CYREG_PRT12_BYP
.set QuadDec_SW__DM0, CYREG_PRT12_DM0
.set QuadDec_SW__DM1, CYREG_PRT12_DM1
.set QuadDec_SW__DM2, CYREG_PRT12_DM2
.set QuadDec_SW__DR, CYREG_PRT12_DR
.set QuadDec_SW__INP_DIS, CYREG_PRT12_INP_DIS
.set QuadDec_SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set QuadDec_SW__MASK, 0x20
.set QuadDec_SW__PORT, 12
.set QuadDec_SW__PRT, CYREG_PRT12_PRT
.set QuadDec_SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set QuadDec_SW__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set QuadDec_SW__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set QuadDec_SW__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set QuadDec_SW__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set QuadDec_SW__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set QuadDec_SW__PS, CYREG_PRT12_PS
.set QuadDec_SW__SHIFT, 5
.set QuadDec_SW__SIO_CFG, CYREG_PRT12_SIO_CFG
.set QuadDec_SW__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set QuadDec_SW__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set QuadDec_SW__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set QuadDec_SW__SLW, CYREG_PRT12_SLW

/* Rx_gate */
.set Rx_gate__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Rx_gate__0__MASK, 0x01
.set Rx_gate__0__PC, CYREG_PRT0_PC0
.set Rx_gate__0__PORT, 0
.set Rx_gate__0__SHIFT, 0
.set Rx_gate__AG, CYREG_PRT0_AG
.set Rx_gate__AMUX, CYREG_PRT0_AMUX
.set Rx_gate__BIE, CYREG_PRT0_BIE
.set Rx_gate__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rx_gate__BYP, CYREG_PRT0_BYP
.set Rx_gate__CTL, CYREG_PRT0_CTL
.set Rx_gate__DM0, CYREG_PRT0_DM0
.set Rx_gate__DM1, CYREG_PRT0_DM1
.set Rx_gate__DM2, CYREG_PRT0_DM2
.set Rx_gate__DR, CYREG_PRT0_DR
.set Rx_gate__INP_DIS, CYREG_PRT0_INP_DIS
.set Rx_gate__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rx_gate__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rx_gate__LCD_EN, CYREG_PRT0_LCD_EN
.set Rx_gate__MASK, 0x01
.set Rx_gate__PORT, 0
.set Rx_gate__PRT, CYREG_PRT0_PRT
.set Rx_gate__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rx_gate__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rx_gate__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rx_gate__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rx_gate__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rx_gate__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rx_gate__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rx_gate__PS, CYREG_PRT0_PS
.set Rx_gate__SHIFT, 0
.set Rx_gate__SLW, CYREG_PRT0_SLW

/* DISP_RST */
.set DISP_RST__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set DISP_RST__0__MASK, 0x08
.set DISP_RST__0__PC, CYREG_PRT2_PC3
.set DISP_RST__0__PORT, 2
.set DISP_RST__0__SHIFT, 3
.set DISP_RST__AG, CYREG_PRT2_AG
.set DISP_RST__AMUX, CYREG_PRT2_AMUX
.set DISP_RST__BIE, CYREG_PRT2_BIE
.set DISP_RST__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DISP_RST__BYP, CYREG_PRT2_BYP
.set DISP_RST__CTL, CYREG_PRT2_CTL
.set DISP_RST__DM0, CYREG_PRT2_DM0
.set DISP_RST__DM1, CYREG_PRT2_DM1
.set DISP_RST__DM2, CYREG_PRT2_DM2
.set DISP_RST__DR, CYREG_PRT2_DR
.set DISP_RST__INP_DIS, CYREG_PRT2_INP_DIS
.set DISP_RST__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DISP_RST__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DISP_RST__LCD_EN, CYREG_PRT2_LCD_EN
.set DISP_RST__MASK, 0x08
.set DISP_RST__PORT, 2
.set DISP_RST__PRT, CYREG_PRT2_PRT
.set DISP_RST__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DISP_RST__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DISP_RST__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DISP_RST__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DISP_RST__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DISP_RST__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DISP_RST__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DISP_RST__PS, CYREG_PRT2_PS
.set DISP_RST__SHIFT, 3
.set DISP_RST__SLW, CYREG_PRT2_SLW

/* PWM_Base */
.set PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_Base_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Base_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Base_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_Base_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set PWM_Base_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_Base_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set PWM_Base_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_Base_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Base_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Base_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Base_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set PWM_Base_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Base_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Base_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_Base_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set PWM_Base_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Base_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Base_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Base_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Base_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Base_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set PWM_Base_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_Base_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_Base_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_Base_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_Base_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_Base_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB07_A0
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB07_A1
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB07_D0
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB07_D1
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB07_F0
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB07_F1
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_Base_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* PWM_Tren */
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_Tren_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set PWM_Tren_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Tren_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Tren_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_Tren_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set PWM_Tren_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Tren_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Tren_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Tren_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Tren_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Tren_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set PWM_Tren_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_Tren_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_Tren_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_Tren_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_Tren_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_Tren_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_Tren_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL

/* DISP_BCKL */
.set DISP_BCKL__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set DISP_BCKL__0__MASK, 0x20
.set DISP_BCKL__0__PC, CYREG_PRT2_PC5
.set DISP_BCKL__0__PORT, 2
.set DISP_BCKL__0__SHIFT, 5
.set DISP_BCKL__AG, CYREG_PRT2_AG
.set DISP_BCKL__AMUX, CYREG_PRT2_AMUX
.set DISP_BCKL__BIE, CYREG_PRT2_BIE
.set DISP_BCKL__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DISP_BCKL__BYP, CYREG_PRT2_BYP
.set DISP_BCKL__CTL, CYREG_PRT2_CTL
.set DISP_BCKL__DM0, CYREG_PRT2_DM0
.set DISP_BCKL__DM1, CYREG_PRT2_DM1
.set DISP_BCKL__DM2, CYREG_PRT2_DM2
.set DISP_BCKL__DR, CYREG_PRT2_DR
.set DISP_BCKL__INP_DIS, CYREG_PRT2_INP_DIS
.set DISP_BCKL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DISP_BCKL__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DISP_BCKL__LCD_EN, CYREG_PRT2_LCD_EN
.set DISP_BCKL__MASK, 0x20
.set DISP_BCKL__PORT, 2
.set DISP_BCKL__PRT, CYREG_PRT2_PRT
.set DISP_BCKL__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DISP_BCKL__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DISP_BCKL__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DISP_BCKL__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DISP_BCKL__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DISP_BCKL__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DISP_BCKL__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DISP_BCKL__PS, CYREG_PRT2_PS
.set DISP_BCKL__SHIFT, 5
.set DISP_BCKL__SLW, CYREG_PRT2_SLW

/* isr_SPI_TX */
.set isr_SPI_TX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_SPI_TX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_SPI_TX__INTC_MASK, 0x01
.set isr_SPI_TX__INTC_NUMBER, 0
.set isr_SPI_TX__INTC_PRIOR_NUM, 7
.set isr_SPI_TX__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_SPI_TX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_SPI_TX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set isr_SPI_TX_DMA__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_SPI_TX_DMA__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_SPI_TX_DMA__INTC_MASK, 0x02
.set isr_SPI_TX_DMA__INTC_NUMBER, 1
.set isr_SPI_TX_DMA__INTC_PRIOR_NUM, 7
.set isr_SPI_TX_DMA__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_SPI_TX_DMA__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_SPI_TX_DMA__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x2000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000001
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
