# 16-Bit RISC Processor application with VHDL

This project aims to design and implement a 16-Bit RISC Processor with VHDL, Karansing P. Thakor, by reference to Ankushkumar Pal’s published paper on ijet.org.
Detailed information given in the report [here](/docs/ELE432_Project_Report.pdf)

ISA referenced from previously mentioned work by A. Pal et al. also given below.
<p align="center">
<img src="/doc/iset.png" width="" height="">
</p>

RTL View of designed CPU is also given below (generated with Intel Quartus Prime software)

<p align="center">
<img src="/doc/ALL_CPU.PNG" width="" height="">
</p>


Final utilization metrics is as follows. 

<p align="center">
<img src="/doc/utilization.PNG" width="" height="">
</p>

## Group Members 
This project is a result of a collabrated effort. <br>
<ul>
<li><strong>Sümeyra Durak </strong> - sumeyraduraak@gmail.com</li>
<li><strong>Fatma Zülal Kiraz </strong> - kirazulal@gmail.com</li>
<li><strong>Umut Utku KOÇAK </strong> - umututku.kocak@gmail.com</li>
</ul>




