============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 20:06:08 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_reset', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(499)
HDL-7007 CRITICAL-WARNING: 'sdcard_rd_reset' is already implicitly declared on line 499 in ../../../rtl/CortexM0_SoC.v(741)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.327850s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (54.1%)

RUN-1004 : used memory is 271 MB, reserved memory is 247 MB, peak memory is 276 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95825015341056"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4294967296000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4286377361408"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95825015341056"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85207856185344"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4286377361408"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 76 trigger nets, 76 data nets.
KIT-1004 : Chipwatcher code = 0001101011110111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=190) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=190) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=190)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=190)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13982/22 useful/useless nets, 11669/8 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 13523/16 useful/useless nets, 12258/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 589 better
SYN-1014 : Optimize round 2
SYN-1032 : 13056/60 useful/useless nets, 11791/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.146511s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (51.8%)

RUN-1004 : used memory is 282 MB, reserved memory is 256 MB, peak memory is 284 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 76 instances.
SYN-2501 : Optimize round 1, 154 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 13729/2 useful/useless nets, 12472/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 55719, tnet num: 13729, tinst num: 12471, tnode num: 68618, tedge num: 90207.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13729 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 336 (3.16), #lev = 7 (1.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 336 (3.16), #lev = 7 (1.48)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 681 instances into 336 LUTs, name keeping = 74%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 552 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.084105s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (39.7%)

RUN-1004 : used memory is 307 MB, reserved memory is 291 MB, peak memory is 430 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.361867s wall, 1.406250s user + 0.046875s system = 1.453125s CPU (43.2%)

RUN-1004 : used memory is 307 MB, reserved memory is 291 MB, peak memory is 430 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (401 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11133 instances
RUN-0007 : 6629 luts, 3508 seqs, 569 mslices, 286 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 12423 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 7251 nets have 2 pins
RUN-1001 : 3808 nets have [3 - 5] pins
RUN-1001 : 810 nets have [6 - 10] pins
RUN-1001 : 314 nets have [11 - 20] pins
RUN-1001 : 212 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1493     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     976     
RUN-1001 :   Yes  |  Yes  |  No   |     40      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  62   |     19     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 85
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11131 instances, 6629 luts, 3508 seqs, 855 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-0007 : Cell area utilization is 42%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52924, tnet num: 12421, tinst num: 11131, tnode num: 64783, tedge num: 86523.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12421 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.035149s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (52.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.90978e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11131.
PHY-3001 : Level 1 #clusters 1678.
PHY-3001 : End clustering;  0.083001s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (37.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 846037, overlap = 313.812
PHY-3002 : Step(2): len = 746612, overlap = 344.688
PHY-3002 : Step(3): len = 546107, overlap = 467.875
PHY-3002 : Step(4): len = 480122, overlap = 503.625
PHY-3002 : Step(5): len = 398583, overlap = 557.25
PHY-3002 : Step(6): len = 350289, overlap = 593.781
PHY-3002 : Step(7): len = 286834, overlap = 672.531
PHY-3002 : Step(8): len = 260700, overlap = 715.625
PHY-3002 : Step(9): len = 231010, overlap = 768.5
PHY-3002 : Step(10): len = 212518, overlap = 784.344
PHY-3002 : Step(11): len = 191444, overlap = 820.656
PHY-3002 : Step(12): len = 177615, overlap = 866.75
PHY-3002 : Step(13): len = 160273, overlap = 887.219
PHY-3002 : Step(14): len = 150121, overlap = 905.25
PHY-3002 : Step(15): len = 141713, overlap = 916.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.95648e-06
PHY-3002 : Step(16): len = 148428, overlap = 899.969
PHY-3002 : Step(17): len = 175226, overlap = 817.312
PHY-3002 : Step(18): len = 194152, overlap = 759.188
PHY-3002 : Step(19): len = 209398, overlap = 707.781
PHY-3002 : Step(20): len = 209857, overlap = 700.125
PHY-3002 : Step(21): len = 209094, overlap = 674.406
PHY-3002 : Step(22): len = 203994, overlap = 650.219
PHY-3002 : Step(23): len = 200682, overlap = 643.938
PHY-3002 : Step(24): len = 194627, overlap = 664.562
PHY-3002 : Step(25): len = 192218, overlap = 659.75
PHY-3002 : Step(26): len = 188188, overlap = 666.812
PHY-3002 : Step(27): len = 185984, overlap = 689.406
PHY-3002 : Step(28): len = 183788, overlap = 683.781
PHY-3002 : Step(29): len = 183096, overlap = 697.875
PHY-3002 : Step(30): len = 180626, overlap = 701.594
PHY-3002 : Step(31): len = 180827, overlap = 686.406
PHY-3002 : Step(32): len = 180479, overlap = 673.219
PHY-3002 : Step(33): len = 180907, overlap = 660.438
PHY-3002 : Step(34): len = 180354, overlap = 662.625
PHY-3002 : Step(35): len = 180564, overlap = 659.344
PHY-3002 : Step(36): len = 178900, overlap = 653.75
PHY-3002 : Step(37): len = 179347, overlap = 666.625
PHY-3002 : Step(38): len = 178027, overlap = 672.375
PHY-3002 : Step(39): len = 179315, overlap = 663.938
PHY-3002 : Step(40): len = 176682, overlap = 673.281
PHY-3002 : Step(41): len = 177098, overlap = 687.656
PHY-3002 : Step(42): len = 174386, overlap = 674.094
PHY-3002 : Step(43): len = 174144, overlap = 672.375
PHY-3002 : Step(44): len = 171504, overlap = 674.188
PHY-3002 : Step(45): len = 171108, overlap = 675.406
PHY-3002 : Step(46): len = 170886, overlap = 692.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.91296e-06
PHY-3002 : Step(47): len = 179413, overlap = 680.031
PHY-3002 : Step(48): len = 193433, overlap = 617.812
PHY-3002 : Step(49): len = 199231, overlap = 567.469
PHY-3002 : Step(50): len = 202208, overlap = 559.188
PHY-3002 : Step(51): len = 202926, overlap = 565
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.82592e-06
PHY-3002 : Step(52): len = 217190, overlap = 558.438
PHY-3002 : Step(53): len = 240204, overlap = 525.812
PHY-3002 : Step(54): len = 248048, overlap = 514.312
PHY-3002 : Step(55): len = 249921, overlap = 511.875
PHY-3002 : Step(56): len = 247848, overlap = 511.719
PHY-3002 : Step(57): len = 246725, overlap = 528.594
PHY-3002 : Step(58): len = 244617, overlap = 522.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.56518e-05
PHY-3002 : Step(59): len = 263034, overlap = 475.188
PHY-3002 : Step(60): len = 279210, overlap = 389.5
PHY-3002 : Step(61): len = 288273, overlap = 356.812
PHY-3002 : Step(62): len = 291665, overlap = 343.188
PHY-3002 : Step(63): len = 291826, overlap = 343.219
PHY-3002 : Step(64): len = 292254, overlap = 339.562
PHY-3002 : Step(65): len = 290927, overlap = 329.438
PHY-3002 : Step(66): len = 290176, overlap = 324.188
PHY-3002 : Step(67): len = 288920, overlap = 324.781
PHY-3002 : Step(68): len = 287947, overlap = 311.406
PHY-3002 : Step(69): len = 287235, overlap = 316.281
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.13037e-05
PHY-3002 : Step(70): len = 306290, overlap = 304.188
PHY-3002 : Step(71): len = 323535, overlap = 282.094
PHY-3002 : Step(72): len = 331046, overlap = 267.25
PHY-3002 : Step(73): len = 332690, overlap = 265.688
PHY-3002 : Step(74): len = 332928, overlap = 271.875
PHY-3002 : Step(75): len = 333411, overlap = 263.188
PHY-3002 : Step(76): len = 332163, overlap = 251.688
PHY-3002 : Step(77): len = 332104, overlap = 257.906
PHY-3002 : Step(78): len = 331252, overlap = 268.656
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.26074e-05
PHY-3002 : Step(79): len = 346707, overlap = 240.969
PHY-3002 : Step(80): len = 358410, overlap = 209.844
PHY-3002 : Step(81): len = 363030, overlap = 184.281
PHY-3002 : Step(82): len = 366717, overlap = 195.469
PHY-3002 : Step(83): len = 371078, overlap = 171.281
PHY-3002 : Step(84): len = 372804, overlap = 163.656
PHY-3002 : Step(85): len = 372190, overlap = 168.5
PHY-3002 : Step(86): len = 372943, overlap = 182.25
PHY-3002 : Step(87): len = 374535, overlap = 172.281
PHY-3002 : Step(88): len = 375039, overlap = 181.469
PHY-3002 : Step(89): len = 375512, overlap = 175.438
PHY-3002 : Step(90): len = 376033, overlap = 186.625
PHY-3002 : Step(91): len = 375811, overlap = 187.719
PHY-3002 : Step(92): len = 376188, overlap = 180.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000125215
PHY-3002 : Step(93): len = 387775, overlap = 167.844
PHY-3002 : Step(94): len = 395982, overlap = 163.25
PHY-3002 : Step(95): len = 398471, overlap = 152.375
PHY-3002 : Step(96): len = 401083, overlap = 141.312
PHY-3002 : Step(97): len = 404271, overlap = 130.312
PHY-3002 : Step(98): len = 406811, overlap = 137.594
PHY-3002 : Step(99): len = 406285, overlap = 132.438
PHY-3002 : Step(100): len = 406176, overlap = 132.875
PHY-3002 : Step(101): len = 407114, overlap = 136.656
PHY-3002 : Step(102): len = 407789, overlap = 139.844
PHY-3002 : Step(103): len = 406267, overlap = 143.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00025043
PHY-3002 : Step(104): len = 415594, overlap = 148.75
PHY-3002 : Step(105): len = 421063, overlap = 137.312
PHY-3002 : Step(106): len = 421050, overlap = 137.344
PHY-3002 : Step(107): len = 421782, overlap = 134.875
PHY-3002 : Step(108): len = 424835, overlap = 130.688
PHY-3002 : Step(109): len = 427988, overlap = 119.812
PHY-3002 : Step(110): len = 427827, overlap = 117.875
PHY-3002 : Step(111): len = 428151, overlap = 111.594
PHY-3002 : Step(112): len = 429608, overlap = 104.594
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000500859
PHY-3002 : Step(113): len = 435894, overlap = 104.594
PHY-3002 : Step(114): len = 440696, overlap = 100.625
PHY-3002 : Step(115): len = 440774, overlap = 96.25
PHY-3002 : Step(116): len = 441960, overlap = 96.25
PHY-3002 : Step(117): len = 445600, overlap = 96.0312
PHY-3002 : Step(118): len = 448745, overlap = 93.5
PHY-3002 : Step(119): len = 448402, overlap = 105.219
PHY-3002 : Step(120): len = 448235, overlap = 107.844
PHY-3002 : Step(121): len = 449591, overlap = 108.688
PHY-3002 : Step(122): len = 452020, overlap = 104.906
PHY-3002 : Step(123): len = 452359, overlap = 100.656
PHY-3002 : Step(124): len = 452440, overlap = 101.562
PHY-3002 : Step(125): len = 452848, overlap = 98.4375
PHY-3002 : Step(126): len = 453120, overlap = 102.562
PHY-3002 : Step(127): len = 451886, overlap = 97.1875
PHY-3002 : Step(128): len = 451738, overlap = 98.75
PHY-3002 : Step(129): len = 452813, overlap = 99.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000970642
PHY-3002 : Step(130): len = 456782, overlap = 95.2812
PHY-3002 : Step(131): len = 460521, overlap = 88.4688
PHY-3002 : Step(132): len = 460822, overlap = 82.125
PHY-3002 : Step(133): len = 461387, overlap = 86.1562
PHY-3002 : Step(134): len = 463332, overlap = 87.0625
PHY-3002 : Step(135): len = 464862, overlap = 88.4062
PHY-3002 : Step(136): len = 464863, overlap = 84.8438
PHY-3002 : Step(137): len = 465683, overlap = 83.0938
PHY-3002 : Step(138): len = 467272, overlap = 77.8125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00181514
PHY-3002 : Step(139): len = 468998, overlap = 77.0312
PHY-3002 : Step(140): len = 472358, overlap = 78.5938
PHY-3002 : Step(141): len = 474005, overlap = 80.5312
PHY-3002 : Step(142): len = 476267, overlap = 83.1875
PHY-3002 : Step(143): len = 478462, overlap = 82.5938
PHY-3002 : Step(144): len = 480940, overlap = 81.75
PHY-3002 : Step(145): len = 481934, overlap = 73.1875
PHY-3002 : Step(146): len = 482986, overlap = 77.375
PHY-3002 : Step(147): len = 484409, overlap = 78.7188
PHY-3002 : Step(148): len = 485275, overlap = 79.0938
PHY-3002 : Step(149): len = 485126, overlap = 74.6562
PHY-3002 : Step(150): len = 485030, overlap = 72.7812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020564s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12423.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 637864, over cnt = 1444(4%), over = 8029, worst = 33
PHY-1001 : End global iterations;  0.351758s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (26.7%)

PHY-1001 : Congestion index: top1 = 86.27, top5 = 64.23, top10 = 54.83, top15 = 48.73.
PHY-3001 : End congestion estimation;  0.466591s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (43.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12421 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.452074s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000156514
PHY-3002 : Step(151): len = 525614, overlap = 35.125
PHY-3002 : Step(152): len = 530389, overlap = 33.1875
PHY-3002 : Step(153): len = 524914, overlap = 32.1875
PHY-3002 : Step(154): len = 521772, overlap = 31.2188
PHY-3002 : Step(155): len = 522044, overlap = 28.2188
PHY-3002 : Step(156): len = 522514, overlap = 26.2812
PHY-3002 : Step(157): len = 521964, overlap = 27.2812
PHY-3002 : Step(158): len = 520506, overlap = 25.3438
PHY-3002 : Step(159): len = 519984, overlap = 24.0312
PHY-3002 : Step(160): len = 518965, overlap = 24.2812
PHY-3002 : Step(161): len = 516782, overlap = 26.4062
PHY-3002 : Step(162): len = 513132, overlap = 24.6875
PHY-3002 : Step(163): len = 511416, overlap = 24.9062
PHY-3002 : Step(164): len = 509018, overlap = 26.2812
PHY-3002 : Step(165): len = 506652, overlap = 26.3125
PHY-3002 : Step(166): len = 505388, overlap = 27.1875
PHY-3002 : Step(167): len = 504407, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000313028
PHY-3002 : Step(168): len = 506914, overlap = 25.3125
PHY-3002 : Step(169): len = 511520, overlap = 22.8125
PHY-3002 : Step(170): len = 514556, overlap = 19.9688
PHY-3002 : Step(171): len = 517844, overlap = 17.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000626055
PHY-3002 : Step(172): len = 520245, overlap = 16.9375
PHY-3002 : Step(173): len = 530410, overlap = 16.7812
PHY-3002 : Step(174): len = 540108, overlap = 15.25
PHY-3002 : Step(175): len = 538156, overlap = 15.1875
PHY-3002 : Step(176): len = 535620, overlap = 15.6562
PHY-3002 : Step(177): len = 533988, overlap = 17.125
PHY-3002 : Step(178): len = 532498, overlap = 18.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 136/12423.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 644480, over cnt = 1948(5%), over = 8612, worst = 52
PHY-1001 : End global iterations;  0.438210s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (46.4%)

PHY-1001 : Congestion index: top1 = 80.34, top5 = 60.58, top10 = 52.12, top15 = 47.28.
PHY-3001 : End congestion estimation;  0.573474s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (46.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12421 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.449245s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (48.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000135438
PHY-3002 : Step(179): len = 531115, overlap = 126.906
PHY-3002 : Step(180): len = 530770, overlap = 99.2188
PHY-3002 : Step(181): len = 524643, overlap = 95.6562
PHY-3002 : Step(182): len = 519268, overlap = 93.1562
PHY-3002 : Step(183): len = 514499, overlap = 86.7188
PHY-3002 : Step(184): len = 509661, overlap = 82.375
PHY-3002 : Step(185): len = 505082, overlap = 81.9062
PHY-3002 : Step(186): len = 499908, overlap = 77.6875
PHY-3002 : Step(187): len = 494544, overlap = 79.375
PHY-3002 : Step(188): len = 490414, overlap = 76.7812
PHY-3002 : Step(189): len = 486184, overlap = 74.4062
PHY-3002 : Step(190): len = 482693, overlap = 74.6875
PHY-3002 : Step(191): len = 478585, overlap = 79.125
PHY-3002 : Step(192): len = 476214, overlap = 85.4062
PHY-3002 : Step(193): len = 473705, overlap = 88.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000270876
PHY-3002 : Step(194): len = 476895, overlap = 84.8438
PHY-3002 : Step(195): len = 482064, overlap = 77.25
PHY-3002 : Step(196): len = 484248, overlap = 72.2812
PHY-3002 : Step(197): len = 483911, overlap = 71.5
PHY-3002 : Step(198): len = 484149, overlap = 68.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000530029
PHY-3002 : Step(199): len = 489651, overlap = 58.375
PHY-3002 : Step(200): len = 498172, overlap = 49.875
PHY-3002 : Step(201): len = 501470, overlap = 41.9062
PHY-3002 : Step(202): len = 500952, overlap = 43.3125
PHY-3002 : Step(203): len = 501431, overlap = 43.8125
PHY-3002 : Step(204): len = 502814, overlap = 44.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000885101
PHY-3002 : Step(205): len = 506669, overlap = 40.375
PHY-3002 : Step(206): len = 509586, overlap = 40.9688
PHY-3002 : Step(207): len = 514381, overlap = 40.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52924, tnet num: 12421, tinst num: 11131, tnode num: 64783, tedge num: 86523.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 296.97 peak overflow 2.66
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 275/12423.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 632096, over cnt = 2163(6%), over = 7475, worst = 24
PHY-1001 : End global iterations;  0.520451s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (39.0%)

PHY-1001 : Congestion index: top1 = 64.63, top5 = 52.86, top10 = 47.11, top15 = 43.64.
PHY-1001 : End incremental global routing;  0.656624s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (45.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12421 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.446518s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (49.0%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11020 has valid locations, 67 needs to be replaced
PHY-3001 : design contains 11190 instances, 6664 luts, 3532 seqs, 855 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 519582
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10515/12482.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 637920, over cnt = 2156(6%), over = 7476, worst = 24
PHY-1001 : End global iterations;  0.088483s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (35.3%)

PHY-1001 : Congestion index: top1 = 64.70, top5 = 52.90, top10 = 47.26, top15 = 43.76.
PHY-3001 : End congestion estimation;  0.246473s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (57.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 53146, tnet num: 12480, tinst num: 11190, tnode num: 65077, tedge num: 86849.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12480 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.286098s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (54.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(208): len = 519256, overlap = 0
PHY-3002 : Step(209): len = 519158, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10534/12482.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 637160, over cnt = 2161(6%), over = 7502, worst = 24
PHY-1001 : End global iterations;  0.083839s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (55.9%)

PHY-1001 : Congestion index: top1 = 64.78, top5 = 53.02, top10 = 47.34, top15 = 43.79.
PHY-3001 : End congestion estimation;  0.244794s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (70.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12480 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.470787s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (46.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000911733
PHY-3002 : Step(210): len = 519189, overlap = 41.3125
PHY-3002 : Step(211): len = 519295, overlap = 41.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00182347
PHY-3002 : Step(212): len = 519333, overlap = 41.25
PHY-3002 : Step(213): len = 519459, overlap = 40.6875
PHY-3001 : Final: Len = 519459, Over = 40.6875
PHY-3001 : End incremental placement;  2.599481s wall, 1.328125s user + 0.046875s system = 1.375000s CPU (52.9%)

OPT-1001 : Total overflow 298.22 peak overflow 2.66
OPT-1001 : End high-fanout net optimization;  3.959641s wall, 1.906250s user + 0.046875s system = 1.953125s CPU (49.3%)

OPT-1001 : Current memory(MB): used = 536, reserve = 518, peak = 547.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10531/12482.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 637496, over cnt = 2153(6%), over = 7364, worst = 24
PHY-1002 : len = 673632, over cnt = 1397(3%), over = 3629, worst = 24
PHY-1002 : len = 698152, over cnt = 572(1%), over = 1298, worst = 14
PHY-1002 : len = 704424, over cnt = 300(0%), over = 724, worst = 14
PHY-1002 : len = 711672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.750367s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (75.0%)

PHY-1001 : Congestion index: top1 = 55.17, top5 = 47.74, top10 = 43.81, top15 = 41.33.
OPT-1001 : End congestion update;  0.913479s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (78.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12480 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.375052s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (70.8%)

OPT-0007 : Start: WNS -3095 TNS -226974 NUM_FEPS 350
OPT-0007 : Iter 1: improved WNS -3095 TNS -205245 NUM_FEPS 359 with 49 cells processed and 2282 slack improved
OPT-0007 : Iter 2: improved WNS -3095 TNS -208116 NUM_FEPS 368 with 11 cells processed and 600 slack improved
OPT-0007 : Iter 3: improved WNS -3095 TNS -211469 NUM_FEPS 377 with 3 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.310411s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (75.1%)

OPT-1001 : Current memory(MB): used = 537, reserve = 520, peak = 547.
OPT-1001 : End physical optimization;  6.399389s wall, 3.359375s user + 0.046875s system = 3.406250s CPU (53.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6664 LUT to BLE ...
SYN-4008 : Packed 6664 LUT and 1247 SEQ to BLE.
SYN-4003 : Packing 2285 remaining SEQ's ...
SYN-4005 : Packed 1758 SEQ with LUT/SLICE
SYN-4006 : 3806 single LUT's are left
SYN-4006 : 527 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7191/8787 primitive instances ...
PHY-3001 : End packing;  0.495199s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (18.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4948 instances
RUN-1001 : 2404 mslices, 2403 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 11433 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5957 nets have 2 pins
RUN-1001 : 3952 nets have [3 - 5] pins
RUN-1001 : 897 nets have [6 - 10] pins
RUN-1001 : 353 nets have [11 - 20] pins
RUN-1001 : 255 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 4946 instances, 4807 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : After packing: Len = 530711, Over = 109.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5720/11433.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 693000, over cnt = 1406(3%), over = 2254, worst = 7
PHY-1002 : len = 699872, over cnt = 815(2%), over = 1138, worst = 6
PHY-1002 : len = 710744, over cnt = 238(0%), over = 310, worst = 6
PHY-1002 : len = 713800, over cnt = 66(0%), over = 92, worst = 4
PHY-1002 : len = 714720, over cnt = 8(0%), over = 10, worst = 2
PHY-1001 : End global iterations;  0.861676s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (47.1%)

PHY-1001 : Congestion index: top1 = 56.68, top5 = 48.47, top10 = 44.46, top15 = 41.86.
PHY-3001 : End congestion estimation;  1.075572s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (49.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49798, tnet num: 11431, tinst num: 4946, tnode num: 59081, tedge num: 83979.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11431 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.404182s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (32.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.89288e-05
PHY-3002 : Step(214): len = 520751, overlap = 112.25
PHY-3002 : Step(215): len = 514140, overlap = 128.75
PHY-3002 : Step(216): len = 510112, overlap = 136
PHY-3002 : Step(217): len = 507639, overlap = 143.75
PHY-3002 : Step(218): len = 506083, overlap = 148.75
PHY-3002 : Step(219): len = 504895, overlap = 150
PHY-3002 : Step(220): len = 504077, overlap = 149.5
PHY-3002 : Step(221): len = 503372, overlap = 149.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000137858
PHY-3002 : Step(222): len = 510783, overlap = 135.5
PHY-3002 : Step(223): len = 518787, overlap = 117
PHY-3002 : Step(224): len = 519364, overlap = 119.75
PHY-3002 : Step(225): len = 520144, overlap = 116.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000275715
PHY-3002 : Step(226): len = 527123, overlap = 109.75
PHY-3002 : Step(227): len = 534905, overlap = 88
PHY-3002 : Step(228): len = 541527, overlap = 82
PHY-3002 : Step(229): len = 543575, overlap = 77.5
PHY-3002 : Step(230): len = 545005, overlap = 80.75
PHY-3002 : Step(231): len = 546517, overlap = 79.25
PHY-3002 : Step(232): len = 548540, overlap = 77
PHY-3002 : Step(233): len = 547906, overlap = 79.25
PHY-3002 : Step(234): len = 547101, overlap = 81.25
PHY-3002 : Step(235): len = 546723, overlap = 84
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000519378
PHY-3002 : Step(236): len = 552496, overlap = 78.5
PHY-3002 : Step(237): len = 556187, overlap = 74.25
PHY-3002 : Step(238): len = 560619, overlap = 71.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00103876
PHY-3002 : Step(239): len = 563966, overlap = 67.75
PHY-3002 : Step(240): len = 571130, overlap = 71
PHY-3002 : Step(241): len = 578718, overlap = 65.75
PHY-3002 : Step(242): len = 578113, overlap = 66.75
PHY-3002 : Step(243): len = 577814, overlap = 65.25
PHY-3002 : Step(244): len = 578689, overlap = 64.5
PHY-3002 : Step(245): len = 580044, overlap = 62.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00195852
PHY-3002 : Step(246): len = 582790, overlap = 61
PHY-3002 : Step(247): len = 585571, overlap = 61.75
PHY-3002 : Step(248): len = 588308, overlap = 59.75
PHY-3002 : Step(249): len = 591818, overlap = 58
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0037651
PHY-3002 : Step(250): len = 593322, overlap = 56.25
PHY-3002 : Step(251): len = 595446, overlap = 53.25
PHY-3002 : Step(252): len = 600898, overlap = 51
PHY-3002 : Step(253): len = 602216, overlap = 51.5
PHY-3002 : Step(254): len = 602489, overlap = 51.5
PHY-3002 : Step(255): len = 603239, overlap = 50.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.040263s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 631024
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 196/11433.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 771936, over cnt = 1703(4%), over = 2678, worst = 8
PHY-1002 : len = 781080, over cnt = 950(2%), over = 1340, worst = 7
PHY-1002 : len = 790672, over cnt = 366(1%), over = 509, worst = 5
PHY-1002 : len = 794704, over cnt = 95(0%), over = 136, worst = 4
PHY-1002 : len = 796120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.111948s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (49.2%)

PHY-1001 : Congestion index: top1 = 52.80, top5 = 47.03, top10 = 43.66, top15 = 41.38.
PHY-3001 : End congestion estimation;  1.343503s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (40.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11431 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.504882s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (46.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00025777
PHY-3002 : Step(256): len = 609568, overlap = 12.5
PHY-3002 : Step(257): len = 598498, overlap = 21
PHY-3002 : Step(258): len = 587973, overlap = 31.5
PHY-3002 : Step(259): len = 579047, overlap = 42.75
PHY-3002 : Step(260): len = 572275, overlap = 50.75
PHY-3002 : Step(261): len = 568725, overlap = 54.75
PHY-3002 : Step(262): len = 566651, overlap = 59
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000515541
PHY-3002 : Step(263): len = 572537, overlap = 52.75
PHY-3002 : Step(264): len = 575982, overlap = 49.25
PHY-3002 : Step(265): len = 576614, overlap = 51
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000963152
PHY-3002 : Step(266): len = 580896, overlap = 48
PHY-3002 : Step(267): len = 585196, overlap = 47.25
PHY-3002 : Step(268): len = 587308, overlap = 44.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011212s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (139.4%)

PHY-3001 : Legalized: Len = 599712, Over = 0
PHY-3001 : Spreading special nets. 43 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032712s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 60 instances has been re-located, deltaX = 7, deltaY = 40, maxDist = 1.
PHY-3001 : Final: Len = 600596, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49798, tnet num: 11431, tinst num: 4946, tnode num: 59081, tedge num: 83979.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.083845s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (37.5%)

RUN-1004 : used memory is 495 MB, reserved memory is 477 MB, peak memory is 561 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3213/11433.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 751264, over cnt = 1579(4%), over = 2465, worst = 6
PHY-1002 : len = 759496, over cnt = 882(2%), over = 1226, worst = 5
PHY-1002 : len = 767448, over cnt = 399(1%), over = 552, worst = 5
PHY-1002 : len = 770168, over cnt = 219(0%), over = 309, worst = 5
PHY-1002 : len = 774760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.000476s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (48.4%)

PHY-1001 : Congestion index: top1 = 51.62, top5 = 45.84, top10 = 42.51, top15 = 40.42.
PHY-1001 : End incremental global routing;  1.232031s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (48.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11431 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.478521s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (42.4%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4840 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 4954 instances, 4815 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 602043
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10502/11441.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 776168, over cnt = 42(0%), over = 51, worst = 3
PHY-1002 : len = 776208, over cnt = 20(0%), over = 23, worst = 2
PHY-1002 : len = 776448, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 776464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.416207s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (45.0%)

PHY-1001 : Congestion index: top1 = 51.59, top5 = 45.85, top10 = 42.56, top15 = 40.47.
PHY-3001 : End congestion estimation;  0.641684s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (46.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49883, tnet num: 11439, tinst num: 4954, tnode num: 59190, tedge num: 84107.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.069564s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (54.1%)

RUN-1004 : used memory is 542 MB, reserved memory is 534 MB, peak memory is 569 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11439 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.535748s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (59.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(269): len = 601388, overlap = 0
PHY-3002 : Step(270): len = 601386, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10491/11441.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 775288, over cnt = 33(0%), over = 40, worst = 3
PHY-1002 : len = 775416, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 775456, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 775456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.398099s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (62.8%)

PHY-1001 : Congestion index: top1 = 51.64, top5 = 45.87, top10 = 42.56, top15 = 40.47.
PHY-3001 : End congestion estimation;  0.629786s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (59.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11439 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.513376s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (73.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166601
PHY-3002 : Step(271): len = 601234, overlap = 0.25
PHY-3002 : Step(272): len = 601311, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004207s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 601394, Over = 0
PHY-3001 : End spreading;  0.029157s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.6%)

PHY-3001 : Final: Len = 601394, Over = 0
PHY-3001 : End incremental placement;  3.612307s wall, 2.187500s user + 0.015625s system = 2.203125s CPU (61.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.625886s wall, 3.171875s user + 0.015625s system = 3.187500s CPU (56.7%)

OPT-1001 : Current memory(MB): used = 577, reserve = 562, peak = 579.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10499/11441.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 775616, over cnt = 28(0%), over = 36, worst = 4
PHY-1002 : len = 775592, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 775680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.313720s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (39.8%)

PHY-1001 : Congestion index: top1 = 51.66, top5 = 45.85, top10 = 42.55, top15 = 40.46.
OPT-1001 : End congestion update;  0.540334s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (54.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11439 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.396992s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (86.6%)

OPT-0007 : Start: WNS -2998 TNS -166152 NUM_FEPS 257
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4851 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4954 instances, 4815 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 615588, Over = 0
PHY-3001 : Spreading special nets. 14 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029674s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.7%)

PHY-3001 : 18 instances has been re-located, deltaX = 3, deltaY = 14, maxDist = 1.
PHY-3001 : Final: Len = 616042, Over = 0
PHY-3001 : End incremental legalization;  0.221490s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (105.8%)

OPT-0007 : Iter 1: improved WNS -2911 TNS -131882 NUM_FEPS 263 with 105 cells processed and 34264 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4851 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4954 instances, 4815 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 618424, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029731s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.6%)

PHY-3001 : 11 instances has been re-located, deltaX = 6, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 618456, Over = 0
PHY-3001 : End incremental legalization;  0.225950s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (76.1%)

OPT-0007 : Iter 2: improved WNS -2861 TNS -179696 NUM_FEPS 299 with 47 cells processed and 7450 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4851 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4954 instances, 4815 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 625966, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030667s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 15 instances has been re-located, deltaX = 2, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 626184, Over = 0
PHY-3001 : End incremental legalization;  0.238233s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (52.5%)

OPT-0007 : Iter 3: improved WNS -2861 TNS -177978 NUM_FEPS 297 with 77 cells processed and 14870 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4851 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4954 instances, 4815 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 627022, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031928s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 627062, Over = 0
PHY-3001 : End incremental legalization;  0.218644s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (64.3%)

OPT-0007 : Iter 4: improved WNS -2861 TNS -176972 NUM_FEPS 300 with 33 cells processed and 3459 slack improved
OPT-1001 : End path based optimization;  2.340090s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (73.4%)

OPT-1001 : Current memory(MB): used = 578, reserve = 563, peak = 580.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11439 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.391592s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (79.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9920/11441.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 800592, over cnt = 207(0%), over = 312, worst = 6
PHY-1002 : len = 801536, over cnt = 53(0%), over = 65, worst = 4
PHY-1002 : len = 802048, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 802120, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 802312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.599138s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (49.6%)

PHY-1001 : Congestion index: top1 = 52.20, top5 = 46.55, top10 = 43.18, top15 = 41.12.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11439 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.386313s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (40.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2861 TNS -179004 NUM_FEPS 303
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.724138
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2861ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -2861ps with logic level 2 and starts from PAD
RUN-1001 :       #3 path slack -2848ps with logic level 2 and starts from PAD
RUN-1001 :       #4 path slack -2848ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11441 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11441 nets
OPT-1001 : End physical optimization;  10.876667s wall, 6.234375s user + 0.078125s system = 6.312500s CPU (58.0%)

RUN-1003 : finish command "place" in  33.406140s wall, 14.281250s user + 0.546875s system = 14.828125s CPU (44.4%)

RUN-1004 : used memory is 483 MB, reserved memory is 463 MB, peak memory is 580 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.167620s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (97.7%)

RUN-1004 : used memory is 487 MB, reserved memory is 468 MB, peak memory is 580 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4956 instances
RUN-1001 : 2407 mslices, 2408 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 11441 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5952 nets have 2 pins
RUN-1001 : 3960 nets have [3 - 5] pins
RUN-1001 : 895 nets have [6 - 10] pins
RUN-1001 : 356 nets have [11 - 20] pins
RUN-1001 : 258 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49883, tnet num: 11439, tinst num: 4954, tnode num: 59190, tedge num: 84107.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2407 mslices, 2408 lslices, 100 pads, 33 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11439 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 760520, over cnt = 1643(4%), over = 2708, worst = 7
PHY-1002 : len = 770192, over cnt = 990(2%), over = 1437, worst = 7
PHY-1002 : len = 778824, over cnt = 453(1%), over = 658, worst = 6
PHY-1002 : len = 787016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.890339s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (40.4%)

PHY-1001 : Congestion index: top1 = 51.29, top5 = 45.59, top10 = 42.58, top15 = 40.60.
PHY-1001 : End global routing;  1.091610s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (41.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 572, reserve = 558, peak = 580.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 826, reserve = 812, peak = 826.
PHY-1001 : End build detailed router design. 2.809656s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (55.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 142952, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.556937s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (61.2%)

PHY-1001 : Current memory(MB): used = 861, reserve = 849, peak = 861.
PHY-1001 : End phase 1; 1.562551s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (61.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 2.10942e+06, over cnt = 947(0%), over = 952, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 867, reserve = 854, peak = 867.
PHY-1001 : End initial routed; 32.824943s wall, 22.828125s user + 0.171875s system = 23.000000s CPU (70.1%)

PHY-1001 : Update timing.....
PHY-1001 : 372/10687(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.941   |  -942.671  |  387  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.777272s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (64.2%)

PHY-1001 : Current memory(MB): used = 880, reserve = 868, peak = 880.
PHY-1001 : End phase 2; 34.602275s wall, 23.953125s user + 0.187500s system = 24.140625s CPU (69.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 48 pins with SWNS -3.688ns STNS -932.846ns FEP 387.
PHY-1001 : End OPT Iter 1; 0.306186s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (81.6%)

PHY-1022 : len = 2.10967e+06, over cnt = 987(0%), over = 994, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.456533s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (71.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.08847e+06, over cnt = 389(0%), over = 392, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.110633s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (73.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.07919e+06, over cnt = 95(0%), over = 96, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 0.764263s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (63.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.07769e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.269413s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (46.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.07788e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.195619s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (47.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.07796e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.142347s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (54.9%)

PHY-1001 : Update timing.....
PHY-1001 : 372/10687(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.751   |  -938.974  |  387  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.759064s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (82.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 300 feed throughs used by 182 nets
PHY-1001 : End commit to database; 1.427571s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (64.6%)

PHY-1001 : Current memory(MB): used = 957, reserve = 948, peak = 957.
PHY-1001 : End phase 3; 6.340147s wall, 4.281250s user + 0.093750s system = 4.375000s CPU (69.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 25 pins with SWNS -3.676ns STNS -932.966ns FEP 387.
PHY-1001 : End OPT Iter 1; 0.241010s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (32.4%)

PHY-1022 : len = 2.07795e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.381301s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (36.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.676ns, -932.966ns, 387}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.07786e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.117091s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (66.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.07771e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.102607s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (76.1%)

PHY-1001 : Update timing.....
PHY-1001 : 372/10687(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.676   |  -938.140  |  387  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.777511s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (77.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 300 feed throughs used by 182 nets
PHY-1001 : End commit to database; 1.366146s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (88.1%)

PHY-1001 : Current memory(MB): used = 965, reserve = 956, peak = 965.
PHY-1001 : End phase 4; 3.778201s wall, 2.875000s user + 0.000000s system = 2.875000s CPU (76.1%)

PHY-1003 : Routed, final wirelength = 2.07771e+06
PHY-1001 : Current memory(MB): used = 968, reserve = 959, peak = 968.
PHY-1001 : End export database. 0.039788s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (39.3%)

PHY-1001 : End detail routing;  49.403984s wall, 33.859375s user + 0.312500s system = 34.171875s CPU (69.2%)

RUN-1003 : finish command "route" in  51.970250s wall, 35.062500s user + 0.359375s system = 35.421875s CPU (68.2%)

RUN-1004 : used memory is 854 MB, reserved memory is 860 MB, peak memory is 968 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8788   out of  19600   44.84%
#reg                     3669   out of  19600   18.72%
#le                      9309
  #lut only              5640   out of   9309   60.59%
  #reg only               521   out of   9309    5.60%
  #lut&reg               3148   out of   9309   33.82%
#dsp                        3   out of     29   10.34%
#bram                      25   out of     64   39.06%
  #bram9k                  25
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1730
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    262
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    246
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               236
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 76
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |9309   |7933    |855     |3681    |33      |3       |
|  ISP                               |AHBISP                                        |1345   |753     |339     |766     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |569    |278     |145     |317     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |74     |46      |18      |44      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |69     |34      |18      |37      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |5      |5       |0       |5       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |63     |26      |18      |38      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |3      |2       |0       |3       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |64     |31      |18      |37      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|    u_bypass                        |bypass                                        |133    |93      |40      |43      |0       |0       |
|    u_demosaic                      |demosaic                                      |430    |202     |142     |274     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |103    |37      |31      |74      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |72     |33      |27      |44      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |78     |34      |27      |52      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |88     |39      |33      |69      |0       |0       |
|    u_gamma                         |gamma                                         |30     |30      |0       |20      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |12     |12      |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |6      |6       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |14     |10      |4       |3       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |6      |6       |0       |1       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |8      |4       |4       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |13     |12      |0       |11      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |32     |29      |0       |17      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |5      |5       |0       |2       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |4      |4       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |4      |4       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |37     |10      |0       |36      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |3      |3       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |11     |11      |0       |6       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                           |2      |2       |0       |1       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |139    |79      |18      |111     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |12     |12      |0       |12      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |39     |21      |0       |39      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |29     |25      |0       |29      |0       |0       |
|  kb                                |Keyboard                                      |109    |93      |16      |49      |0       |0       |
|  sd_reader                         |sd_reader                                     |726    |630     |94      |313     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |316    |280     |34      |143     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |802    |611     |121     |395     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |398    |258     |75      |269     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |150    |92      |21      |115     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |16     |16      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |21      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |24      |0       |35      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |166    |108     |30      |128     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |29     |6       |0       |29      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |37     |35      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |32      |0       |34      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |404    |353     |46      |126     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |62     |50      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |76     |76      |0       |17      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |49     |40      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |131    |113     |18      |30      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |86     |74      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5064   |4998    |51      |1418    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |153    |88      |65      |30      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |814    |566     |141     |503     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |814    |566     |141     |503     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |377    |274     |0       |359     |0       |0       |
|        reg_inst                    |register                                      |376    |273     |0       |358     |0       |0       |
|        tap_inst                    |tap                                           |1      |1       |0       |1       |0       |0       |
|      trigger_inst                  |trigger                                       |437    |292     |141     |144     |0       |0       |
|        bus_inst                    |bus_top                                       |210    |126     |84      |48      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |16     |10      |6       |6       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |26     |16      |10      |10      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |90     |56      |34      |22      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |78     |44      |34      |10      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |108    |79      |29      |53      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5907  
    #2          2       2363  
    #3          3       940   
    #4          4       657   
    #5        5-10      969   
    #6        11-50     520   
    #7       51-100      18   
    #8       101-500     6    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.476707s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (98.4%)

RUN-1004 : used memory is 856 MB, reserved memory is 861 MB, peak memory is 968 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49883, tnet num: 11439, tinst num: 4954, tnode num: 59190, tedge num: 84107.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11439 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: eda9d1ed32b6ada17e5b8bda1d755481f488caa904615a3c3c51cbe0ed6c67dd -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4954
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11441, pip num: 133258
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 300
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3205 valid insts, and 358672 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010111010001101011110111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  19.335248s wall, 103.250000s user + 1.406250s system = 104.656250s CPU (541.3%)

RUN-1004 : used memory is 967 MB, reserved memory is 970 MB, peak memory is 1135 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_200608.log"
