/*
 * Copyright (C) <2017>  <Xipeng Wang>
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include "common/time_util.h"

#include "rpi.h"
#include "gpio.h"
#include "pwm.h"

int pwm_init(Rpi_Pwm_Channel channel, uint8_t markspace, uint8_t enable)
{
    if (rpi_pwm == MAP_FAILED || rpi_pwm_clk == MAP_FAILED) {
        return -1;
    }

    if (channel == RPI_PWM_CHANNEL_0) {
        if (markspace) {
            rpi_pwm->CTL.reg |=  RPI_PWM_CTL_PWEN1_Msk;
        } else {
            rpi_pwm->CTL.reg &=  ~RPI_PWM_CTL_PWEN1_Msk;
        }
        if (enable) {
            rpi_pwm->CTL.reg |= RPI_PWM_CTL_MSEN1_Msk;
        } else {
            rpi_pwm->CTL.reg &= ~RPI_PWM_CTL_MSEN1_Msk;
        }
    } else if (channel == RPI_PWM_CHANNEL_1) {
        if (markspace) {
            rpi_pwm->CTL.reg |=  RPI_PWM_CTL_PWEN2_Msk;
        } else {
            rpi_pwm->CTL.reg &=  ~RPI_PWM_CTL_PWEN2_Msk;
        }
        if (enable) {
            rpi_pwm->CTL.reg |= RPI_PWM_CTL_MSEN2_Msk;
        } else {
            rpi_pwm->CTL.reg &= ~RPI_PWM_CTL_MSEN2_Msk;
        }
    }
    return 0;
}

void pwm_set_clock(uint32_t divisor)
{
    if (rpi_pwm == MAP_FAILED || rpi_pwm_clk == MAP_FAILED) {
        return;
    }

    divisor &= 0xffff;
    // stop PWM clock
    rpi_pwm_clk->CTL.reg = RPI_PWM_PASSWD | 0x01;
    timeutil_usleep(110);
    while(rpi_pwm_clk->CTL.bit.BUSY) {
        timeutil_usleep(1);
    }
    //set clock divider and enable pwm clock
    rpi_pwm_clk->DIV.reg = RPI_PWM_PASSWD | (divisor << 12);
    rpi_pwm_clk->CTL.reg = RPI_PWM_PASSWD | 0x11;
}

void pwm_set_range(Rpi_Pwm_Channel channel, uint32_t range)
{
    if(rpi_pwm == MAP_FAILED || rpi_pwm_clk == MAP_FAILED) {
        return;
    }

    if (channel == RPI_PWM_CHANNEL_0) {
        rpi_pwm->RNG1.reg = range;
    } else if (channel == RPI_PWM_CHANNEL_1) {
        rpi_pwm->RNG2.reg = range;
    }
}

void pwm_set_data(Rpi_Pwm_Channel channel, uint32_t data)
{
    if (rpi_pwm == MAP_FAILED || rpi_pwm_clk == MAP_FAILED) {
        return;
    }

    if (channel == RPI_PWM_CHANNEL_0) {
        rpi_pwm->DAT1.reg = data;
    } else if(channel == RPI_PWM_CHANNEL_1) {
        rpi_pwm->DAT2.reg = data;
    }
}

void pwm_close(Rpi_Pwm_Channel channel)
{
    if (rpi_pwm == MAP_FAILED || rpi_pwm_clk == MAP_FAILED) {
        return;
    }
    if (channel == RPI_PWM_CHANNEL_0) {
        rpi_pwm->CTL.reg &= ~RPI_PWM_CTL_MSEN1_Msk;
    } else if (channel == RPI_PWM_CHANNEL_1) {
        rpi_pwm->CTL.reg &= ~RPI_PWM_CTL_MSEN2_Msk;
    }
}
