<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title></title>
    </head>
<body>

<h1 id="_Content.name">BUSPROTO</h1>
<dl class="node-info"><dt>Absolute Address:</dt><dd id="_AbsAddr" class="address"></dd><dt>Base Offset:</dt><dd class="address">0x18</dd><dt>Size:</dt><dd class="address">0x4</dd></dl><h2>Description</h2>
<p>Configures the bus protocol, number of address bits sent,whether or not wrap mode is enabled, etc.</p>
<h2>Contents</h2>
<table><tr><th>Bits</th><th>Identifier</th><th>Access</th><th>Reset</th><th>Decoded</th><th>Name</th><th></th></tr>
<tr id="LGPAGE"><td>[31:28]</td>
<td><a href="#LGPAGE.desc">LGPAGE</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#LGPAGE" title="Permalink to this row"></a></td>
</tr>
<tr id="DMA_QOS"><td>[27:24]</td>
<td><a href="#DMA_QOS.desc">DMA_QOS</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#DMA_QOS" title="Permalink to this row"></a></td>
</tr>
<tr id="RB"><td>[23]</td>
<td><a href="#RB.desc">RB</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#RB" title="Permalink to this row"></a></td>
</tr>
<tr id="DMA_PROT"><td>[22:20]</td>
<td><a href="#DMA_PROT.desc">DMA_PROT</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#DMA_PROT" title="Permalink to this row"></a></td>
</tr>
<tr id="DMA_CACHE"><td>[19:16]</td>
<td><a href="#DMA_CACHE.desc">DMA_CACHE</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#DMA_CACHE" title="Permalink to this row"></a></td>
</tr>
<tr id="Page"><td>[15:8]</td>
<td><a href="#Page.desc">Page</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#Page" title="Permalink to this row"></a></td>
</tr>
<tr id="Addr32"><td>[7]</td>
<td><a href="#Addr32.desc">Addr32</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#Addr32" title="Permalink to this row"></a></td>
</tr>
<tr id="Reserved"><td>[6:5]</td>
<td><a href="#Reserved.desc">Reserved</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#Reserved" title="Permalink to this row"></a></td>
</tr>
<tr id="Wrap_mode_enable"><td>[4]</td>
<td><a href="#Wrap_mode_enable.desc">Wrap_mode_enable</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#Wrap_mode_enable" title="Permalink to this row"></a></td>
</tr>
<tr id="LgWrapSz"><td>[3:0]</td>
<td><a href="#LgWrapSz.desc">LgWrapSz</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#LgWrapSz" title="Permalink to this row"></a></td>
</tr>
</table><p><label>Encoded Register Value:</label></p>
<h2>Field Descriptions</h2>
<h3 id="LGPAGE.desc">LGPAGE<a class="headerlink" href="#LGPAGE.desc" title="Permalink to this headline"></a></h3>
<p>LgPg. This specifies the log, based two, of the device’s page size. If set to a non-zero value, write operations will be broken rather than crossing page boundaries. Defaults to DEF LGPAGE.</p>
<h3 id="DMA_QOS.desc">DMA_QOS<a class="headerlink" href="#DMA_QOS.desc" title="Permalink to this headline"></a></h3>
<p>DMA QOS. If the OPT USER QOS parameter is set, then these bits will control the AXI QOS setting generated by the DMA. These bits will default to the DEF DMAQOS build parameter setting.</p>
<h3 id="RB.desc">RB<a class="headerlink" href="#RB.desc" title="Permalink to this headline"></a></h3>
<p>RB. If set, then read operations will also be broken at page boundaries in addition to write operations. Defaults to DEF RDBREAK.</p>
<h3 id="DMA_PROT.desc">DMA_PROT<a class="headerlink" href="#DMA_PROT.desc" title="Permalink to this headline"></a></h3>
<p>DMA PROT. If the OPT USER PROT parameter is set, then these bits will control the AXI PROT signal generated by the DMA.These bits will default to the DEF DMAPROT build parameter setting.</p>
<h3 id="DMA_CACHE.desc">DMA_CACHE<a class="headerlink" href="#DMA_CACHE.desc" title="Permalink to this headline"></a></h3>
<p>DMA CACHE. If the OPT USER CACHE parameter is set, then these bits will control the AXI CACHE signal generated by the DMA. These bits will default to the DEF DMACACHE build parameter setting.</p>
<h3 id="Page.desc">Page<a class="headerlink" href="#Page.desc" title="Permalink to this headline"></a></h3>
<p>Page. If the IP has been configured with an AXI address space smaller than 32 address bits per CS#, then any the unused address bits found in the range of bits 31–24, will be set to the value provided by this register. This only applies when using 32–bit addressing modes.</p>
<h3 id="Addr32.desc">Addr32<a class="headerlink" href="#Addr32.desc" title="Permalink to this headline"></a></h3>
<p>Addr32. Controls whether or not the design will issue 32–command modifier (address) bits or 24. Set this value to issue 32–bits of address to the device. Defaults to zero.</p>
<h3 id="Reserved.desc">Reserved<a class="headerlink" href="#Reserved.desc" title="Permalink to this headline"></a></h3>
<p>Reserved</p>
<h3 id="Wrap_mode_enable.desc">Wrap_mode_enable<a class="headerlink" href="#Wrap_mode_enable.desc" title="Permalink to this headline"></a></h3>
<p>Wrap mode enable. Set this value to one to enable native wrap mode when issuing commands.</p>
<h3 id="LgWrapSz.desc">LgWrapSz<a class="headerlink" href="#LgWrapSz.desc" title="Permalink to this headline"></a></h3>
<p>LgWrapSz is the log, based two, of the native wrap mode size. It must be set based upon the slave’s ability and configuration. For example, setting this to 4 will permit wrap commands to wrap on 16 (24) byte boundaries.</p>
</body>
</html>