# RISC-V Processor Implementation

ğŸš€ **Thiáº¿t káº¿ vÃ  triá»ƒn khai bá»™ vi xá»­ lÃ½ RISC-V 32-bit trÃªn FPGA**

Dá»± Ã¡n nÃ y bao gá»“m hai giai Ä‘oáº¡n phÃ¡t triá»ƒn:
1. **Single Cycle** - Thiáº¿t káº¿ Ä‘Æ¡n chu ká»³ cÆ¡ báº£n
2. **Pipeline** - Thiáº¿t káº¿ pipeline 5 táº§ng vá»›i xá»­ lÃ½ hazard

---

## ğŸ“‹ Tá»•ng Quan Dá»± Ãn

Project nÃ y triá»ƒn khai bá»™ xá»­ lÃ½ RISC-V 32-bit (RV32I) tá»« kiáº¿n trÃºc cÆ¡ báº£n Ä‘áº¿n kiáº¿n trÃºc pipeline tá»‘i Æ°u. Táº¥t cáº£ module Ä‘Æ°á»£c viáº¿t báº±ng SystemVerilog vÃ  Ä‘Ã£ Ä‘Æ°á»£c kiá»ƒm chá»©ng trÃªn FPGA DE2/DE10.

### âœ¨ TÃ­nh NÄƒng ChÃ­nh

- **ISA Support**: RV32I Base Integer Instruction Set
- **Architecture**: Single Cycle + Pipeline (5-stage)
- **Hazard Handling**: Data forwarding, Load hazard detection
- **Memory**: Instruction memory + Data memory (LSU)
- **I/O**: Timer, GPIO peripherals
- **Verification**: Testbench vá»›i SystemVerilog

---

## ğŸ“ Cáº¥u TrÃºc ThÆ° Má»¥c

```
RISC-V-Project/
â”‚
â”œâ”€â”€ docs/                           # ğŸ“„ TÃ i liá»‡u vÃ  sÆ¡ Ä‘á»“ thiáº¿t káº¿
â”‚   â”œâ”€â”€ single_cycle_block.jpg      # SÆ¡ Ä‘á»“ khá»‘i Single Cycle
â”‚   â”œâ”€â”€ alu_design.jpg              # Thiáº¿t káº¿ ALU
â”‚   â”œâ”€â”€ lsu.jpg                     # Load-Store Unit
â”‚   â”œâ”€â”€ regfile.jpg                 # Register File
â”‚   â””â”€â”€ KTMT_L01_Group_23.pdf       # BÃ¡o cÃ¡o chi tiáº¿t
â”‚
â”œâ”€â”€ rtl/                            # ğŸ’» Source Code (SystemVerilog)
â”‚   â”‚
â”‚   â”œâ”€â”€ single_cycle/               # Giai Ä‘oáº¡n 1: Thiáº¿t káº¿ Ä‘Æ¡n chu ká»³
â”‚   â”‚   â”œâ”€â”€ single_cycle.sv         # Top module
â”‚   â”‚   â”œâ”€â”€ alu.sv                  # Arithmetic Logic Unit
â”‚   â”‚   â”œâ”€â”€ regfile.sv              # Register File (32x32-bit)
â”‚   â”‚   â”œâ”€â”€ control_logic.sv        # Control Unit
â”‚   â”‚   â”œâ”€â”€ immgen.sv               # Immediate Generator
â”‚   â”‚   â”œâ”€â”€ lsu.sv                  # Load-Store Unit
â”‚   â”‚   â”œâ”€â”€ inst_mem.sv             # Instruction Memory
â”‚   â”‚   â”œâ”€â”€ brc.sv                  # Branch Comparator
â”‚   â”‚   â””â”€â”€ ...                     # CÃ¡c module phá»¥ trá»£
â”‚   â”‚
â”‚   â””â”€â”€ pipeline/                   # Giai Ä‘oáº¡n 2: Thiáº¿t káº¿ Pipeline
â”‚       â”‚
â”‚       â”œâ”€â”€ model1_non_forwarding/  # Model 1: KhÃ´ng cÃ³ forwarding
â”‚       â”‚   â”œâ”€â”€ pipelined.sv        # Top module pipeline
â”‚       â”‚   â”œâ”€â”€ fetch_stage.sv      # IF Stage
â”‚       â”‚   â”œâ”€â”€ decode_stage.sv     # ID Stage
â”‚       â”‚   â”œâ”€â”€ execute_stage.sv    # EX Stage
â”‚       â”‚   â”œâ”€â”€ mem_stage.sv        # MEM Stage
â”‚       â”‚   â”œâ”€â”€ wb_stage.sv         # WB Stage
â”‚       â”‚   â”œâ”€â”€ hazard_detection_load.sv  # Hazard Detection
â”‚       â”‚   â”œâ”€â”€ stage_*.sv          # Pipeline Registers
â”‚       â”‚   â””â”€â”€ ...
â”‚       â”‚
â”‚       â””â”€â”€ model2_forwarding/      # Model 2: CÃ³ data forwarding
â”‚           â”œâ”€â”€ pipelined.sv        # Top module vá»›i forwarding
â”‚           â”œâ”€â”€ forward_control.sv  # Forwarding Control Unit
â”‚           â”œâ”€â”€ hazard_detection_load.sv
â”‚           â”œâ”€â”€ stage_*.sv          # Pipeline Registers (IF/ID, ID/EX, EX/MEM, MEM/WB)
â”‚           â””â”€â”€ ...
â”‚
â””â”€â”€ simulation/                     # ğŸ§ª Testbench vÃ  Verification
    â”‚
    â”œâ”€â”€ tb_single_cycle/            # (Náº¿u cÃ³ testbench riÃªng cho single cycle)
    â”‚
    â””â”€â”€ tb_pipeline/                # Testbench cho pipeline
        â”œâ”€â”€ model1_non_forwarding/
        â”‚   â”œâ”€â”€ tbench.sv           # Top testbench
        â”‚   â”œâ”€â”€ driver.sv           # Driver module
        â”‚   â”œâ”€â”€ scoreboard.sv       # Scoreboard
        â”‚   â””â”€â”€ tlib.svh            # Test library
        â”‚
        â””â”€â”€ model2_forwarding/
            â”œâ”€â”€ tbench.sv
            â”œâ”€â”€ driver.sv
            â”œâ”€â”€ scoreboard.sv
            â””â”€â”€ tlib.svh
```

---

## ğŸ—ï¸ Kiáº¿n TrÃºc Thiáº¿t Káº¿

### 1. Single Cycle Architecture

Thiáº¿t káº¿ Ä‘Æ¡n chu ká»³ cÆ¡ báº£n vá»›i datapath vÃ  control unit:
- **Datapath**: PC â†’ Instruction Memory â†’ Decode â†’ Execute â†’ Memory â†’ Write Back
- **Control Unit**: Giáº£i mÃ£ instruction vÃ  sinh control signals
- **Thá»i gian chu ká»³**: Phá»¥ thuá»™c vÃ o Ä‘Æ°á»ng dáº«n dÃ i nháº¥t (critical path)

```
â”Œâ”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”
â”‚  PC  â”‚ â†’ â”‚ IM  â”‚ â†’ â”‚ DEC â”‚ â†’ â”‚ ALU â”‚ â†’ â”‚ MEM  â”‚ â†’ WB
â””â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”˜
```

### 2. Pipeline Architecture (5-Stage)

Pipeline 5 táº§ng vá»›i xá»­ lÃ½ hazards:

```
â”Œâ”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”
â”‚ IF â”‚ â†’ â”‚ ID â”‚ â†’ â”‚ EX â”‚ â†’ â”‚MEM â”‚ â†’ â”‚ WB â”‚
â””â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”˜
```

**Pipeline Stages:**
1. **IF (Instruction Fetch)**: Láº¥y instruction tá»« memory
2. **ID (Instruction Decode)**: Giáº£i mÃ£ + Ä‘á»c registers
3. **EX (Execute)**: Thá»±c thi ALU operations
4. **MEM (Memory Access)**: Truy cáº­p data memory
5. **WB (Write Back)**: Ghi káº¿t quáº£ vÃ o register file

**Hazard Handling:**
- âœ… **Data Forwarding** (Model 2): Chuyá»ƒn tiáº¿p káº¿t quáº£ tá»« EX/MEM, MEM/WB vá» EX stage
- âœ… **Load Hazard Detection**: PhÃ¡t hiá»‡n vÃ  stall pipeline khi cáº§n
- âš ï¸ **Branch Prediction**: Assume not taken (flush pipeline náº¿u sai)

---

## ğŸš€ HÆ°á»›ng Dáº«n Sá»­ Dá»¥ng

### YÃªu Cáº§u

- **Simulator**: ModelSim / Questa / VCS
- **FPGA Tools**: Intel Quartus Prime (náº¿u synthesize cho DE2/DE10)
- **Language**: SystemVerilog

### Simulation

#### Cháº¡y Single Cycle:
```bash
# Compile
vlog -sv rtl/single_cycle/*.sv

# Simulate
vsim -c single_cycle -do "run -all"
```

#### Cháº¡y Pipeline (Model 2 - Forwarding):
```bash
# Compile RTL
vlog -sv rtl/pipeline/model2_forwarding/*.sv

# Compile Testbench
vlog -sv simulation/tb_pipeline/model2_forwarding/*.sv

# Simulate
vsim -c tbench -do "run -all"
```

### Synthesize trÃªn FPGA

1. Má»Ÿ Quartus Prime
2. Táº¡o project má»›i vÃ  import cÃ¡c file `.sv` tá»« `rtl/single_cycle/` hoáº·c `rtl/pipeline/`
3. Chá»n target FPGA (DE2: Cyclone IV, DE10: MAX 10)
4. Compile vÃ  program lÃªn board

---

## ğŸ“Š Káº¿t Quáº£ Thá»±c Nghiá»‡m

### Performance Comparison

| Metric                  | Single Cycle | Pipeline (No Forward) | Pipeline (Forward) |
|-------------------------|--------------|----------------------|-------------------|
| **CPI**                 | 1.0          | ~1.3                 | ~1.1              |
| **Max Frequency**       | ~50 MHz      | ~100 MHz             | ~95 MHz           |
| **Throughput**          | Low          | Medium               | High              |
| **Area (LEs)**          | ~2500        | ~3200                | ~3500             |

> **LÆ°u Ã½**: Sá»‘ liá»‡u trÃªn FPGA Cyclone IV E (DE2-115)

---

## ğŸ“– Instruction Set Support

### Supported Instructions (RV32I)

#### Arithmetic & Logic:
- `ADD`, `SUB`, `AND`, `OR`, `XOR`, `SLL`, `SRL`, `SRA`
- `ADDI`, `ANDI`, `ORI`, `XORI`, `SLLI`, `SRLI`, `SRAI`
- `SLT`, `SLTU`, `SLTI`, `SLTIU`
- `LUI`, `AUIPC`

#### Memory Access:
- **Load**: `LB`, `LH`, `LW`, `LBU`, `LHU`
- **Store**: `SB`, `SH`, `SW`

#### Control Flow:
- **Branch**: `BEQ`, `BNE`, `BLT`, `BGE`, `BLTU`, `BGEU`
- **Jump**: `JAL`, `JALR`

---

## ğŸ¤ ÄÃ³ng GÃ³p

Dá»± Ã¡n nÃ y Ä‘Æ°á»£c phÃ¡t triá»ƒn bá»Ÿi nhÃ³m sinh viÃªn Äáº¡i há»c BÃ¡ch Khoa TP.HCM.

### Contributors:
- **NhÃ³m**: Group 23 - Kiáº¿n TrÃºc MÃ¡y TÃ­nh L01
- **Giáº£ng viÃªn hÆ°á»›ng dáº«n**: (TÃªn GV)

---

## ğŸ“ TÃ i Liá»‡u Tham Kháº£o

1. [RISC-V Specifications](https://riscv.org/technical/specifications/)
2. [RV32I Base Integer Instruction Set](https://github.com/riscv/riscv-isa-manual)
3. Computer Organization and Design: RISC-V Edition (David Patterson & John Hennessy)

---

## ğŸ“§ LiÃªn Há»‡

Náº¿u cÃ³ cÃ¢u há»i hoáº·c Ä‘Ã³ng gÃ³p, vui lÃ²ng táº¡o Issue hoáº·c Pull Request trÃªn GitHub.

---

## ğŸ“„ License

MIT License - Free to use for educational purposes.

---

**â­ Náº¿u project há»¯u Ã­ch, Ä‘á»«ng quÃªn cho 1 star nhÃ©! â­**
