#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Thu Aug  1 13:20:07 2019
# Process ID: 924
# Current directory: C:/fft/topfft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15172 C:\fft\topfft\topfft.xpr
# Log file: C:/fft/topfft/vivado.log
# Journal file: C:/fft/topfft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft/topfft/topfft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: topfft
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [Synth 8-1935] empty port in module declaration [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1126.207 ; gain = 183.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter w0 bound to: 1 - type: integer 
	Parameter w1 bound to: 1 - type: integer 
	Parameter w2 bound to: 1 - type: integer 
	Parameter w3 bound to: 1 - type: integer 
	Parameter w4 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
WARNING: [Synth 8-3848] Net Q in module/entity topD does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:34]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 8 - type: integer 
WARNING: [Synth 8-308] ignoring empty port [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:29]
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
WARNING: [Synth 8-7023] instance 'I' of module 'BF' has 5 connections declared, but only 4 given [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net Q in module/entity topD__parameterized0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:34]
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-7023] instance 'I' of module 'BF' has 5 connections declared, but only 4 given [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net Q in module/entity topD__parameterized1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:34]
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-7023] instance 'I' of module 'BF' has 5 connections declared, but only 4 given [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
WARNING: [Synth 8-3848] Net fftOut_up in module/entity topfft does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:43]
WARNING: [Synth 8-3848] Net fftOut_down in module/entity topfft does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:44]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1164.148 ; gain = 221.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1164.148 ; gain = 221.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1164.148 ; gain = 221.137
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1293.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1320.238 ; gain = 377.227
30 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1320.238 ; gain = 589.652
close [ open C:/fft/topfft/topfft.srcs/sources_1/new/cordic.v w ]
add_files C:/fft/topfft/topfft.srcs/sources_1/new/cordic.v
update_compile_order -fileset sources_1
create_project cordic C:/fft/cordic -part xc7k70tfbv676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
file mkdir C:/fft/cordic/cordic.srcs/sources_1/new
close [ open C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v w ]
add_files C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v
update_compile_order -fileset sources_1
file mkdir C:/fft/cordic/cordic.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v w ]
add_files -fileset sim_1 C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: cordic
WARNING: [Synth 8-6901] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:98]
WARNING: [Synth 8-6901] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:99]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:140]
WARNING: [Synth 8-6901] identifier 'sin_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:140]
WARNING: [Synth 8-6901] identifier 'sin_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:140]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:141]
WARNING: [Synth 8-6901] identifier 'cos_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:141]
WARNING: [Synth 8-6901] identifier 'cos_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:141]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:142]
WARNING: [Synth 8-6901] identifier 'beta' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:142]
WARNING: [Synth 8-6901] identifier 'beta' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:142]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1375.832 ; gain = 38.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cordic' [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:79]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (1#1) [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:79]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.465 ; gain = 77.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.465 ; gain = 77.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.465 ; gain = 77.285
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1522.137 ; gain = 184.957
5 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1522.137 ; gain = 184.957
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:98]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:99]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:140]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:141]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav

****** Webtalk v2019.1.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/fft/cordic/cordic.sim/sim_1/behav/xsim/xsim.dir/cordic_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim/xsim.dir/cordic_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Aug  1 15:05:07 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 88.250 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu Aug  1 15:05:07 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a 00000000 c0000000
0 0 0 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a d922c496 f243f6a9
0 0 0 26dd3b6a d922c496 f243f6a9
1 0 0 136e9db5 c5b426e1 0ff05dae
0 0 0 136e9db5 c5b426e1 0ff05dae
1 0 0 220193fd ca8fce4e 0042a2b1
0 0 0 220193fd ca8fce4e 0042a2b1
1 0 0 28af9a34 ced000cd f84d340a
0 0 0 28af9a34 ced000cd f84d340a
1 0 0 259c9a40 cc45072a fc4bdf81
0 0 0 259c9a40 cc45072a fc4bdf81
1 0 0 23fec279 cb182258 fe4bb4dd
0 0 0 23fec279 cb182258 fe4bb4dd
1 0 0 232b2302 ca88274f ff4baf88
0 0 0 232b2302 ca88274f ff4baf88
1 0 0 22c03350 ca41d109 ffcbaedd
0 0 0 22c03350 ca41d109 ffcbaedd
1 0 0 228a7521 ca1f10d6 000baec8
0 0 0 228a7521 ca1f10d6 000baec8
1 0 0 22a56599 ca305610 ffebaecb
0 0 0 22a56599 ca305610 ffebaecb
1 0 0 2297f1ae ca27acb7 fffbaecb
0 0 0 2297f1ae ca27acb7 fffbaecb
1 0 0 229136a3 ca2359b9 0003aecb
0 0 0 229136a3 ca2359b9 0003aecb
1 0 0 2294946e ca2582cc ffffaecb
0 0 0 2294946e ca2582cc ffffaecb
1 0 0 2292e59a ca246e28 0001aecb
0 0 0 2292e59a ca246e28 0001aecb
1 0 0 2293bd09 ca24f873 0000aecb
0 0 0 2293bd09 ca24f873 0000aecb
1 0 0 229428c0 ca253d9a 00002ecb
0 0 0 229428c0 ca253d9a 00002ecb
1 0 0 22945e9b ca25602e ffffeecb
0 0 0 22945e9b ca25602e ffffeecb
1 0 0 229443ad ca254ee4 00000ecb
0 0 0 229443ad ca254ee4 00000ecb
1 0 0 22945124 ca255789 fffffecb
0 0 0 22945124 ca255789 fffffecb
1 0 0 22944a68 ca255337 000006cb
0 0 0 22944a68 ca255337 000006cb
1 0 0 22944dc6 ca255560 000002cb
0 0 0 22944dc6 ca255560 000002cb
1 0 0 22944f75 ca255674 000000cb
0 0 0 22944f75 ca255674 000000cb
1 0 0 2294504d ca2556fe ffffffcb
0 0 0 2294504d ca2556fe ffffffcb
1 0 0 22944fe1 ca2556b9 0000004b
0 0 0 22944fe1 ca2556b9 0000004b
1 0 0 22945017 ca2556db 0000000b
0 0 0 22945017 ca2556db 0000000b
1 0 0 22945032 ca2556ec ffffffeb
0 0 0 22945032 ca2556ec ffffffeb
1 0 0 22945024 ca2556e4 fffffffb
0 0 0 22945024 ca2556e4 fffffffb
1 0 0 2294501d ca2556e0 00000003
0 0 0 2294501d ca2556e0 00000003
1 0 0 22945021 ca2556e2 ffffffff
0 0 0 22945021 ca2556e2 ffffffff
1 0 0 2294501f ca2556e1 00000001
0 0 0 2294501f ca2556e1 00000001
1 0 0 22945020 ca2556e1 00000000
0 0 0 22945020 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
$finish called at time : 387 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1532.199 ; gain = 10.063
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1997.953 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a 00000000 c0000000
0 0 0 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a d922c496 f243f6a9
0 0 0 26dd3b6a d922c496 f243f6a9
1 0 0 136e9db5 c5b426e1 0ff05dae
0 0 0 136e9db5 c5b426e1 0ff05dae
1 0 0 220193fd ca8fce4e 0042a2b1
0 0 0 220193fd ca8fce4e 0042a2b1
1 0 0 28af9a34 ced000cd f84d340a
0 0 0 28af9a34 ced000cd f84d340a
1 0 0 259c9a40 cc45072a fc4bdf81
0 0 0 259c9a40 cc45072a fc4bdf81
1 0 0 23fec279 cb182258 fe4bb4dd
0 0 0 23fec279 cb182258 fe4bb4dd
1 0 0 232b2302 ca88274f ff4baf88
0 0 0 232b2302 ca88274f ff4baf88
1 0 0 22c03350 ca41d109 ffcbaedd
0 0 0 22c03350 ca41d109 ffcbaedd
1 0 0 228a7521 ca1f10d6 000baec8
0 0 0 228a7521 ca1f10d6 000baec8
1 0 0 22a56599 ca305610 ffebaecb
0 0 0 22a56599 ca305610 ffebaecb
1 0 0 2297f1ae ca27acb7 fffbaecb
0 0 0 2297f1ae ca27acb7 fffbaecb
1 0 0 229136a3 ca2359b9 0003aecb
0 0 0 229136a3 ca2359b9 0003aecb
1 0 0 2294946e ca2582cc ffffaecb
0 0 0 2294946e ca2582cc ffffaecb
1 0 0 2292e59a ca246e28 0001aecb
0 0 0 2292e59a ca246e28 0001aecb
1 0 0 2293bd09 ca24f873 0000aecb
0 0 0 2293bd09 ca24f873 0000aecb
1 0 0 229428c0 ca253d9a 00002ecb
0 0 0 229428c0 ca253d9a 00002ecb
1 0 0 22945e9b ca25602e ffffeecb
0 0 0 22945e9b ca25602e ffffeecb
1 0 0 229443ad ca254ee4 00000ecb
0 0 0 229443ad ca254ee4 00000ecb
1 0 0 22945124 ca255789 fffffecb
0 0 0 22945124 ca255789 fffffecb
1 0 0 22944a68 ca255337 000006cb
0 0 0 22944a68 ca255337 000006cb
1 0 0 22944dc6 ca255560 000002cb
0 0 0 22944dc6 ca255560 000002cb
1 0 0 22944f75 ca255674 000000cb
0 0 0 22944f75 ca255674 000000cb
1 0 0 2294504d ca2556fe ffffffcb
0 0 0 2294504d ca2556fe ffffffcb
1 0 0 22944fe1 ca2556b9 0000004b
0 0 0 22944fe1 ca2556b9 0000004b
1 0 0 22945017 ca2556db 0000000b
0 0 0 22945017 ca2556db 0000000b
1 0 0 22945032 ca2556ec ffffffeb
0 0 0 22945032 ca2556ec ffffffeb
1 0 0 22945024 ca2556e4 fffffffb
0 0 0 22945024 ca2556e4 fffffffb
1 0 0 2294501d ca2556e0 00000003
0 0 0 2294501d ca2556e0 00000003
1 0 0 22945021 ca2556e2 ffffffff
0 0 0 22945021 ca2556e2 ffffffff
1 0 0 2294501f ca2556e1 00000001
0 0 0 2294501f ca2556e1 00000001
1 0 0 22945020 ca2556e1 00000000
0 0 0 22945020 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
$finish called at time : 387 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.953 ; gain = 0.000
current_project topfft
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
ERROR: [VRFC 10-3640] port 'angle' is not defined [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:75]
ERROR: [VRFC 10-2865] module 'cordic' ignored due to previous errors [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/fft/cordic/cordic.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-6901] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [Synth 8-6901] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
ERROR: [Synth 8-2537] port angle is not defined [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:75]
INFO: [Synth 8-2350] module cordic ignored due to previous errors [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:58]
Failed to read verilog 'C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-6901] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [Synth 8-6901] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'sin_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'sin_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'cos_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'cos_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
WARNING: [Synth 8-6901] identifier 'beta' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
WARNING: [Synth 8-6901] identifier 'beta' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cordic' [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:58]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (1#1) [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.953 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx zzzzzzzz
1 0 0 xxxxxxxx xxxxxxxx zzzzzzzz
0 0 0 xxxxxxxx xxxxxxxx zzzzzzzz
0 1 0 00000000 00000000 zzzzzzzz
1 1 0 00000000 00000000 zzzzzzzz
0 1 0 00000000 00000000 zzzzzzzz
1 1 0 00000000 00000000 zzzzzzzz
1 0 0 00000000 00000000 zzzzzzzz
0 0 0 00000000 00000000 zzzzzzzz
1 0 0 00000000 00000000 zzzzzzzz
0 0 0 00000000 00000000 zzzzzzzz
1 0 0 00000000 00000000 zzzzzzzz
1 0 1 00000000 00000000 zzzzzzzz
0 0 1 00000000 00000000 zzzzzzzz
1 0 1 26dd3b6a 00000000 zzzzzzzz
1 0 0 26dd3b6a 00000000 zzzzzzzz
0 0 0 26dd3b6a 00000000 zzzzzzzz
1 0 0 26dd3b6a d922c496 zzzzzzzz
0 0 0 26dd3b6a d922c496 zzzzzzzz
1 0 0 136e9db5 c5b426e1 zzzzzzzz
0 0 0 136e9db5 c5b426e1 zzzzzzzz
1 0 0 220193fd ca8fce4e zzzzzzzz
0 0 0 220193fd ca8fce4e zzzzzzzz
1 0 0 28af9a34 ced000cd zzzzzzzz
0 0 0 28af9a34 ced000cd zzzzzzzz
1 0 0 259c9a40 cc45072a zzzzzzzz
0 0 0 259c9a40 cc45072a zzzzzzzz
1 0 0 23fec279 cb182258 zzzzzzzz
0 0 0 23fec279 cb182258 zzzzzzzz
1 0 0 232b2302 ca88274f zzzzzzzz
0 0 0 232b2302 ca88274f zzzzzzzz
1 0 0 22c03350 ca41d109 zzzzzzzz
0 0 0 22c03350 ca41d109 zzzzzzzz
1 0 0 228a7521 ca1f10d6 zzzzzzzz
0 0 0 228a7521 ca1f10d6 zzzzzzzz
1 0 0 22a56599 ca305610 zzzzzzzz
0 0 0 22a56599 ca305610 zzzzzzzz
1 0 0 2297f1ae ca27acb7 zzzzzzzz
0 0 0 2297f1ae ca27acb7 zzzzzzzz
1 0 0 229136a3 ca2359b9 zzzzzzzz
0 0 0 229136a3 ca2359b9 zzzzzzzz
1 0 0 2294946e ca2582cc zzzzzzzz
0 0 0 2294946e ca2582cc zzzzzzzz
1 0 0 2292e59a ca246e28 zzzzzzzz
0 0 0 2292e59a ca246e28 zzzzzzzz
1 0 0 2293bd09 ca24f873 zzzzzzzz
0 0 0 2293bd09 ca24f873 zzzzzzzz
1 0 0 229428c0 ca253d9a zzzzzzzz
0 0 0 229428c0 ca253d9a zzzzzzzz
1 0 0 22945e9b ca25602e zzzzzzzz
0 0 0 22945e9b ca25602e zzzzzzzz
1 0 0 229443ad ca254ee4 zzzzzzzz
0 0 0 229443ad ca254ee4 zzzzzzzz
1 0 0 22945124 ca255789 zzzzzzzz
0 0 0 22945124 ca255789 zzzzzzzz
1 0 0 22944a68 ca255337 zzzzzzzz
0 0 0 22944a68 ca255337 zzzzzzzz
1 0 0 22944dc6 ca255560 zzzzzzzz
0 0 0 22944dc6 ca255560 zzzzzzzz
1 0 0 22944f75 ca255674 zzzzzzzz
0 0 0 22944f75 ca255674 zzzzzzzz
1 0 0 2294504d ca2556fe zzzzzzzz
0 0 0 2294504d ca2556fe zzzzzzzz
1 0 0 22944fe1 ca2556b9 zzzzzzzz
0 0 0 22944fe1 ca2556b9 zzzzzzzz
1 0 0 22945017 ca2556db zzzzzzzz
0 0 0 22945017 ca2556db zzzzzzzz
1 0 0 22945032 ca2556ec zzzzzzzz
0 0 0 22945032 ca2556ec zzzzzzzz
1 0 0 22945024 ca2556e4 zzzzzzzz
0 0 0 22945024 ca2556e4 zzzzzzzz
1 0 0 2294501d ca2556e0 zzzzzzzz
0 0 0 2294501d ca2556e0 zzzzzzzz
1 0 0 22945021 ca2556e2 zzzzzzzz
0 0 0 22945021 ca2556e2 zzzzzzzz
1 0 0 2294501f ca2556e1 zzzzzzzz
0 0 0 2294501f ca2556e1 zzzzzzzz
1 0 0 22945020 ca2556e1 zzzzzzzz
0 0 0 22945020 ca2556e1 zzzzzzzz
1 0 0 22945021 ca2556e1 zzzzzzzz
0 0 0 22945021 ca2556e1 zzzzzzzz
1 0 0 22945021 ca2556e1 zzzzzzzz
$finish called at time : 387 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a 00000000 c0000000
0 0 0 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a d922c496 f243f6a9
0 0 0 26dd3b6a d922c496 f243f6a9
1 0 0 136e9db5 c5b426e1 0ff05dae
0 0 0 136e9db5 c5b426e1 0ff05dae
1 0 0 220193fd ca8fce4e 0042a2b1
0 0 0 220193fd ca8fce4e 0042a2b1
1 0 0 28af9a34 ced000cd f84d340a
0 0 0 28af9a34 ced000cd f84d340a
1 0 0 259c9a40 cc45072a fc4bdf81
0 0 0 259c9a40 cc45072a fc4bdf81
1 0 0 23fec279 cb182258 fe4bb4dd
0 0 0 23fec279 cb182258 fe4bb4dd
1 0 0 232b2302 ca88274f ff4baf88
0 0 0 232b2302 ca88274f ff4baf88
1 0 0 22c03350 ca41d109 ffcbaedd
0 0 0 22c03350 ca41d109 ffcbaedd
1 0 0 228a7521 ca1f10d6 000baec8
0 0 0 228a7521 ca1f10d6 000baec8
1 0 0 22a56599 ca305610 ffebaecb
0 0 0 22a56599 ca305610 ffebaecb
1 0 0 2297f1ae ca27acb7 fffbaecb
0 0 0 2297f1ae ca27acb7 fffbaecb
1 0 0 229136a3 ca2359b9 0003aecb
0 0 0 229136a3 ca2359b9 0003aecb
1 0 0 2294946e ca2582cc ffffaecb
0 0 0 2294946e ca2582cc ffffaecb
1 0 0 2292e59a ca246e28 0001aecb
0 0 0 2292e59a ca246e28 0001aecb
1 0 0 2293bd09 ca24f873 0000aecb
0 0 0 2293bd09 ca24f873 0000aecb
1 0 0 229428c0 ca253d9a 00002ecb
0 0 0 229428c0 ca253d9a 00002ecb
1 0 0 22945e9b ca25602e ffffeecb
0 0 0 22945e9b ca25602e ffffeecb
1 0 0 229443ad ca254ee4 00000ecb
0 0 0 229443ad ca254ee4 00000ecb
1 0 0 22945124 ca255789 fffffecb
0 0 0 22945124 ca255789 fffffecb
1 0 0 22944a68 ca255337 000006cb
0 0 0 22944a68 ca255337 000006cb
1 0 0 22944dc6 ca255560 000002cb
0 0 0 22944dc6 ca255560 000002cb
1 0 0 22944f75 ca255674 000000cb
0 0 0 22944f75 ca255674 000000cb
1 0 0 2294504d ca2556fe ffffffcb
0 0 0 2294504d ca2556fe ffffffcb
1 0 0 22944fe1 ca2556b9 0000004b
0 0 0 22944fe1 ca2556b9 0000004b
1 0 0 22945017 ca2556db 0000000b
0 0 0 22945017 ca2556db 0000000b
1 0 0 22945032 ca2556ec ffffffeb
0 0 0 22945032 ca2556ec ffffffeb
1 0 0 22945024 ca2556e4 fffffffb
0 0 0 22945024 ca2556e4 fffffffb
1 0 0 2294501d ca2556e0 00000003
0 0 0 2294501d ca2556e0 00000003
1 0 0 22945021 ca2556e2 ffffffff
0 0 0 22945021 ca2556e2 ffffffff
1 0 0 2294501f ca2556e1 00000001
0 0 0 2294501f ca2556e1 00000001
1 0 0 22945020 ca2556e1 00000000
0 0 0 22945020 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
$finish called at time : 387 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a 00000000 c0000000
0 0 0 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a d922c496 f243f6a9
0 0 0 26dd3b6a d922c496 f243f6a9
1 0 0 136e9db5 c5b426e1 0ff05dae
0 0 0 136e9db5 c5b426e1 0ff05dae
1 0 0 220193fd ca8fce4e 0042a2b1
0 0 0 220193fd ca8fce4e 0042a2b1
1 0 0 28af9a34 ced000cd f84d340a
0 0 0 28af9a34 ced000cd f84d340a
1 0 0 259c9a40 cc45072a fc4bdf81
0 0 0 259c9a40 cc45072a fc4bdf81
1 0 0 23fec279 cb182258 fe4bb4dd
0 0 0 23fec279 cb182258 fe4bb4dd
1 0 0 232b2302 ca88274f ff4baf88
0 0 0 232b2302 ca88274f ff4baf88
1 0 0 22c03350 ca41d109 ffcbaedd
0 0 0 22c03350 ca41d109 ffcbaedd
1 0 0 228a7521 ca1f10d6 000baec8
0 0 0 228a7521 ca1f10d6 000baec8
1 0 0 22a56599 ca305610 ffebaecb
0 0 0 22a56599 ca305610 ffebaecb
1 0 0 2297f1ae ca27acb7 fffbaecb
0 0 0 2297f1ae ca27acb7 fffbaecb
1 0 0 229136a3 ca2359b9 0003aecb
0 0 0 229136a3 ca2359b9 0003aecb
1 0 0 2294946e ca2582cc ffffaecb
0 0 0 2294946e ca2582cc ffffaecb
1 0 0 2292e59a ca246e28 0001aecb
0 0 0 2292e59a ca246e28 0001aecb
1 0 0 2293bd09 ca24f873 0000aecb
0 0 0 2293bd09 ca24f873 0000aecb
1 0 0 229428c0 ca253d9a 00002ecb
0 0 0 229428c0 ca253d9a 00002ecb
1 0 0 22945e9b ca25602e ffffeecb
0 0 0 22945e9b ca25602e ffffeecb
1 0 0 229443ad ca254ee4 00000ecb
0 0 0 229443ad ca254ee4 00000ecb
1 0 0 22945124 ca255789 fffffecb
0 0 0 22945124 ca255789 fffffecb
1 0 0 22944a68 ca255337 000006cb
0 0 0 22944a68 ca255337 000006cb
1 0 0 22944dc6 ca255560 000002cb
0 0 0 22944dc6 ca255560 000002cb
1 0 0 22944f75 ca255674 000000cb
0 0 0 22944f75 ca255674 000000cb
1 0 0 2294504d ca2556fe ffffffcb
0 0 0 2294504d ca2556fe ffffffcb
1 0 0 22944fe1 ca2556b9 0000004b
0 0 0 22944fe1 ca2556b9 0000004b
1 0 0 22945017 ca2556db 0000000b
0 0 0 22945017 ca2556db 0000000b
1 0 0 22945032 ca2556ec ffffffeb
0 0 0 22945032 ca2556ec ffffffeb
1 0 0 22945024 ca2556e4 fffffffb
0 0 0 22945024 ca2556e4 fffffffb
1 0 0 2294501d ca2556e0 00000003
0 0 0 2294501d ca2556e0 00000003
1 0 0 22945021 ca2556e2 ffffffff
0 0 0 22945021 ca2556e2 ffffffff
1 0 0 2294501f ca2556e1 00000001
0 0 0 2294501f ca2556e1 00000001
1 0 0 22945020 ca2556e1 00000000
0 0 0 22945020 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
$finish called at time : 387 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.953 ; gain = 0.000
refresh_design
WARNING: [Synth 8-6901] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [Synth 8-6901] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'sin_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'sin_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'cos_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'cos_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
WARNING: [Synth 8-6901] identifier 'beta' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
WARNING: [Synth 8-6901] identifier 'beta' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cordic' [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:58]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (1#1) [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1997.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a 00000000 c0000000
0 0 0 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a d922c496 f243f6a9
0 0 0 26dd3b6a d922c496 f243f6a9
1 0 0 136e9db5 c5b426e1 0ff05dae
0 0 0 136e9db5 c5b426e1 0ff05dae
1 0 0 220193fd ca8fce4e 0042a2b1
0 0 0 220193fd ca8fce4e 0042a2b1
1 0 0 28af9a34 ced000cd f84d340a
0 0 0 28af9a34 ced000cd f84d340a
1 0 0 259c9a40 cc45072a fc4bdf81
0 0 0 259c9a40 cc45072a fc4bdf81
1 0 0 23fec279 cb182258 fe4bb4dd
0 0 0 23fec279 cb182258 fe4bb4dd
1 0 0 232b2302 ca88274f ff4baf88
0 0 0 232b2302 ca88274f ff4baf88
1 0 0 22c03350 ca41d109 ffcbaedd
0 0 0 22c03350 ca41d109 ffcbaedd
1 0 0 228a7521 ca1f10d6 000baec8
0 0 0 228a7521 ca1f10d6 000baec8
1 0 0 22a56599 ca305610 ffebaecb
0 0 0 22a56599 ca305610 ffebaecb
1 0 0 2297f1ae ca27acb7 fffbaecb
0 0 0 2297f1ae ca27acb7 fffbaecb
1 0 0 229136a3 ca2359b9 0003aecb
0 0 0 229136a3 ca2359b9 0003aecb
1 0 0 2294946e ca2582cc ffffaecb
0 0 0 2294946e ca2582cc ffffaecb
1 0 0 2292e59a ca246e28 0001aecb
0 0 0 2292e59a ca246e28 0001aecb
1 0 0 2293bd09 ca24f873 0000aecb
0 0 0 2293bd09 ca24f873 0000aecb
1 0 0 229428c0 ca253d9a 00002ecb
0 0 0 229428c0 ca253d9a 00002ecb
1 0 0 22945e9b ca25602e ffffeecb
0 0 0 22945e9b ca25602e ffffeecb
1 0 0 229443ad ca254ee4 00000ecb
0 0 0 229443ad ca254ee4 00000ecb
1 0 0 22945124 ca255789 fffffecb
0 0 0 22945124 ca255789 fffffecb
1 0 0 22944a68 ca255337 000006cb
0 0 0 22944a68 ca255337 000006cb
1 0 0 22944dc6 ca255560 000002cb
0 0 0 22944dc6 ca255560 000002cb
1 0 0 22944f75 ca255674 000000cb
0 0 0 22944f75 ca255674 000000cb
1 0 0 2294504d ca2556fe ffffffcb
0 0 0 2294504d ca2556fe ffffffcb
1 0 0 22944fe1 ca2556b9 0000004b
0 0 0 22944fe1 ca2556b9 0000004b
1 0 0 22945017 ca2556db 0000000b
0 0 0 22945017 ca2556db 0000000b
1 0 0 22945032 ca2556ec ffffffeb
0 0 0 22945032 ca2556ec ffffffeb
1 0 0 22945024 ca2556e4 fffffffb
0 0 0 22945024 ca2556e4 fffffffb
1 0 0 2294501d ca2556e0 00000003
0 0 0 2294501d ca2556e0 00000003
1 0 0 22945021 ca2556e2 ffffffff
0 0 0 22945021 ca2556e2 ffffffff
1 0 0 2294501f ca2556e1 00000001
0 0 0 2294501f ca2556e1 00000001
1 0 0 22945020 ca2556e1 00000000
0 0 0 22945020 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
$finish called at time : 387 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx zzzzzzzz
1 0 0 xxxxxxxx xxxxxxxx zzzzzzzz
0 0 0 xxxxxxxx xxxxxxxx zzzzzzzz
0 1 0 00000000 00000000 zzzzzzzz
1 1 0 00000000 00000000 zzzzzzzz
0 1 0 00000000 00000000 zzzzzzzz
1 1 0 00000000 00000000 zzzzzzzz
1 0 0 00000000 00000000 zzzzzzzz
0 0 0 00000000 00000000 zzzzzzzz
1 0 0 00000000 00000000 zzzzzzzz
0 0 0 00000000 00000000 zzzzzzzz
1 0 0 00000000 00000000 zzzzzzzz
1 0 1 00000000 00000000 zzzzzzzz
0 0 1 00000000 00000000 zzzzzzzz
1 0 1 26dd3b6a 00000000 zzzzzzzz
1 0 0 26dd3b6a 00000000 zzzzzzzz
0 0 0 26dd3b6a 00000000 zzzzzzzz
1 0 0 26dd3b6a d922c496 zzzzzzzz
0 0 0 26dd3b6a d922c496 zzzzzzzz
1 0 0 136e9db5 c5b426e1 zzzzzzzz
0 0 0 136e9db5 c5b426e1 zzzzzzzz
1 0 0 220193fd ca8fce4e zzzzzzzz
0 0 0 220193fd ca8fce4e zzzzzzzz
1 0 0 28af9a34 ced000cd zzzzzzzz
0 0 0 28af9a34 ced000cd zzzzzzzz
1 0 0 259c9a40 cc45072a zzzzzzzz
0 0 0 259c9a40 cc45072a zzzzzzzz
1 0 0 23fec279 cb182258 zzzzzzzz
0 0 0 23fec279 cb182258 zzzzzzzz
1 0 0 232b2302 ca88274f zzzzzzzz
0 0 0 232b2302 ca88274f zzzzzzzz
1 0 0 22c03350 ca41d109 zzzzzzzz
0 0 0 22c03350 ca41d109 zzzzzzzz
1 0 0 228a7521 ca1f10d6 zzzzzzzz
0 0 0 228a7521 ca1f10d6 zzzzzzzz
1 0 0 22a56599 ca305610 zzzzzzzz
0 0 0 22a56599 ca305610 zzzzzzzz
1 0 0 2297f1ae ca27acb7 zzzzzzzz
0 0 0 2297f1ae ca27acb7 zzzzzzzz
1 0 0 229136a3 ca2359b9 zzzzzzzz
0 0 0 229136a3 ca2359b9 zzzzzzzz
1 0 0 2294946e ca2582cc zzzzzzzz
0 0 0 2294946e ca2582cc zzzzzzzz
1 0 0 2292e59a ca246e28 zzzzzzzz
0 0 0 2292e59a ca246e28 zzzzzzzz
1 0 0 2293bd09 ca24f873 zzzzzzzz
0 0 0 2293bd09 ca24f873 zzzzzzzz
1 0 0 229428c0 ca253d9a zzzzzzzz
0 0 0 229428c0 ca253d9a zzzzzzzz
1 0 0 22945e9b ca25602e zzzzzzzz
0 0 0 22945e9b ca25602e zzzzzzzz
1 0 0 229443ad ca254ee4 zzzzzzzz
0 0 0 229443ad ca254ee4 zzzzzzzz
1 0 0 22945124 ca255789 zzzzzzzz
0 0 0 22945124 ca255789 zzzzzzzz
1 0 0 22944a68 ca255337 zzzzzzzz
0 0 0 22944a68 ca255337 zzzzzzzz
1 0 0 22944dc6 ca255560 zzzzzzzz
0 0 0 22944dc6 ca255560 zzzzzzzz
1 0 0 22944f75 ca255674 zzzzzzzz
0 0 0 22944f75 ca255674 zzzzzzzz
1 0 0 2294504d ca2556fe zzzzzzzz
0 0 0 2294504d ca2556fe zzzzzzzz
1 0 0 22944fe1 ca2556b9 zzzzzzzz
0 0 0 22944fe1 ca2556b9 zzzzzzzz
1 0 0 22945017 ca2556db zzzzzzzz
0 0 0 22945017 ca2556db zzzzzzzz
1 0 0 22945032 ca2556ec zzzzzzzz
0 0 0 22945032 ca2556ec zzzzzzzz
1 0 0 22945024 ca2556e4 zzzzzzzz
0 0 0 22945024 ca2556e4 zzzzzzzz
1 0 0 2294501d ca2556e0 zzzzzzzz
0 0 0 2294501d ca2556e0 zzzzzzzz
1 0 0 22945021 ca2556e2 zzzzzzzz
0 0 0 22945021 ca2556e2 zzzzzzzz
1 0 0 2294501f ca2556e1 zzzzzzzz
0 0 0 2294501f ca2556e1 zzzzzzzz
1 0 0 22945020 ca2556e1 zzzzzzzz
0 0 0 22945020 ca2556e1 zzzzzzzz
1 0 0 22945021 ca2556e1 zzzzzzzz
0 0 0 22945021 ca2556e1 zzzzzzzz
1 0 0 22945021 ca2556e1 zzzzzzzz
$finish called at time : 387 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.953 ; gain = 0.000
refresh_design
WARNING: [Synth 8-6901] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [Synth 8-6901] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'sin_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'sin_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'cos_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'cos_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
WARNING: [Synth 8-6901] identifier 'beta' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
WARNING: [Synth 8-6901] identifier 'beta' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cordic' [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:58]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (1#1) [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1997.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx zzzzzzzz
1 0 0 xxxxxxxx xxxxxxxx zzzzzzzz
0 0 0 xxxxxxxx xxxxxxxx zzzzzzzz
0 1 0 00000000 00000000 zzzzzzzz
1 1 0 00000000 00000000 zzzzzzzz
0 1 0 00000000 00000000 zzzzzzzz
1 1 0 00000000 00000000 zzzzzzzz
1 0 0 00000000 00000000 zzzzzzzz
0 0 0 00000000 00000000 zzzzzzzz
1 0 0 00000000 00000000 zzzzzzzz
0 0 0 00000000 00000000 zzzzzzzz
1 0 0 00000000 00000000 zzzzzzzz
1 0 1 00000000 00000000 zzzzzzzz
0 0 1 00000000 00000000 zzzzzzzz
1 0 1 26dd3b6a 00000000 zzzzzzzz
1 0 0 26dd3b6a 00000000 zzzzzzzz
0 0 0 26dd3b6a 00000000 zzzzzzzz
1 0 0 26dd3b6a d922c496 zzzzzzzz
0 0 0 26dd3b6a d922c496 zzzzzzzz
1 0 0 136e9db5 c5b426e1 zzzzzzzz
0 0 0 136e9db5 c5b426e1 zzzzzzzz
1 0 0 220193fd ca8fce4e zzzzzzzz
0 0 0 220193fd ca8fce4e zzzzzzzz
1 0 0 28af9a34 ced000cd zzzzzzzz
0 0 0 28af9a34 ced000cd zzzzzzzz
1 0 0 259c9a40 cc45072a zzzzzzzz
0 0 0 259c9a40 cc45072a zzzzzzzz
1 0 0 23fec279 cb182258 zzzzzzzz
0 0 0 23fec279 cb182258 zzzzzzzz
1 0 0 232b2302 ca88274f zzzzzzzz
0 0 0 232b2302 ca88274f zzzzzzzz
1 0 0 22c03350 ca41d109 zzzzzzzz
0 0 0 22c03350 ca41d109 zzzzzzzz
1 0 0 228a7521 ca1f10d6 zzzzzzzz
0 0 0 228a7521 ca1f10d6 zzzzzzzz
1 0 0 22a56599 ca305610 zzzzzzzz
0 0 0 22a56599 ca305610 zzzzzzzz
1 0 0 2297f1ae ca27acb7 zzzzzzzz
0 0 0 2297f1ae ca27acb7 zzzzzzzz
1 0 0 229136a3 ca2359b9 zzzzzzzz
0 0 0 229136a3 ca2359b9 zzzzzzzz
1 0 0 2294946e ca2582cc zzzzzzzz
0 0 0 2294946e ca2582cc zzzzzzzz
1 0 0 2292e59a ca246e28 zzzzzzzz
0 0 0 2292e59a ca246e28 zzzzzzzz
1 0 0 2293bd09 ca24f873 zzzzzzzz
0 0 0 2293bd09 ca24f873 zzzzzzzz
1 0 0 229428c0 ca253d9a zzzzzzzz
0 0 0 229428c0 ca253d9a zzzzzzzz
1 0 0 22945e9b ca25602e zzzzzzzz
0 0 0 22945e9b ca25602e zzzzzzzz
1 0 0 229443ad ca254ee4 zzzzzzzz
0 0 0 229443ad ca254ee4 zzzzzzzz
1 0 0 22945124 ca255789 zzzzzzzz
0 0 0 22945124 ca255789 zzzzzzzz
1 0 0 22944a68 ca255337 zzzzzzzz
0 0 0 22944a68 ca255337 zzzzzzzz
1 0 0 22944dc6 ca255560 zzzzzzzz
0 0 0 22944dc6 ca255560 zzzzzzzz
1 0 0 22944f75 ca255674 zzzzzzzz
0 0 0 22944f75 ca255674 zzzzzzzz
1 0 0 2294504d ca2556fe zzzzzzzz
0 0 0 2294504d ca2556fe zzzzzzzz
1 0 0 22944fe1 ca2556b9 zzzzzzzz
0 0 0 22944fe1 ca2556b9 zzzzzzzz
1 0 0 22945017 ca2556db zzzzzzzz
0 0 0 22945017 ca2556db zzzzzzzz
1 0 0 22945032 ca2556ec zzzzzzzz
0 0 0 22945032 ca2556ec zzzzzzzz
1 0 0 22945024 ca2556e4 zzzzzzzz
0 0 0 22945024 ca2556e4 zzzzzzzz
1 0 0 2294501d ca2556e0 zzzzzzzz
0 0 0 2294501d ca2556e0 zzzzzzzz
1 0 0 22945021 ca2556e2 zzzzzzzz
0 0 0 22945021 ca2556e2 zzzzzzzz
1 0 0 2294501f ca2556e1 zzzzzzzz
0 0 0 2294501f ca2556e1 zzzzzzzz
1 0 0 22945020 ca2556e1 zzzzzzzz
0 0 0 22945020 ca2556e1 zzzzzzzz
1 0 0 22945021 ca2556e1 zzzzzzzz
0 0 0 22945021 ca2556e1 zzzzzzzz
1 0 0 22945021 ca2556e1 zzzzzzzz
$finish called at time : 387 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.953 ; gain = 0.000
refresh_design
WARNING: [Synth 8-6901] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [Synth 8-6901] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'sin_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'sin_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'cos_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'cos_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
WARNING: [Synth 8-6901] identifier 'beta' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
WARNING: [Synth 8-6901] identifier 'beta' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cordic' [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:58]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (1#1) [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1997.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a 00000000 c0000000
0 0 0 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a d922c496 f243f6a9
0 0 0 26dd3b6a d922c496 f243f6a9
1 0 0 136e9db5 c5b426e1 0ff05dae
0 0 0 136e9db5 c5b426e1 0ff05dae
1 0 0 220193fd ca8fce4e 0042a2b1
0 0 0 220193fd ca8fce4e 0042a2b1
1 0 0 28af9a34 ced000cd f84d340a
0 0 0 28af9a34 ced000cd f84d340a
1 0 0 259c9a40 cc45072a fc4bdf81
0 0 0 259c9a40 cc45072a fc4bdf81
1 0 0 23fec279 cb182258 fe4bb4dd
0 0 0 23fec279 cb182258 fe4bb4dd
1 0 0 232b2302 ca88274f ff4baf88
0 0 0 232b2302 ca88274f ff4baf88
1 0 0 22c03350 ca41d109 ffcbaedd
0 0 0 22c03350 ca41d109 ffcbaedd
1 0 0 228a7521 ca1f10d6 000baec8
0 0 0 228a7521 ca1f10d6 000baec8
1 0 0 22a56599 ca305610 ffebaecb
0 0 0 22a56599 ca305610 ffebaecb
1 0 0 2297f1ae ca27acb7 fffbaecb
0 0 0 2297f1ae ca27acb7 fffbaecb
1 0 0 229136a3 ca2359b9 0003aecb
0 0 0 229136a3 ca2359b9 0003aecb
1 0 0 2294946e ca2582cc ffffaecb
0 0 0 2294946e ca2582cc ffffaecb
1 0 0 2292e59a ca246e28 0001aecb
0 0 0 2292e59a ca246e28 0001aecb
1 0 0 2293bd09 ca24f873 0000aecb
0 0 0 2293bd09 ca24f873 0000aecb
1 0 0 229428c0 ca253d9a 00002ecb
0 0 0 229428c0 ca253d9a 00002ecb
1 0 0 22945e9b ca25602e ffffeecb
0 0 0 22945e9b ca25602e ffffeecb
1 0 0 229443ad ca254ee4 00000ecb
0 0 0 229443ad ca254ee4 00000ecb
1 0 0 22945124 ca255789 fffffecb
0 0 0 22945124 ca255789 fffffecb
1 0 0 22944a68 ca255337 000006cb
0 0 0 22944a68 ca255337 000006cb
1 0 0 22944dc6 ca255560 000002cb
0 0 0 22944dc6 ca255560 000002cb
1 0 0 22944f75 ca255674 000000cb
0 0 0 22944f75 ca255674 000000cb
1 0 0 2294504d ca2556fe ffffffcb
0 0 0 2294504d ca2556fe ffffffcb
1 0 0 22944fe1 ca2556b9 0000004b
0 0 0 22944fe1 ca2556b9 0000004b
1 0 0 22945017 ca2556db 0000000b
0 0 0 22945017 ca2556db 0000000b
1 0 0 22945032 ca2556ec ffffffeb
0 0 0 22945032 ca2556ec ffffffeb
1 0 0 22945024 ca2556e4 fffffffb
0 0 0 22945024 ca2556e4 fffffffb
1 0 0 2294501d ca2556e0 00000003
0 0 0 2294501d ca2556e0 00000003
1 0 0 22945021 ca2556e2 ffffffff
0 0 0 22945021 ca2556e2 ffffffff
1 0 0 2294501f ca2556e1 00000001
0 0 0 2294501f ca2556e1 00000001
1 0 0 22945020 ca2556e1 00000000
0 0 0 22945020 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
$finish called at time : 387 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a 00000000 c0000000
0 0 0 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a d922c496 f243f6a9
0 0 0 26dd3b6a d922c496 f243f6a9
1 0 0 136e9db5 c5b426e1 0ff05dae
0 0 0 136e9db5 c5b426e1 0ff05dae
1 0 0 220193fd ca8fce4e 0042a2b1
0 0 0 220193fd ca8fce4e 0042a2b1
1 0 0 28af9a34 ced000cd f84d340a
0 0 0 28af9a34 ced000cd f84d340a
1 0 0 259c9a40 cc45072a fc4bdf81
0 0 0 259c9a40 cc45072a fc4bdf81
1 0 0 23fec279 cb182258 fe4bb4dd
0 0 0 23fec279 cb182258 fe4bb4dd
1 0 0 232b2302 ca88274f ff4baf88
0 0 0 232b2302 ca88274f ff4baf88
1 0 0 22c03350 ca41d109 ffcbaedd
0 0 0 22c03350 ca41d109 ffcbaedd
1 0 0 228a7521 ca1f10d6 000baec8
0 0 0 228a7521 ca1f10d6 000baec8
1 0 0 22a56599 ca305610 ffebaecb
0 0 0 22a56599 ca305610 ffebaecb
1 0 0 2297f1ae ca27acb7 fffbaecb
0 0 0 2297f1ae ca27acb7 fffbaecb
1 0 0 229136a3 ca2359b9 0003aecb
0 0 0 229136a3 ca2359b9 0003aecb
1 0 0 2294946e ca2582cc ffffaecb
0 0 0 2294946e ca2582cc ffffaecb
1 0 0 2292e59a ca246e28 0001aecb
0 0 0 2292e59a ca246e28 0001aecb
1 0 0 2293bd09 ca24f873 0000aecb
0 0 0 2293bd09 ca24f873 0000aecb
1 0 0 229428c0 ca253d9a 00002ecb
0 0 0 229428c0 ca253d9a 00002ecb
1 0 0 22945e9b ca25602e ffffeecb
0 0 0 22945e9b ca25602e ffffeecb
1 0 0 229443ad ca254ee4 00000ecb
0 0 0 229443ad ca254ee4 00000ecb
1 0 0 22945124 ca255789 fffffecb
0 0 0 22945124 ca255789 fffffecb
1 0 0 22944a68 ca255337 000006cb
0 0 0 22944a68 ca255337 000006cb
1 0 0 22944dc6 ca255560 000002cb
0 0 0 22944dc6 ca255560 000002cb
1 0 0 22944f75 ca255674 000000cb
0 0 0 22944f75 ca255674 000000cb
1 0 0 2294504d ca2556fe ffffffcb
0 0 0 2294504d ca2556fe ffffffcb
1 0 0 22944fe1 ca2556b9 0000004b
0 0 0 22944fe1 ca2556b9 0000004b
1 0 0 22945017 ca2556db 0000000b
0 0 0 22945017 ca2556db 0000000b
1 0 0 22945032 ca2556ec ffffffeb
0 0 0 22945032 ca2556ec ffffffeb
1 0 0 22945024 ca2556e4 fffffffb
0 0 0 22945024 ca2556e4 fffffffb
1 0 0 2294501d ca2556e0 00000003
0 0 0 2294501d ca2556e0 00000003
1 0 0 22945021 ca2556e2 ffffffff
0 0 0 22945021 ca2556e2 ffffffff
1 0 0 2294501f ca2556e1 00000001
0 0 0 2294501f ca2556e1 00000001
1 0 0 22945020 ca2556e1 00000000
0 0 0 22945020 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
$finish called at time : 557 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 f0000000
1 0 0 26dd3b6a 00000000 f0000000
0 0 0 26dd3b6a 00000000 f0000000
1 0 0 26dd3b6a d922c496 2243f6a9
0 0 0 26dd3b6a d922c496 2243f6a9
1 0 0 3a4bd91f ec91624b 04978fa4
0 0 0 3a4bd91f ec91624b 04978fa4
1 0 0 3f27808d fb245892 f4e9d4a7
0 0 0 3f27808d fb245892 f4e9d4a7
1 0 0 3e8c0b9f f33f6881 fcdf434e
0 0 0 3e8c0b9f f33f6881 fcdf434e
1 0 0 3dc00227 ef56a7c8 00ddeec5
0 0 0 3dc00227 ef56a7c8 00ddeec5
1 0 0 3e454ce9 f144a7d9 fede1969
0 0 0 3e454ce9 f144a7d9 fede1969
1 0 0 3e0a5f88 f04b92a6 ffde1414
0 0 0 3e0a5f88 f04b92a6 ffde1414
1 0 0 3deaf6ad efcf7de7 005e1369
0 0 0 3deaf6ad efcf7de7 005e1369
1 0 0 3dfb2730 f00d68dd 001e137e
0 0 0 3dfb2730 f00d68dd 001e137e
1 0 0 3e03207c f02c6670 fffe1381
0 0 0 3e03207c f02c6670 fffe1381
1 0 0 3dff2b95 f01ce5a8 000e1381
0 0 0 3dff2b95 f01ce5a8 000e1381
1 0 0 3e0127f9 f024a58d 00061381
0 0 0 3e0127f9 f024a58d 00061381
1 0 0 3e0225af f028859f 00021381
0 0 0 3e0225af f028859f 00021381
1 0 0 3e02a46b f02a75b0 00001381
0 0 0 3e02a46b f02a75b0 00001381
1 0 0 3e02e3c2 f02b6dba ffff1381
0 0 0 3e02e3c2 f02b6dba ffff1381
1 0 0 3e02c418 f02af1b5 ffff9381
0 0 0 3e02c418 f02af1b5 ffff9381
1 0 0 3e02b442 f02ab3b3 ffffd381
0 0 0 3e02b442 f02ab3b3 ffffd381
1 0 0 3e02ac57 f02a94b2 fffff381
0 0 0 3e02ac57 f02a94b2 fffff381
1 0 0 3e02a861 f02a8532 00000381
0 0 0 3e02a861 f02a8532 00000381
1 0 0 3e02aa5c f02a8cf2 fffffb81
0 0 0 3e02aa5c f02a8cf2 fffffb81
1 0 0 3e02a95e f02a8912 ffffff81
0 0 0 3e02a95e f02a8912 ffffff81
1 0 0 3e02a8df f02a8722 00000181
0 0 0 3e02a8df f02a8722 00000181
1 0 0 3e02a91f f02a881a 00000081
0 0 0 3e02a91f f02a881a 00000081
1 0 0 3e02a93f f02a8896 00000001
0 0 0 3e02a93f f02a8896 00000001
1 0 0 3e02a94f f02a88d4 ffffffc1
0 0 0 3e02a94f f02a88d4 ffffffc1
1 0 0 3e02a947 f02a88b5 ffffffe1
0 0 0 3e02a947 f02a88b5 ffffffe1
1 0 0 3e02a943 f02a88a6 fffffff1
0 0 0 3e02a943 f02a88a6 fffffff1
1 0 0 3e02a941 f02a889f fffffff9
0 0 0 3e02a941 f02a889f fffffff9
1 0 0 3e02a940 f02a889c fffffffd
0 0 0 3e02a940 f02a889c fffffffd
1 0 0 3e02a93f f02a889b ffffffff
0 0 0 3e02a93f f02a889b ffffffff
1 0 0 3e02a93e f02a889b 00000000
0 0 0 3e02a93e f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
0 0 0 3e02a93f f02a889b 00000000
1 0 0 3e02a93f f02a889b 00000000
$finish called at time : 557 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 00000000
1 0 0 26dd3b6a 00000000 00000000
0 0 0 26dd3b6a 00000000 00000000
1 0 0 26dd3b6a 26dd3b6a cdbc0957
0 0 0 26dd3b6a 26dd3b6a cdbc0957
1 0 0 3a4bd91f 136e9db5 eb68705c
0 0 0 3a4bd91f 136e9db5 eb68705c
1 0 0 3f27808c 04dba76e fb162b59
0 0 0 3f27808c 04dba76e fb162b59
1 0 0 3fc2f579 fcf6b75d 030b9a00
0 0 0 3fc2f579 fcf6b75d 030b9a00
1 0 0 3ff38a04 00f2e6b4 ff0cee89
0 0 0 3ff38a04 00f2e6b4 ff0cee89
1 0 0 3ffb2139 fef34a64 010cc3e5
0 0 0 3ffb2139 fef34a64 010cc3e5
1 0 0 3fff5410 fff336e8 000cc93a
0 0 0 3fff5410 fff336e8 000cc93a
1 0 0 3fff6da3 00733590 ff8cc9e5
0 0 0 3fff6da3 00733590 ff8cc9e5
1 0 0 3fffe0d8 00333623 ffccc9d0
0 0 0 3fffe0d8 00333623 ffccc9d0
1 0 0 3ffffa73 00133633 ffecc9cd
0 0 0 3ffffa73 00133633 ffecc9cd
1 0 0 3fffff40 00033635 fffcc9cd
0 0 0 3fffff40 00033635 fffcc9cd
1 0 0 3fffffa6 fffb3636 0004c9cd
0 0 0 3fffffa6 fffb3636 0004c9cd
1 0 0 3ffffff3 ffff3635 0000c9cd
0 0 0 3ffffff3 ffff3635 0000c9cd
1 0 0 3ffffffa 00013634 fffec9cd
0 0 0 3ffffffa 00013634 fffec9cd
1 0 0 3ffffffe 00003635 ffffc9cd
0 0 0 3ffffffe 00003635 ffffc9cd
1 0 0 3ffffffe ffffb636 000049cd
0 0 0 3ffffffe ffffb636 000049cd
1 0 0 3fffffff fffff635 000009cd
0 0 0 3fffffff fffff635 000009cd
1 0 0 40000000 00001634 ffffe9cd
0 0 0 40000000 00001634 ffffe9cd
1 0 0 40000000 00000634 fffff9cd
0 0 0 40000000 00000634 fffff9cd
1 0 0 40000000 fffffe34 000001cd
0 0 0 40000000 fffffe34 000001cd
1 0 0 40000001 00000234 fffffdcd
0 0 0 40000001 00000234 fffffdcd
1 0 0 40000001 00000034 ffffffcd
0 0 0 40000001 00000034 ffffffcd
1 0 0 40000001 ffffff34 000000cd
0 0 0 40000001 ffffff34 000000cd
1 0 0 40000002 ffffffb4 0000004d
0 0 0 40000002 ffffffb4 0000004d
1 0 0 40000003 fffffff4 0000000d
0 0 0 40000003 fffffff4 0000000d
1 0 0 40000004 00000014 ffffffed
0 0 0 40000004 00000014 ffffffed
1 0 0 40000004 00000004 fffffffd
0 0 0 40000004 00000004 fffffffd
1 0 0 40000004 fffffffc 00000005
0 0 0 40000004 fffffffc 00000005
1 0 0 40000005 00000000 00000001
0 0 0 40000005 00000000 00000001
1 0 0 40000005 00000002 ffffffff
0 0 0 40000005 00000002 ffffffff
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
$finish called at time : 557 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 3243f6a9
1 0 0 26dd3b6a 00000000 3243f6a9
0 0 0 26dd3b6a 00000000 3243f6a9
1 0 0 26dd3b6a 26dd3b6a 00000000
0 0 0 26dd3b6a 26dd3b6a 00000000
1 0 0 136e9db5 3a4bd91f e25398fb
0 0 0 136e9db5 3a4bd91f e25398fb
1 0 0 220193fc 357031b2 f20153f8
0 0 0 220193fc 357031b2 f20153f8
1 0 0 28af9a32 312fff33 f9f6c29f
0 0 0 28af9a32 312fff33 f9f6c29f
1 0 0 2bc29a25 2ea50590 fdf56e16
0 0 0 2bc29a25 2ea50590 fdf56e16
1 0 0 2d37c251 2d46f0bf fff54372
0 0 0 2d37c251 2d46f0bf fff54372
1 0 0 2decde13 2c9211b6 00f53e1d
0 0 0 2decde13 2c9211b6 00f53e1d
1 0 0 2d93b9f0 2cedeb72 00753ec8
0 0 0 2d93b9f0 2cedeb72 00753ec8
1 0 0 2d66cc05 2d1b7f2b 00353edd
0 0 0 2d66cc05 2d1b7f2b 00353edd
1 0 0 2d503e46 2d323291 00153ee0
0 0 0 2d503e46 2d323291 00153ee0
1 0 0 2d44f1ba 2d3d86a0 00053ee0
0 0 0 2d44f1ba 2d3d86a0 00053ee0
1 0 0 2d3f4a0a 2d432f3e fffd3ee0
0 0 0 2d3f4a0a 2d432f3e fffd3ee0
1 0 0 2d421e3c 2d405b4a 00013ee0
0 0 0 2d421e3c 2d405b4a 00013ee0
1 0 0 2d40b43a 2d41c55a ffff3ee0
0 0 0 2d40b43a 2d41c55a ffff3ee0
1 0 0 2d416941 2d411058 00003ee0
0 0 0 2d416941 2d411058 00003ee0
1 0 0 2d410ebf 2d416ada ffffbee0
0 0 0 2d410ebf 2d416ada ffffbee0
1 0 0 2d413c00 2d413d99 fffffee0
0 0 0 2d413c00 2d413d99 fffffee0
1 0 0 2d4152a0 2d4126f9 00001ee0
0 0 0 2d4152a0 2d4126f9 00001ee0
1 0 0 2d414750 2d413249 00000ee0
0 0 0 2d414750 2d413249 00000ee0
1 0 0 2d4141a8 2d4137f1 000006e0
0 0 0 2d4141a8 2d4137f1 000006e0
1 0 0 2d413ed4 2d413ac5 000002e0
0 0 0 2d413ed4 2d413ac5 000002e0
1 0 0 2d413d6a 2d413c2f 000000e0
0 0 0 2d413d6a 2d413c2f 000000e0
1 0 0 2d413cb5 2d413ce4 ffffffe0
0 0 0 2d413cb5 2d413ce4 ffffffe0
1 0 0 2d413d0f 2d413c8a 00000060
0 0 0 2d413d0f 2d413c8a 00000060
1 0 0 2d413ce2 2d413cb7 00000020
0 0 0 2d413ce2 2d413cb7 00000020
1 0 0 2d413ccc 2d413ccd 00000000
0 0 0 2d413ccc 2d413ccd 00000000
1 0 0 2d413cc1 2d413cd8 fffffff0
0 0 0 2d413cc1 2d413cd8 fffffff0
1 0 0 2d413cc6 2d413cd3 fffffff8
0 0 0 2d413cc6 2d413cd3 fffffff8
1 0 0 2d413cc8 2d413cd1 fffffffc
0 0 0 2d413cc8 2d413cd1 fffffffc
1 0 0 2d413cc9 2d413cd0 fffffffe
0 0 0 2d413cc9 2d413cd0 fffffffe
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
$finish called at time : 557 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 00000000
1 0 0 26dd3b6a 00000000 00000000
0 0 0 26dd3b6a 00000000 00000000
1 0 0 26dd3b6a 26dd3b6a cdbc0957
0 0 0 26dd3b6a 26dd3b6a cdbc0957
1 0 0 3a4bd91f 136e9db5 eb68705c
0 0 0 3a4bd91f 136e9db5 eb68705c
1 0 0 3f27808c 04dba76e fb162b59
0 0 0 3f27808c 04dba76e fb162b59
1 0 0 3fc2f579 fcf6b75d 030b9a00
0 0 0 3fc2f579 fcf6b75d 030b9a00
1 0 0 3ff38a04 00f2e6b4 ff0cee89
0 0 0 3ff38a04 00f2e6b4 ff0cee89
1 0 0 3ffb2139 fef34a64 010cc3e5
0 0 0 3ffb2139 fef34a64 010cc3e5
1 0 0 3fff5410 fff336e8 000cc93a
0 0 0 3fff5410 fff336e8 000cc93a
1 0 0 3fff6da3 00733590 ff8cc9e5
0 0 0 3fff6da3 00733590 ff8cc9e5
1 0 0 3fffe0d8 00333623 ffccc9d0
0 0 0 3fffe0d8 00333623 ffccc9d0
1 0 0 3ffffa73 00133633 ffecc9cd
0 0 0 3ffffa73 00133633 ffecc9cd
1 0 0 3fffff40 00033635 fffcc9cd
0 0 0 3fffff40 00033635 fffcc9cd
1 0 0 3fffffa6 fffb3636 0004c9cd
0 0 0 3fffffa6 fffb3636 0004c9cd
1 0 0 3ffffff3 ffff3635 0000c9cd
0 0 0 3ffffff3 ffff3635 0000c9cd
1 0 0 3ffffffa 00013634 fffec9cd
0 0 0 3ffffffa 00013634 fffec9cd
1 0 0 3ffffffe 00003635 ffffc9cd
0 0 0 3ffffffe 00003635 ffffc9cd
1 0 0 3ffffffe ffffb636 000049cd
0 0 0 3ffffffe ffffb636 000049cd
1 0 0 3fffffff fffff635 000009cd
0 0 0 3fffffff fffff635 000009cd
1 0 0 40000000 00001634 ffffe9cd
0 0 0 40000000 00001634 ffffe9cd
1 0 0 40000000 00000634 fffff9cd
0 0 0 40000000 00000634 fffff9cd
1 0 0 40000000 fffffe34 000001cd
0 0 0 40000000 fffffe34 000001cd
1 0 0 40000001 00000234 fffffdcd
0 0 0 40000001 00000234 fffffdcd
1 0 0 40000001 00000034 ffffffcd
0 0 0 40000001 00000034 ffffffcd
1 0 0 40000001 ffffff34 000000cd
0 0 0 40000001 ffffff34 000000cd
1 0 0 40000002 ffffffb4 0000004d
0 0 0 40000002 ffffffb4 0000004d
1 0 0 40000003 fffffff4 0000000d
0 0 0 40000003 fffffff4 0000000d
1 0 0 40000004 00000014 ffffffed
0 0 0 40000004 00000014 ffffffed
1 0 0 40000004 00000004 fffffffd
0 0 0 40000004 00000004 fffffffd
1 0 0 40000004 fffffffc 00000005
0 0 0 40000004 fffffffc 00000005
1 0 0 40000005 00000000 00000001
0 0 0 40000005 00000000 00000001
1 0 0 40000005 00000002 ffffffff
0 0 0 40000005 00000002 ffffffff
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
$finish called at time : 557 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 3243f6a9
1 0 0 26dd3b6a 00000000 3243f6a9
0 0 0 26dd3b6a 00000000 3243f6a9
1 0 0 26dd3b6a 26dd3b6a 00000000
0 0 0 26dd3b6a 26dd3b6a 00000000
1 0 0 136e9db5 3a4bd91f e25398fb
0 0 0 136e9db5 3a4bd91f e25398fb
1 0 0 220193fc 357031b2 f20153f8
0 0 0 220193fc 357031b2 f20153f8
1 0 0 28af9a32 312fff33 f9f6c29f
0 0 0 28af9a32 312fff33 f9f6c29f
1 0 0 2bc29a25 2ea50590 fdf56e16
0 0 0 2bc29a25 2ea50590 fdf56e16
1 0 0 2d37c251 2d46f0bf fff54372
0 0 0 2d37c251 2d46f0bf fff54372
1 0 0 2decde13 2c9211b6 00f53e1d
0 0 0 2decde13 2c9211b6 00f53e1d
1 0 0 2d93b9f0 2cedeb72 00753ec8
0 0 0 2d93b9f0 2cedeb72 00753ec8
1 0 0 2d66cc05 2d1b7f2b 00353edd
0 0 0 2d66cc05 2d1b7f2b 00353edd
1 0 0 2d503e46 2d323291 00153ee0
0 0 0 2d503e46 2d323291 00153ee0
1 0 0 2d44f1ba 2d3d86a0 00053ee0
0 0 0 2d44f1ba 2d3d86a0 00053ee0
1 0 0 2d3f4a0a 2d432f3e fffd3ee0
0 0 0 2d3f4a0a 2d432f3e fffd3ee0
1 0 0 2d421e3c 2d405b4a 00013ee0
0 0 0 2d421e3c 2d405b4a 00013ee0
1 0 0 2d40b43a 2d41c55a ffff3ee0
0 0 0 2d40b43a 2d41c55a ffff3ee0
1 0 0 2d416941 2d411058 00003ee0
0 0 0 2d416941 2d411058 00003ee0
1 0 0 2d410ebf 2d416ada ffffbee0
0 0 0 2d410ebf 2d416ada ffffbee0
1 0 0 2d413c00 2d413d99 fffffee0
0 0 0 2d413c00 2d413d99 fffffee0
1 0 0 2d4152a0 2d4126f9 00001ee0
0 0 0 2d4152a0 2d4126f9 00001ee0
1 0 0 2d414750 2d413249 00000ee0
0 0 0 2d414750 2d413249 00000ee0
1 0 0 2d4141a8 2d4137f1 000006e0
0 0 0 2d4141a8 2d4137f1 000006e0
1 0 0 2d413ed4 2d413ac5 000002e0
0 0 0 2d413ed4 2d413ac5 000002e0
1 0 0 2d413d6a 2d413c2f 000000e0
0 0 0 2d413d6a 2d413c2f 000000e0
1 0 0 2d413cb5 2d413ce4 ffffffe0
0 0 0 2d413cb5 2d413ce4 ffffffe0
1 0 0 2d413d0f 2d413c8a 00000060
0 0 0 2d413d0f 2d413c8a 00000060
1 0 0 2d413ce2 2d413cb7 00000020
0 0 0 2d413ce2 2d413cb7 00000020
1 0 0 2d413ccc 2d413ccd 00000000
0 0 0 2d413ccc 2d413ccd 00000000
1 0 0 2d413cc1 2d413cd8 fffffff0
0 0 0 2d413cc1 2d413cd8 fffffff0
1 0 0 2d413cc6 2d413cd3 fffffff8
0 0 0 2d413cc6 2d413cd3 fffffff8
1 0 0 2d413cc8 2d413cd1 fffffffc
0 0 0 2d413cc8 2d413cd1 fffffffc
1 0 0 2d413cc9 2d413cd0 fffffffe
0 0 0 2d413cc9 2d413cd0 fffffffe
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
$finish called at time : 557 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2410.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 3243f6a9
1 0 0 26dd3b6a 00000000 3243f6a9
0 0 0 26dd3b6a 00000000 3243f6a9
1 0 0 26dd3b6a 26dd3b6a 00000000
0 0 0 26dd3b6a 26dd3b6a 00000000
1 0 0 136e9db5 3a4bd91f e25398fb
0 0 0 136e9db5 3a4bd91f e25398fb
1 0 0 220193fc 357031b2 f20153f8
0 0 0 220193fc 357031b2 f20153f8
1 0 0 28af9a32 312fff33 f9f6c29f
0 0 0 28af9a32 312fff33 f9f6c29f
1 0 0 2bc29a25 2ea50590 fdf56e16
0 0 0 2bc29a25 2ea50590 fdf56e16
1 0 0 2d37c251 2d46f0bf fff54372
0 0 0 2d37c251 2d46f0bf fff54372
1 0 0 2decde13 2c9211b6 00f53e1d
0 0 0 2decde13 2c9211b6 00f53e1d
1 0 0 2d93b9f0 2cedeb72 00753ec8
0 0 0 2d93b9f0 2cedeb72 00753ec8
1 0 0 2d66cc05 2d1b7f2b 00353edd
0 0 0 2d66cc05 2d1b7f2b 00353edd
1 0 0 2d503e46 2d323291 00153ee0
0 0 0 2d503e46 2d323291 00153ee0
1 0 0 2d44f1ba 2d3d86a0 00053ee0
0 0 0 2d44f1ba 2d3d86a0 00053ee0
1 0 0 2d3f4a0a 2d432f3e fffd3ee0
0 0 0 2d3f4a0a 2d432f3e fffd3ee0
1 0 0 2d421e3c 2d405b4a 00013ee0
0 0 0 2d421e3c 2d405b4a 00013ee0
1 0 0 2d40b43a 2d41c55a ffff3ee0
0 0 0 2d40b43a 2d41c55a ffff3ee0
1 0 0 2d416941 2d411058 00003ee0
0 0 0 2d416941 2d411058 00003ee0
1 0 0 2d410ebf 2d416ada ffffbee0
0 0 0 2d410ebf 2d416ada ffffbee0
1 0 0 2d413c00 2d413d99 fffffee0
0 0 0 2d413c00 2d413d99 fffffee0
1 0 0 2d4152a0 2d4126f9 00001ee0
0 0 0 2d4152a0 2d4126f9 00001ee0
1 0 0 2d414750 2d413249 00000ee0
0 0 0 2d414750 2d413249 00000ee0
1 0 0 2d4141a8 2d4137f1 000006e0
0 0 0 2d4141a8 2d4137f1 000006e0
1 0 0 2d413ed4 2d413ac5 000002e0
0 0 0 2d413ed4 2d413ac5 000002e0
1 0 0 2d413d6a 2d413c2f 000000e0
0 0 0 2d413d6a 2d413c2f 000000e0
1 0 0 2d413cb5 2d413ce4 ffffffe0
0 0 0 2d413cb5 2d413ce4 ffffffe0
1 0 0 2d413d0f 2d413c8a 00000060
0 0 0 2d413d0f 2d413c8a 00000060
1 0 0 2d413ce2 2d413cb7 00000020
0 0 0 2d413ce2 2d413cb7 00000020
1 0 0 2d413ccc 2d413ccd 00000000
0 0 0 2d413ccc 2d413ccd 00000000
1 0 0 2d413cc1 2d413cd8 fffffff0
0 0 0 2d413cc1 2d413cd8 fffffff0
1 0 0 2d413cc6 2d413cd3 fffffff8
0 0 0 2d413cc6 2d413cd3 fffffff8
1 0 0 2d413cc8 2d413cd1 fffffffc
0 0 0 2d413cc8 2d413cd1 fffffffc
1 0 0 2d413cc9 2d413cd0 fffffffe
0 0 0 2d413cc9 2d413cd0 fffffffe
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
0 0 0 2d413cc9 2d413cd0 ffffffff
1 0 0 2d413cc9 2d413cd0 ffffffff
$finish called at time : 407 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close [ open C:/fft/cordic/cordic.srcs/sources_1/new/cordick.v w ]
add_files C:/fft/cordic/cordic.srcs/sources_1/new/cordick.v
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-6901] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [Synth 8-6901] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'sin_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'sin_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'cos_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'cos_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
WARNING: [Synth 8-6901] identifier 'beta' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
WARNING: [Synth 8-6901] identifier 'beta' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2410.660 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cordic' [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:58]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (1#1) [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2410.660 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2410.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2410.660 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2410.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 5a8279a0
1 0 0 26dd3b6a 00000000 5a8279a0
0 0 0 26dd3b6a 00000000 5a8279a0
1 0 0 26dd3b6a 26dd3b6a 283e82f7
0 0 0 26dd3b6a 26dd3b6a 283e82f7
1 0 0 136e9db5 3a4bd91f 0a921bf2
0 0 0 136e9db5 3a4bd91f 0a921bf2
1 0 0 04dba76e 3f27808c fae460f5
0 0 0 04dba76e 3f27808c fae460f5
1 0 0 0cc0977f 3e8c0b9f 02d9cf9c
0 0 0 0cc0977f 3e8c0b9f 02d9cf9c
1 0 0 08d7d6c6 3f581516 fedb2425
0 0 0 08d7d6c6 3f581516 fedb2425
1 0 0 0ad2976e 3f115660 00daf981
0 0 0 0ad2976e 3f115660 00daf981
1 0 0 09d65215 3f3ca0bd ffdafed6
0 0 0 09d65215 3f3ca0bd ffdafed6
1 0 0 0a54cb56 3f28f419 005afe2b
0 0 0 0a54cb56 3f28f419 005afe2b
1 0 0 0a15a262 3f3348e4 001afe40
0 0 0 0a15a262 3f3348e4 001afe40
1 0 0 09f608be 3f3853b5 fffafe43
0 0 0 09f608be 3f3853b5 fffafe43
1 0 0 0a05d6d2 3f35d633 000afe43
0 0 0 0a05d6d2 3f35d633 000afe43
1 0 0 09fdf018 3f3716ed 0002fe43
0 0 0 09fdf018 3f3716ed 0002fe43
1 0 0 09f9fca7 3f37b6cc fffefe43
0 0 0 09f9fca7 3f37b6cc fffefe43
1 0 0 09fbf664 3f3766fd 0000fe43
0 0 0 09fbf664 3f3766fd 0000fe43
1 0 0 09faf987 3f378eec fffffe43
0 0 0 09faf987 3f378eec fffffe43
1 0 0 09fb77f6 3f377af7 00007e43
0 0 0 09fb77f6 3f377af7 00007e43
1 0 0 09fb38bf 3f3784f2 00003e43
0 0 0 09fb38bf 3f3784f2 00003e43
1 0 0 09fb1924 3f3789ef 00001e43
0 0 0 09fb1924 3f3789ef 00001e43
1 0 0 09fb0957 3f378c6d 00000e43
0 0 0 09fb0957 3f378c6d 00000e43
1 0 0 09fb0171 3f378dac 00000643
0 0 0 09fb0171 3f378dac 00000643
1 0 0 09fafd7e 3f378e4b 00000243
0 0 0 09fafd7e 3f378e4b 00000243
1 0 0 09fafb85 3f378e9a 00000043
0 0 0 09fafb85 3f378e9a 00000043
1 0 0 09fafa89 3f378ec1 ffffff43
0 0 0 09fafa89 3f378ec1 ffffff43
1 0 0 09fafb07 3f378eae ffffffc3
0 0 0 09fafb07 3f378eae ffffffc3
1 0 0 09fafb46 3f378ea5 00000003
0 0 0 09fafb46 3f378ea5 00000003
1 0 0 09fafb27 3f378ea9 ffffffe3
0 0 0 09fafb27 3f378ea9 ffffffe3
1 0 0 09fafb36 3f378ea7 fffffff3
0 0 0 09fafb36 3f378ea7 fffffff3
1 0 0 09fafb3d 3f378ea6 fffffffb
0 0 0 09fafb3d 3f378ea6 fffffffb
1 0 0 09fafb40 3f378ea6 ffffffff
0 0 0 09fafb40 3f378ea6 ffffffff
1 0 0 09fafb41 3f378ea6 00000001
0 0 0 09fafb41 3f378ea6 00000001
1 0 0 09fafb41 3f378ea6 00000000
0 0 0 09fafb41 3f378ea6 00000000
1 0 0 09fafb41 3f378ea6 00000000
0 0 0 09fafb41 3f378ea6 00000000
1 0 0 09fafb41 3f378ea6 00000000
0 0 0 09fafb41 3f378ea6 00000000
1 0 0 09fafb41 3f378ea6 00000000
0 0 0 09fafb41 3f378ea6 00000000
1 0 0 09fafb41 3f378ea6 00000000
$finish called at time : 407 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2410.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 00000000
1 0 0 26dd3b6a 00000000 00000000
0 0 0 26dd3b6a 00000000 00000000
1 0 0 26dd3b6a 26dd3b6a cdbc0957
0 0 0 26dd3b6a 26dd3b6a cdbc0957
1 0 0 3a4bd91f 136e9db5 eb68705c
0 0 0 3a4bd91f 136e9db5 eb68705c
1 0 0 3f27808c 04dba76e fb162b59
0 0 0 3f27808c 04dba76e fb162b59
1 0 0 3fc2f579 fcf6b75d 030b9a00
0 0 0 3fc2f579 fcf6b75d 030b9a00
1 0 0 3ff38a04 00f2e6b4 ff0cee89
0 0 0 3ff38a04 00f2e6b4 ff0cee89
1 0 0 3ffb2139 fef34a64 010cc3e5
0 0 0 3ffb2139 fef34a64 010cc3e5
1 0 0 3fff5410 fff336e8 000cc93a
0 0 0 3fff5410 fff336e8 000cc93a
1 0 0 3fff6da3 00733590 ff8cc9e5
0 0 0 3fff6da3 00733590 ff8cc9e5
1 0 0 3fffe0d8 00333623 ffccc9d0
0 0 0 3fffe0d8 00333623 ffccc9d0
1 0 0 3ffffa73 00133633 ffecc9cd
0 0 0 3ffffa73 00133633 ffecc9cd
1 0 0 3fffff40 00033635 fffcc9cd
0 0 0 3fffff40 00033635 fffcc9cd
1 0 0 3fffffa6 fffb3636 0004c9cd
0 0 0 3fffffa6 fffb3636 0004c9cd
1 0 0 3ffffff3 ffff3635 0000c9cd
0 0 0 3ffffff3 ffff3635 0000c9cd
1 0 0 3ffffffa 00013634 fffec9cd
0 0 0 3ffffffa 00013634 fffec9cd
1 0 0 3ffffffe 00003635 ffffc9cd
0 0 0 3ffffffe 00003635 ffffc9cd
1 0 0 3ffffffe ffffb636 000049cd
0 0 0 3ffffffe ffffb636 000049cd
1 0 0 3fffffff fffff635 000009cd
0 0 0 3fffffff fffff635 000009cd
1 0 0 40000000 00001634 ffffe9cd
0 0 0 40000000 00001634 ffffe9cd
1 0 0 40000000 00000634 fffff9cd
0 0 0 40000000 00000634 fffff9cd
1 0 0 40000000 fffffe34 000001cd
0 0 0 40000000 fffffe34 000001cd
1 0 0 40000001 00000234 fffffdcd
0 0 0 40000001 00000234 fffffdcd
1 0 0 40000001 00000034 ffffffcd
0 0 0 40000001 00000034 ffffffcd
1 0 0 40000001 ffffff34 000000cd
0 0 0 40000001 ffffff34 000000cd
1 0 0 40000002 ffffffb4 0000004d
0 0 0 40000002 ffffffb4 0000004d
1 0 0 40000003 fffffff4 0000000d
0 0 0 40000003 fffffff4 0000000d
1 0 0 40000004 00000014 ffffffed
0 0 0 40000004 00000014 ffffffed
1 0 0 40000004 00000004 fffffffd
0 0 0 40000004 00000004 fffffffd
1 0 0 40000004 fffffffc 00000005
0 0 0 40000004 fffffffc 00000005
1 0 0 40000005 00000000 00000001
0 0 0 40000005 00000000 00000001
1 0 0 40000005 00000002 ffffffff
0 0 0 40000005 00000002 ffffffff
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
0 0 0 40000005 00000001 00000000
1 0 0 40000005 00000001 00000000
$finish called at time : 407 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2410.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  2 13:57:34 2019...
