{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450184280514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450184280518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 13:58:00 2015 " "Processing started: Tue Dec 15 13:58:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450184280518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450184280518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chenillard_pwm_adc -c chenillard_pwm_adc " "Command: quartus_map --read_settings_files=on --write_settings_files=off chenillard_pwm_adc -c chenillard_pwm_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450184280519 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450184280930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/single_pwm/single_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/single_pwm/single_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_pwm-pwm_arch " "Found design unit 1: single_pwm-pwm_arch" {  } { { "../single_pwm/single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290298 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_pwm " "Found entity 1: single_pwm" {  } { { "../single_pwm/single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450184290298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/segment7/segment7.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/segment7/segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7-digit_single " "Found design unit 1: segment7-digit_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290301 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 segment7-add_counter_single " "Found design unit 2: segment7-add_counter_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290301 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 segment7-sub_counter_single " "Found design unit 3: segment7-sub_counter_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 234 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290301 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450184290301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/quad_segment7/quad_segment7.vhd 6 1 " "Found 6 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/quad_segment7/quad_segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quad_segment7-digit_quad " "Found design unit 1: quad_segment7-digit_quad" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290303 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 quad_segment7-counter_quad " "Found design unit 2: quad_segment7-counter_quad" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290303 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 digit_quad_cfg " "Found design unit 3: digit_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290303 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add_counter_quad_cfg " "Found design unit 4: add_counter_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290303 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sub_counter_quad_cfg " "Found design unit 5: sub_counter_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290303 ""} { "Info" "ISGN_ENTITY_NAME" "1 quad_segment7 " "Found entity 1: quad_segment7" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450184290303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/chenillard_pwm/chenillard_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/chenillard_pwm/chenillard_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chenillard_pwm-chenillard_arch " "Found design unit 1: chenillard_pwm-chenillard_arch" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290306 ""} { "Info" "ISGN_ENTITY_NAME" "1 chenillard_pwm " "Found entity 1: chenillard_pwm" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450184290306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/adc/adc.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/adc/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-logic " "Found design unit 1: adc-logic" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290308 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adc_quad_segment_cfg " "Found design unit 2: adc_quad_segment_cfg" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 224 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290308 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450184290308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chenillard_pwm_adc.vhd 3 1 " "Found 3 design units, including 1 entities, in source file chenillard_pwm_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chenillard_pwm_adc-chenillard_pwm_adc_arch " "Found design unit 1: chenillard_pwm_adc-chenillard_pwm_adc_arch" {  } { { "chenillard_pwm_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290310 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 chenillard_pwm_adc_cfg " "Found design unit 2: chenillard_pwm_adc_cfg" {  } { { "chenillard_pwm_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290310 ""} { "Info" "ISGN_ENTITY_NAME" "1 chenillard_pwm_adc " "Found entity 1: chenillard_pwm_adc" {  } { { "chenillard_pwm_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184290310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450184290310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chenillard_pwm_adc " "Elaborating entity \"chenillard_pwm_adc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450184290343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chenillard_pwm chenillard_pwm:chenillard_pwm_entity " "Elaborating entity \"chenillard_pwm\" for hierarchy \"chenillard_pwm:chenillard_pwm_entity\"" {  } { { "chenillard_pwm_adc.vhd" "chenillard_pwm_entity" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450184290344 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena chenillard_pwm.vhd(49) " "VHDL Process Statement warning at chenillard_pwm.vhd(49): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450184290348 "|chenillard_pwm_adc|chenillard_pwm:chenillard_pwm_entity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_pwm chenillard_pwm:chenillard_pwm_entity\|single_pwm:\\pwms:0:pwm " "Elaborating entity \"single_pwm\" for hierarchy \"chenillard_pwm:chenillard_pwm_entity\|single_pwm:\\pwms:0:pwm\"" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "\\pwms:0:pwm" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450184290349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adc adc:adc_entity C:adc_quad_segment_cfg " "Elaborating entity \"adc\" using architecture \"C:adc_quad_segment_cfg\" for hierarchy \"adc:adc_entity\"" {  } { { "chenillard_pwm_adc.vhd" "adc_entity" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450184290356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "quad_segment7 adc:adc_entity\|quad_segment7:quad_segment7_1 C:digit_quad_cfg " "Elaborating entity \"quad_segment7\" using architecture \"C:digit_quad_cfg\" for hierarchy \"adc:adc_entity\|quad_segment7:quad_segment7_1\"" {  } { { "../adc/adc.vhd" "quad_segment7_1" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450184290416 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cout quad_segment7.vhd(10) " "Using initial value X (don't care) for net \"cout\" at quad_segment7.vhd(10)" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184290417 "|chenillard_pwm_adc|adc:adc_entity|quad_segment7:quad_segment7_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "segment7 adc:adc_entity\|quad_segment7:quad_segment7_1\|segment7:LSB_segment7 A:digit_single " "Elaborating entity \"segment7\" using architecture \"A:digit_single\" for hierarchy \"adc:adc_entity\|quad_segment7:quad_segment7_1\|segment7:LSB_segment7\"" {  } { { "../quad_segment7/quad_segment7.vhd" "LSB_segment7" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450184290418 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cout segment7.vhd(10) " "Using initial value X (don't care) for net \"cout\" at segment7.vhd(10)" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184290419 "|chenillard_pwm_adc|adc:adc_entity|quad_segment7:quad_segment7_1|segment7:LSB_segment7"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1450184293810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450184295436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450184295436 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1163 " "Implemented 1163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450184295633 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450184295633 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1098 " "Implemented 1098 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450184295633 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1450184295633 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450184295633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "793 " "Peak virtual memory: 793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450184295664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 13:58:15 2015 " "Processing ended: Tue Dec 15 13:58:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450184295664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450184295664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450184295664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450184295664 ""}
