{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 09:06:55 2018 " "Info: Processing started: Mon Jun 11 09:06:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RadarSingalProcess -c RadarSingalProcess " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off RadarSingalProcess -c RadarSingalProcess" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "RadarSingalProcess EP2S90F1020I4 " "Info: Selected device EP2S90F1020I4 for design \"RadarSingalProcess\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "HC230F1020I " "Info: Device HC230F1020I is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020C4 " "Info: Device EP2S60F1020C4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020I4 " "Info: Device EP2S60F1020I4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020C4ES " "Info: Device EP2S60F1020C4ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90F1020C4 " "Info: Device EP2S90F1020C4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S130F1020C4 " "Info: Device EP2S130F1020C4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S130F1020I4 " "Info: Device EP2S130F1020I4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S180F1020C4 " "Info: Device EP2S180F1020C4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S180F1020I4 " "Info: Device EP2S180F1020I4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ H19 " "Info: Pin ~DATA0~ is reserved at location H19" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 138040 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 64 " "Critical Warning: No exact pin location assignment(s) for 64 pins of 64 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_100 " "Info: Pin Clk_100 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { Clk_100 } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11570 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Da1_clk " "Info: Pin Da1_clk not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { Da1_clk } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 17 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Da1_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11571 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Da2_clk " "Info: Pin Da2_clk not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { Da2_clk } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 18 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Da2_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11572 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Da3_clk " "Info: Pin Da3_clk not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { Da3_clk } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 19 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Da3_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11573 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Da4_clk " "Info: Pin Da4_clk not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { Da4_clk } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 20 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Da4_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11574 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_I_Data_out\[0\] " "Info: Pin CH0_I_Data_out\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_I_Data_out[0] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 21 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_I_Data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11506 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_I_Data_out\[1\] " "Info: Pin CH0_I_Data_out\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_I_Data_out[1] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 21 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_I_Data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11507 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_I_Data_out\[2\] " "Info: Pin CH0_I_Data_out\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_I_Data_out[2] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 21 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_I_Data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11508 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_I_Data_out\[3\] " "Info: Pin CH0_I_Data_out\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_I_Data_out[3] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 21 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_I_Data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11509 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_I_Data_out\[4\] " "Info: Pin CH0_I_Data_out\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_I_Data_out[4] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 21 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_I_Data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11510 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_I_Data_out\[5\] " "Info: Pin CH0_I_Data_out\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_I_Data_out[5] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 21 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_I_Data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11511 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_I_Data_out\[6\] " "Info: Pin CH0_I_Data_out\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_I_Data_out[6] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 21 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_I_Data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11512 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_I_Data_out\[7\] " "Info: Pin CH0_I_Data_out\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_I_Data_out[7] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 21 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_I_Data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11513 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_I_Data_out\[8\] " "Info: Pin CH0_I_Data_out\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_I_Data_out[8] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 21 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_I_Data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11514 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_I_Data_out\[9\] " "Info: Pin CH0_I_Data_out\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_I_Data_out[9] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 21 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_I_Data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11515 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_I_Data_out\[10\] " "Info: Pin CH0_I_Data_out\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_I_Data_out[10] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 21 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_I_Data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11516 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_I_Data_out\[11\] " "Info: Pin CH0_I_Data_out\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_I_Data_out[11] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 21 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_I_Data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11517 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_I_Data_out\[12\] " "Info: Pin CH0_I_Data_out\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_I_Data_out[12] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 21 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_I_Data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11518 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_I_Data_out\[13\] " "Info: Pin CH0_I_Data_out\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_I_Data_out[13] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 21 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_I_Data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11519 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_Q_Data_out\[0\] " "Info: Pin CH0_Q_Data_out\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_Q_Data_out[0] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 22 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_Q_Data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11520 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_Q_Data_out\[1\] " "Info: Pin CH0_Q_Data_out\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_Q_Data_out[1] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 22 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_Q_Data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11521 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_Q_Data_out\[2\] " "Info: Pin CH0_Q_Data_out\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_Q_Data_out[2] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 22 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_Q_Data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11522 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_Q_Data_out\[3\] " "Info: Pin CH0_Q_Data_out\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_Q_Data_out[3] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 22 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_Q_Data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11523 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_Q_Data_out\[4\] " "Info: Pin CH0_Q_Data_out\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_Q_Data_out[4] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 22 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_Q_Data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11524 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_Q_Data_out\[5\] " "Info: Pin CH0_Q_Data_out\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_Q_Data_out[5] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 22 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_Q_Data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11525 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_Q_Data_out\[6\] " "Info: Pin CH0_Q_Data_out\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_Q_Data_out[6] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 22 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_Q_Data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11526 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_Q_Data_out\[7\] " "Info: Pin CH0_Q_Data_out\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_Q_Data_out[7] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 22 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_Q_Data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11527 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_Q_Data_out\[8\] " "Info: Pin CH0_Q_Data_out\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_Q_Data_out[8] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 22 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_Q_Data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11528 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_Q_Data_out\[9\] " "Info: Pin CH0_Q_Data_out\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_Q_Data_out[9] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 22 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_Q_Data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11529 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_Q_Data_out\[10\] " "Info: Pin CH0_Q_Data_out\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_Q_Data_out[10] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 22 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_Q_Data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11530 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_Q_Data_out\[11\] " "Info: Pin CH0_Q_Data_out\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_Q_Data_out[11] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 22 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_Q_Data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11531 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_Q_Data_out\[12\] " "Info: Pin CH0_Q_Data_out\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_Q_Data_out[12] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 22 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_Q_Data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11532 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_Q_Data_out\[13\] " "Info: Pin CH0_Q_Data_out\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH0_Q_Data_out[13] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 22 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_Q_Data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11533 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_I_Data_out\[0\] " "Info: Pin CH1_I_Data_out\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_I_Data_out[0] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 23 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_I_Data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11534 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_I_Data_out\[1\] " "Info: Pin CH1_I_Data_out\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_I_Data_out[1] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 23 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_I_Data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11535 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_I_Data_out\[2\] " "Info: Pin CH1_I_Data_out\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_I_Data_out[2] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 23 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_I_Data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11536 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_I_Data_out\[3\] " "Info: Pin CH1_I_Data_out\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_I_Data_out[3] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 23 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_I_Data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11537 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_I_Data_out\[4\] " "Info: Pin CH1_I_Data_out\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_I_Data_out[4] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 23 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_I_Data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11538 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_I_Data_out\[5\] " "Info: Pin CH1_I_Data_out\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_I_Data_out[5] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 23 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_I_Data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11539 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_I_Data_out\[6\] " "Info: Pin CH1_I_Data_out\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_I_Data_out[6] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 23 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_I_Data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11540 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_I_Data_out\[7\] " "Info: Pin CH1_I_Data_out\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_I_Data_out[7] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 23 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_I_Data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11541 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_I_Data_out\[8\] " "Info: Pin CH1_I_Data_out\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_I_Data_out[8] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 23 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_I_Data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11542 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_I_Data_out\[9\] " "Info: Pin CH1_I_Data_out\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_I_Data_out[9] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 23 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_I_Data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11543 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_I_Data_out\[10\] " "Info: Pin CH1_I_Data_out\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_I_Data_out[10] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 23 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_I_Data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11544 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_I_Data_out\[11\] " "Info: Pin CH1_I_Data_out\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_I_Data_out[11] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 23 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_I_Data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11545 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_I_Data_out\[12\] " "Info: Pin CH1_I_Data_out\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_I_Data_out[12] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 23 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_I_Data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11546 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_I_Data_out\[13\] " "Info: Pin CH1_I_Data_out\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_I_Data_out[13] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 23 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_I_Data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11547 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_Q_Data_out\[0\] " "Info: Pin CH1_Q_Data_out\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_Q_Data_out[0] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 24 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_Q_Data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11548 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_Q_Data_out\[1\] " "Info: Pin CH1_Q_Data_out\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_Q_Data_out[1] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 24 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_Q_Data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11549 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_Q_Data_out\[2\] " "Info: Pin CH1_Q_Data_out\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_Q_Data_out[2] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 24 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_Q_Data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11550 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_Q_Data_out\[3\] " "Info: Pin CH1_Q_Data_out\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_Q_Data_out[3] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 24 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_Q_Data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11551 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_Q_Data_out\[4\] " "Info: Pin CH1_Q_Data_out\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_Q_Data_out[4] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 24 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_Q_Data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11552 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_Q_Data_out\[5\] " "Info: Pin CH1_Q_Data_out\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_Q_Data_out[5] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 24 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_Q_Data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11553 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_Q_Data_out\[6\] " "Info: Pin CH1_Q_Data_out\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_Q_Data_out[6] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 24 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_Q_Data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11554 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_Q_Data_out\[7\] " "Info: Pin CH1_Q_Data_out\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_Q_Data_out[7] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 24 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_Q_Data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11555 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_Q_Data_out\[8\] " "Info: Pin CH1_Q_Data_out\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_Q_Data_out[8] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 24 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_Q_Data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11556 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_Q_Data_out\[9\] " "Info: Pin CH1_Q_Data_out\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_Q_Data_out[9] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 24 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_Q_Data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11557 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_Q_Data_out\[10\] " "Info: Pin CH1_Q_Data_out\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_Q_Data_out[10] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 24 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_Q_Data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11558 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_Q_Data_out\[11\] " "Info: Pin CH1_Q_Data_out\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_Q_Data_out[11] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 24 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_Q_Data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11559 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_Q_Data_out\[12\] " "Info: Pin CH1_Q_Data_out\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_Q_Data_out[12] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 24 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_Q_Data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11560 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_Q_Data_out\[13\] " "Info: Pin CH1_Q_Data_out\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { CH1_Q_Data_out[13] } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 24 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_Q_Data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11561 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Prf_out " "Info: Pin Prf_out not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { Prf_out } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 25 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Prf_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11575 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_25 " "Info: Pin Clk_25 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { Clk_25 } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_25" } } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11569 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "auto_stp_external_clock_1 " "Info: Pin auto_stp_external_clock_1 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { auto_stp_external_clock_1 } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_1" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 52373 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:Pll_U\|altpll:altpll_component\|pll Enhanced PLL " "Info: Implemented PLL \"PLL:Pll_U\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:Pll_U\|altpll:altpll_component\|_clk0 32 5 0 0 " "Info: Implementing clock multiplication of 32, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:Pll_U\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:Pll_U\|altpll:altpll_component\|_clk1 8 5 0 0 " "Info: Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:Pll_U\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:Pll_U\|altpll:altpll_component\|_clk2 4 1 0 0 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:Pll_U\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_25 (placed in PIN AM17 (CLK4p)) " "Info: Automatically promoted node Clk_25 (placed in PIN AM17 (CLK4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[1\] " "Info: Destination node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[1\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 137342 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[1\] " "Info: Destination node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[1\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 137344 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { Clk_25 } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_25" } } } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11569 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:Pll_U\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_12) " "Info: Automatically promoted node PLL:Pll_U\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_12)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:Pll_U|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11442 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:Pll_U\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_12) " "Info: Automatically promoted node PLL:Pll_U\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_12)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X46_Y0_N6 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X46_Y0_N6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X46_Y0_N5 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X46_Y0_N5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X46_Y0_N3 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X46_Y0_N3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X46_Y0_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X46_Y0_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:Pll_U|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11442 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:Pll_U\|altpll:altpll_component\|_clk2 (placed in counter C3 of PLL_12) " "Info: Automatically promoted node PLL:Pll_U\|altpll:altpll_component\|_clk2 (placed in counter C3 of PLL_12)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X46_Y0_N4 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X46_Y0_N4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:Pll_U|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11442 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_stp_external_clock_1 (placed in PIN U30 (CLK3p, Input)) " "Info: Automatically promoted node auto_stp_external_clock_1 (placed in PIN U30 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { auto_stp_external_clock_1 } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_1" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 52373 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 137045 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rst  " "Info: Automatically promoted node Rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|Fir_64_Q_1_st:fircore\|par_ctrl:Uctrl\|cnt\[2\] " "Info: Destination node pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|Fir_64_Q_1_st:fircore\|par_ctrl:Uctrl\|cnt\[2\]" {  } { { "par_ctrl.v" "" { Text "E:/tttt/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|par_ctrl:Uctrl|cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 19362 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|Fir_64_Q_1_st:fircore\|par_ctrl:Uctrl\|cnt\[1\] " "Info: Destination node pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|Fir_64_Q_1_st:fircore\|par_ctrl:Uctrl\|cnt\[1\]" {  } { { "par_ctrl.v" "" { Text "E:/tttt/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|par_ctrl:Uctrl|cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 19361 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddc:ddc_u\|Data_in_buffer\[0\]\[3\] " "Info: Destination node ddc:ddc_u\|Data_in_buffer\[0\]\[3\]" {  } { { "ddc.v" "" { Text "E:/tttt/ddc.v" 51 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddc:ddc_u|Data_in_buffer[0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11300 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddc:ddc_u\|Data_in_buffer\[0\]\[2\] " "Info: Destination node ddc:ddc_u\|Data_in_buffer\[0\]\[2\]" {  } { { "ddc.v" "" { Text "E:/tttt/ddc.v" 51 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddc:ddc_u|Data_in_buffer[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11301 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddc:ddc_u\|Data_in_buffer\[0\]\[1\] " "Info: Destination node ddc:ddc_u\|Data_in_buffer\[0\]\[1\]" {  } { { "ddc.v" "" { Text "E:/tttt/ddc.v" 51 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddc:ddc_u|Data_in_buffer[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11302 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddc:ddc_u\|Data_in_buffer\[0\]\[0\] " "Info: Destination node ddc:ddc_u\|Data_in_buffer\[0\]\[0\]" {  } { { "ddc.v" "" { Text "E:/tttt/ddc.v" 51 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddc:ddc_u|Data_in_buffer[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11354 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|Fir_64_Q_1_st:fircore\|par_ctrl:Uctrl\|cnt\[0\] " "Info: Destination node pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|Fir_64_Q_1_st:fircore\|par_ctrl:Uctrl\|cnt\[0\]" {  } { { "par_ctrl.v" "" { Text "E:/tttt/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|par_ctrl:Uctrl|cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 19357 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:PC_u\|Fir_64_I_1:Fir_I_1_u\|Fir_64_I_1_ast:Fir_64_I_1_ast_inst\|Fir_64_I_1_st:fircore\|par_ctrl:Uctrl\|cnt\[3\] " "Info: Destination node pc:PC_u\|Fir_64_I_1:Fir_I_1_u\|Fir_64_I_1_ast:Fir_64_I_1_ast_inst\|Fir_64_I_1_st:fircore\|par_ctrl:Uctrl\|cnt\[3\]" {  } { { "par_ctrl.v" "" { Text "E:/tttt/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|par_ctrl:Uctrl|cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 27816 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:PC_u\|Fir_64_I_1:Fir_I_1_u\|Fir_64_I_1_ast:Fir_64_I_1_ast_inst\|Fir_64_I_1_st:fircore\|par_ctrl:Uctrl\|cnt\[2\] " "Info: Destination node pc:PC_u\|Fir_64_I_1:Fir_I_1_u\|Fir_64_I_1_ast:Fir_64_I_1_ast_inst\|Fir_64_I_1_st:fircore\|par_ctrl:Uctrl\|cnt\[2\]" {  } { { "par_ctrl.v" "" { Text "E:/tttt/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|par_ctrl:Uctrl|cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 27815 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:PC_u\|Fir_64_I_1:Fir_I_1_u\|Fir_64_I_1_ast:Fir_64_I_1_ast_inst\|Fir_64_I_1_st:fircore\|par_ctrl:Uctrl\|cnt\[1\] " "Info: Destination node pc:PC_u\|Fir_64_I_1:Fir_I_1_u\|Fir_64_I_1_ast:Fir_64_I_1_ast_inst\|Fir_64_I_1_st:fircore\|par_ctrl:Uctrl\|cnt\[1\]" {  } { { "par_ctrl.v" "" { Text "E:/tttt/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|par_ctrl:Uctrl|cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 27814 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 26 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 11567 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 126559 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 50708 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|do_load_read_data " "Info: Destination node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|do_load_read_data" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 625 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 137174 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|do_advance_read_pointer " "Info: Destination node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|do_advance_read_pointer" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 623 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 137175 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 629 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 137178 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 137176 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Info: Destination node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 628 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 137177 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 137354 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 138022 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 126121 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 137510 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 52267 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 137947 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 137948 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 138023 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tttt/" 0 { } { { 0 { 0 ""} 0 137746 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Start inferring scan chains for DSP blocks" {  } {  } 1 0 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Inferring scan chains for DSP blocks is complete" {  } {  } 1 0 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "57 unused 3.3V 0 57 0 " "Info: Number of I/O pins in group: 57 (unused VREF, 3.3V VCCIO, 0 input, 57 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 95 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  95 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 96 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  96 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 87 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  87 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 88 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  88 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 96 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  96 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 96 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  96 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 88 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  88 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 5 85 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use undetermined 0 6 " "Info: I/O bank number 11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use 3.3V 5 1 " "Info: I/O bank number 12 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:25 " "Info: Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:06 " "Info: Fitter placement preparation operations ending: elapsed time is 00:01:06" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:06:03 " "Info: Fitter placement operations ending: elapsed time is 00:06:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.144 ns register register " "Info: Estimated most critical path is register to register delay of 6.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rst 1 REG LAB_X28_Y48 6126 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X28_Y48; Fanout = 6126; REG Node = 'Rst'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.423 ns) + CELL(0.435 ns) 3.858 ns pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|Fir_64_Q_1_st:fircore\|tdl_da_lc:Utdldalc23n\|data_out\[9\]~0 2 COMB LAB_X79_Y32 1280 " "Info: 2: + IC(3.423 ns) + CELL(0.435 ns) = 3.858 ns; Loc. = LAB_X79_Y32; Fanout = 1280; COMB Node = 'pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|Fir_64_Q_1_st:fircore\|tdl_da_lc:Utdldalc23n\|data_out\[9\]~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.858 ns" { Rst pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc23n|data_out[9]~0 } "NODE_NAME" } } { "tdl_da_lc.v" "" { Text "E:/tttt/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.858 ns) 6.144 ns pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|Fir_64_Q_1_st:fircore\|tdl_da_lc:Utdldalc16n\|data_out\[6\] 3 REG LAB_X78_Y22 16 " "Info: 3: + IC(1.428 ns) + CELL(0.858 ns) = 6.144 ns; Loc. = LAB_X78_Y22; Fanout = 16; REG Node = 'pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|Fir_64_Q_1_st:fircore\|tdl_da_lc:Utdldalc16n\|data_out\[6\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc23n|data_out[9]~0 pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc16n|data_out[6] } "NODE_NAME" } } { "tdl_da_lc.v" "" { Text "E:/tttt/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.293 ns ( 21.04 % ) " "Info: Total cell delay = 1.293 ns ( 21.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.851 ns ( 78.96 % ) " "Info: Total interconnect delay = 4.851 ns ( 78.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.144 ns" { Rst pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc23n|data_out[9]~0 pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc16n|data_out[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Info: Average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X45_Y11 X55_Y22 " "Info: Peak interconnect usage is 23% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:21 " "Info: Fitter routing operations ending: elapsed time is 00:01:21" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "62 " "Warning: Found 62 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Clk_100 0 " "Info: Pin \"Clk_100\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Da1_clk 0 " "Info: Pin \"Da1_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Da2_clk 0 " "Info: Pin \"Da2_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Da3_clk 0 " "Info: Pin \"Da3_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Da4_clk 0 " "Info: Pin \"Da4_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_I_Data_out\[0\] 0 " "Info: Pin \"CH0_I_Data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_I_Data_out\[1\] 0 " "Info: Pin \"CH0_I_Data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_I_Data_out\[2\] 0 " "Info: Pin \"CH0_I_Data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_I_Data_out\[3\] 0 " "Info: Pin \"CH0_I_Data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_I_Data_out\[4\] 0 " "Info: Pin \"CH0_I_Data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_I_Data_out\[5\] 0 " "Info: Pin \"CH0_I_Data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_I_Data_out\[6\] 0 " "Info: Pin \"CH0_I_Data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_I_Data_out\[7\] 0 " "Info: Pin \"CH0_I_Data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_I_Data_out\[8\] 0 " "Info: Pin \"CH0_I_Data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_I_Data_out\[9\] 0 " "Info: Pin \"CH0_I_Data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_I_Data_out\[10\] 0 " "Info: Pin \"CH0_I_Data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_I_Data_out\[11\] 0 " "Info: Pin \"CH0_I_Data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_I_Data_out\[12\] 0 " "Info: Pin \"CH0_I_Data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_I_Data_out\[13\] 0 " "Info: Pin \"CH0_I_Data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_Q_Data_out\[0\] 0 " "Info: Pin \"CH0_Q_Data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_Q_Data_out\[1\] 0 " "Info: Pin \"CH0_Q_Data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_Q_Data_out\[2\] 0 " "Info: Pin \"CH0_Q_Data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_Q_Data_out\[3\] 0 " "Info: Pin \"CH0_Q_Data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_Q_Data_out\[4\] 0 " "Info: Pin \"CH0_Q_Data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_Q_Data_out\[5\] 0 " "Info: Pin \"CH0_Q_Data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_Q_Data_out\[6\] 0 " "Info: Pin \"CH0_Q_Data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_Q_Data_out\[7\] 0 " "Info: Pin \"CH0_Q_Data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_Q_Data_out\[8\] 0 " "Info: Pin \"CH0_Q_Data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_Q_Data_out\[9\] 0 " "Info: Pin \"CH0_Q_Data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_Q_Data_out\[10\] 0 " "Info: Pin \"CH0_Q_Data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_Q_Data_out\[11\] 0 " "Info: Pin \"CH0_Q_Data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_Q_Data_out\[12\] 0 " "Info: Pin \"CH0_Q_Data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH0_Q_Data_out\[13\] 0 " "Info: Pin \"CH0_Q_Data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_I_Data_out\[0\] 0 " "Info: Pin \"CH1_I_Data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_I_Data_out\[1\] 0 " "Info: Pin \"CH1_I_Data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_I_Data_out\[2\] 0 " "Info: Pin \"CH1_I_Data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_I_Data_out\[3\] 0 " "Info: Pin \"CH1_I_Data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_I_Data_out\[4\] 0 " "Info: Pin \"CH1_I_Data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_I_Data_out\[5\] 0 " "Info: Pin \"CH1_I_Data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_I_Data_out\[6\] 0 " "Info: Pin \"CH1_I_Data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_I_Data_out\[7\] 0 " "Info: Pin \"CH1_I_Data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_I_Data_out\[8\] 0 " "Info: Pin \"CH1_I_Data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_I_Data_out\[9\] 0 " "Info: Pin \"CH1_I_Data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_I_Data_out\[10\] 0 " "Info: Pin \"CH1_I_Data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_I_Data_out\[11\] 0 " "Info: Pin \"CH1_I_Data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_I_Data_out\[12\] 0 " "Info: Pin \"CH1_I_Data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_I_Data_out\[13\] 0 " "Info: Pin \"CH1_I_Data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_Q_Data_out\[0\] 0 " "Info: Pin \"CH1_Q_Data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_Q_Data_out\[1\] 0 " "Info: Pin \"CH1_Q_Data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_Q_Data_out\[2\] 0 " "Info: Pin \"CH1_Q_Data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_Q_Data_out\[3\] 0 " "Info: Pin \"CH1_Q_Data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_Q_Data_out\[4\] 0 " "Info: Pin \"CH1_Q_Data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_Q_Data_out\[5\] 0 " "Info: Pin \"CH1_Q_Data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_Q_Data_out\[6\] 0 " "Info: Pin \"CH1_Q_Data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_Q_Data_out\[7\] 0 " "Info: Pin \"CH1_Q_Data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_Q_Data_out\[8\] 0 " "Info: Pin \"CH1_Q_Data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_Q_Data_out\[9\] 0 " "Info: Pin \"CH1_Q_Data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_Q_Data_out\[10\] 0 " "Info: Pin \"CH1_Q_Data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_Q_Data_out\[11\] 0 " "Info: Pin \"CH1_Q_Data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_Q_Data_out\[12\] 0 " "Info: Pin \"CH1_Q_Data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CH1_Q_Data_out\[13\] 0 " "Info: Pin \"CH1_Q_Data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Prf_out 0 " "Info: Pin \"Prf_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/tttt/RadarSingalProcess.fit.smsg " "Info: Generated suppressed messages file E:/tttt/RadarSingalProcess.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Info: Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 09:14:31 2018 " "Info: Processing ended: Mon Jun 11 09:14:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:07:36 " "Info: Elapsed time: 00:07:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:05 " "Info: Total CPU time (on all processors): 00:11:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
