Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri May 26 12:25:13 2017
| Host         : DESKTOP-IOPO116 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           16 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |              12 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------+------------------+------------------+----------------+
|      Clock Signal     |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+----------------------+------------------+------------------+----------------+
|  z_reg_i_2_n_0        |                      |                  |                1 |              1 |
|  clk_IBUF_BUFG        | P1/rx_data_reg[7][0] |                  |                1 |              1 |
|  clk_IBUF_BUFG        | P1/rx_data_reg[7][1] |                  |                1 |              1 |
|  clk_IBUF_BUFG        | P1/rx_data_reg[7][2] |                  |                1 |              1 |
|  clk_IBUF_BUFG        | P1/rx_data_reg[7][3] |                  |                1 |              1 |
|  clk_IBUF_BUFG        | P1/rx_data_reg[7][4] |                  |                1 |              1 |
|  clk_IBUF_BUFG        | P1/rx_data_reg[7][5] |                  |                1 |              1 |
|  clk_IBUF_BUFG        | P1/rx_data_reg[7][6] |                  |                1 |              1 |
|  clk_IBUF_BUFG        | P1/rx_data_reg[7][7] |                  |                1 |              1 |
|  aluop_reg[2]_i_2_n_0 |                      |                  |                2 |              3 |
|  clk_IBUF_BUFG        | P1/E[0]              |                  |                2 |              4 |
|  clk_IBUF_BUFG        |                      | P1/dbtn[0]       |                3 |              5 |
|  clk_IBUF_BUFG        |                      | baud_en1_i_1_n_0 |                3 |             11 |
|  clk_IBUF_BUFG        |                      | clear            |                4 |             16 |
|  clk_IBUF_BUFG        | P1/dbtn[1]           | P1/SR[0]         |               10 |             24 |
|  clk_IBUF_BUFG        |                      |                  |               13 |             41 |
|  clk_IBUF_BUFG        | P1/p_1_in            |                  |                6 |             48 |
|  clk_IBUF_BUFG        | memwr                |                  |               16 |             64 |
+-----------------------+----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 11     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


