
//codificação do circuito em VHDL
library IEEE
use IEE.std_logic_1164.ALL;

entity circuito is
    port 
        ( 
        A : in std_logic;
        B : in std_logic;
        X : out std_logic;
        );
end circuito;

architecture saida of circuito is

begin
    X <=  not A and B;
end saida;
