GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\projects\KRV32_new_counter\src\cpu.v'
Analyzing Verilog file 'C:\Gowin\projects\KRV32_new_counter\src\progmem.v'
Analyzing Verilog file 'C:\Gowin\projects\KRV32_new_counter\src\top.v'
Compiling module 'top'("C:\Gowin\projects\KRV32_new_counter\src\top.v":4)
Compiling module 'cpu'("C:\Gowin\projects\KRV32_new_counter\src\cpu.v":11)
Extracting RAM for identifier 'regfile'("C:\Gowin\projects\KRV32_new_counter\src\cpu.v":21)
Compiling module 'progmem'("C:\Gowin\projects\KRV32_new_counter\src\progmem.v":5)
Extracting RAM for identifier 'PROGMEM'("C:\Gowin\projects\KRV32_new_counter\src\progmem.v":15)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Gowin\projects\KRV32_new_counter\impl\gwsynthesis\KRV32_new_counter.vg" completed
[100%] Generate report file "C:\Gowin\projects\KRV32_new_counter\impl\gwsynthesis\KRV32_new_counter_syn.rpt.html" completed
GowinSynthesis finish
