{"vcs1":{"timestamp_begin":1699256129.938244029, "rt":0.93, "ut":0.41, "st":0.28}}
{"vcselab":{"timestamp_begin":1699256130.960899806, "rt":1.03, "ut":0.57, "st":0.25}}
{"link":{"timestamp_begin":1699256132.055011435, "rt":0.55, "ut":0.19, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699256129.108871166}
{"VCS_COMP_START_TIME": 1699256129.108871166}
{"VCS_COMP_END_TIME": 1699256132.704597834}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338044}}
{"stitch_vcselab": {"peak_mem": 222604}}
