-- VHDL for IBM SMS ALD page 15.55.08.1
-- Title: E CH UNIT SELECT REGISTER
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/17/2020 10:24:17 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_55_08_1_E_CH_UNIT_SELECT_REGISTER is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_E_CH_RESET:	 in STD_LOGIC;
		MS_CONTROL_REG_DISABLE:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_C_CHAR_BIT:	 in STD_LOGIC;
		PS_SET_E_CH_UNIT_SEL_REG:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_B_BIT:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_A_BIT:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_8_BIT:	 in STD_LOGIC;
		PS_E_CH_U_SEL_REG_C_BIT:	 out STD_LOGIC;
		PS_E_CH_U_SEL_REG_NOT_C_BIT:	 out STD_LOGIC;
		PS_E_CH_U_SEL_REG_NOT_B_BIT:	 out STD_LOGIC;
		PS_E_CH_U_SEL_REG_B_BIT:	 out STD_LOGIC;
		PS_E_CH_U_SEL_REG_NOT_A_BIT:	 out STD_LOGIC;
		PS_E_CH_U_SEL_REG_A_BIT:	 out STD_LOGIC;
		PS_E_CH_U_SEL_REG_NOT_8_BIT:	 out STD_LOGIC;
		PS_E_CH_U_SEL_REG_8_BIT:	 out STD_LOGIC);
end ALD_15_55_08_1_E_CH_UNIT_SELECT_REGISTER;

architecture behavioral of ALD_15_55_08_1_E_CH_UNIT_SELECT_REGISTER is 

	signal OUT_4A_R: STD_LOGIC;
	signal OUT_4A_R_Latch: STD_LOGIC;
	signal OUT_3A_G: STD_LOGIC;
	signal OUT_3A_G_Latch: STD_LOGIC;
	signal OUT_2A_NoPin: STD_LOGIC;
	signal OUT_1A_R: STD_LOGIC;
	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_2B_NoPin: STD_LOGIC;
	signal OUT_1B_D: STD_LOGIC;
	signal OUT_4C_F: STD_LOGIC;
	signal OUT_4C_F_Latch: STD_LOGIC;
	signal OUT_3C_NoPin: STD_LOGIC;
	signal OUT_3C_NoPin_Latch: STD_LOGIC;
	signal OUT_1C_E: STD_LOGIC;
	signal OUT_5D_R: STD_LOGIC;
	signal OUT_1D_D: STD_LOGIC;
	signal OUT_4E_F: STD_LOGIC;
	signal OUT_4E_F_Latch: STD_LOGIC;
	signal OUT_3E_NoPin: STD_LOGIC;
	signal OUT_3E_NoPin_Latch: STD_LOGIC;
	signal OUT_1E_E: STD_LOGIC;
	signal OUT_5F_R: STD_LOGIC;
	signal OUT_1F_D: STD_LOGIC;
	signal OUT_4G_P: STD_LOGIC;
	signal OUT_4G_P_Latch: STD_LOGIC;
	signal OUT_3G_NoPin: STD_LOGIC;
	signal OUT_3G_NoPin_Latch: STD_LOGIC;
	signal OUT_1G_B: STD_LOGIC;
	signal OUT_5H_R: STD_LOGIC;
	signal OUT_1H_C: STD_LOGIC;

begin

	OUT_4A_R_Latch <= NOT(MS_E_CH_RESET AND OUT_3A_G );
	OUT_3A_G_Latch <= NOT(OUT_4A_R AND OUT_5B_NoPin );
	OUT_2A_NoPin <= NOT(OUT_3A_G AND MS_CONTROL_REG_DISABLE );
	OUT_1A_R <= NOT OUT_2A_NoPin;
	OUT_5B_NoPin <= NOT(PS_ASSEMBLY_CH_C_CHAR_BIT AND PS_SET_E_CH_UNIT_SEL_REG );
	OUT_2B_NoPin <= NOT(OUT_4A_R AND MS_CONTROL_REG_DISABLE );
	OUT_1B_D <= NOT OUT_2B_NoPin;
	OUT_4C_F_Latch <= NOT(MS_E_CH_RESET AND OUT_3C_NoPin );
	OUT_3C_NoPin_Latch <= NOT(OUT_4C_F AND OUT_5D_R );
	OUT_1C_E <= NOT OUT_3C_NoPin;
	OUT_5D_R <= NOT(PS_ASSEMBLY_CH_B_BIT AND PS_SET_E_CH_UNIT_SEL_REG );
	OUT_1D_D <= NOT OUT_4C_F;
	OUT_4E_F_Latch <= NOT(MS_E_CH_RESET AND OUT_3E_NoPin );
	OUT_3E_NoPin_Latch <= NOT(OUT_4E_F AND OUT_5F_R );
	OUT_1E_E <= NOT OUT_3E_NoPin;
	OUT_5F_R <= NOT(PS_ASSEMBLY_CH_A_BIT AND PS_SET_E_CH_UNIT_SEL_REG );
	OUT_1F_D <= NOT OUT_4E_F;
	OUT_4G_P_Latch <= NOT(MS_E_CH_RESET AND OUT_3G_NoPin );
	OUT_3G_NoPin_Latch <= NOT(OUT_4G_P AND OUT_5H_R );
	OUT_1G_B <= NOT OUT_3G_NoPin;
	OUT_5H_R <= NOT(PS_ASSEMBLY_CH_8_BIT AND PS_SET_E_CH_UNIT_SEL_REG );
	OUT_1H_C <= NOT OUT_4G_P;

	PS_E_CH_U_SEL_REG_C_BIT <= OUT_1A_R;
	PS_E_CH_U_SEL_REG_NOT_C_BIT <= OUT_1B_D;
	PS_E_CH_U_SEL_REG_NOT_B_BIT <= OUT_1C_E;
	PS_E_CH_U_SEL_REG_B_BIT <= OUT_1D_D;
	PS_E_CH_U_SEL_REG_NOT_A_BIT <= OUT_1E_E;
	PS_E_CH_U_SEL_REG_A_BIT <= OUT_1F_D;
	PS_E_CH_U_SEL_REG_NOT_8_BIT <= OUT_1G_B;
	PS_E_CH_U_SEL_REG_8_BIT <= OUT_1H_C;

	Latch_4A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4A_R_Latch,
		Q => OUT_4A_R,
		QBar => OPEN );

	Latch_3A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3A_G_Latch,
		Q => OUT_3A_G,
		QBar => OPEN );

	Latch_4C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4C_F_Latch,
		Q => OUT_4C_F,
		QBar => OPEN );

	Latch_3C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3C_NoPin_Latch,
		Q => OUT_3C_NoPin,
		QBar => OPEN );

	Latch_4E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4E_F_Latch,
		Q => OUT_4E_F,
		QBar => OPEN );

	Latch_3E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3E_NoPin_Latch,
		Q => OUT_3E_NoPin,
		QBar => OPEN );

	Latch_4G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4G_P_Latch,
		Q => OUT_4G_P,
		QBar => OPEN );

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_NoPin_Latch,
		Q => OUT_3G_NoPin,
		QBar => OPEN );


end;
