$date
	Sun Feb 18 15:56:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decode_64_tb $end
$var wire 64 ! valB [63:0] $end
$var wire 64 " valA [63:0] $end
$var reg 960 # R [959:0] $end
$var reg 1 $ clk $end
$var reg 4 % icode [3:0] $end
$var reg 4 & rA [3:0] $end
$var reg 4 ' rB [3:0] $end
$scope module uut1 $end
$var wire 960 ( R [959:0] $end
$var wire 1 $ clk $end
$var wire 4 ) icode [3:0] $end
$var wire 4 * rA [3:0] $end
$var wire 4 + rB [3:0] $end
$var reg 64 , valA [63:0] $end
$var reg 64 - valB [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
b1100 +
b1 *
b0 )
bx000000000111100000000000110010000000000101000000000000011110000000000010100000000000001010000000001101111000000011011110000000101001101000000110111100000001000101011000001010011010000001100001001000001101111000000001111100111 (
b1100 '
b1 &
b0 %
1$
bx000000000111100000000000110010000000000101000000000000011110000000000010100000000000001010000000001101111000000011011110000000101001101000000110111100000001000101011000001010011010000001100001001000001101111000000001111100111 #
bx "
bx !
$end
#5
0$
#10
1$
b10 '
b10 +
b0 &
b0 *
b1 %
b1 )
#15
0$
#20
b0 !
b0 -
b10100 "
b10100 ,
1$
b1 '
b1 +
b1010 &
b1010 *
b10 %
b10 )
#25
0$
#30
1$
b11 %
b11 )
b1100 '
b1100 +
b1101 &
b1101 *
#35
0$
#40
b1010011010 !
b1010011010 -
b1100001001 "
b1100001001 ,
1$
b100 %
b100 )
b11 '
b11 +
b10 &
b10 *
#45
0$
#50
b110111100 !
b110111100 -
1$
b101 %
b101 )
b101 '
b101 +
b1101 &
b1101 *
#55
0$
#60
b11011110 !
b11011110 -
b10100 "
b10100 ,
1$
b110 %
b110 )
b111 '
b111 +
b1010 &
b1010 *
#65
0$
#70
1$
b111 %
b111 )
b110 &
b110 *
#75
0$
#80
b1000101011 !
b1000101011 -
1$
b1000 %
b1000 )
b1101 &
b1101 *
#85
0$
#90
b1000101011 "
b1000101011 ,
1$
b1001 %
b1001 )
b1100 '
b1100 +
b1011 &
b1011 *
#95
0$
#100
b110111100 "
b110111100 ,
1$
b1010 %
b1010 )
b10 '
b10 +
b101 &
b101 *
#105
0$
#110
b1000101011 "
b1000101011 ,
1$
b1011 %
b1011 )
b111 '
b111 +
b1 &
b1 *
