
---------- Begin Simulation Statistics ----------
final_tick                                 4930811000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180345                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866024                       # Number of bytes of host memory used
host_op_rate                                   205191                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    55.45                       # Real time elapsed on the host
host_tick_rate                               88924208                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000007                       # Number of instructions simulated
sim_ops                                      11377760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004931                       # Number of seconds simulated
sim_ticks                                  4930811000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.819269                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1042758                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1044646                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33687                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1517970                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 92                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             435                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              343                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1892082                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  158015                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           94                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2996163                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3002125                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             33243                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1493731                       # Number of branches committed
system.cpu.commit.bw_lim_events                928238                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1989816                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10030363                       # Number of instructions committed
system.cpu.commit.committedOps               11408116                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9525875                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.197592                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.509214                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6921134     72.66%     72.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       800139      8.40%     81.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       241623      2.54%     83.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       221949      2.33%     85.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       196738      2.07%     87.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        97673      1.03%     89.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        71004      0.75%     89.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        47377      0.50%     90.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       928238      9.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9525875                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109864                       # Number of function calls committed.
system.cpu.commit.int_insts                  10459677                       # Number of committed integer instructions.
system.cpu.commit.loads                       2765064                       # Number of loads committed
system.cpu.commit.membars                          71                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6770582     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          207714      1.82%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          20205      0.18%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          37098      0.33%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            10      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           17      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           3316      0.03%     61.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         20209      0.18%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2765064     24.24%     86.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1583821     13.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11408116                       # Class of committed instruction
system.cpu.commit.refs                        4348885                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     81296                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000007                       # Number of Instructions Simulated
system.cpu.committedOps                      11377760                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.986162                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.986162                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               6667626                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   462                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1008280                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13803453                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   852008                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1992408                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36116                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1596                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                243562                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1892082                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1198670                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8503151                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 11223                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12450248                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   73120                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.191863                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1251910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1200865                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.262495                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9791720                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.450669                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.737142                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7053975     72.04%     72.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   246281      2.52%     74.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   485156      4.95%     79.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   274850      2.81%     82.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   212341      2.17%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   179082      1.83%     86.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    96309      0.98%     87.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   109034      1.11%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1134692     11.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9791720                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           69903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35465                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1638066                       # Number of branches executed
system.cpu.iew.exec_nop                         38484                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.292987                       # Inst execution rate
system.cpu.iew.exec_refs                      4955405                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1741743                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  630864                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3266401                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                205                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1059                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1845665                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13439519                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3213662                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57487                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12750953                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4606                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                629441                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36116                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                634356                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         61674                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            36134                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       167987                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       501329                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       261841                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            173                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16795                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18670                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  13113394                       # num instructions consuming a value
system.cpu.iew.wb_count                      12474171                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.599267                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7858422                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.264921                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12514368                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16599771                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9636483                       # number of integer regfile writes
system.cpu.ipc                               1.014033                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.014033                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7465705     58.29%     58.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               244562      1.91%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               26674      0.21%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               45097      0.35%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 10      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              17      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4843      0.04%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              33261      0.26%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3237102     25.27%     86.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1751071     13.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12808444                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      225648                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017617                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   52985     23.48%     23.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    106      0.05%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     23.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    22      0.01%     23.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   96      0.04%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 123742     54.84%     78.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 48678     21.57%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12923296                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           35430276                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12365574                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15241930                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13400830                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12808444                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 205                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2023235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17534                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             43                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1704700                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9791720                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.308089                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.212200                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6432765     65.70%     65.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              559182      5.71%     71.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              598022      6.11%     77.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              548574      5.60%     83.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              437616      4.47%     87.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              396574      4.05%     91.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              309889      3.16%     94.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              257956      2.63%     97.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              251142      2.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9791720                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.298817                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 110790                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             221510                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       108597                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            182508                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             45992                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            98778                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3266401                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1845665                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9418637                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60935                       # number of misc regfile writes
system.cpu.numCycles                          9861623                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1427048                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11629682                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 147587                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   991916                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 972969                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6588                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22167841                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13638074                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13961720                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2084612                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1708866                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36116                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2862306                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2331983                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17894943                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2389722                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              47481                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1261555                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            206                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           111296                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     21959741                       # The number of ROB reads
system.cpu.rob.rob_writes                    27061926                       # The number of ROB writes
system.cpu.timesIdled                             961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83550                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   86651                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        168098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       120099                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          321                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       241478                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            321                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15754                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        62617                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4929                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27405                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27405                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15754                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         57376                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       211240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6769664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6769664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100535                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100535    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100535                       # Request fanout histogram
system.membus.reqLayer0.occupancy           433355250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          229615000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4930811000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             25956                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       175581                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1494                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10891                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38047                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38047                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1750                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24206                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        57376                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        57376                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       357863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                362857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       207616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11213888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11421504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           67867                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4007488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           189246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001701                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041214                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 188924     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    322      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             189246                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          235197000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122068997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2625998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4930811000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  920                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19924                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20844                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 920                       # number of overall hits
system.l2.overall_hits::.cpu.data               19924                       # number of overall hits
system.l2.overall_hits::total                   20844                       # number of overall hits
system.l2.demand_misses::.cpu.inst                830                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42329                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43159                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               830                       # number of overall misses
system.l2.overall_misses::.cpu.data             42329                       # number of overall misses
system.l2.overall_misses::total                 43159                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67475500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3927393500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3994869000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67475500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3927393500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3994869000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62253                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                64003                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62253                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               64003                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.474286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.679951                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.674328                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.474286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.679951                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.674328                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81295.783133                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92782.572232                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92561.667323                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81295.783133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92782.572232                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92561.667323                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               62617                       # number of writebacks
system.l2.writebacks::total                     62617                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43159                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43159                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59175500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3504103500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3563279000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59175500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3504103500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3563279000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.474286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.679951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.674328                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.474286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.679951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.674328                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71295.783133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82782.572232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82561.667323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71295.783133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82782.572232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82561.667323                       # average overall mshr miss latency
system.l2.replacements                          67867                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       112964                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           112964                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       112964                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       112964                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1493                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1493                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1493                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1493                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10642                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           27405                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27405                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2632002000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2632002000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.720293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.720293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96040.941434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96040.941434                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        27405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2357952000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2357952000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.720293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.720293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86040.941434                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86040.941434                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            920                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                920                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67475500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67475500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.474286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.474286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81295.783133                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81295.783133                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59175500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59175500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.474286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.474286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71295.783133                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71295.783133                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14924                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14924                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1295391500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1295391500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.616541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.616541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86799.216028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86799.216028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14924                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14924                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1146151500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1146151500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.616541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.616541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76799.216028                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76799.216028                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        57376                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           57376                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        57376                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         57376                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        57376                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        57376                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1115603000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1115603000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19443.722114                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19443.722114                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4930811000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30983.174810                       # Cycle average of tags in use
system.l2.tags.total_refs                      184101                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100635                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.829393                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   16365.174779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       181.181196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14436.818835                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.499425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.440577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945531                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          794                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7909                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23981                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2032451                       # Number of tag accesses
system.l2.tags.data_accesses                  2032451                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4930811000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          53120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2709056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2762176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4007488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4007488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        62617                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62617                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10773076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         549413879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             560186955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10773076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10773076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      812744192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            812744192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      812744192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10773076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        549413879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1372931147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000365280500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2546                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2546                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              123324                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              60960                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43159                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62617                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43159                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62617                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4098                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    977300000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  215750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1786362500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22648.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41398.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        17                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30255                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   44936                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43159                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62617                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     40                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        30544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.537978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.107697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.713005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12681     41.52%     41.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10071     32.97%     74.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2899      9.49%     83.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1300      4.26%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          847      2.77%     91.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          327      1.07%     92.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          222      0.73%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          222      0.73%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1975      6.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30544                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.943048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.602606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2545     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2546                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.583661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.147758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     31.988620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23          2342     91.99%     91.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             5      0.20%     92.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            17      0.67%     92.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             5      0.20%     93.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            14      0.55%     93.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             1      0.04%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             4      0.16%     93.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             3      0.12%     93.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            14      0.55%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             5      0.20%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            4      0.16%     94.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111           10      0.39%     95.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119           29      1.14%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127           13      0.51%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           35      1.37%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            5      0.20%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            9      0.35%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            1      0.04%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            3      0.12%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            4      0.16%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            4      0.16%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            1      0.04%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            2      0.08%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            4      0.16%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            1      0.04%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            3      0.12%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            1      0.04%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            2      0.08%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            1      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295            1      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-407            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2546                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2761600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4005760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2762176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4007488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       560.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       812.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    560.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    812.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4930698500                       # Total gap between requests
system.mem_ctrls.avgGap                      46614.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2708480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4005760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 10773075.666457302868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 549297062.896955490112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 812393742.124774217606                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62617                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24993750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1761368750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 103136581250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30112.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41611.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1647101.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            111762420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             59395545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           152817420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          162034020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     389067120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1846797150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        338233920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3060107595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.609388                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    852061000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    164580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3914170000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            106357440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56518935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           155273580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          164685780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     389067120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1854742380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        331543200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3058188435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        620.220170                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    835351750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    164580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3930879250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4930811000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1196646                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1196646                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1196646                       # number of overall hits
system.cpu.icache.overall_hits::total         1196646                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2022                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2022                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2022                       # number of overall misses
system.cpu.icache.overall_misses::total          2022                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     97544998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     97544998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     97544998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     97544998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1198668                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1198668                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1198668                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1198668                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001687                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48241.838773                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48241.838773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48241.838773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48241.838773                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1032                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1494                       # number of writebacks
system.cpu.icache.writebacks::total              1494                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          272                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          272                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1750                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1750                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1750                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1750                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     79985998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     79985998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     79985998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     79985998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001460                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001460                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001460                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001460                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45706.284571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45706.284571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45706.284571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45706.284571                       # average overall mshr miss latency
system.cpu.icache.replacements                   1494                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1196646                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1196646                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2022                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2022                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     97544998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     97544998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1198668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1198668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48241.838773                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48241.838773                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          272                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          272                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     79985998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     79985998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45706.284571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45706.284571                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4930811000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.401981                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1198396                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1750                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            684.797714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.401981                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          251                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2399086                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2399086                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4930811000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4930811000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4930811000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4930811000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4930811000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4185104                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4185104                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4185149                       # number of overall hits
system.cpu.dcache.overall_hits::total         4185149                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       359563                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         359563                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       359576                       # number of overall misses
system.cpu.dcache.overall_misses::total        359576                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18647269310                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18647269310                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18647269310                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18647269310                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4544667                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4544667                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4544725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4544725                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.079118                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.079118                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.079119                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.079119                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51860.923705                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51860.923705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51859.048741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51859.048741                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1363861                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          570                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             69814                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.535638                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       112964                       # number of writebacks
system.cpu.dcache.writebacks::total            112964                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       239949                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       239949                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       239949                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       239949                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       119614                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       119614                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119627                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119627                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6075967082                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6075967082                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6076285582                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6076285582                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026320                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026320                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026322                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026322                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50796.454278                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50796.454278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50793.596613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50793.596613                       # average overall mshr miss latency
system.cpu.dcache.replacements                 118605                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2887840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2887840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        73074                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         73074                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4081833500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4081833500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2960914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2960914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55858.903304                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55858.903304                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        48881                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        48881                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1432206000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1432206000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59199.189848                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59199.189848                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1297264                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1297264                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       229147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       229147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12673865246                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12673865246                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.150121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.150121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55308.885763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55308.885763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       191068                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       191068                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2809532518                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2809532518                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024947                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024947                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73781.678038                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73781.678038                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           58                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           58                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.224138                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.224138                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       318500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       318500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.224138                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.224138                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        24500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        24500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   1891570564                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   1891570564                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32987.523351                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32987.523351                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   1834228564                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   1834228564                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31987.523351                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31987.523351                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       124500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       124500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.033708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.033708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        41500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        41500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.022472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.022472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        42250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        42250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4930811000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.376270                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4304935                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119629                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.985714                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.376270                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991578                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991578                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          620                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9209399                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9209399                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4930811000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4930811000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
