 2
雙變數複數型多項式餘數數碼系統之研究 
與數位複數型信號處理 IP 模組之設計(2/2) 
“Bivariate Polynomial RNS Arithmetic System and 
Digital Complex Signal Processing IP Design” 
 
一、中文摘要 
在第一年計劃中，我們提出雙變數複數型多項式餘數數碼系統(Bivariate Polynomial 
RNS；BPRNS)的演算法與完成其硬體架構設計。延續第一年的成果，BPRNS 的運算架
構中必需使用到大量的 diminished-one modulo 2n+1 加法運算，因此我們提出高效能之迴
旋進位選擇式(Circular-Carry-Selection, CCS) diminished-one modulo 2n+1 加法器，以提昇
整體 BPRNS IP 模組的運算效能。其設計目標如下： 
1. 低複雜度之 modulo 2n+1 加法演算法推導； 
2. 提出簡單且具有高規則性的 CCS modulo 2n+1 加法器硬體架構； 
3. 面積與速度的雙重考量下，完成高效能之 CCS modulo 2n+1 加法器之超大型積體電
路晶片設計。 
關鍵詞：餘數數碼系統、演算法、超大型積體電路 
Abstract 
In last year, we proposed a Bivariate Polynomial RNS (BPRNS) and achieved its 
hardware architecture design.  BPRNS is a fast arithmetic system which can efficiently 
perform a complex linear convolution. BPRNS needs a number of diminished-one modulo 
2n+1 addition. For the proposal in this year, we firstly propose a new 
Circular-Carry-Selection (CCS) technique and then  realize the efficient VLSI 
implementation of diminished-one modulo 2n+1 adder based on CCS approach. This is 
helpful to improve the computational performance of the BPRNS IP module. The design 
concepts are given by following: 
1) To derive the low-complexity addition algorithm； 
2) To proposed a simple and highly-regular computational architecture； 
3) By considering the area-delay space, the resulting VLSI implementation can exhibit 
an improved performance compared with famous existing works. 
Keywords: residue number system, algorithm, VLSI 
 
二、計劃緣由與目的 
餘數系統本身具有、高平行度、無傳遞延遲、模組化以及減少資料運算長度
(strength)與位元變化(bit activity)機率[1,2]等特性。在第一年的計劃中，我們開發出新
 4
其中 ∑ ∏−+
=
+
+=
++ ⎟⎟⎠
⎞
⎜⎜⎝
⎛+=
1
1
0,
dri
rij
j
dri
jk
kdridri gpgc 。 
第 i 個 GCCS 加法器方塊產生 r 位元 dri
dri
rik
kdridri ppcs +
+
=
+
∗
+ ⊕⎟⎟⎠
⎞
⎜⎜⎝
⎛ += ∏0,0,  ( 01 =∗−ric ) 與 
dridridri pcs ++∗ + ⊕= 0,1,  ( 11 =∗−ric ) for ( )1,,0 −= rd K 。 進位信號 ∗ −1ric 被利用來選擇 ∗ + 0,dris 或 ∗ + 1,dris
的結果。其結果是由 CCG 運算方塊來產生的，其運算邏輯方程式如下： 
∏∑ ∏
=
−
−
= +=
∗
− +⎟⎟⎠
⎞
⎜⎜⎝
⎛+=
i
l
lnj
i
j
i
jl
liri GPGGGGPGGc
0
1
1
0 1
1    (4) 
其中 j
m
j
m
jl
lmn GGGPGGG ∑ ∏−
=
−
+=
−− ⎟⎟⎠
⎞
⎜⎜⎝
⎛+=
2
0
1
1
11 。 
在式(4)我們定義 group generate 信號與 group propagate 信號分別為 ( ) += −+ 1rrii gGG  
( )( )∑ ∏−+
=
−+
+= ⎟
⎟
⎠
⎞
⎜⎜⎝
⎛2
0
1
1
rri
j
j
rri
jk
k gp 與
( )∏−+
=
=
1rri
rik
ki pGP 。由於 { }1,01 ∈−nG ，式(4)可以改寫為 
  
1 if ,
0 if ,
11,1
10,1
1 ⎪⎩
⎪⎨
⎧
=
==
−
∗
−
−
∗
−∗
−
nri
nri
ri Gc
Gc
c  for ( )1,,0 −= mi K   (5) 
其中 ∏∑ ∏
=
−
= +=
∗
− +⎟⎟⎠
⎞
⎜⎜⎝
⎛+=
i
l
lj
i
j
i
jl
liri GPGGGPGGc
0
1
0 1
0,1  與 j
i
j
i
jl
liri GGGPGGc ∑ ∏−
= +=
∗
− ⎟⎟⎠
⎞
⎜⎜⎝
⎛+=
1
0 1
1,1 。當信號 1−nG 產生時，
就可以籍由多工器來選擇 ∗ − 0,1ric 或 ∗ − 1,1ric 來做輸出。圖(3)為 CCG.的基本方塊圖。 
 
四、計劃成果自評 
在第二年計劃成果之效能比較上，我們的成果與最新以 Parall-Prefix [3]與
Select-Prefix [4]的方法實現的 diminished-one modulo 2n+1 加法器設計來做比較。利用
UMC 0.25 的 CMOS Cell-baed 製程技術，表(1)列出 n=8, 16, 32, 64 不同位元寬度需求下，
所得到的 CCS modulo 2n+1 加法器面積與速度數據。圖(4)顯示出我們所提出的 CCS 
diminished-one modulo 2n+1 加法器在不同位元寬度的要求下，我們擁有較低的面積與速
度之乘積。因此在面積與速度雙重設計的考量下，證明我們所提出的新 modulo 2n+1 加
法器能夠有效提昇 BPRNS 系統之運算效能。今年的計劃中我們完成 CCS-based 
diminished-one modulo 2n+1 加法器之 VLSI 晶片設計的研究成果已經被 2007 年 IEEE 
TENCON 研討會會議給接受[5]以及準備改寫成期刊投稿於 IEEE 學會 [6]。16 位元 CCS 
modulo 2n+1 加法器晶片(圖(5))也即將送審至 CIC 下線，其晶片面積為 26746um2，操作
頻率為 476MHz 以及功率消耗為 11.2mW。另外在 modulo 2n-1 加法器與低功率加法器的
 6
[6] 
Select-prefix 
[7]-4x8 61342 1.71 2 
CCS-2x16 51938 1.67 
Parallel-prefix 
[6] 204432 1.46 
Select-prefix 
[7]-4x16 137511 2.10 
6
4 
CCS-4x16 104900 1.80 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
adderCLA 
n
n n
n
MUX
∗
0S
n
∗A∗B
{ }∗∗−∗ = 0,00,10 ssS n K{ }∗∗−∗ = 1,01,11 ssS n K
∗
1S
block
addition 
 
CCS
bit 
-n
{ }∗∗− 01 ssn K
{ }11, −− nn PG
2
1
1−nG
r
{ }∗∗− 01 ssr K
L
r
∗
−1mA
∗
−1mB
r
addition GCCS
r
∗
0A
∗
0B
r
{ }00 ,GPGG
r
( ){ }∗ −∗ − rmmr ss 11...
2
{ }11, −− mm GPGG
CCG L
2
L ∗−1c
( )∗ −− 11 rmc L
(0)block     
addition GCCS
1)-(block     m
圖(1) n位元CCS modulo 2n+1加法器方
圖(2) (nxm)位元 GCCS modulo 2n+1 加法器
圖(3) CCG 運算方
AND/OR
m
MUX
∗
0C
∗
1C
( ){ }∗−∗ −− 111 cc mr K
1−nG
C
C
G
Logic 
m
m
L2 2
{ }11, −− mm GPGG { }00 ,GPGG
( ){ }∗−∗ −−∗ = 0,10,110 ccC mr K
( ){ }∗−∗ −−∗ = 1,11,111 ccC mr K
 8
研究成果詳細說明(一): 
New Flexible Moduli Set (2n-1,2n+1,2n+k) for Designing a High-Performance RNS 
Summary 
    A new flexible moduli set (2n-1,2n+1,2n+k) which can be applied for designing a 
high-performance residue number system (RNS), is proposed here. The efficient hardware 
design for a reverse converter is also presented. In contrast to popular 3- or 4-moduli set, 
the proposed flexible moduli set demonstrates a significant superiority in terms of internal 
RNS processing speed, dynamic range (DR) and design complexity of the reverse 
converter. 
Key words: Residue number system (RNS), flexible moduli set, reverse converter, architecture 
1. Introduction 
  The residue number system (RNS) is a non-weighted number system which is capable of 
performing parallel carry-free addition and multiplication. This inherent feature makes 
RNS highly suitable to achieve a fast digital signal processing (DSP) application [1]. The 
key factor for determining the high-performance RNS is the form of moduli set, since it 
targets the three critical design concepts: internal RNS processing speed, dynamic range 
(DR) and design complexity of the reverse converter. In recent years, many famous 
co-prime moduli sets and their corresponding reverse converters have been proposed and 
developed [2-5]. None of these sets can simultaneously exhibit the advantages of the above 
three design concepts, for constructing an RNS. In this paper, we introduce a new flexible 
moduli set (2n-1,2n+1,2n+k) where all moduli are relative-prime and easily derive the reverse 
conversion formulation for efficient VLSI implementation. The experimental results show 
that RNS based on the proposed flexible moduli set can perform faster internal RNS 
processing, represent larger DR and offer a more efficient reverse converter in AreaxTime 
(AT) sense over existing RNSs for the famous moduli sets. 
2. Selection of Flexible Moduli Set 
  The proposed moduli set (2n-1,2n+1,2n+k) has a flexible DR (0,23n+k-2n+k], equivalent to 
3n+k-1 bits, which is the product of all moduli. The constraint of 1≤k<n is used for 
choosing the appropriate dimensions of n and k to lead that the modulus 2n+1 is the critical 
modulus for RNS, and not the largest modulus 2n+k. We can use the multiplier-adder delay 
to examine the speed of the critical modulus channel since it is a basic operation for an 
RNS DSP system. By applying the delay models of the efficient integer and modulo 
multiplier-adder designs presented in [6], D1(n,k) and D2(n) are two delay functions of 
modulo 2n+k and modulo 2n+1 multiplier-adders, respectively. If k<n, there will exist 
D1(n,k)≤D2(n) which ensures that the modulus 2n+1 is the critical modulus. For the given 
w-bit DR requirement, since w=3n+k-1, we can find that ⎣(w+1)/4⎦ ≤n< ⎡w/3⎤. The pair of 
min(n) and max(k) can be easily obtained under the constraint of D1(n,k)≤D2(n). Some of 
min(n) and max(k) with various values of w are listed in Table 1. Similarly, for the given 
dimension of n, the value of max(k) is also determined under the constraint of 
D1(n,k)≤D2(n). Then the max(DR) is found by 3n+max(k)+1 bits. Table 2 lists the max(DR) 
with various values of n. 
 
 10
converter is given by TINV+2TFA+TMA where TINV, TFA and TMA stand for delays of inverter, 
full adder and modulo 22n-1 adder, respectively. 
2n
n 1n + n k+
1x 2x 3x
adder 12 modulo 2 −n
0e
sum carry
sum carry
1e2e3e
X of MSB X of LSB
EACCSA with 
EACCSA with 
organizerBit 
 
Fig. 1 Block diagram of proposed reverse converter 
4. Results and Comparisons 
  3-moduli set M1= ( )12,2,12 +− ppp  and 4-moduli set M2= ( )12,12,2,12 2 ++− qqqq  are usually 
adopted for RNS applications since they can support the performance of the simple residue 
arithmetic. For a w-bit DR requirement, the critical moduli for M1, M2 and the proposed 
moduli set are 2p+1, 22q+1 and 2n+1, respectively, where p=⎣w/3⎦+1, q=⎣w/5⎦+1 and n can 
be acquired from Table 1. Under w=8, 16, 32, 48 and 64, Table 3 lists the comparison of 
the critical moduli for all moduli sets. It shows that the flexible moduli set has a smaller 
critical modulus than do either M1 or M2. This indicates that our proposed moduli set can 
construct fast internal RNS processing. Generally, the reverse converters for all moduli sets 
aim at AT-efficient designs. The reverse converter designs of M1 and M2 refer to the works 
of Wang’s converter I (CI) [2] and Cao’s high-speed (HS) version converter [3]. All 
converters are implemented based on UMC 180nm design kit using Cadence’s PKS and 
Silicon Ensemble tools. Fig. 2 illustrates the AT savings compared to Wang’s and Cao’s 
designs. Our converter offers average AT savings of 45.2% and 69.3%. Under various 
critical modulus requirements, Table 4 lists the corresponding max(DR) of all moduli sets 
(Refer to Table 2) and shows that the proposed moduli set can represent larger max(DR) 
than do M1 and M2. Fig. 3 illustrates that our reverse converter has average AT savings of 
32.8% and 40.2%. From the view of RNS architecture, the use of the proposed moduli set 
therefore can not only speed up the internal RNS processing but also extend the max(DR). 
In addition, it offers an efficient reverse converter in the design space of area and delay. 
 
Table 3: Critical modulus comparison 
 DR requirement w (bit) 
Critical modulus 8-bit 16-bit 32-bit 48-bit 64-bit 
M1:2p+1 23+1 26+1 211+1 217+1 222+1 
M2:22q+1 24+1 28+1 214+1 220+1 226+1 
Flexible:2n+1 2
3+1 
(max(k) =1) 
25+1 
(max(k)=2)
210+1 
(max(k)=3)
215+1 
(max(k)=4) 
219+1 
(max(k)=8)
 12
[5] A. A. Hiasat, “VLSI Implementation of New Arithmetic Residue to Binary Decoders,” 
IEEE Trans. VLSI, vol. 13, no. 1, pp. 153–158, Jan. 2005. 
[6] R. Zimmermann, “Efficient VLSI implementation of modulo (2n±1) addition and 
multiplication,” in Proc. 14th IEEE Symp. Computer Arithmetic, Adelaide, Australia, Apr. 
1999. 
 
 
 
 
 
 
 
 
 
 
 14
                  
( )
( )
  
1 if ,12
0 if      ,2
1
2
1
0
1
2
1
0
⎪⎪
⎪
⎩
⎪⎪
⎪
⎨
⎧
=++
=+
=
∗
−
−
=
∗
−
−
=
∑
∑
ri
m
i
ii
ri
ri
m
i
ii
ri
cBA
cBA
n
n              (2) 
In Eq. (2), ∑−
=
+=
1
0
2
r
d
dri
d
i aA and ∑−
=
+=
1
0
2
r
d
dri
d
i bB stand for the ith block inputs, and * 1−ric  
represents the block carry-in bit of the ith block MCLA, for ( ) 1,,0 −= mi K  and *1−c = 1−nc . For 
the bit-level addition, the carry generate term and the carry propagate term are denoted as 
dridridri bag +++ ⋅=  and dridridri bap +++ ⊕=  where ⊕  stands for XOR function. Two r-bit sums of 
the block MCLA can be expressed as  
  ( ) ( ) 00 1 rirriii ssBA K−+=+  and ( ) ( ) 11 11 rirriii ssBA K−+=++    (3) 
where dridridri pcs +++ ⊕= 00  and dridridri pcs +++ ⊕= 11  for ( ) 1,,0 −= rd K .  
Both 0 dric +  and 1 dric +  are viewed as internal carry bits in the block MCLA and their Boolean 
functions are written as  
∑ ∏−+
=
+
+=
++ ⎟⎟⎠
⎞
⎜⎜⎝
⎛+=
1
1
0
dri
rij
j
dri
jk
kdridri gpgc , when 0* 1 =−ric   and 
∏+
=
++ +=
dri
rik
kdridri pcc
01 ,               when 1* 1 =−ric . 
Obviously, the function of 0 dric +  can be shared with 1 dric +  so that the block MCLA hardware 
cost is almost equal to that of the traditional block CLA. In addition, the block carry 
generate term BGi and the block carry propagate term BPi also produced by the ith block 
MCLA are defined by 
( )0 1−+= rrii cBG  and 
( )∏−+
=
=
1rri
rik
ki pBP  for ( ) 1,,0 −= mi K   (4) 
Fig. 1 illustrates the hardware architecture of the HCS-based modulo 2n-1 adder which 
consists of m block MCLAs, one carry prediction unit and m r-bit MUXs. The carry 
prediction unit receives all BGi’s and BPi’s to obtain the carry-out bit 1−nc  as 
         ∏∑ ∏ −
=
−
=
−
+=
−− +⎟⎟⎠
⎞
⎜⎜⎝
⎛+=
1
0
2
0
1
1
11
m
l
lj
m
j
m
jl
lmn BPBGBPBGc     (5) 
Next, in Eq. (2), the carry-out bit 1−nc  is assigned to the carry-in bit ∗−1c . Thus, other block 
carry-in bits can be stated as 
∏∑∏
=
−
−
= +=
∗
− +⎟⎟⎠
⎞
⎜⎜⎝
⎛+=
i
l
lnj
i
j
i
jl
liri BPcBGBPBGc
0
1
1
0 1
1  for ( )1,,1 −= mi K  (6) 
Eq. (6) can be further rewritten as 
  
1 if    ,
 0 if                       ,
0
1
1
0 1
1
1
0 1
1
⎪⎪
⎪
⎩
⎪⎪
⎪
⎨
⎧
=+⎟⎟⎠
⎞
⎜⎜⎝
⎛+
=⎟⎟⎠
⎞
⎜⎜⎝
⎛+
=
∏∑ ∏
∑ ∏
=
−
−
= +=
−
−
= +=∗
− i
l
nlj
i
j
i
jl
li
nj
i
j
i
jl
li
ri
cBPBGBPBG
cBGBPBG
c   (7) 
We find that there exist many common terms between Eq. (5) and Eq. (7). It means that the 
function of Eq. (7) can be extracted from the sub-expression of Eq. (5), and then 1−nc  is 
used to select the corresponding ∗ −1ric . Finally, the block carry-in bit ∗ −1ric  is used to select 
the correct sum as follows: 
 16
 
References 
 
[1] M. A. Sonderstrand et al., Residue number system arithmetic: Modern applications in 
digital signal processing, New York: IEEE Press, 1986. 
[2] B.J. Johnson, Design and analysis of fault-tolerant digital systems, Addison-Wesley, 1989. 
[3] A. Curiger, “VLSI architectures for computations in finite rings and fields,” PhD thesis, 
Swiss Federal Inst. of Technology (ETH), Zurich, 1993. 
[4] L. Kalamboukas, D. Nikolos, C. Efstathiou, H.T Vergos, and J. Kalamatianos, 
“High-speed parallel-prefix modulo 2n-1 adders,” IEEE Trans. Computers, vol. 49, no. 7, 
pp. 673-680, July 2000. 
[5] C. Efstathiou, H.T Vergos and D. Nikolos, “Modulo 2n±1 adder design using select-prefix 
blocks,” IEEE Trans. Computers, vol. 52, no. 11, pp. 1399-1406, July 2003. 
 
 18
技術特點 
本發明是全加器設計上的一種嶄新電路架構，特別是在低電晶體數
量條件下所設計的高速低能耗並具有較高驅動能力之全加器電路。
推廣及運用的價值
本發明提出一種全新十個電晶體全加器設計設計之電路架構，其架
構以不增加電晶體數量的限制之下將反向器電路嵌入全加器電路
架構之中，以降低其十個電晶體全加器設計輸出的訊號準位衰減幅
度，讓原本必須衰減兩次 Vt才能達到正確的邏輯運算功能，進一步
改良為只需要衰減一個 Vt的電壓幅度，即可以達到所需要的邏輯運
算功能。然而在串接上的應用，在訊號傳遞的最長路徑(Critical 
Path)裡，本發明之電路架構並不會出現冗長的 Pass transistor
串接的情形。 
※ 1.每項研發成果請填寫一式二份，一份隨成果報告送繳本會，一份送 貴單
位研發成果推廣單位（如技術移轉中心）。 
                       
 
