<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_AlternateCycle: FDCPE port map (AlternateCycle,AlternateCycle_D,N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AlternateCycle_D <= ((DONE AND AlternateCycle)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause));
</td></tr><tr><td>
FDCPE_ConfProceed: FDCPE port map (ConfProceed,ConfProceed_D,N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ConfProceed_D <= ((DONE AND ConfProceed)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND Program_B)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND INIT_B AND NOT PrevInit_B));
</td></tr><tr><td>
FDCPE_DelayedPause: FDCPE port map (DelayedPause,DelayedPause_D,N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DelayedPause_D <= NOT (((DONE AND NOT DelayedPause)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(18) AND NOT pause(9) AND NOT pause(19) AND NOT pause(20) AND NOT pause(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(22) AND NOT pause(23))));
</td></tr><tr><td>
FDCPE_FLASH_AK: FDCPE port map (FLASH_AK,AlternateCycle,N_PZ_761,'0','0',FLASH_AK_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_AK_CE <= (NOT DONE AND NOT DelayedPause);
</td></tr><tr><td>
FDCPE_FLASH_A_A0: FDCPE port map (FLASH_A_A(0),FPGA_A(0),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A1: FDCPE port map (FLASH_A_A(1),FPGA_A(1),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A2: FDCPE port map (FLASH_A_A(2),FPGA_A(2),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A3: FDCPE port map (FLASH_A_A(3),FPGA_A(3),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A4: FDCPE port map (FLASH_A_A(4),FPGA_A(4),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A5: FDCPE port map (FLASH_A_A(5),FPGA_A(5),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A6: FDCPE port map (FLASH_A_A(6),FPGA_A(6),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A7: FDCPE port map (FLASH_A_A(7),FPGA_A(7),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A8: FDCPE port map (FLASH_A_A(8),FPGA_A(8),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A9: FDCPE port map (FLASH_A_A(9),FPGA_A(9),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A10: FDCPE port map (FLASH_A_A(10),FPGA_A(10),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A11: FDCPE port map (FLASH_A_A(11),FPGA_A(11),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A12: FDCPE port map (FLASH_A_A(12),FPGA_A(12),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A13: FDCPE port map (FLASH_A_A(13),FPGA_A(13),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A14: FDCPE port map (FLASH_A_A(14),FPGA_A(14),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A15: FDCPE port map (FLASH_A_A(15),FPGA_A(15),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A16: FDCPE port map (FLASH_A_A(16),FPGA_A(16),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A17: FDCPE port map (FLASH_A_A(17),FPGA_A(17),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A18: FDCPE port map (FLASH_A_A(18),FPGA_A(18),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A19: FDCPE port map (FLASH_A_A(19),FPGA_A(19),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A20: FDCPE port map (FLASH_A_A(20),FPGA_A(20),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A21: FDCPE port map (FLASH_A_A(21),FPGA_A(21),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
FDCPE_FLASH_A_A22: FDCPE port map (FLASH_A_A(22),FPGA_A(22),N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_A(23) <= '0';
</td></tr><tr><td>
FDCPE_FLASH_A_DQ0: FDCPE port map (FLASH_A_DQ_I(0),FPGA_data(0).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(0) <= FLASH_A_DQ_I(0) when FLASH_A_DQ_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(0) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ1: FDCPE port map (FLASH_A_DQ_I(1),FPGA_data(1).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(1) <= FLASH_A_DQ_I(1) when FLASH_A_DQ_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(1) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ2: FDCPE port map (FLASH_A_DQ_I(2),FPGA_data(2).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(2) <= FLASH_A_DQ_I(2) when FLASH_A_DQ_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(2) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ3: FDCPE port map (FLASH_A_DQ_I(3),FPGA_data(3).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(3) <= FLASH_A_DQ_I(3) when FLASH_A_DQ_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(3) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ4: FDCPE port map (FLASH_A_DQ_I(4),FPGA_data(4).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(4) <= FLASH_A_DQ_I(4) when FLASH_A_DQ_OE(4) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(4) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ5: FDCPE port map (FLASH_A_DQ_I(5),FPGA_data(5).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(5) <= FLASH_A_DQ_I(5) when FLASH_A_DQ_OE(5) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(5) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ6: FDCPE port map (FLASH_A_DQ_I(6),FPGA_data(6).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(6) <= FLASH_A_DQ_I(6) when FLASH_A_DQ_OE(6) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(6) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ7: FDCPE port map (FLASH_A_DQ_I(7),FPGA_data(7).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(7) <= FLASH_A_DQ_I(7) when FLASH_A_DQ_OE(7) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(7) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ8: FDCPE port map (FLASH_A_DQ_I(8),FPGA_data(8).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(8) <= FLASH_A_DQ_I(8) when FLASH_A_DQ_OE(8) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(8) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ9: FDCPE port map (FLASH_A_DQ_I(9),FPGA_data(9).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(9) <= FLASH_A_DQ_I(9) when FLASH_A_DQ_OE(9) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(9) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ10: FDCPE port map (FLASH_A_DQ_I(10),FPGA_data(10).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(10) <= FLASH_A_DQ_I(10) when FLASH_A_DQ_OE(10) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(10) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ11: FDCPE port map (FLASH_A_DQ_I(11),FPGA_data(11).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(11) <= FLASH_A_DQ_I(11) when FLASH_A_DQ_OE(11) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(11) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ12: FDCPE port map (FLASH_A_DQ_I(12),FPGA_data(12).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(12) <= FLASH_A_DQ_I(12) when FLASH_A_DQ_OE(12) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(12) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ13: FDCPE port map (FLASH_A_DQ_I(13),FPGA_data(13).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(13) <= FLASH_A_DQ_I(13) when FLASH_A_DQ_OE(13) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(13) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ14: FDCPE port map (FLASH_A_DQ_I(14),FPGA_data(14).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(14) <= FLASH_A_DQ_I(14) when FLASH_A_DQ_OE(14) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(14) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ15: FDCPE port map (FLASH_A_DQ_I(15),FPGA_data(15).PIN,N_PZ_761,'0','0',DONE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ(15) <= FLASH_A_DQ_I(15) when FLASH_A_DQ_OE(15) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_OE(15) <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered0: FDCPE port map (FLASH_A_DQ_buffered(0),FLASH_A_DQ_buffered_D(0),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(0) <= NOT (((DONE AND NOT FLASH_A_DQ(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(0))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered1: FDCPE port map (FLASH_A_DQ_buffered(1),FLASH_A_DQ_buffered_D(1),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(1) <= NOT (((DONE AND NOT FLASH_A_DQ(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(1))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered2: FDCPE port map (FLASH_A_DQ_buffered(2),FLASH_A_DQ_buffered_D(2),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(2) <= NOT (((DONE AND NOT FLASH_A_DQ(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(2))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered3: FDCPE port map (FLASH_A_DQ_buffered(3),FLASH_A_DQ_buffered_D(3),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(3) <= NOT (((DONE AND NOT FLASH_A_DQ(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(3))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered4: FDCPE port map (FLASH_A_DQ_buffered(4),FLASH_A_DQ_buffered_D(4),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(4) <= NOT (((DONE AND NOT FLASH_A_DQ(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(4))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered5: FDCPE port map (FLASH_A_DQ_buffered(5),FLASH_A_DQ_buffered_D(5),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(5) <= NOT (((DONE AND NOT FLASH_A_DQ(5).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(5).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(5))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered6: FDCPE port map (FLASH_A_DQ_buffered(6),FLASH_A_DQ_buffered_D(6),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(6) <= NOT (((DONE AND NOT FLASH_A_DQ(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(6))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered7: FDCPE port map (FLASH_A_DQ_buffered(7),FLASH_A_DQ_buffered_D(7),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(7) <= NOT (((DONE AND NOT FLASH_A_DQ(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(7))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered8: FDCPE port map (FLASH_A_DQ_buffered(8),FLASH_A_DQ_buffered_D(8),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(8) <= NOT (((DONE AND NOT FLASH_A_DQ(8).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(8).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(8))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered9: FDCPE port map (FLASH_A_DQ_buffered(9),FLASH_A_DQ_buffered_D(9),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(9) <= NOT (((DONE AND NOT FLASH_A_DQ(9).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(9).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(9))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered10: FDCPE port map (FLASH_A_DQ_buffered(10),FLASH_A_DQ_buffered_D(10),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(10) <= NOT (((DONE AND NOT FLASH_A_DQ(10).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(10).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(10))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered11: FDCPE port map (FLASH_A_DQ_buffered(11),FLASH_A_DQ_buffered_D(11),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(11) <= NOT (((DONE AND NOT FLASH_A_DQ(11).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(11).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(11))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered12: FDCPE port map (FLASH_A_DQ_buffered(12),FLASH_A_DQ_buffered_D(12),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(12) <= NOT (((DONE AND NOT FLASH_A_DQ(12).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(12).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(12))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered13: FDCPE port map (FLASH_A_DQ_buffered(13),FLASH_A_DQ_buffered_D(13),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(13) <= NOT (((DONE AND NOT FLASH_A_DQ(13).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(13).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(13))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered14: FDCPE port map (FLASH_A_DQ_buffered(14),FLASH_A_DQ_buffered_D(14),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(14) <= NOT (((DONE AND NOT FLASH_A_DQ(14).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(14).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(14))));
</td></tr><tr><td>
FDCPE_FLASH_A_DQ_buffered15: FDCPE port map (FLASH_A_DQ_buffered(15),FLASH_A_DQ_buffered_D(15),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_DQ_buffered_D(15) <= NOT (((DONE AND NOT FLASH_A_DQ(15).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ(15).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(15))));
</td></tr><tr><td>
FDCPE_FLASH_A_E: FDCPE port map (FLASH_A_E,FLASH_A_E_D,N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_E_D <= (DONE AND FPGA_E);
</td></tr><tr><td>
FDCPE_FLASH_A_G: FDCPE port map (FLASH_A_G,FLASH_A_G_D,N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_G_D <= (DONE AND FPGA_G);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_K <= NOT (((DONE AND NOT clk_cnt_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FLASH_AK)));
</td></tr><tr><td>
FDCPE_FLASH_A_L: FDCPE port map (FLASH_A_L,FLASH_A_L_D,N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_L_D <= (DONE AND FPGA_L);
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_RP <= NOT ('0');
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_RW <= NOT ('0');
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_A_WP <= NOT ('0');
</td></tr><tr><td>
FDCPE_FLASH_A_W: FDCPE port map (FLASH_A_W,FLASH_A_W_D,N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FLASH_A_W_D <= NOT ((DONE AND NOT FPGA_W));
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(0) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(1) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(2) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(3) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(4) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(5) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(6) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(7) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(8) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(9) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(10) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(11) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(12) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(13) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(14) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FLASH_B_DQ(15) <= '0';
</td></tr><tr><td>
FDCPE_FPGAData0: FDCPE port map (FPGAData(0),FPGAData_D(0),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(0) <= NOT (((DONE AND NOT FPGAData(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(7))));
</td></tr><tr><td>
FDCPE_FPGAData1: FDCPE port map (FPGAData(1),FPGAData_D(1),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(1) <= NOT (((DONE AND NOT FPGAData(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(6))));
</td></tr><tr><td>
FDCPE_FPGAData2: FDCPE port map (FPGAData(2),FPGAData_D(2),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(2) <= NOT (((DONE AND NOT FPGAData(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(5))));
</td></tr><tr><td>
FDCPE_FPGAData3: FDCPE port map (FPGAData(3),FPGAData_D(3),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(3) <= NOT (((DONE AND NOT FPGAData(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(4))));
</td></tr><tr><td>
FDCPE_FPGAData4: FDCPE port map (FPGAData(4),FPGAData_D(4),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(4) <= NOT (((DONE AND NOT FPGAData(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(3))));
</td></tr><tr><td>
FDCPE_FPGAData5: FDCPE port map (FPGAData(5),FPGAData_D(5),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(5) <= NOT (((DONE AND NOT FPGAData(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(2))));
</td></tr><tr><td>
FDCPE_FPGAData6: FDCPE port map (FPGAData(6),FPGAData_D(6),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(6) <= NOT (((DONE AND NOT FPGAData(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(1))));
</td></tr><tr><td>
FDCPE_FPGAData7: FDCPE port map (FPGAData(7),FPGAData_D(7),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGAData_D(7) <= NOT (((DONE AND NOT FPGAData(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT AlternateCycle AND NOT DelayedPause AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FLASH_A_DQ_buffered(0))));
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_CCLK <= ((DONE AND NOT clk_cnt_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT CPLD_100MHZ));
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_clock <= NOT (((DONE AND NOT clk_cnt_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT CPLD_100MHZ)));
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(0) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(0))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(0) <= FPGA_data_I(0) when FPGA_data_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(0) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(1) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(1))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(1) <= FPGA_data_I(1) when FPGA_data_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(1) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(2) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(2))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(2) <= FPGA_data_I(2) when FPGA_data_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(2) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(3) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(3) <= FPGA_data_I(3) when FPGA_data_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(3) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(4) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(4))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(4) <= FPGA_data_I(4) when FPGA_data_OE(4) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(4) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(5) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(5))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(5) <= FPGA_data_I(5) when FPGA_data_OE(5) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(5) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(6) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(6))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(6) <= FPGA_data_I(6) when FPGA_data_OE(6) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(6) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(7) <= NOT (((DONE AND NOT FLASH_A_DQ_buffered(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT FPGAData(7))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(7) <= FPGA_data_I(7) when FPGA_data_OE(7) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(7) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(8) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(8)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(8) <= FPGA_data_I(8) when FPGA_data_OE(8) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(8) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(9) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(9) <= FPGA_data_I(9) when FPGA_data_OE(9) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(9) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(10) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(10)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(10) <= FPGA_data_I(10) when FPGA_data_OE(10) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(10) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(11) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(11)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(11) <= FPGA_data_I(11) when FPGA_data_OE(11) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(11) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(12) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(12)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(12) <= FPGA_data_I(12) when FPGA_data_OE(12) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(12) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(13) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(13)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(13) <= FPGA_data_I(13) when FPGA_data_OE(13) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(13) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(14) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(14)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(14) <= FPGA_data_I(14) when FPGA_data_OE(14) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(14) <= NOT N_PZ_680;
</td></tr><tr><td>
</td></tr><tr><td>
FPGA_data_I(15) <= NOT ((DONE AND NOT FLASH_A_DQ_buffered(15)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data(15) <= FPGA_data_I(15) when FPGA_data_OE(15) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FPGA_data_OE(15) <= NOT N_PZ_680;
</td></tr><tr><td>
FDCPE_Flash_A_G_buffered: FDCPE port map (Flash_A_G_buffered,FPGA_G,N_PZ_761,'0','0',DONE);
</td></tr><tr><td>
</td></tr><tr><td>
LEDs(0) <= Program_B;
</td></tr><tr><td>
</td></tr><tr><td>
LEDs(1) <= INIT_B;
</td></tr><tr><td>
</td></tr><tr><td>
LEDs(2) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
LEDs(3) <= FPGA_data(0).PIN;
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_680 <= (DONE AND Flash_A_G_buffered);
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_761 <= ((DONE AND clk_cnt_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND CPLD_100MHZ));
</td></tr><tr><td>
FDCPE_PrevInit_B: FDCPE port map (PrevInit_B,INIT_B,N_PZ_761,'0','0',NOT DONE);
</td></tr><tr><td>
FTCPE_clk_cnt_i0: FTCPE port map (clk_cnt_i(0),'0',CPLD_100MHZ,'0','0','1');
</td></tr><tr><td>
FTCPE_clk_cnt_i1: FTCPE port map (clk_cnt_i(1),clk_cnt_i(0),CPLD_100MHZ,'0','0','1');
</td></tr><tr><td>
FDCPE_pause0: FDCPE port map (pause(0),pause_D(0),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_D(0) <= NOT (((DONE AND NOT pause(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND pause(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(10) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND NOT pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND NOT pause(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND NOT pause(19) AND NOT pause(20) AND NOT pause(21) AND NOT pause(22) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(23))));
</td></tr><tr><td>
FDCPE_pause1: FDCPE port map (pause(1),pause_D(1),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_D(1) <= NOT (((DONE AND NOT pause(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(0) AND NOT pause(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND pause(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND NOT pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND NOT pause(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND NOT pause(19) AND NOT pause(20) AND NOT pause(21) AND NOT pause(22) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(23))));
</td></tr><tr><td>
FDCPE_pause2: FDCPE port map (pause(2),pause_D(2),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_D(2) <= NOT (((DONE AND NOT pause(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(0) AND NOT pause(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(1) AND NOT pause(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND NOT pause(10) AND NOT pause(11) AND NOT pause(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(12) AND NOT pause(3) AND NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(5) AND NOT pause(15) AND NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(17) AND NOT pause(8) AND NOT pause(18) AND NOT pause(9) AND NOT pause(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(20) AND NOT pause(21) AND NOT pause(22) AND NOT pause(23))));
</td></tr><tr><td>
FDCPE_pause3: FDCPE port map (pause(3),pause_D(3),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_D(3) <= NOT (((DONE AND NOT pause(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(0) AND NOT pause(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(1) AND NOT pause(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(2) AND NOT pause(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(2) AND pause(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND NOT pause(10) AND NOT pause(11) AND NOT pause(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(3) AND NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(15) AND NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(8) AND NOT pause(18) AND NOT pause(9) AND NOT pause(19) AND NOT pause(20) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(21) AND NOT pause(22) AND NOT pause(23))));
</td></tr><tr><td>
FDCPE_pause4: FDCPE port map (pause(4),pause_D(4),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_D(4) <= NOT (((DONE AND NOT pause(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(0) AND NOT pause(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(1) AND NOT pause(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(2) AND NOT pause(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(3) AND NOT pause(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(2) AND NOT pause(3) AND pause(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND NOT pause(10) AND NOT pause(11) AND NOT pause(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(18) AND NOT pause(9) AND NOT pause(19) AND NOT pause(20) AND NOT pause(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(22) AND NOT pause(23))));
</td></tr><tr><td>
FDCPE_pause5: FDCPE port map (pause(5),pause_D(5),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_D(5) <= NOT (((DONE AND NOT pause(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(0) AND NOT pause(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(1) AND NOT pause(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(2) AND NOT pause(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(3) AND NOT pause(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(4) AND NOT pause(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(2) AND NOT pause(3) AND NOT pause(4) AND pause(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND NOT pause(10) AND NOT pause(11) AND NOT pause(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND NOT pause(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND NOT pause(19) AND NOT pause(20) AND NOT pause(21) AND NOT pause(22) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(23))));
</td></tr><tr><td>
FDCPE_pause6: FDCPE port map (pause(6),pause_D(6),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_D(6) <= NOT (((DONE AND NOT pause(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(0) AND NOT pause(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(1) AND NOT pause(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(2) AND NOT pause(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(3) AND NOT pause(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(4) AND NOT pause(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(5) AND NOT pause(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(2) AND NOT pause(3) AND NOT pause(4) AND NOT pause(5) AND pause(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND NOT pause(10) AND NOT pause(11) AND NOT pause(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(14) AND NOT pause(15) AND NOT pause(6) AND NOT pause(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND NOT pause(18) AND NOT pause(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(19) AND NOT pause(20) AND NOT pause(21) AND NOT pause(22) AND NOT pause(23))));
</td></tr><tr><td>
FDCPE_pause7: FDCPE port map (pause(7),pause_D(7),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_D(7) <= NOT (((DONE AND NOT pause(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(0) AND NOT pause(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(1) AND NOT pause(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(2) AND NOT pause(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(3) AND NOT pause(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(4) AND NOT pause(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(5) AND NOT pause(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(6) AND NOT pause(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(2) AND NOT pause(3) AND NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND NOT pause(10) AND NOT pause(11) AND NOT pause(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(14) AND NOT pause(15) AND NOT pause(16) AND NOT pause(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(17) AND NOT pause(8) AND NOT pause(18) AND NOT pause(9) AND NOT pause(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(20) AND NOT pause(21) AND NOT pause(22) AND NOT pause(23))));
</td></tr><tr><td>
FTCPE_pause8: FTCPE port map (pause(8),pause_T(8),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(8) <= NOT (((DONE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ConfProceed AND NOT pause(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pause(10) AND NOT pause(11) AND NOT pause(12) AND NOT pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(14) AND NOT pause(15) AND NOT pause(16) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(18) AND NOT pause(9) AND NOT pause(19) AND NOT pause(20) AND NOT pause(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(22) AND NOT pause(23))));
</td></tr><tr><td>
FTCPE_pause9: FTCPE port map (pause(9),pause_T(9),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(9) <= NOT (((DONE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ConfProceed AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pause(10) AND NOT pause(11) AND NOT pause(12) AND NOT pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(14) AND NOT pause(15) AND NOT pause(16) AND NOT pause(17) AND NOT pause(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND NOT pause(19) AND NOT pause(20) AND NOT pause(21) AND NOT pause(22) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(23))));
</td></tr><tr><td>
FTCPE_pause10: FTCPE port map (pause(10),pause_T(10),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(10) <= NOT (((DONE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ConfProceed AND NOT pause(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pause(10) AND NOT pause(11) AND NOT pause(12) AND NOT pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(14) AND NOT pause(15) AND NOT pause(16) AND NOT pause(17) AND NOT pause(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(19) AND NOT pause(20) AND NOT pause(21) AND NOT pause(22) AND NOT pause(23))));
</td></tr><tr><td>
FTCPE_pause11: FTCPE port map (pause(11),pause_T(11),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(11) <= NOT (((DONE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ConfProceed AND pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ConfProceed AND NOT pause(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pause(11) AND NOT pause(12) AND NOT pause(13) AND NOT pause(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(15) AND NOT pause(16) AND NOT pause(17) AND NOT pause(18) AND NOT pause(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(20) AND NOT pause(21) AND NOT pause(22) AND NOT pause(23))));
</td></tr><tr><td>
FTCPE_pause12: FTCPE port map (pause(12),pause_T(12),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(12) <= ((NOT DONE AND NOT ConfProceed AND pause(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT pause(0) AND NOT pause(10) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(11) AND NOT pause(2) AND pause(12) AND NOT pause(3) AND NOT pause(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(3) AND pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(3) AND NOT pause(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(14) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(3) AND NOT pause(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(5) AND pause(15) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(3) AND NOT pause(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(5) AND NOT pause(6) AND pause(16) AND NOT pause(7) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(3) AND NOT pause(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(3) AND NOT pause(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND pause(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(3) AND NOT pause(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(3) AND NOT pause(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(3) AND NOT pause(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(3) AND NOT pause(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(3) AND NOT pause(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(23)));
</td></tr><tr><td>
FTCPE_pause13: FTCPE port map (pause(13),pause_T(13),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(13) <= ((NOT DONE AND NOT ConfProceed AND pause(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT pause(0) AND NOT pause(10) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND pause(14) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(5) AND pause(15) AND NOT pause(6) AND NOT pause(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND pause(16) AND NOT pause(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND pause(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(18) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND pause(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND pause(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND pause(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND pause(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND pause(23)));
</td></tr><tr><td>
FTCPE_pause14: FTCPE port map (pause(14),pause_T(14),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(14) <= ((NOT DONE AND NOT ConfProceed AND pause(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT pause(0) AND NOT pause(10) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND NOT pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND pause(14) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(5) AND pause(15) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(7) AND NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND pause(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(7) AND NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(17) AND NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(8) AND pause(18) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(8) AND NOT pause(9) AND pause(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(8) AND NOT pause(9) AND pause(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(8) AND NOT pause(9) AND pause(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(8) AND NOT pause(9) AND pause(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(5) AND NOT pause(6) AND NOT pause(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(8) AND NOT pause(9) AND pause(23)));
</td></tr><tr><td>
FTCPE_pause15: FTCPE port map (pause(15),pause_T(15),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(15) <= ((NOT DONE AND NOT ConfProceed AND pause(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT pause(0) AND NOT pause(10) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND NOT pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND pause(15) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(7) AND NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(16) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(7) AND pause(17) AND NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(7) AND NOT pause(8) AND pause(18) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND pause(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND pause(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND pause(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND pause(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND pause(23)));
</td></tr><tr><td>
FTCPE_pause16: FTCPE port map (pause(16),pause_T(16),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(16) <= ((NOT DONE AND NOT ConfProceed AND pause(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT pause(0) AND NOT pause(10) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND NOT pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(16) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(7) AND pause(17) AND NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND pause(18) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND pause(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND pause(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND pause(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND pause(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND pause(23)));
</td></tr><tr><td>
FTCPE_pause17: FTCPE port map (pause(17),pause_T(17),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(17) <= ((NOT DONE AND NOT ConfProceed AND pause(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT pause(0) AND NOT pause(10) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND NOT pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(16) AND NOT pause(7) AND pause(17) AND NOT pause(8) AND NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(8) AND pause(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(8) AND NOT pause(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(23)));
</td></tr><tr><td>
FTCPE_pause18: FTCPE port map (pause(18),pause_T(18),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(18) <= ((NOT DONE AND NOT ConfProceed AND pause(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT pause(0) AND NOT pause(10) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND NOT pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND pause(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND pause(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND pause(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND pause(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND pause(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND pause(23)));
</td></tr><tr><td>
FTCPE_pause19: FTCPE port map (pause(19),pause_T(19),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(19) <= ((NOT DONE AND NOT ConfProceed AND pause(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT pause(0) AND NOT pause(10) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND NOT pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND NOT pause(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND pause(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(18) AND NOT pause(9) AND pause(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(18) AND NOT pause(9) AND pause(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(18) AND NOT pause(9) AND pause(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(18) AND NOT pause(9) AND pause(23)));
</td></tr><tr><td>
FTCPE_pause20: FTCPE port map (pause(20),pause_T(20),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(20) <= ((NOT DONE AND NOT ConfProceed AND pause(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT pause(0) AND NOT pause(10) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND NOT pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND NOT pause(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND NOT pause(19) AND pause(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(18) AND NOT pause(9) AND NOT pause(19) AND pause(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(18) AND NOT pause(9) AND NOT pause(19) AND pause(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(18) AND NOT pause(9) AND NOT pause(19) AND pause(23)));
</td></tr><tr><td>
FTCPE_pause21: FTCPE port map (pause(21),pause_T(21),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(21) <= ((NOT DONE AND NOT ConfProceed AND pause(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT pause(0) AND NOT pause(10) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND NOT pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND NOT pause(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND NOT pause(19) AND NOT pause(20) AND pause(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(18) AND NOT pause(9) AND NOT pause(19) AND NOT pause(20) AND pause(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(18) AND NOT pause(9) AND NOT pause(19) AND NOT pause(20) AND pause(23)));
</td></tr><tr><td>
FTCPE_pause22: FTCPE port map (pause(22),pause_T(22),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(22) <= ((NOT DONE AND NOT ConfProceed AND pause(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(18) AND NOT pause(9) AND NOT pause(19) AND NOT pause(20) AND NOT pause(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND ConfProceed AND NOT pause(0) AND NOT pause(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(1) AND NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(13) AND NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(6) AND NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(18) AND NOT pause(9) AND NOT pause(19) AND NOT pause(20) AND NOT pause(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(23)));
</td></tr><tr><td>
FTCPE_pause23: FTCPE port map (pause(23),pause_T(23),N_PZ_761,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pause_T(23) <= ((NOT DONE AND NOT ConfProceed AND pause(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DONE AND NOT pause(0) AND NOT pause(10) AND NOT pause(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(11) AND NOT pause(2) AND NOT pause(12) AND NOT pause(3) AND NOT pause(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(4) AND NOT pause(14) AND NOT pause(5) AND NOT pause(15) AND NOT pause(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(16) AND NOT pause(7) AND NOT pause(17) AND NOT pause(8) AND NOT pause(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT pause(9) AND NOT pause(19) AND NOT pause(20) AND NOT pause(21) AND NOT pause(22) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	pause(23)));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
