

================================================================
== Vitis HLS Report for 'Col_Loop_proc'
================================================================
* Date:           Fri Nov 28 18:38:37 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.931 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_Loop  |       32|       32|         2|          1|          1|    32|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16.i.i.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_3 = load i9 %j" [image_diff_posterize.c:76]   --->   Operation 8 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %j_3, i32 8" [image_diff_posterize.c:76]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %tmp, void %for.body16.split.i.i.i_ifconv, void %Col_Loop_proc.exit" [image_diff_posterize.c:76]   --->   Operation 10 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %j_3, i32 3, i32 7" [image_diff_posterize.c:81]   --->   Operation 11 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i5 %lshr_ln" [image_diff_posterize.c:81]   --->   Operation 12 'zext' 'zext_ln81' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_0_addr = getelementptr i8 %image_diff_posterize_rowA_0, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 13 'getelementptr' 'image_diff_posterize_rowA_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_0_load = load i5 %image_diff_posterize_rowA_0_addr" [image_diff_posterize.c:81]   --->   Operation 14 'load' 'image_diff_posterize_rowA_0_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_0_addr = getelementptr i8 %image_diff_posterize_rowB_0, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 15 'getelementptr' 'image_diff_posterize_rowB_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_0_load = load i5 %image_diff_posterize_rowB_0_addr" [image_diff_posterize.c:81]   --->   Operation 16 'load' 'image_diff_posterize_rowB_0_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_1_addr = getelementptr i8 %image_diff_posterize_rowA_1, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 17 'getelementptr' 'image_diff_posterize_rowA_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_1_load = load i5 %image_diff_posterize_rowA_1_addr" [image_diff_posterize.c:81]   --->   Operation 18 'load' 'image_diff_posterize_rowA_1_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_1_addr = getelementptr i8 %image_diff_posterize_rowB_1, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 19 'getelementptr' 'image_diff_posterize_rowB_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_1_load = load i5 %image_diff_posterize_rowB_1_addr" [image_diff_posterize.c:81]   --->   Operation 20 'load' 'image_diff_posterize_rowB_1_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_2_addr = getelementptr i8 %image_diff_posterize_rowA_2, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 21 'getelementptr' 'image_diff_posterize_rowA_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_2_load = load i5 %image_diff_posterize_rowA_2_addr" [image_diff_posterize.c:81]   --->   Operation 22 'load' 'image_diff_posterize_rowA_2_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_2_addr = getelementptr i8 %image_diff_posterize_rowB_2, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 23 'getelementptr' 'image_diff_posterize_rowB_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_2_load = load i5 %image_diff_posterize_rowB_2_addr" [image_diff_posterize.c:81]   --->   Operation 24 'load' 'image_diff_posterize_rowB_2_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_3_addr = getelementptr i8 %image_diff_posterize_rowA_3, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 25 'getelementptr' 'image_diff_posterize_rowA_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_3_load = load i5 %image_diff_posterize_rowA_3_addr" [image_diff_posterize.c:81]   --->   Operation 26 'load' 'image_diff_posterize_rowA_3_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_3_addr = getelementptr i8 %image_diff_posterize_rowB_3, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 27 'getelementptr' 'image_diff_posterize_rowB_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_3_load = load i5 %image_diff_posterize_rowB_3_addr" [image_diff_posterize.c:81]   --->   Operation 28 'load' 'image_diff_posterize_rowB_3_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_4_addr = getelementptr i8 %image_diff_posterize_rowA_4, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 29 'getelementptr' 'image_diff_posterize_rowA_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_4_load = load i5 %image_diff_posterize_rowA_4_addr" [image_diff_posterize.c:81]   --->   Operation 30 'load' 'image_diff_posterize_rowA_4_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_4_addr = getelementptr i8 %image_diff_posterize_rowB_4, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 31 'getelementptr' 'image_diff_posterize_rowB_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_4_load = load i5 %image_diff_posterize_rowB_4_addr" [image_diff_posterize.c:81]   --->   Operation 32 'load' 'image_diff_posterize_rowB_4_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_5_addr = getelementptr i8 %image_diff_posterize_rowA_5, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 33 'getelementptr' 'image_diff_posterize_rowA_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_5_load = load i5 %image_diff_posterize_rowA_5_addr" [image_diff_posterize.c:81]   --->   Operation 34 'load' 'image_diff_posterize_rowA_5_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_5_addr = getelementptr i8 %image_diff_posterize_rowB_5, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 35 'getelementptr' 'image_diff_posterize_rowB_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_5_load = load i5 %image_diff_posterize_rowB_5_addr" [image_diff_posterize.c:81]   --->   Operation 36 'load' 'image_diff_posterize_rowB_5_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_6_addr = getelementptr i8 %image_diff_posterize_rowA_6, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 37 'getelementptr' 'image_diff_posterize_rowA_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_6_load = load i5 %image_diff_posterize_rowA_6_addr" [image_diff_posterize.c:81]   --->   Operation 38 'load' 'image_diff_posterize_rowA_6_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_6_addr = getelementptr i8 %image_diff_posterize_rowB_6, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 39 'getelementptr' 'image_diff_posterize_rowB_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_6_load = load i5 %image_diff_posterize_rowB_6_addr" [image_diff_posterize.c:81]   --->   Operation 40 'load' 'image_diff_posterize_rowB_6_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_7_addr = getelementptr i8 %image_diff_posterize_rowA_7, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 41 'getelementptr' 'image_diff_posterize_rowA_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowA_7_load = load i5 %image_diff_posterize_rowA_7_addr" [image_diff_posterize.c:81]   --->   Operation 42 'load' 'image_diff_posterize_rowA_7_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_7_addr = getelementptr i8 %image_diff_posterize_rowB_7, i64 0, i64 %zext_ln81" [image_diff_posterize.c:81]   --->   Operation 43 'getelementptr' 'image_diff_posterize_rowB_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowB_7_load = load i5 %image_diff_posterize_rowB_7_addr" [image_diff_posterize.c:81]   --->   Operation 44 'load' 'image_diff_posterize_rowB_7_load' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 45 [1/1] (0.71ns)   --->   "%add_ln76 = add i9 %j_3, i9 8" [image_diff_posterize.c:76]   --->   Operation 45 'add' 'add_ln76' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln76 = store i9 %add_ln76, i9 %j" [image_diff_posterize.c:76]   --->   Operation 46 'store' 'store_ln76' <Predicate = (!tmp)> <Delay = 0.38>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 179 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.93>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [image_diff_posterize.c:77]   --->   Operation 47 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [image_diff_posterize.c:40]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [image_diff_posterize.c:40]   --->   Operation 49 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_0_load = load i5 %image_diff_posterize_rowA_0_addr" [image_diff_posterize.c:81]   --->   Operation 50 'load' 'image_diff_posterize_rowA_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i8 %image_diff_posterize_rowA_0_load" [image_diff_posterize.c:81]   --->   Operation 51 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_0_load = load i5 %image_diff_posterize_rowB_0_addr" [image_diff_posterize.c:81]   --->   Operation 52 'load' 'image_diff_posterize_rowB_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i8 %image_diff_posterize_rowB_0_load" [image_diff_posterize.c:81]   --->   Operation 53 'zext' 'zext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.70ns)   --->   "%diff_temp = sub i9 %zext_ln81_1, i9 %zext_ln81_2" [image_diff_posterize.c:81]   --->   Operation 54 'sub' 'diff_temp' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i9 %diff_temp" [image_diff_posterize.c:84]   --->   Operation 55 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp, i32 8" [image_diff_posterize.c:84]   --->   Operation 56 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.70ns)   --->   "%sub_ln84 = sub i8 0, i8 %trunc_ln84" [image_diff_posterize.c:84]   --->   Operation 57 'sub' 'sub_ln84' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.30ns)   --->   "%diff = select i1 %tmp_1, i8 %sub_ln84, i8 %trunc_ln84" [image_diff_posterize.c:84]   --->   Operation 58 'select' 'diff' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 59 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.49ns)   --->   "%icmp_ln86 = icmp_eq  i3 %tmp_2, i3 0" [image_diff_posterize.c:86]   --->   Operation 60 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_0_addr = getelementptr i8 %image_diff_posterize_rowC_0, i64 0, i64 %zext_ln81" [image_diff_posterize.c:87]   --->   Operation 61 'getelementptr' 'image_diff_posterize_rowC_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.58ns)   --->   "%icmp_ln87 = icmp_ult  i8 %diff, i8 96" [image_diff_posterize.c:87]   --->   Operation 62 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_1)   --->   "%select_ln86 = select i1 %icmp_ln86, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 63 'select' 'select_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_1 = select i1 %icmp_ln87, i8 %select_ln86, i8 255" [image_diff_posterize.c:86]   --->   Operation 64 'select' 'select_ln86_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_1, i5 %image_diff_posterize_rowC_0_addr" [image_diff_posterize.c:86]   --->   Operation 65 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 66 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_1_load = load i5 %image_diff_posterize_rowA_1_addr" [image_diff_posterize.c:81]   --->   Operation 66 'load' 'image_diff_posterize_rowA_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln81_3 = zext i8 %image_diff_posterize_rowA_1_load" [image_diff_posterize.c:81]   --->   Operation 67 'zext' 'zext_ln81_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_1_load = load i5 %image_diff_posterize_rowB_1_addr" [image_diff_posterize.c:81]   --->   Operation 68 'load' 'image_diff_posterize_rowB_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln81_4 = zext i8 %image_diff_posterize_rowB_1_load" [image_diff_posterize.c:81]   --->   Operation 69 'zext' 'zext_ln81_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.70ns)   --->   "%diff_temp_1 = sub i9 %zext_ln81_3, i9 %zext_ln81_4" [image_diff_posterize.c:81]   --->   Operation 70 'sub' 'diff_temp_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = trunc i9 %diff_temp_1" [image_diff_posterize.c:84]   --->   Operation 71 'trunc' 'trunc_ln84_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_1, i32 8" [image_diff_posterize.c:84]   --->   Operation 72 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.70ns)   --->   "%sub_ln84_1 = sub i8 0, i8 %trunc_ln84_1" [image_diff_posterize.c:84]   --->   Operation 73 'sub' 'sub_ln84_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.30ns)   --->   "%diff_1 = select i1 %tmp_3, i8 %sub_ln84_1, i8 %trunc_ln84_1" [image_diff_posterize.c:84]   --->   Operation 74 'select' 'diff_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_1, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 75 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.49ns)   --->   "%icmp_ln86_1 = icmp_eq  i3 %tmp_4, i3 0" [image_diff_posterize.c:86]   --->   Operation 76 'icmp' 'icmp_ln86_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_1_addr = getelementptr i8 %image_diff_posterize_rowC_1, i64 0, i64 %zext_ln81" [image_diff_posterize.c:88]   --->   Operation 77 'getelementptr' 'image_diff_posterize_rowC_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.58ns)   --->   "%icmp_ln87_1 = icmp_ult  i8 %diff_1, i8 96" [image_diff_posterize.c:87]   --->   Operation 78 'icmp' 'icmp_ln87_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_3)   --->   "%select_ln86_2 = select i1 %icmp_ln86_1, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 79 'select' 'select_ln86_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_3 = select i1 %icmp_ln87_1, i8 %select_ln86_2, i8 255" [image_diff_posterize.c:86]   --->   Operation 80 'select' 'select_ln86_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_3, i5 %image_diff_posterize_rowC_1_addr" [image_diff_posterize.c:86]   --->   Operation 81 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 82 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_2_load = load i5 %image_diff_posterize_rowA_2_addr" [image_diff_posterize.c:81]   --->   Operation 82 'load' 'image_diff_posterize_rowA_2_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln81_5 = zext i8 %image_diff_posterize_rowA_2_load" [image_diff_posterize.c:81]   --->   Operation 83 'zext' 'zext_ln81_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_2_load = load i5 %image_diff_posterize_rowB_2_addr" [image_diff_posterize.c:81]   --->   Operation 84 'load' 'image_diff_posterize_rowB_2_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln81_6 = zext i8 %image_diff_posterize_rowB_2_load" [image_diff_posterize.c:81]   --->   Operation 85 'zext' 'zext_ln81_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.70ns)   --->   "%diff_temp_2 = sub i9 %zext_ln81_5, i9 %zext_ln81_6" [image_diff_posterize.c:81]   --->   Operation 86 'sub' 'diff_temp_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln84_2 = trunc i9 %diff_temp_2" [image_diff_posterize.c:84]   --->   Operation 87 'trunc' 'trunc_ln84_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_2, i32 8" [image_diff_posterize.c:84]   --->   Operation 88 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.70ns)   --->   "%sub_ln84_2 = sub i8 0, i8 %trunc_ln84_2" [image_diff_posterize.c:84]   --->   Operation 89 'sub' 'sub_ln84_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.30ns)   --->   "%diff_2 = select i1 %tmp_5, i8 %sub_ln84_2, i8 %trunc_ln84_2" [image_diff_posterize.c:84]   --->   Operation 90 'select' 'diff_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_2, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 91 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.49ns)   --->   "%icmp_ln86_2 = icmp_eq  i3 %tmp_6, i3 0" [image_diff_posterize.c:86]   --->   Operation 92 'icmp' 'icmp_ln86_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_2_addr = getelementptr i8 %image_diff_posterize_rowC_2, i64 0, i64 %zext_ln81" [image_diff_posterize.c:88]   --->   Operation 93 'getelementptr' 'image_diff_posterize_rowC_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.58ns)   --->   "%icmp_ln87_2 = icmp_ult  i8 %diff_2, i8 96" [image_diff_posterize.c:87]   --->   Operation 94 'icmp' 'icmp_ln87_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_5)   --->   "%select_ln86_4 = select i1 %icmp_ln86_2, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 95 'select' 'select_ln86_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_5 = select i1 %icmp_ln87_2, i8 %select_ln86_4, i8 255" [image_diff_posterize.c:86]   --->   Operation 96 'select' 'select_ln86_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_5, i5 %image_diff_posterize_rowC_2_addr" [image_diff_posterize.c:86]   --->   Operation 97 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 98 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_3_load = load i5 %image_diff_posterize_rowA_3_addr" [image_diff_posterize.c:81]   --->   Operation 98 'load' 'image_diff_posterize_rowA_3_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln81_7 = zext i8 %image_diff_posterize_rowA_3_load" [image_diff_posterize.c:81]   --->   Operation 99 'zext' 'zext_ln81_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_3_load = load i5 %image_diff_posterize_rowB_3_addr" [image_diff_posterize.c:81]   --->   Operation 100 'load' 'image_diff_posterize_rowB_3_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln81_8 = zext i8 %image_diff_posterize_rowB_3_load" [image_diff_posterize.c:81]   --->   Operation 101 'zext' 'zext_ln81_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.70ns)   --->   "%diff_temp_3 = sub i9 %zext_ln81_7, i9 %zext_ln81_8" [image_diff_posterize.c:81]   --->   Operation 102 'sub' 'diff_temp_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln84_3 = trunc i9 %diff_temp_3" [image_diff_posterize.c:84]   --->   Operation 103 'trunc' 'trunc_ln84_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_3, i32 8" [image_diff_posterize.c:84]   --->   Operation 104 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.70ns)   --->   "%sub_ln84_3 = sub i8 0, i8 %trunc_ln84_3" [image_diff_posterize.c:84]   --->   Operation 105 'sub' 'sub_ln84_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.30ns)   --->   "%diff_3 = select i1 %tmp_7, i8 %sub_ln84_3, i8 %trunc_ln84_3" [image_diff_posterize.c:84]   --->   Operation 106 'select' 'diff_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_3, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 107 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.49ns)   --->   "%icmp_ln86_3 = icmp_eq  i3 %tmp_8, i3 0" [image_diff_posterize.c:86]   --->   Operation 108 'icmp' 'icmp_ln86_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_3_addr = getelementptr i8 %image_diff_posterize_rowC_3, i64 0, i64 %zext_ln81" [image_diff_posterize.c:88]   --->   Operation 109 'getelementptr' 'image_diff_posterize_rowC_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.58ns)   --->   "%icmp_ln87_3 = icmp_ult  i8 %diff_3, i8 96" [image_diff_posterize.c:87]   --->   Operation 110 'icmp' 'icmp_ln87_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_7)   --->   "%select_ln86_6 = select i1 %icmp_ln86_3, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 111 'select' 'select_ln86_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_7 = select i1 %icmp_ln87_3, i8 %select_ln86_6, i8 255" [image_diff_posterize.c:86]   --->   Operation 112 'select' 'select_ln86_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_7, i5 %image_diff_posterize_rowC_3_addr" [image_diff_posterize.c:86]   --->   Operation 113 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 114 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_4_load = load i5 %image_diff_posterize_rowA_4_addr" [image_diff_posterize.c:81]   --->   Operation 114 'load' 'image_diff_posterize_rowA_4_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln81_9 = zext i8 %image_diff_posterize_rowA_4_load" [image_diff_posterize.c:81]   --->   Operation 115 'zext' 'zext_ln81_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_4_load = load i5 %image_diff_posterize_rowB_4_addr" [image_diff_posterize.c:81]   --->   Operation 116 'load' 'image_diff_posterize_rowB_4_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln81_10 = zext i8 %image_diff_posterize_rowB_4_load" [image_diff_posterize.c:81]   --->   Operation 117 'zext' 'zext_ln81_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.70ns)   --->   "%diff_temp_4 = sub i9 %zext_ln81_9, i9 %zext_ln81_10" [image_diff_posterize.c:81]   --->   Operation 118 'sub' 'diff_temp_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln84_4 = trunc i9 %diff_temp_4" [image_diff_posterize.c:84]   --->   Operation 119 'trunc' 'trunc_ln84_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_4, i32 8" [image_diff_posterize.c:84]   --->   Operation 120 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.70ns)   --->   "%sub_ln84_4 = sub i8 0, i8 %trunc_ln84_4" [image_diff_posterize.c:84]   --->   Operation 121 'sub' 'sub_ln84_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.30ns)   --->   "%diff_4 = select i1 %tmp_9, i8 %sub_ln84_4, i8 %trunc_ln84_4" [image_diff_posterize.c:84]   --->   Operation 122 'select' 'diff_4' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_4, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 123 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.49ns)   --->   "%icmp_ln86_4 = icmp_eq  i3 %tmp_10, i3 0" [image_diff_posterize.c:86]   --->   Operation 124 'icmp' 'icmp_ln86_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_4_addr = getelementptr i8 %image_diff_posterize_rowC_4, i64 0, i64 %zext_ln81" [image_diff_posterize.c:88]   --->   Operation 125 'getelementptr' 'image_diff_posterize_rowC_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.58ns)   --->   "%icmp_ln87_4 = icmp_ult  i8 %diff_4, i8 96" [image_diff_posterize.c:87]   --->   Operation 126 'icmp' 'icmp_ln87_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_9)   --->   "%select_ln86_8 = select i1 %icmp_ln86_4, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 127 'select' 'select_ln86_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_9 = select i1 %icmp_ln87_4, i8 %select_ln86_8, i8 255" [image_diff_posterize.c:86]   --->   Operation 128 'select' 'select_ln86_9' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_9, i5 %image_diff_posterize_rowC_4_addr" [image_diff_posterize.c:86]   --->   Operation 129 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 130 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_5_load = load i5 %image_diff_posterize_rowA_5_addr" [image_diff_posterize.c:81]   --->   Operation 130 'load' 'image_diff_posterize_rowA_5_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln81_11 = zext i8 %image_diff_posterize_rowA_5_load" [image_diff_posterize.c:81]   --->   Operation 131 'zext' 'zext_ln81_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_5_load = load i5 %image_diff_posterize_rowB_5_addr" [image_diff_posterize.c:81]   --->   Operation 132 'load' 'image_diff_posterize_rowB_5_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln81_12 = zext i8 %image_diff_posterize_rowB_5_load" [image_diff_posterize.c:81]   --->   Operation 133 'zext' 'zext_ln81_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.70ns)   --->   "%diff_temp_5 = sub i9 %zext_ln81_11, i9 %zext_ln81_12" [image_diff_posterize.c:81]   --->   Operation 134 'sub' 'diff_temp_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln84_5 = trunc i9 %diff_temp_5" [image_diff_posterize.c:84]   --->   Operation 135 'trunc' 'trunc_ln84_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_5, i32 8" [image_diff_posterize.c:84]   --->   Operation 136 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.70ns)   --->   "%sub_ln84_5 = sub i8 0, i8 %trunc_ln84_5" [image_diff_posterize.c:84]   --->   Operation 137 'sub' 'sub_ln84_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.30ns)   --->   "%diff_5 = select i1 %tmp_11, i8 %sub_ln84_5, i8 %trunc_ln84_5" [image_diff_posterize.c:84]   --->   Operation 138 'select' 'diff_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_5, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 139 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.49ns)   --->   "%icmp_ln86_5 = icmp_eq  i3 %tmp_12, i3 0" [image_diff_posterize.c:86]   --->   Operation 140 'icmp' 'icmp_ln86_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_5_addr = getelementptr i8 %image_diff_posterize_rowC_5, i64 0, i64 %zext_ln81" [image_diff_posterize.c:88]   --->   Operation 141 'getelementptr' 'image_diff_posterize_rowC_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.58ns)   --->   "%icmp_ln87_5 = icmp_ult  i8 %diff_5, i8 96" [image_diff_posterize.c:87]   --->   Operation 142 'icmp' 'icmp_ln87_5' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_11)   --->   "%select_ln86_10 = select i1 %icmp_ln86_5, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 143 'select' 'select_ln86_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_11 = select i1 %icmp_ln87_5, i8 %select_ln86_10, i8 255" [image_diff_posterize.c:86]   --->   Operation 144 'select' 'select_ln86_11' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_11, i5 %image_diff_posterize_rowC_5_addr" [image_diff_posterize.c:86]   --->   Operation 145 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 146 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_6_load = load i5 %image_diff_posterize_rowA_6_addr" [image_diff_posterize.c:81]   --->   Operation 146 'load' 'image_diff_posterize_rowA_6_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln81_13 = zext i8 %image_diff_posterize_rowA_6_load" [image_diff_posterize.c:81]   --->   Operation 147 'zext' 'zext_ln81_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_6_load = load i5 %image_diff_posterize_rowB_6_addr" [image_diff_posterize.c:81]   --->   Operation 148 'load' 'image_diff_posterize_rowB_6_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln81_14 = zext i8 %image_diff_posterize_rowB_6_load" [image_diff_posterize.c:81]   --->   Operation 149 'zext' 'zext_ln81_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.70ns)   --->   "%diff_temp_6 = sub i9 %zext_ln81_13, i9 %zext_ln81_14" [image_diff_posterize.c:81]   --->   Operation 150 'sub' 'diff_temp_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln84_6 = trunc i9 %diff_temp_6" [image_diff_posterize.c:84]   --->   Operation 151 'trunc' 'trunc_ln84_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_6, i32 8" [image_diff_posterize.c:84]   --->   Operation 152 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.70ns)   --->   "%sub_ln84_6 = sub i8 0, i8 %trunc_ln84_6" [image_diff_posterize.c:84]   --->   Operation 153 'sub' 'sub_ln84_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.30ns)   --->   "%diff_6 = select i1 %tmp_13, i8 %sub_ln84_6, i8 %trunc_ln84_6" [image_diff_posterize.c:84]   --->   Operation 154 'select' 'diff_6' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_6, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 155 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.49ns)   --->   "%icmp_ln86_6 = icmp_eq  i3 %tmp_14, i3 0" [image_diff_posterize.c:86]   --->   Operation 156 'icmp' 'icmp_ln86_6' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_6_addr = getelementptr i8 %image_diff_posterize_rowC_6, i64 0, i64 %zext_ln81" [image_diff_posterize.c:88]   --->   Operation 157 'getelementptr' 'image_diff_posterize_rowC_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.58ns)   --->   "%icmp_ln87_6 = icmp_ult  i8 %diff_6, i8 96" [image_diff_posterize.c:87]   --->   Operation 158 'icmp' 'icmp_ln87_6' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_13)   --->   "%select_ln86_12 = select i1 %icmp_ln86_6, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 159 'select' 'select_ln86_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_13 = select i1 %icmp_ln87_6, i8 %select_ln86_12, i8 255" [image_diff_posterize.c:86]   --->   Operation 160 'select' 'select_ln86_13' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_13, i5 %image_diff_posterize_rowC_6_addr" [image_diff_posterize.c:86]   --->   Operation 161 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 162 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowA_7_load = load i5 %image_diff_posterize_rowA_7_addr" [image_diff_posterize.c:81]   --->   Operation 162 'load' 'image_diff_posterize_rowA_7_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln81_15 = zext i8 %image_diff_posterize_rowA_7_load" [image_diff_posterize.c:81]   --->   Operation 163 'zext' 'zext_ln81_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowB_7_load = load i5 %image_diff_posterize_rowB_7_addr" [image_diff_posterize.c:81]   --->   Operation 164 'load' 'image_diff_posterize_rowB_7_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln81_16 = zext i8 %image_diff_posterize_rowB_7_load" [image_diff_posterize.c:81]   --->   Operation 165 'zext' 'zext_ln81_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.70ns)   --->   "%diff_temp_7 = sub i9 %zext_ln81_15, i9 %zext_ln81_16" [image_diff_posterize.c:81]   --->   Operation 166 'sub' 'diff_temp_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln84_7 = trunc i9 %diff_temp_7" [image_diff_posterize.c:84]   --->   Operation 167 'trunc' 'trunc_ln84_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_7, i32 8" [image_diff_posterize.c:84]   --->   Operation 168 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.70ns)   --->   "%sub_ln84_7 = sub i8 0, i8 %trunc_ln84_7" [image_diff_posterize.c:84]   --->   Operation 169 'sub' 'sub_ln84_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.30ns)   --->   "%diff_7 = select i1 %tmp_15, i8 %sub_ln84_7, i8 %trunc_ln84_7" [image_diff_posterize.c:84]   --->   Operation 170 'select' 'diff_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_7, i32 5, i32 7" [image_diff_posterize.c:86]   --->   Operation 171 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.49ns)   --->   "%icmp_ln86_7 = icmp_eq  i3 %tmp_16, i3 0" [image_diff_posterize.c:86]   --->   Operation 172 'icmp' 'icmp_ln86_7' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_7_addr = getelementptr i8 %image_diff_posterize_rowC_7, i64 0, i64 %zext_ln81" [image_diff_posterize.c:88]   --->   Operation 173 'getelementptr' 'image_diff_posterize_rowC_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.58ns)   --->   "%icmp_ln87_7 = icmp_ult  i8 %diff_7, i8 96" [image_diff_posterize.c:87]   --->   Operation 174 'icmp' 'icmp_ln87_7' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_15)   --->   "%select_ln86_14 = select i1 %icmp_ln86_7, i8 0, i8 128" [image_diff_posterize.c:86]   --->   Operation 175 'select' 'select_ln86_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln86_15 = select i1 %icmp_ln87_7, i8 %select_ln86_14, i8 255" [image_diff_posterize.c:86]   --->   Operation 176 'select' 'select_ln86_15' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.66ns)   --->   "%store_ln86 = store i8 %select_ln86_15, i5 %image_diff_posterize_rowC_7_addr" [image_diff_posterize.c:86]   --->   Operation 177 'store' 'store_ln86' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body16.i.i.i" [image_diff_posterize.c:76]   --->   Operation 178 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	'alloca' operation ('j') [25]  (0 ns)
	'load' operation ('j', image_diff_posterize.c:76) on local variable 'j' [29]  (0 ns)
	'add' operation ('add_ln76', image_diff_posterize.c:76) [182]  (0.715 ns)
	'store' operation ('store_ln76', image_diff_posterize.c:76) of variable 'add_ln76', image_diff_posterize.c:76 on local variable 'j' [183]  (0.387 ns)

 <State 2>: 3.93ns
The critical path consists of the following:
	'load' operation ('image_diff_posterize_rowA_0_load', image_diff_posterize.c:81) on array 'image_diff_posterize_rowA_0' [39]  (0.667 ns)
	'sub' operation ('diff_temp', image_diff_posterize.c:81) [44]  (0.705 ns)
	'sub' operation ('sub_ln84', image_diff_posterize.c:84) [47]  (0.705 ns)
	'select' operation ('diff', image_diff_posterize.c:84) [48]  (0.303 ns)
	'icmp' operation ('icmp_ln87', image_diff_posterize.c:87) [52]  (0.581 ns)
	'select' operation ('select_ln86_1', image_diff_posterize.c:86) [54]  (0.303 ns)
	'store' operation ('store_ln86', image_diff_posterize.c:86) of variable 'select_ln86_1', image_diff_posterize.c:86 on array 'image_diff_posterize_rowC_0' [55]  (0.667 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
