Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_multiply_top glbl -Oenable_linking_all_libraries -prj multiply.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s multiply 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_11/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_11/solution1/sim/verilog/AESL_autofifo_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_11/solution1/sim/verilog/AESL_autofifo_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_11/solution1/sim/verilog/AESL_autofifo_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_11/solution1/sim/verilog/multiply.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_multiply_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_11/solution1/sim/verilog/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_11/solution1/sim/verilog/multiply_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_11/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.multiply_mul_32s_32s_32_2_1(NUM_...
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.AESL_autofifo_A
Compiling module xil_defaultlib.AESL_autofifo_B
Compiling module xil_defaultlib.AESL_autofifo_C
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_multiply_top
Compiling module work.glbl
Built simulation snapshot multiply
