
output/main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <InterruptVectorsSimple>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	08000009 	stmdaeq	r0, {r0, r3}

08000008 <Reset_Handler>:
 8000008:	b580      	push	{r7, lr}
 800000a:	af00      	add	r7, sp, #0
 800000c:	f000 f802 	bl	8000014 <main>
 8000010:	bd80      	pop	{r7, pc}
 8000012:	bf00      	nop

08000014 <main>:
 8000014:	b580      	push	{r7, lr}
 8000016:	af00      	add	r7, sp, #0
 8000018:	4a1a      	ldr	r2, [pc, #104]	; (8000084 <main+0x70>)
 800001a:	4b1a      	ldr	r3, [pc, #104]	; (8000084 <main+0x70>)
 800001c:	681b      	ldr	r3, [r3, #0]
 800001e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000022:	6013      	str	r3, [r2, #0]
 8000024:	bf00      	nop
 8000026:	4b17      	ldr	r3, [pc, #92]	; (8000084 <main+0x70>)
 8000028:	681b      	ldr	r3, [r3, #0]
 800002a:	4a16      	ldr	r2, [pc, #88]	; (8000084 <main+0x70>)
 800002c:	4b15      	ldr	r3, [pc, #84]	; (8000084 <main+0x70>)
 800002e:	685b      	ldr	r3, [r3, #4]
 8000030:	f043 0301 	orr.w	r3, r3, #1
 8000034:	6053      	str	r3, [r2, #4]
 8000036:	4a13      	ldr	r2, [pc, #76]	; (8000084 <main+0x70>)
 8000038:	4b12      	ldr	r3, [pc, #72]	; (8000084 <main+0x70>)
 800003a:	699b      	ldr	r3, [r3, #24]
 800003c:	f043 0310 	orr.w	r3, r3, #16
 8000040:	6193      	str	r3, [r2, #24]
 8000042:	4a11      	ldr	r2, [pc, #68]	; (8000088 <main+0x74>)
 8000044:	4b10      	ldr	r3, [pc, #64]	; (8000088 <main+0x74>)
 8000046:	685b      	ldr	r3, [r3, #4]
 8000048:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800004c:	6053      	str	r3, [r2, #4]
 800004e:	4a0e      	ldr	r2, [pc, #56]	; (8000088 <main+0x74>)
 8000050:	4b0d      	ldr	r3, [pc, #52]	; (8000088 <main+0x74>)
 8000052:	685b      	ldr	r3, [r3, #4]
 8000054:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8000058:	6053      	str	r3, [r2, #4]
 800005a:	4a0b      	ldr	r2, [pc, #44]	; (8000088 <main+0x74>)
 800005c:	4b0a      	ldr	r3, [pc, #40]	; (8000088 <main+0x74>)
 800005e:	691b      	ldr	r3, [r3, #16]
 8000060:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000064:	6113      	str	r3, [r2, #16]
 8000066:	4809      	ldr	r0, [pc, #36]	; (800008c <main+0x78>)
 8000068:	f000 f812 	bl	8000090 <delay>
 800006c:	4a06      	ldr	r2, [pc, #24]	; (8000088 <main+0x74>)
 800006e:	4b06      	ldr	r3, [pc, #24]	; (8000088 <main+0x74>)
 8000070:	691b      	ldr	r3, [r3, #16]
 8000072:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000076:	6113      	str	r3, [r2, #16]
 8000078:	f24c 3050 	movw	r0, #50000	; 0xc350
 800007c:	f000 f808 	bl	8000090 <delay>
 8000080:	e7eb      	b.n	800005a <main+0x46>
 8000082:	bf00      	nop
 8000084:	40021000 	andmi	r1, r2, r0
 8000088:	40011000 	andmi	r1, r1, r0
 800008c:	00030d40 	andeq	r0, r3, r0, asr #26

08000090 <delay>:
 8000090:	b480      	push	{r7}
 8000092:	b085      	sub	sp, #20
 8000094:	af00      	add	r7, sp, #0
 8000096:	6078      	str	r0, [r7, #4]
 8000098:	2300      	movs	r3, #0
 800009a:	60fb      	str	r3, [r7, #12]
 800009c:	e003      	b.n	80000a6 <delay+0x16>
 800009e:	bf00      	nop
 80000a0:	68fb      	ldr	r3, [r7, #12]
 80000a2:	3301      	adds	r3, #1
 80000a4:	60fb      	str	r3, [r7, #12]
 80000a6:	68fa      	ldr	r2, [r7, #12]
 80000a8:	687b      	ldr	r3, [r7, #4]
 80000aa:	429a      	cmp	r2, r3
 80000ac:	d3f7      	bcc.n	800009e <delay+0xe>
 80000ae:	3714      	adds	r7, #20
 80000b0:	46bd      	mov	sp, r7
 80000b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80000b6:	4770      	bx	lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <InterruptVectorsSimple-0x6f2f2dc>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	392e343a 	stmdbcc	lr!, {r1, r3, r4, r5, sl, ip, sp}
   c:	732b332e 			; <UNDEFINED> instruction: 0x732b332e
  10:	33326e76 	teqcc	r2, #1888	; 0x760
  14:	37373131 			; <UNDEFINED> instruction: 0x37373131
  18:	2029312d 	eorcs	r3, r9, sp, lsr #2
  1c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  20:	30322033 	eorscc	r2, r2, r3, lsr r0
  24:	35303531 	ldrcc	r3, [r0, #-1329]!	; 0xfffffacf
  28:	28203932 	stmdacs	r0!, {r1, r4, r5, r8, fp, ip, sp}
  2c:	72657270 	rsbvc	r7, r5, #112, 4
  30:	61656c65 	cmnvs	r5, r5, ror #24
  34:	00296573 	eoreq	r6, r9, r3, ror r5

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x0000000000000030 is out of bounds.

