library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity AXI4_Full_Slave is
    generic (
        -- Users to add parameters here

        -- User parameters ends
        -- Do not modify the parameters beyond this line

        -- Width of ID for for write address, write data, read address and read data
        C_S_AXI_ID_WIDTH : integer := 1;
        -- Width of S_AXI data bus
        C_S_AXI_DATA_WIDTH : integer := 32;
        -- Width of S_AXI address bus
        C_S_AXI_ADDR_WIDTH : integer := 10;
        -- Width of optional user defined signal in write address channel
        C_S_AXI_AWUSER_WIDTH : integer := 0;
        -- Width of optional user defined signal in read address channel
        C_S_AXI_ARUSER_WIDTH : integer := 0;
        -- Width of optional user defined signal in write data channel
        C_S_AXI_WUSER_WIDTH : integer := 0;
        -- Width of optional user defined signal in read data channel
        C_S_AXI_RUSER_WIDTH : integer := 0;
        -- Width of optional user defined signal in write response channel
        C_S_AXI_BUSER_WIDTH : integer := 0
    );
    port (
        -- Users to add ports here

        -- User ports ends
        -- Do not modify the ports beyond this line

        -- Global Clock Signal
        S_AXI_ACLK : in std_logic;
        -- Global Reset Signal. This Signal is Active LOW
        S_AXI_ARESETN : in std_logic;
        -- Write Address ID
        S_AXI_AWID : in std_logic_vector(C_S_AXI_ID_WIDTH - 1 downto 0);
        -- Write address
        S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH - 1 downto 0);
        -- Burst length. The burst length gives the exact number of transfers in a burst
        S_AXI_AWLEN : in std_logic_vector(7 downto 0);
        -- Burst size. This signal indicates the size of each transfer in the burst
        S_AXI_AWSIZE : in std_logic_vector(2 downto 0);
        -- Burst type. The burst type and the size information, 
        -- determine how the address for each transfer within the burst is calculated.
        S_AXI_AWBURST : in std_logic_vector(1 downto 0);
        -- Lock type. Provides additional information about the
        -- atomic characteristics of the transfer.
        S_AXI_AWLOCK : in std_logic;
        -- Memory type. This signal indicates how transactions
        -- are required to progress through a system.
        S_AXI_AWCACHE : in std_logic_vector(3 downto 0);
        -- Protection type. This signal indicates the privilege
        -- and security level of the transaction, and whether
        -- the transaction is a data access or an instruction access.
        S_AXI_AWPROT : in std_logic_vector(2 downto 0);
        -- Quality of Service, QoS identifier sent for each
        -- write transaction.
        S_AXI_AWQOS : in std_logic_vector(3 downto 0);
        -- Region identifier. Permits a single physical interface
        -- on a slave to be used for multiple logical interfaces.
        S_AXI_AWREGION : in std_logic_vector(3 downto 0);
        -- Optional User-defined signal in the write address channel.
        S_AXI_AWUSER : in std_logic_vector(C_S_AXI_AWUSER_WIDTH - 1 downto 0);
        -- Write address valid. This signal indicates that
        -- the channel is signaling valid write address and
        -- control information.
        S_AXI_AWVALID : in std_logic;
        -- Write address ready. This signal indicates that
        -- the slave is ready to accept an address and associated
        -- control signals.
        S_AXI_AWREADY : out std_logic;
        -- Write Data
        S_AXI_WDATA : in std_logic_vector(C_S_AXI_DATA_WIDTH - 1 downto 0);
        -- Write strobes. This signal indicates which byte
        -- lanes hold valid data. There is one write strobe
        -- bit for each eight bits of the write data bus.
        S_AXI_WSTRB : in std_logic_vector((C_S_AXI_DATA_WIDTH/8) - 1 downto 0);
        -- Write last. This signal indicates the last transfer
        -- in a write burst.
        S_AXI_WLAST : in std_logic;
        -- Optional User-defined signal in the write data channel.
        S_AXI_WUSER : in std_logic_vector(C_S_AXI_WUSER_WIDTH - 1 downto 0);
        -- Write valid. This signal indicates that valid write
        -- data and strobes are available.
        S_AXI_WVALID : in std_logic;
        -- Write ready. This signal indicates that the slave
        -- can accept the write data.
        S_AXI_WREADY : out std_logic;
        -- Response ID tag. This signal is the ID tag of the
        -- write response.
        S_AXI_BID : out std_logic_vector(C_S_AXI_ID_WIDTH - 1 downto 0);
        -- Write response. This signal indicates the status
        -- of the write transaction.
        S_AXI_BRESP : out std_logic_vector(1 downto 0);
        -- Optional User-defined signal in the write response channel.
        S_AXI_BUSER : out std_logic_vector(C_S_AXI_BUSER_WIDTH - 1 downto 0);
        -- Write response valid. This signal indicates that the
        -- channel is signaling a valid write response.
        S_AXI_BVALID : out std_logic;
        -- Response ready. This signal indicates that the master
        -- can accept a write response.
        S_AXI_BREADY : in std_logic;
        -- Read address ID. This signal is the identification
        -- tag for the read address group of signals.
        S_AXI_ARID : in std_logic_vector(C_S_AXI_ID_WIDTH - 1 downto 0);
        -- Read address. This signal indicates the initial
        -- address of a read burst transaction.
        S_AXI_ARADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH - 1 downto 0);
        -- Burst length. The burst length gives the exact number of transfers in a burst
        S_AXI_ARLEN : in std_logic_vector(7 downto 0);
        -- Burst size. This signal indicates the size of each transfer in the burst
        S_AXI_ARSIZE : in std_logic_vector(2 downto 0);
        -- Burst type. The burst type and the size information, 
        -- determine how the address for each transfer within the burst is calculated.
        S_AXI_ARBURST : in std_logic_vector(1 downto 0);
        -- Lock type. Provides additional information about the
        -- atomic characteristics of the transfer.
        S_AXI_ARLOCK : in std_logic;
        -- Memory type. This signal indicates how transactions
        -- are required to progress through a system.
        S_AXI_ARCACHE : in std_logic_vector(3 downto 0);
        -- Protection type. This signal indicates the privilege
        -- and security level of the transaction, and whether
        -- the transaction is a data access or an instruction access.
        S_AXI_ARPROT : in std_logic_vector(2 downto 0);
        -- Quality of Service, QoS identifier sent for each
        -- read transaction.
        S_AXI_ARQOS : in std_logic_vector(3 downto 0);
        -- Region identifier. Permits a single physical interface
        -- on a slave to be used for multiple logical interfaces.
        S_AXI_ARREGION : in std_logic_vector(3 downto 0);
        -- Optional User-defined signal in the read address channel.
        S_AXI_ARUSER : in std_logic_vector(C_S_AXI_ARUSER_WIDTH - 1 downto 0);
        -- Write address valid. This signal indicates that
        -- the channel is signaling valid read address and
        -- control information.
        S_AXI_ARVALID : in std_logic;
        -- Read address ready. This signal indicates that
        -- the slave is ready to accept an address and associated
        -- control signals.
        S_AXI_ARREADY : out std_logic;
        -- Read ID tag. This signal is the identification tag
        -- for the read data group of signals generated by the slave.
        S_AXI_RID : out std_logic_vector(C_S_AXI_ID_WIDTH - 1 downto 0);
        -- Read Data
        S_AXI_RDATA : out std_logic_vector(C_S_AXI_DATA_WIDTH - 1 downto 0);
        -- Read response. This signal indicates the status of
        -- the read transfer.
        S_AXI_RRESP : out std_logic_vector(1 downto 0);
        -- Read last. This signal indicates the last transfer
        -- in a read burst.
        S_AXI_RLAST : out std_logic;
        -- Optional User-defined signal in the read address channel.
        S_AXI_RUSER : out std_logic_vector(C_S_AXI_RUSER_WIDTH - 1 downto 0);
        -- Read valid. This signal indicates that the channel
        -- is signaling the required read data.
        S_AXI_RVALID : out std_logic;
        -- Read ready. This signal indicates that the master can
        -- accept the read data and response information.
        S_AXI_RREADY : in std_logic
    );
end AXI4_Full_Slave;

architecture arch_imp of AXI4_Full_Slave is

    -- AXI4FULL signals
    signal axi_awaddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH - 1 downto 0);
    signal axi_awready : std_logic;
    signal axi_wready  : std_logic;
    signal axi_bid     : std_logic_vector(C_S_AXI_ID_WIDTH - 1 downto 0);
    signal axi_bresp   : std_logic_vector(1 downto 0);
    signal axi_buser   : std_logic_vector(C_S_AXI_BUSER_WIDTH - 1 downto 0);
    signal axi_bvalid  : std_logic;
    signal axi_araddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH - 1 downto 0);
    signal axi_arready : std_logic;
    signal axi_rid     : std_logic_vector(C_S_AXI_ID_WIDTH - 1 downto 0);
    signal axi_rresp   : std_logic_vector(1 downto 0);
    signal axi_rlast   : std_logic;
    signal axi_ruser   : std_logic_vector(C_S_AXI_RUSER_WIDTH - 1 downto 0);
    signal axi_rvalid  : std_logic;
    -- aw_wrap_en determines wrap boundary and enables wrapping
    signal aw_wrap_en : std_logic;
    -- ar_wrap_en determines wrap boundary and enables wrapping
    signal ar_wrap_en : std_logic;
    -- aw_wrap_size is the size of the write transfer, the
    -- write address wraps to a lower address if upper address
    -- limit is reached
    signal aw_wrap_size : integer;
    -- ar_wrap_size is the size of the read transfer, the
    -- read address wraps to a lower address if upper address
    -- limit is reached
    signal ar_wrap_size : integer;
    -- The axi_awlen_cntr internal write address counter to keep track of beats in a burst transaction
    signal axi_awlen_cntr : std_logic_vector(7 downto 0);
    --The axi_arlen_cntr internal read address counter to keep track of beats in a burst transaction
    signal axi_arlen_cntr : std_logic_vector(7 downto 0);
    signal axi_arburst    : std_logic_vector(2 - 1 downto 0);
    signal axi_awburst    : std_logic_vector(2 - 1 downto 0);
    signal axi_arlen      : std_logic_vector(8 - 1 downto 0);
    signal axi_awlen      : std_logic_vector(8 - 1 downto 0);
    --local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH
    --ADDR_LSB is used for addressing 32/64 bit registers/memories
    --ADDR_LSB = 2 for 32 bits (n downto 2) 
    --ADDR_LSB = 3 for 64 bits (n downto 3)

    --ADDR_LSB = 4 for 128 bits (n downto 4)

    constant ADDR_LSB          : integer                                            := (C_S_AXI_DATA_WIDTH/32) + 1;
    constant OPT_MEM_ADDR_BITS : integer                                            := 7;
    constant USER_NUM_MEM      : integer                                            := 1;
    constant low               : std_logic_vector (C_S_AXI_ADDR_WIDTH - 1 downto 0) := "0000000000";

    ------------------------------------------------
    ---- Signals for user logic memory space example
    --------------------------------------------------
    signal mem_address_read  : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);
    signal mem_address_write : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);
    type word_array is array (0 to USER_NUM_MEM - 1) of std_logic_vector(C_S_AXI_DATA_WIDTH - 1 downto 0);
    signal mem_data_out : word_array;

    signal i              : integer;
    signal j              : integer;
    signal mem_byte_index : integer;
    type BYTE_RAM_TYPE is array (0 to 255) of std_logic_vector(7 downto 0);
    --State machine local parameters
    constant Idle  : std_logic_vector(1 downto 0) := "00";
    constant Raddr : std_logic_vector(1 downto 0) := "10";
    constant Rdata : std_logic_vector(1 downto 0) := "11";
    constant Waddr : std_logic_vector(1 downto 0) := "10";
    constant Wdata : std_logic_vector(1 downto 0) := "11";

    --State machine variables
    signal state_read  : std_logic_vector(1 downto 0);
    signal state_write : std_logic_vector(1 downto 0);


    function fn_gen_inc4_array(
        i_init_value : integer
    ) return BYTE_RAM_TYPE is
        variable v_array : BYTE_RAM_TYPE;
        variable v_base  : unsigned(7 downto 0);
        variable v_temp  : unsigned(7 downto 0);
    begin
        v_base := to_unsigned(i_init_value,8);

        for i in 0 to 255 loop
            v_temp     := v_base + to_unsigned(i * 4, 8);
            v_array(i) := std_logic_vector(v_temp);
        end loop;

        return v_array;
    end function;

begin
    -- I/O Connections assignments

    S_AXI_AWREADY <= axi_awready;
    S_AXI_WREADY  <= axi_wready;
    S_AXI_BRESP   <= axi_bresp;
    S_AXI_BUSER   <= axi_buser;
    S_AXI_BVALID  <= axi_bvalid;
    S_AXI_ARREADY <= axi_arready;
    S_AXI_RRESP   <= axi_rresp;
    S_AXI_RLAST   <= axi_rlast;
    S_AXI_RUSER   <= axi_ruser;
    S_AXI_RVALID  <= axi_rvalid;
    S_AXI_BID     <= axi_bid;
    S_AXI_RID     <= axi_rid;
    S_AXI_RDATA   <= mem_data_out(0);
    aw_wrap_size  <= ((C_S_AXI_DATA_WIDTH)/8 * to_integer(unsigned(axi_awlen)));
    ar_wrap_size  <= ((C_S_AXI_DATA_WIDTH)/8 * to_integer(unsigned(axi_arlen)));
    aw_wrap_en    <= '1' when (((axi_awaddr and std_logic_vector(to_unsigned(aw_wrap_size, C_S_AXI_ADDR_WIDTH))) xor std_logic_vector(to_unsigned(aw_wrap_size, C_S_AXI_ADDR_WIDTH))) = low) else
        '0';
    ar_wrap_en <= '1' when (((axi_araddr and std_logic_vector(to_unsigned(ar_wrap_size, C_S_AXI_ADDR_WIDTH))) xor std_logic_vector(to_unsigned(ar_wrap_size, C_S_AXI_ADDR_WIDTH))) = low) else
        '0';

    --Implement Write state machine
    --Outstanding write transactions are not supported by the slave i.e., master should assert bready to receive response on or before it starts sending the new transaction
    process (S_AXI_ACLK)
    begin
        if rising_edge(S_AXI_ACLK) then
            if S_AXI_ARESETN = '0' then
                --asserting initial values to all 0's during reset                                  
                axi_awready <= '0';
                axi_wready  <= '0';
                axi_bvalid  <= '0';
                axi_buser   <= (others => '0');
                axi_awburst <= (others => '0');
                axi_bid     <= (others => '0');
                axi_awlen   <= (others => '0');
                axi_bresp   <= (others => '0');
                state_write <= Idle;
            else
                case (state_write) is
                    when Idle => --Initial state inidicating reset is done and ready to receive read/write transactions                                  
                        if (S_AXI_ARESETN = '1') then
                            axi_awready <= '1';
                            axi_wready  <= '1';
                            state_write <= Waddr;
                        else
                            state_write <= state_write;
                        end if;
                    when Waddr => --At this state, slave is ready to receive address along with corresponding control signals and first data packet. Response valid is also handled at this state                                  
                        if (S_AXI_AWVALID = '1' and axi_awready = '1') then
                            if (S_AXI_WVALID = '1' and S_AXI_WLAST = '1') then
                                axi_bvalid  <= '1';
                                axi_awready <= '1';
                                state_write <= Waddr;
                            else
                                if (S_AXI_BREADY = '1' and axi_bvalid = '1') then
                                    axi_bvalid <= '0';
                                end if;
                                state_write <= Wdata;
                                axi_awready <= '0';
                            end if;
                            axi_awburst <= S_AXI_AWBURST;
                            axi_awlen   <= S_AXI_AWLEN;
                            axi_bid     <= S_AXI_AWID;
                        else
                            state_write <= state_write;
                            if (S_AXI_BREADY = '1' and axi_bvalid = '1') then
                                axi_bvalid <= '0';
                            end if;
                        end if;
                    when Wdata => --At this state, slave is ready to receive the data packets until the number of transfers is equal to burst length                                  
                        if (S_AXI_WVALID = '1' and S_AXI_WLAST = '1') then
                            state_write <= Waddr;
                            axi_bvalid  <= '1';
                            axi_awready <= '1';
                        else
                            state_write <= state_write;
                        end if;
                    when others => --reserved                                  
                        axi_awready <= '0';
                        axi_wready  <= '0';
                        axi_bvalid  <= '0';
                end case;
            end if;
        end if;
    end process;
    --Implement Read state machine
    --Outstanding read transactions are not supported by the slave

    process (S_AXI_ACLK)
    begin
        if rising_edge(S_AXI_ACLK) then
            if S_AXI_ARESETN = '0' then
                --asserting initial values to all 0's during reset                                     
                axi_arready <= '0';
                axi_rvalid  <= '0';
                axi_rlast   <= '0';
                axi_ruser   <= (others => '0');
                axi_arburst <= (others => '0');
                axi_rid     <= (others => '0');
                axi_arlen   <= (others => '0');
                axi_rresp   <= (others => '0');
                state_read  <= Idle;
            else
                case (state_read) is
                    when Idle => --Initial state inidicating reset is done and ready to receive read/write transactions                                     
                        if (S_AXI_ARESETN = '1') then
                            axi_arready <= '1';
                            state_read  <= Raddr;
                        else
                            state_read <= state_read;
                        end if;
                    when Raddr => --At this state, slave is ready to receive address along with corresponding control signals                                     
                        if (S_AXI_ARVALID = '1' and axi_arready = '1') then
                            state_read  <= Rdata;
                            axi_rvalid  <= '1';
                            axi_arready <= '0';
                            if (S_AXI_ARLEN = "00000000") then
                                axi_rlast <= '1';
                            end if;
                            axi_arburst <= S_AXI_ARBURST;
                            axi_arlen   <= S_AXI_ARLEN;
                            axi_rid     <= S_AXI_ARID;
                        else
                            state_read <= state_read;
                        end if;
                    when Rdata => --At this state, slave is ready to send the data packets until the number of transfers is equal to burst length                                     
                        if ((axi_arlen_cntr = std_logic_vector(unsigned(axi_arlen(7 downto 0)) - 1)) and axi_rlast = '0' and S_AXI_RREADY = '1') then
                            axi_rlast <= '1';
                        end if;
                        if (axi_rvalid = '1' and S_AXI_RREADY = '1' and axi_rlast = '1') then
                            axi_rvalid  <= '0';
                            axi_arready <= '1';
                            axi_rlast   <= '0';
                            state_read  <= Raddr;
                        else
                            state_read <= state_read;
                        end if;
                    when others => --reserved                                     
                        axi_arready <= '0';
                        axi_rvalid  <= '0';
                end case;
            end if;
        end if;
    end process;
    --This always block handles the write address increment
    process (S_AXI_ACLK)
    begin
        if rising_edge(S_AXI_ACLK) then
            if S_AXI_ARESETN = '0' then
                --both axi_awlen_cntr and axi_awaddr will increment after each successfull data received until the number of the transfers is equal to burst length                             
                axi_awaddr     <= (others => '0');
                axi_awlen_cntr <= (others => '0');
            else
                if (S_AXI_AWVALID = '1' and axi_awready = '1') then
                    if (S_AXI_WVALID = '1') then
                        axi_awlen_cntr <= "00000001";
                        if ((S_AXI_AWBURST = "01") or ((S_AXI_AWBURST = "10") and (S_AXI_AWLEN /= "00000000"))) then
                            axi_awaddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB) <= std_logic_vector (unsigned(S_AXI_AWADDR(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB)) + 1);--awaddr aligned to 4 byte boundary                             
                        else
                            axi_awaddr <= axi_awaddr;
                        end if;
                    else
                        axi_awlen_cntr <= "00000000";
                        axi_awaddr     <= std_logic_vector (unsigned(S_AXI_AWADDR(C_S_AXI_ADDR_WIDTH - 1 downto 0)));
                    end if;
                elsif ((axi_awlen_cntr < axi_awlen) and S_AXI_WVALID = '1') then
                    axi_awlen_cntr <= std_logic_vector (unsigned(axi_awlen_cntr) + 1);
                    case (axi_awburst) is
                        when "00" => -- fixed burst                             
                            -- The write address for all the beats in the transaction are fixed                             
                            axi_awaddr <= axi_awaddr; ----for awsize = 4 bytes (010)                             
                        when "01" =>              --incremental burst                             
                            -- The write address for all the beats in the transaction are increments by awsize                             
                            axi_awaddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB) <= std_logic_vector (unsigned(axi_awaddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB)) + 1);--awaddr aligned to 4 byte boundary            
                            axi_awaddr(ADDR_LSB - 1 downto 0)                  <= (others => '0'); ----for awsize = 4 bytes (010)                             
                        when "10"                                                     =>       --Wrapping burst                             
                            -- The write address wraps when the address reaches wrap boundary                             
                            if (aw_wrap_en = '1') then
                                axi_awaddr <= std_logic_vector (unsigned(axi_awaddr) - (to_unsigned(aw_wrap_size, C_S_AXI_ADDR_WIDTH)));
                            else
                                axi_awaddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB) <= std_logic_vector (unsigned(axi_awaddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB)) + 1);--awaddr aligned to 4 byte boundary                      
                                axi_awaddr(ADDR_LSB - 1 downto 0)                  <= (others => '0'); ----for awsize = 4 bytes (010)                             
                            end if;
                        when others => --reserved (incremental burst for example)                             
                            axi_awaddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB) <= std_logic_vector (unsigned(axi_awaddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB)) + 1);--for awsize = 4 bytes (010)                             
                            axi_awaddr(ADDR_LSB - 1 downto 0)                  <= (others => '0');
                    end case;
                end if;
            end if;
        end if;
    end process;
    --This always block handles the read address increment
    process (S_AXI_ACLK)
    begin
        if rising_edge(S_AXI_ACLK) then
            if S_AXI_ARESETN = '0' then
                --both axi_arlen_cntr and axi_araddr will increment after each successfull data received until the number of the transfers is equal to burst length                                   
                axi_araddr     <= (others => '0');
                axi_arlen_cntr <= (others => '0');
            else
                if (S_AXI_ARVALID = '1' and axi_arready = '1') then
                    axi_arlen_cntr         <= (others => '0');
                    axi_araddr             <= std_logic_vector (unsigned(S_AXI_ARADDR(C_S_AXI_ADDR_WIDTH - 1 downto 0)));
                elsif ((axi_arlen_cntr <= axi_arlen) and axi_rvalid = '1' and S_AXI_RREADY = '1') then
                    axi_arlen_cntr         <= std_logic_vector (unsigned(axi_arlen_cntr) + 1);
                    case (axi_arburst) is
                        when "00" => -- fixed burst                                   
                            -- The read address for all the beats in the transaction are fixed                                   
                            axi_araddr <= axi_araddr; ----for arsize = 4 bytes (010)                                   
                        when "01" =>              --incremental burst                                   
                            -- The read address for all the beats in the transaction are increments by arsize                                   
                            axi_araddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB) <= std_logic_vector (unsigned(axi_araddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB)) + 1);--araddr aligned to 4 byte boundary                                   
                            axi_araddr(ADDR_LSB - 1 downto 0)                  <= (others => '0'); ----for arsize = 4 bytes (010)                                   
                        when "10"                                                     =>       --Wrapping burst                                   
                            -- The read address wraps when the address reaches wrap boundary                                    
                            if (ar_wrap_en = '1') then
                                axi_araddr <= std_logic_vector (unsigned(axi_araddr) - (to_unsigned(ar_wrap_size, C_S_AXI_ADDR_WIDTH)));
                            else
                                axi_araddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB) <= std_logic_vector (unsigned(axi_araddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB)) + 1);--araddr aligned to 4 byte boundary                                   
                                axi_araddr(ADDR_LSB - 1 downto 0)                  <= (others => '0'); ----for arsize = 4 bytes (010)                                   
                            end if;
                        when others => --reserved (incremental burst for example)                                   
                            axi_araddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB) <= std_logic_vector (unsigned(axi_araddr(C_S_AXI_ADDR_WIDTH - 1 downto ADDR_LSB)) + 1);--for arsize = 4 bytes (010)                                   
                            axi_araddr(ADDR_LSB - 1 downto 0)                  <= (others => '0');
                    end case;
                end if;
            end if;
        end if;
    end process;
    ---- ------------------------------------------
    ---- -- Example code to access user logic memory region
    ---- ------------------------------------------
    gen_mem_sel : if (USER_NUM_MEM >= 1) generate
    begin
        mem_address_read  <= axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
        mem_address_write <= S_AXI_AWADDR(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB) when (S_AXI_AWVALID = '1' and S_AXI_WVALID = '1') else
            axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
    end generate gen_mem_sel;
    -- implement Block RAM(s)                                 
    BRAM_GEN : for i in 0 to USER_NUM_MEM - 1 generate
        signal mem_wren : std_logic;
    begin
        mem_wren <= axi_wready and S_AXI_WVALID;
        BYTE_BRAM_GEN : for mem_byte_index in 0 to (C_S_AXI_DATA_WIDTH/8 - 1) generate
            signal byte_ram : BYTE_RAM_TYPE := fn_gen_inc4_array(mem_byte_index);
            signal data_in  : std_logic_vector(8 - 1 downto 0);
            signal data_out : std_logic_vector(8 - 1 downto 0);
        begin
            --assigning 8 bit data                                 
            data_in  <= S_AXI_WDATA((mem_byte_index * 8 + 7) downto mem_byte_index * 8);
            data_out <= byte_ram(to_integer(unsigned(mem_address_read)));
            BYTE_RAM_PROC : process (S_AXI_ACLK) is
            begin
                if (rising_edge (S_AXI_ACLK)) then
                    if (mem_wren = '1' and S_AXI_WSTRB(mem_byte_index) = '1') then
                        byte_ram(to_integer(unsigned(mem_address_write))) <= data_in;
                    end if;
                end if;
            end process BYTE_RAM_PROC;
            mem_data_out(i)((mem_byte_index * 8 + 7) downto mem_byte_index * 8) <= data_out;
        end generate BYTE_BRAM_GEN;
    end generate BRAM_GEN;
    -- Add user logic here

    -- User logic ends 
    -- Add user logic here

    -- User logic ends

end arch_imp;
