# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# reading /home/truong/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/../modelsim.ini
# Loading project test
# Load canceled
vsim -voptargs=+acc work.test
# vsim -voptargs="+acc" work.test 
# Start time: 19:24:39 on Dec 11,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/truong/Truongs_HDL_Verilog/testbench_arbiter/uart_arbiter.v(24): (vopt-2182) 'enabled_index' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.test(fast)
# Loading work.uart_arbiter(fast)
add wave -position insertpoint sim:/test/ua0/*
# End time: 19:25:34 on Dec 11,2022, Elapsed time: 0:00:55
# Errors: 0, Warnings: 2
