<stg><name>pow_generic<double></name>


<trans_list>

<trans id="412" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:1 %base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r

]]></Node>
<StgValue><ssdm name="base_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:2 %data_V = bitcast i64 %base_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3 %bs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="bs_exp_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:4 %bs_sig_V = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="bs_sig_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:5 %zext_ln515 = zext i11 %bs_exp_V

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:6 %b_exp = add i12 %zext_ln515, i12 3073

]]></Node>
<StgValue><ssdm name="b_exp"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:7 %icmp_ln369 = icmp_eq  i12 %b_exp, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln369"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:8 %icmp_ln1019 = icmp_eq  i52 %bs_sig_V, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:9 %x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln1019

]]></Node>
<StgValue><ssdm name="x_is_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:10 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:11 %xor_ln970 = xor i1 %tmp_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln970"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:12 %x_is_p1 = and i1 %x_is_1, i1 %xor_ln970

]]></Node>
<StgValue><ssdm name="x_is_p1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:13 %icmp_ln1019_1 = icmp_eq  i11 %bs_exp_V, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1019_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:23 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 51

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:24 %p_Result_12 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:26 %index0_V = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 46, i32 51

]]></Node>
<StgValue><ssdm name="index0_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:29 %b_exp_1 = add i12 %zext_ln515, i12 3074

]]></Node>
<StgValue><ssdm name="b_exp_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:31 %b_exp_2 = select i1 %p_Result_s, i12 %b_exp_1, i12 %b_exp

]]></Node>
<StgValue><ssdm name="b_exp_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:34 %zext_ln541 = zext i6 %index0_V

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:35 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6">
<![CDATA[
entry_ifconv:36 %b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr

]]></Node>
<StgValue><ssdm name="b_frac_tilde_inverse_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:286 %xor_ln369 = xor i1 %x_is_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln369"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:287 %icmp_ln407 = icmp_ne  i11 %bs_exp_V, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln407"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:288 %icmp_ln407_1 = icmp_ne  i11 %bs_exp_V, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln407_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:289 %and_ln407 = and i1 %icmp_ln407_1, i1 %xor_ln369

]]></Node>
<StgValue><ssdm name="and_ln407"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:290 %and_ln407_1 = and i1 %and_ln407, i1 %icmp_ln407

]]></Node>
<StgValue><ssdm name="and_ln407_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:293 %icmp_ln407_2 = icmp_eq  i11 %bs_exp_V, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln407_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
entry_ifconv:25 %p_Result_13 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_12, i1 0

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:27 %r_V_21 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_12

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:28 %zext_ln1488 = zext i53 %r_V_21

]]></Node>
<StgValue><ssdm name="zext_ln1488"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:30 %b_frac_V_1 = select i1 %p_Result_s, i54 %zext_ln1488, i54 %p_Result_13

]]></Node>
<StgValue><ssdm name="b_frac_V_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6">
<![CDATA[
entry_ifconv:36 %b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr

]]></Node>
<StgValue><ssdm name="b_frac_tilde_inverse_V"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="54" op_0_bw="6">
<![CDATA[
entry_ifconv:39 %zext_ln838 = zext i6 %b_frac_tilde_inverse_V

]]></Node>
<StgValue><ssdm name="zext_ln838"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:40 %mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838

]]></Node>
<StgValue><ssdm name="mul_ln838"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:40 %mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838

]]></Node>
<StgValue><ssdm name="mul_ln838"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:42 %a_V = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln838, i32 50, i32 53

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="50" op_0_bw="54">
<![CDATA[
entry_ifconv:43 %trunc_ln813 = trunc i54 %mul_ln838

]]></Node>
<StgValue><ssdm name="trunc_ln813"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
entry_ifconv:44 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln838, i32 53

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="71" op_0_bw="71" op_1_bw="54" op_2_bw="17">
<![CDATA[
entry_ifconv:41 %z1_V = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln838, i17 0

]]></Node>
<StgValue><ssdm name="z1_V"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="75" op_0_bw="4">
<![CDATA[
entry_ifconv:52 %zext_ln1271 = zext i4 %a_V

]]></Node>
<StgValue><ssdm name="zext_ln1271"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="75" op_0_bw="71">
<![CDATA[
entry_ifconv:53 %zext_ln1273 = zext i71 %z1_V

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
entry_ifconv:54 %r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
entry_ifconv:54 %r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="75" op_0_bw="75" op_1_bw="5" op_2_bw="54" op_3_bw="16">
<![CDATA[
entry_ifconv:45 %zext_ln1488_cast = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5 16, i54 %mul_ln838, i16 0

]]></Node>
<StgValue><ssdm name="zext_ln1488_cast"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="76" op_0_bw="76" op_1_bw="5" op_2_bw="54" op_3_bw="17">
<![CDATA[
entry_ifconv:46 %tmp_5 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5 16, i54 %mul_ln838, i17 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="76" op_0_bw="75">
<![CDATA[
entry_ifconv:47 %zext_ln1488_1 = zext i75 %zext_ln1488_cast

]]></Node>
<StgValue><ssdm name="zext_ln1488_1"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="76" op_0_bw="1" op_1_bw="76" op_2_bw="76">
<![CDATA[
entry_ifconv:48 %select_ln1488 = select i1 %tmp_7, i76 %tmp_5, i76 %zext_ln1488_1

]]></Node>
<StgValue><ssdm name="select_ln1488"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="75" op_0_bw="75" op_1_bw="50" op_2_bw="25">
<![CDATA[
entry_ifconv:49 %lhs = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln813, i25 0

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="76" op_0_bw="75">
<![CDATA[
entry_ifconv:50 %zext_ln1347 = zext i75 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln1347"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
entry_ifconv:51 %ret_V_24 = add i76 %zext_ln1347, i76 %select_ln1488

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="76" op_0_bw="75">
<![CDATA[
entry_ifconv:55 %zext_ln1348 = zext i75 %r_V_22

]]></Node>
<StgValue><ssdm name="zext_ln1348"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
entry_ifconv:56 %ret_V_2 = sub i76 %ret_V_24, i76 %zext_ln1348

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="73" op_0_bw="73" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:57 %z2_V = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %ret_V_2, i32 3, i32 75

]]></Node>
<StgValue><ssdm name="z2_V"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:63 %a_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %ret_V_2, i32 70, i32 75

]]></Node>
<StgValue><ssdm name="a_V_1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="67" op_0_bw="67" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:65 %tmp_6 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %ret_V_2, i32 3, i32 69

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="79" op_0_bw="6">
<![CDATA[
entry_ifconv:70 %zext_ln1271_1 = zext i6 %a_V_1

]]></Node>
<StgValue><ssdm name="zext_ln1271_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="79" op_0_bw="73">
<![CDATA[
entry_ifconv:71 %zext_ln1273_1 = zext i73 %z2_V

]]></Node>
<StgValue><ssdm name="zext_ln1273_1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
entry_ifconv:72 %r_V_23 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
entry_ifconv:72 %r_V_23 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="76" op_0_bw="73">
<![CDATA[
entry_ifconv:58 %zext_ln818 = zext i73 %z2_V

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="81" op_0_bw="81" op_1_bw="5" op_2_bw="76">
<![CDATA[
entry_ifconv:64 %eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i5.i76, i5 16, i76 %zext_ln818

]]></Node>
<StgValue><ssdm name="eZ"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="81" op_0_bw="81" op_1_bw="67" op_2_bw="14">
<![CDATA[
entry_ifconv:66 %lhs_2 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_6, i14 0

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="82" op_0_bw="81">
<![CDATA[
entry_ifconv:67 %zext_ln1347_1 = zext i81 %lhs_2

]]></Node>
<StgValue><ssdm name="zext_ln1347_1"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="82" op_0_bw="81">
<![CDATA[
entry_ifconv:68 %zext_ln813 = zext i81 %eZ

]]></Node>
<StgValue><ssdm name="zext_ln813"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="82" op_0_bw="82" op_1_bw="82">
<![CDATA[
entry_ifconv:69 %ret_V_25 = add i82 %zext_ln1347_1, i82 %zext_ln813

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="80" op_0_bw="80" op_1_bw="79" op_2_bw="1">
<![CDATA[
entry_ifconv:73 %rhs_3 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %r_V_23, i1 0

]]></Node>
<StgValue><ssdm name="rhs_3"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="82" op_0_bw="80">
<![CDATA[
entry_ifconv:74 %zext_ln1348_1 = zext i80 %rhs_3

]]></Node>
<StgValue><ssdm name="zext_ln1348_1"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="82" op_0_bw="82" op_1_bw="82">
<![CDATA[
entry_ifconv:75 %ret_V_4 = sub i82 %ret_V_25, i82 %zext_ln1348_1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="82" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:81 %a_V_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %ret_V_4, i32 76, i32 81

]]></Node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="76" op_0_bw="82">
<![CDATA[
entry_ifconv:82 %trunc_ln813_3 = trunc i82 %ret_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln813_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="83" op_0_bw="83" op_1_bw="82" op_2_bw="1">
<![CDATA[
entry_ifconv:76 %z3_V = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %ret_V_4, i1 0

]]></Node>
<StgValue><ssdm name="z3_V"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="89" op_0_bw="6">
<![CDATA[
entry_ifconv:88 %zext_ln1271_2 = zext i6 %a_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1271_2"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="89" op_0_bw="83">
<![CDATA[
entry_ifconv:89 %zext_ln1273_2 = zext i83 %z3_V

]]></Node>
<StgValue><ssdm name="zext_ln1273_2"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
entry_ifconv:90 %r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="116" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
entry_ifconv:90 %r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="96" op_0_bw="96" op_1_bw="13" op_2_bw="82" op_3_bw="1">
<![CDATA[
entry_ifconv:83 %eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13 4096, i82 %ret_V_4, i1 0

]]></Node>
<StgValue><ssdm name="eZ_1"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="101" op_0_bw="101" op_1_bw="76" op_2_bw="25">
<![CDATA[
entry_ifconv:84 %lhs_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln813_3, i25 0

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="102" op_0_bw="101">
<![CDATA[
entry_ifconv:85 %zext_ln1347_2 = zext i101 %lhs_4

]]></Node>
<StgValue><ssdm name="zext_ln1347_2"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="102" op_0_bw="96">
<![CDATA[
entry_ifconv:86 %zext_ln813_1 = zext i96 %eZ_1

]]></Node>
<StgValue><ssdm name="zext_ln813_1"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
entry_ifconv:87 %ret_V_26 = add i102 %zext_ln1347_2, i102 %zext_ln813_1

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="95" op_0_bw="95" op_1_bw="89" op_2_bw="6">
<![CDATA[
entry_ifconv:91 %rhs_6 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %r_V_24, i6 0

]]></Node>
<StgValue><ssdm name="rhs_6"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="102" op_0_bw="95">
<![CDATA[
entry_ifconv:92 %zext_ln1348_2 = zext i95 %rhs_6

]]></Node>
<StgValue><ssdm name="zext_ln1348_2"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
entry_ifconv:93 %ret_V_6 = sub i102 %ret_V_26, i102 %zext_ln1348_2

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="92" op_0_bw="92" op_1_bw="102" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:94 %z4_V = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %ret_V_6, i32 10, i32 101

]]></Node>
<StgValue><ssdm name="z4_V"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="86" op_0_bw="86" op_1_bw="102" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:101 %tmp_s = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %ret_V_6, i32 10, i32 95

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="102" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:106 %tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %ret_V_6, i32 96, i32 101

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="98" op_0_bw="6">
<![CDATA[
entry_ifconv:107 %zext_ln1271_4 = zext i6 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln1271_4"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="98" op_0_bw="92">
<![CDATA[
entry_ifconv:108 %zext_ln1273_6 = zext i92 %z4_V

]]></Node>
<StgValue><ssdm name="zext_ln1273_6"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:109 %r_V_25 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="131" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:109 %r_V_25 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="102" op_0_bw="92">
<![CDATA[
entry_ifconv:95 %zext_ln818_1 = zext i92 %z4_V

]]></Node>
<StgValue><ssdm name="zext_ln818_1"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="110" op_0_bw="110" op_1_bw="8" op_2_bw="102">
<![CDATA[
entry_ifconv:100 %eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i102, i8 128, i102 %zext_ln818_1

]]></Node>
<StgValue><ssdm name="eZ_2"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="120" op_0_bw="120" op_1_bw="86" op_2_bw="34">
<![CDATA[
entry_ifconv:102 %lhs_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_s, i34 0

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="121" op_0_bw="120">
<![CDATA[
entry_ifconv:103 %zext_ln1347_3 = zext i120 %lhs_6

]]></Node>
<StgValue><ssdm name="zext_ln1347_3"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="121" op_0_bw="110">
<![CDATA[
entry_ifconv:104 %zext_ln813_2 = zext i110 %eZ_2

]]></Node>
<StgValue><ssdm name="zext_ln813_2"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
entry_ifconv:105 %ret_V_27 = add i121 %zext_ln1347_3, i121 %zext_ln813_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="109" op_0_bw="109" op_1_bw="98" op_2_bw="11">
<![CDATA[
entry_ifconv:110 %rhs_9 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %r_V_25, i11 0

]]></Node>
<StgValue><ssdm name="rhs_9"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="121" op_0_bw="109">
<![CDATA[
entry_ifconv:111 %zext_ln1348_3 = zext i109 %rhs_9

]]></Node>
<StgValue><ssdm name="zext_ln1348_3"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
entry_ifconv:112 %ret_V_8 = sub i121 %ret_V_27, i121 %zext_ln1348_3

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="87" op_0_bw="87" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:117 %tmp_4 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %ret_V_8, i32 34, i32 120

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="81" op_0_bw="81" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:119 %tmp_8 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %ret_V_8, i32 34, i32 114

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:124 %tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %ret_V_8, i32 115, i32 120

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="93" op_0_bw="6">
<![CDATA[
entry_ifconv:125 %zext_ln1271_5 = zext i6 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln1271_5"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="93" op_0_bw="87">
<![CDATA[
entry_ifconv:126 %zext_ln1273_7 = zext i87 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln1273_7"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:127 %r_V_26 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="147" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:127 %r_V_26 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="110" op_0_bw="110" op_1_bw="23" op_2_bw="87">
<![CDATA[
entry_ifconv:118 %eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23 4194304, i87 %tmp_4

]]></Node>
<StgValue><ssdm name="eZ_3"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="125" op_0_bw="125" op_1_bw="81" op_2_bw="44">
<![CDATA[
entry_ifconv:120 %lhs_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_8, i44 0

]]></Node>
<StgValue><ssdm name="lhs_8"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="126" op_0_bw="125">
<![CDATA[
entry_ifconv:121 %zext_ln1347_4 = zext i125 %lhs_8

]]></Node>
<StgValue><ssdm name="zext_ln1347_4"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="126" op_0_bw="110">
<![CDATA[
entry_ifconv:122 %zext_ln813_3 = zext i110 %eZ_3

]]></Node>
<StgValue><ssdm name="zext_ln813_3"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="126" op_0_bw="126" op_1_bw="126">
<![CDATA[
entry_ifconv:123 %ret_V_28 = add i126 %zext_ln1347_4, i126 %zext_ln813_3

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="109" op_0_bw="109" op_1_bw="93" op_2_bw="16">
<![CDATA[
entry_ifconv:128 %rhs_12 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %r_V_26, i16 0

]]></Node>
<StgValue><ssdm name="rhs_12"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="126" op_0_bw="109">
<![CDATA[
entry_ifconv:129 %zext_ln1348_4 = zext i109 %rhs_12

]]></Node>
<StgValue><ssdm name="zext_ln1348_4"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="126" op_0_bw="126" op_1_bw="126">
<![CDATA[
entry_ifconv:130 %ret_V_10 = sub i126 %ret_V_28, i126 %zext_ln1348_4

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="82" op_0_bw="82" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:135 %tmp_10 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %ret_V_10, i32 44, i32 125

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="76" op_0_bw="76" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:137 %tmp_11 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %ret_V_10, i32 44, i32 119

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:142 %tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %ret_V_10, i32 120, i32 125

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="88" op_0_bw="6">
<![CDATA[
entry_ifconv:143 %zext_ln1271_6 = zext i6 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln1271_6"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="88" op_0_bw="82">
<![CDATA[
entry_ifconv:144 %zext_ln1273_8 = zext i82 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln1273_8"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
entry_ifconv:145 %r_V_27 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="162" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
entry_ifconv:145 %r_V_27 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="110" op_0_bw="110" op_1_bw="28" op_2_bw="82">
<![CDATA[
entry_ifconv:136 %eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28 134217728, i82 %tmp_10

]]></Node>
<StgValue><ssdm name="eZ_4"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="130" op_0_bw="130" op_1_bw="76" op_2_bw="54">
<![CDATA[
entry_ifconv:138 %lhs_10 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_11, i54 0

]]></Node>
<StgValue><ssdm name="lhs_10"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="131" op_0_bw="130">
<![CDATA[
entry_ifconv:139 %zext_ln1347_5 = zext i130 %lhs_10

]]></Node>
<StgValue><ssdm name="zext_ln1347_5"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="131" op_0_bw="110">
<![CDATA[
entry_ifconv:140 %zext_ln813_4 = zext i110 %eZ_4

]]></Node>
<StgValue><ssdm name="zext_ln813_4"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:141 %ret_V_29 = add i131 %zext_ln1347_5, i131 %zext_ln813_4

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="109" op_0_bw="109" op_1_bw="88" op_2_bw="21">
<![CDATA[
entry_ifconv:146 %rhs_15 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %r_V_27, i21 0

]]></Node>
<StgValue><ssdm name="rhs_15"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="131" op_0_bw="109">
<![CDATA[
entry_ifconv:147 %zext_ln1348_5 = zext i109 %rhs_15

]]></Node>
<StgValue><ssdm name="zext_ln1348_5"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:148 %ret_V_12 = sub i131 %ret_V_29, i131 %zext_ln1348_5

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="77" op_0_bw="77" op_1_bw="131" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:153 %tmp_13 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %ret_V_12, i32 54, i32 130

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="71" op_0_bw="71" op_1_bw="131" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:155 %tmp_14 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %ret_V_12, i32 54, i32 124

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="131" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:160 %tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %ret_V_12, i32 125, i32 130

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="174" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="83" op_0_bw="6">
<![CDATA[
entry_ifconv:161 %zext_ln1271_7 = zext i6 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln1271_7"/></StgValue>
</operation>

<operation id="175" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="83" op_0_bw="77">
<![CDATA[
entry_ifconv:162 %zext_ln1273_9 = zext i77 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln1273_9"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="83" op_0_bw="83" op_1_bw="83">
<![CDATA[
entry_ifconv:163 %r_V_28 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="177" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:113 %zext_ln541_8 = zext i6 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln541_8"/></StgValue>
</operation>

<operation id="178" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="92" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:114 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i64 0, i64 %zext_ln541_8

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="92" op_0_bw="6">
<![CDATA[
entry_ifconv:115 %logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_3"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:131 %zext_ln541_9 = zext i6 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln541_9"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="87" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:132 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i64 0, i64 %zext_ln541_9

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="87" op_0_bw="6">
<![CDATA[
entry_ifconv:133 %logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_4"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:149 %zext_ln541_10 = zext i6 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln541_10"/></StgValue>
</operation>

<operation id="184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="82" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:150 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i64 0, i64 %zext_ln541_10

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="82" op_0_bw="6">
<![CDATA[
entry_ifconv:151 %logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_5"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="83" op_0_bw="83" op_1_bw="83">
<![CDATA[
entry_ifconv:163 %r_V_28 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:167 %zext_ln541_11 = zext i6 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln541_11"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="77" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:168 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i64 0, i64 %zext_ln541_11

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="77" op_0_bw="6">
<![CDATA[
entry_ifconv:169 %logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="190" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="90" op_0_bw="12">
<![CDATA[
entry_ifconv:32 %sext_ln813 = sext i12 %b_exp_2

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="90" op_0_bw="90" op_1_bw="90">
<![CDATA[
entry_ifconv:33 %Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953

]]></Node>
<StgValue><ssdm name="Elog2_V"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="109" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:37 %pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="109" op_0_bw="6">
<![CDATA[
entry_ifconv:38 %log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr

]]></Node>
<StgValue><ssdm name="log_sum_V"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="4">
<![CDATA[
entry_ifconv:59 %zext_ln541_1 = zext i4 %a_V

]]></Node>
<StgValue><ssdm name="zext_ln541_1"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="105" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:60 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i64 0, i64 %zext_ln541_1

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="105" op_0_bw="4">
<![CDATA[
entry_ifconv:61 %logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:77 %zext_ln541_6 = zext i6 %a_V_1

]]></Node>
<StgValue><ssdm name="zext_ln541_6"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="102" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:78 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i64 0, i64 %zext_ln541_6

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="102" op_0_bw="6">
<![CDATA[
entry_ifconv:79 %logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_1"/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:96 %zext_ln541_7 = zext i6 %a_V_2

]]></Node>
<StgValue><ssdm name="zext_ln541_7"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="97" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i64 0, i64 %zext_ln541_7

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="97" op_0_bw="6">
<![CDATA[
entry_ifconv:98 %logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_2"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="92" op_0_bw="6">
<![CDATA[
entry_ifconv:115 %logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_3"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="93" op_0_bw="92">
<![CDATA[
entry_ifconv:116 %zext_ln223_3 = zext i92 %logn_V_3

]]></Node>
<StgValue><ssdm name="zext_ln223_3"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="87" op_0_bw="6">
<![CDATA[
entry_ifconv:133 %logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_4"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="93" op_0_bw="87">
<![CDATA[
entry_ifconv:134 %zext_ln223_4 = zext i87 %logn_V_4

]]></Node>
<StgValue><ssdm name="zext_ln223_4"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="82" op_0_bw="6">
<![CDATA[
entry_ifconv:151 %logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_5"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="83" op_0_bw="82">
<![CDATA[
entry_ifconv:152 %zext_ln223_5 = zext i82 %logn_V_5

]]></Node>
<StgValue><ssdm name="zext_ln223_5"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="110" op_0_bw="110" op_1_bw="33" op_2_bw="77">
<![CDATA[
entry_ifconv:154 %eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33 4294967296, i77 %tmp_13

]]></Node>
<StgValue><ssdm name="eZ_5"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="135" op_0_bw="135" op_1_bw="71" op_2_bw="64">
<![CDATA[
entry_ifconv:156 %lhs_12 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_14, i64 0

]]></Node>
<StgValue><ssdm name="lhs_12"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="136" op_0_bw="135">
<![CDATA[
entry_ifconv:157 %zext_ln1347_6 = zext i135 %lhs_12

]]></Node>
<StgValue><ssdm name="zext_ln1347_6"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="136" op_0_bw="110">
<![CDATA[
entry_ifconv:158 %zext_ln813_5 = zext i110 %eZ_5

]]></Node>
<StgValue><ssdm name="zext_ln813_5"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
entry_ifconv:159 %ret_V_30 = add i136 %zext_ln1347_6, i136 %zext_ln813_5

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="109" op_0_bw="109" op_1_bw="83" op_2_bw="26">
<![CDATA[
entry_ifconv:164 %rhs_18 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %r_V_28, i26 0

]]></Node>
<StgValue><ssdm name="rhs_18"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="136" op_0_bw="109">
<![CDATA[
entry_ifconv:165 %zext_ln1348_6 = zext i109 %rhs_18

]]></Node>
<StgValue><ssdm name="zext_ln1348_6"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
entry_ifconv:166 %ret_V_14 = sub i136 %ret_V_30, i136 %zext_ln1348_6

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="77" op_0_bw="6">
<![CDATA[
entry_ifconv:169 %logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_6"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="83" op_0_bw="77">
<![CDATA[
entry_ifconv:170 %zext_ln223_6 = zext i77 %logn_V_6

]]></Node>
<StgValue><ssdm name="zext_ln223_6"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:175 %add_ln813_3 = add i93 %zext_ln223_3, i93 %zext_ln223_4

]]></Node>
<StgValue><ssdm name="add_ln813_3"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="83" op_0_bw="83" op_1_bw="83">
<![CDATA[
entry_ifconv:176 %add_ln813_4 = add i83 %zext_ln223_5, i83 %zext_ln223_6

]]></Node>
<StgValue><ssdm name="add_ln813_4"/></StgValue>
</operation>

<operation id="221" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="93" op_0_bw="83">
<![CDATA[
entry_ifconv:177 %zext_ln813_7 = zext i83 %add_ln813_4

]]></Node>
<StgValue><ssdm name="zext_ln813_7"/></StgValue>
</operation>

<operation id="222" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:178 %add_ln813_5 = add i93 %zext_ln813_7, i93 %add_ln813_3

]]></Node>
<StgValue><ssdm name="add_ln813_5"/></StgValue>
</operation>

<operation id="223" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="72" op_0_bw="72" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:181 %tmp_16 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %ret_V_14, i32 64, i32 135

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="224" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="40" op_0_bw="40" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:182 %tmp_17 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %ret_V_14, i32 96, i32 135

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="225" st_id="25" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="90" op_0_bw="90" op_1_bw="90">
<![CDATA[
entry_ifconv:33 %Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953

]]></Node>
<StgValue><ssdm name="Elog2_V"/></StgValue>
</operation>

<operation id="226" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="109" op_0_bw="6">
<![CDATA[
entry_ifconv:38 %log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr

]]></Node>
<StgValue><ssdm name="log_sum_V"/></StgValue>
</operation>

<operation id="227" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="105" op_0_bw="4">
<![CDATA[
entry_ifconv:61 %logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V"/></StgValue>
</operation>

<operation id="228" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="109" op_0_bw="105">
<![CDATA[
entry_ifconv:62 %zext_ln223 = zext i105 %logn_V

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="229" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="102" op_0_bw="6">
<![CDATA[
entry_ifconv:79 %logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_1"/></StgValue>
</operation>

<operation id="230" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="103" op_0_bw="102">
<![CDATA[
entry_ifconv:80 %zext_ln223_1 = zext i102 %logn_V_1

]]></Node>
<StgValue><ssdm name="zext_ln223_1"/></StgValue>
</operation>

<operation id="231" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="97" op_0_bw="6">
<![CDATA[
entry_ifconv:98 %logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr

]]></Node>
<StgValue><ssdm name="logn_V_2"/></StgValue>
</operation>

<operation id="232" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="103" op_0_bw="97">
<![CDATA[
entry_ifconv:99 %zext_ln223_2 = zext i97 %logn_V_2

]]></Node>
<StgValue><ssdm name="zext_ln223_2"/></StgValue>
</operation>

<operation id="233" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="109" op_0_bw="109" op_1_bw="109">
<![CDATA[
entry_ifconv:171 %add_ln813 = add i109 %zext_ln223, i109 %log_sum_V

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="234" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="103" op_0_bw="103" op_1_bw="103">
<![CDATA[
entry_ifconv:172 %add_ln813_1 = add i103 %zext_ln223_1, i103 %zext_ln223_2

]]></Node>
<StgValue><ssdm name="add_ln813_1"/></StgValue>
</operation>

<operation id="235" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="109" op_0_bw="103">
<![CDATA[
entry_ifconv:173 %zext_ln813_6 = zext i103 %add_ln813_1

]]></Node>
<StgValue><ssdm name="zext_ln813_6"/></StgValue>
</operation>

<operation id="236" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="109" op_0_bw="109" op_1_bw="109">
<![CDATA[
entry_ifconv:174 %add_ln813_2 = add i109 %zext_ln813_6, i109 %add_ln813

]]></Node>
<StgValue><ssdm name="add_ln813_2"/></StgValue>
</operation>

<operation id="237" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="109" op_0_bw="93">
<![CDATA[
entry_ifconv:179 %zext_ln813_8 = zext i93 %add_ln813_5

]]></Node>
<StgValue><ssdm name="zext_ln813_8"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="109" op_0_bw="109" op_1_bw="109">
<![CDATA[
entry_ifconv:180 %log_sum_V_1 = add i109 %zext_ln813_8, i109 %add_ln813_2

]]></Node>
<StgValue><ssdm name="log_sum_V_1"/></StgValue>
</operation>

<operation id="239" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="80" op_0_bw="40">
<![CDATA[
entry_ifconv:183 %zext_ln1270_2 = zext i40 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln1270_2"/></StgValue>
</operation>

<operation id="240" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry_ifconv:184 %r_V_29 = mul i80 %zext_ln1270_2, i80 %zext_ln1270_2

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="241" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="79" op_0_bw="79" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:185 %rhs_s = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %r_V_29, i32 1, i32 79

]]></Node>
<StgValue><ssdm name="rhs_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="242" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="117" op_0_bw="117" op_1_bw="72" op_2_bw="45">
<![CDATA[
entry_ifconv:186 %lhs_V = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_16, i45 0

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="243" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="118" op_0_bw="117">
<![CDATA[
entry_ifconv:187 %zext_ln1348_7 = zext i117 %lhs_V

]]></Node>
<StgValue><ssdm name="zext_ln1348_7"/></StgValue>
</operation>

<operation id="244" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="118" op_0_bw="79">
<![CDATA[
entry_ifconv:188 %zext_ln1348_8 = zext i79 %rhs_s

]]></Node>
<StgValue><ssdm name="zext_ln1348_8"/></StgValue>
</operation>

<operation id="245" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="118" op_0_bw="118" op_1_bw="118">
<![CDATA[
entry_ifconv:189 %ret_V = sub i118 %zext_ln1348_7, i118 %zext_ln1348_8

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="73" op_0_bw="73" op_1_bw="118" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:190 %trunc_ln1 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %ret_V, i32 45, i32 117

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="120" op_0_bw="120" op_1_bw="90" op_2_bw="30">
<![CDATA[
entry_ifconv:191 %lhs_V_2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2_V, i30 0

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="120" op_0_bw="109">
<![CDATA[
entry_ifconv:192 %sext_ln1347 = sext i109 %log_sum_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="120" op_0_bw="120" op_1_bw="120">
<![CDATA[
entry_ifconv:193 %ret_V_15 = add i120 %lhs_V_2, i120 %sext_ln1347

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="120" op_0_bw="73">
<![CDATA[
entry_ifconv:194 %sext_ln1347_1 = sext i73 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln1347_1"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="120" op_0_bw="120" op_1_bw="120">
<![CDATA[
entry_ifconv:195 %ret_V_16 = add i120 %ret_V_15, i120 %sext_ln1347_1

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:196 %m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i120.i32.i32, i120 %ret_V_16, i32 104, i32 119

]]></Node>
<StgValue><ssdm name="m_fix_hi_V"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="120" op_2_bw="32">
<![CDATA[
entry_ifconv:197 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_16, i32 119

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:198 %sext_ln1271 = sext i16 %m_fix_hi_V

]]></Node>
<StgValue><ssdm name="sext_ln1271"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:199 %r_V_30 = mul i31 %sext_ln1271, i31 23637

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="256" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="59" op_0_bw="59" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:212 %trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i120.i32.i32, i120 %ret_V_16, i32 49, i32 107

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="257" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:199 %r_V_30 = mul i31 %sext_ln1271, i31 23637

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="258" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:199 %r_V_30 = mul i31 %sext_ln1271, i31 23637

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="259" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="19" op_0_bw="19" op_1_bw="1" op_2_bw="18">
<![CDATA[
entry_ifconv:200 %rhs_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_14, i18 131072

]]></Node>
<StgValue><ssdm name="rhs_19"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="31" op_0_bw="19">
<![CDATA[
entry_ifconv:201 %sext_ln1347_2 = sext i19 %rhs_19

]]></Node>
<StgValue><ssdm name="sext_ln1347_2"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:202 %ret_V_31 = add i31 %sext_ln1347_2, i31 %r_V_30

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="262" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:202 %ret_V_31 = add i31 %sext_ln1347_2, i31 %r_V_30

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:203 %ret_V_25_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_31, i32 18, i32 30

]]></Node>
<StgValue><ssdm name="ret_V_25_cast"/></StgValue>
</operation>

<operation id="264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:204 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_31, i32 30

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="31">
<![CDATA[
entry_ifconv:205 %trunc_ln1003 = trunc i31 %ret_V_31

]]></Node>
<StgValue><ssdm name="trunc_ln1003"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:206 %icmp_ln1003 = icmp_eq  i18 %trunc_ln1003, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln1003"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:207 %ret_V_18 = add i13 %ret_V_25_cast, i13 1

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:208 %select_ln1002 = select i1 %icmp_ln1003, i13 %ret_V_25_cast, i13 %ret_V_18

]]></Node>
<StgValue><ssdm name="select_ln1002"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:209 %ret_V_32 = select i1 %p_Result_5, i13 %select_ln1002, i13 %ret_V_25_cast

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="270" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="71" op_0_bw="13">
<![CDATA[
entry_ifconv:210 %sext_ln1270 = sext i13 %ret_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="271" st_id="30" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
entry_ifconv:211 %r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="272" st_id="31" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
entry_ifconv:211 %r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="273" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="59" op_0_bw="59" op_1_bw="71" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:213 %trunc_ln813_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_15, i32 12, i32 70

]]></Node>
<StgValue><ssdm name="trunc_ln813_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="274" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry_ifconv:214 %m_diff_V = sub i59 %trunc_ln2, i59 %trunc_ln813_1

]]></Node>
<StgValue><ssdm name="m_diff_V"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:215 %m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58

]]></Node>
<StgValue><ssdm name="m_diff_hi_V"/></StgValue>
</operation>

<operation id="276" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:219 %Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50

]]></Node>
<StgValue><ssdm name="Z2_V"/></StgValue>
</operation>

<operation id="277" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:220 %Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42

]]></Node>
<StgValue><ssdm name="Z3_V"/></StgValue>
</operation>

<operation id="278" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="35" op_0_bw="59">
<![CDATA[
entry_ifconv:221 %Z4 = trunc i59 %m_diff_V

]]></Node>
<StgValue><ssdm name="Z4"/></StgValue>
</operation>

<operation id="279" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:222 %Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34

]]></Node>
<StgValue><ssdm name="Z4_ind"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:223 %zext_ln541_3 = zext i8 %Z4_ind

]]></Node>
<StgValue><ssdm name="zext_ln541_3"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:224 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_3

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"/></StgValue>
</operation>

<operation id="282" st_id="32" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="26" op_0_bw="8">
<![CDATA[
entry_ifconv:225 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load"/></StgValue>
</operation>

<operation id="283" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:230 %zext_ln541_4 = zext i8 %Z3_V

]]></Node>
<StgValue><ssdm name="zext_ln541_4"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:231 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_4

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="26" op_0_bw="8">
<![CDATA[
entry_ifconv:232 %f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1

]]></Node>
<StgValue><ssdm name="f_Z3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="286" st_id="33" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="26" op_0_bw="8">
<![CDATA[
entry_ifconv:225 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="10" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:226 %r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load, i32 16, i32 25

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="36" op_0_bw="35">
<![CDATA[
entry_ifconv:227 %zext_ln813_9 = zext i35 %Z4

]]></Node>
<StgValue><ssdm name="zext_ln813_9"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="36" op_0_bw="10">
<![CDATA[
entry_ifconv:228 %zext_ln813_10 = zext i10 %r

]]></Node>
<StgValue><ssdm name="zext_ln813_10"/></StgValue>
</operation>

<operation id="290" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry_ifconv:229 %ret_V_33 = add i36 %zext_ln813_9, i36 %zext_ln813_10

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="26" op_0_bw="8">
<![CDATA[
entry_ifconv:232 %f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1

]]></Node>
<StgValue><ssdm name="f_Z3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="43" op_0_bw="43" op_1_bw="8" op_2_bw="9" op_3_bw="26">
<![CDATA[
entry_ifconv:233 %ret_V_34 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="79" op_0_bw="43">
<![CDATA[
entry_ifconv:235 %zext_ln1270 = zext i43 %ret_V_34

]]></Node>
<StgValue><ssdm name="zext_ln1270"/></StgValue>
</operation>

<operation id="294" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="79" op_0_bw="36">
<![CDATA[
entry_ifconv:236 %zext_ln1273_3 = zext i36 %ret_V_33

]]></Node>
<StgValue><ssdm name="zext_ln1273_3"/></StgValue>
</operation>

<operation id="295" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
entry_ifconv:237 %r_V_17 = mul i79 %zext_ln1270, i79 %zext_ln1273_3

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="296" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="20" op_0_bw="20" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:238 %trunc_ln813_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_17, i32 59, i32 78

]]></Node>
<StgValue><ssdm name="trunc_ln813_s"/></StgValue>
</operation>

<operation id="297" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:243 %zext_ln541_5 = zext i8 %Z2_V

]]></Node>
<StgValue><ssdm name="zext_ln541_5"/></StgValue>
</operation>

<operation id="298" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="42" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:244 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i64 0, i64 %zext_ln541_5

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"/></StgValue>
</operation>

<operation id="299" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="42" op_0_bw="8">
<![CDATA[
entry_ifconv:245 %f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr

]]></Node>
<StgValue><ssdm name="f_Z2_V"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="300" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="44" op_0_bw="43">
<![CDATA[
entry_ifconv:234 %zext_ln1347_7 = zext i43 %ret_V_34

]]></Node>
<StgValue><ssdm name="zext_ln1347_7"/></StgValue>
</operation>

<operation id="301" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="36" op_0_bw="20">
<![CDATA[
entry_ifconv:239 %zext_ln813_11 = zext i20 %trunc_ln813_s

]]></Node>
<StgValue><ssdm name="zext_ln813_11"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry_ifconv:240 %add_ln813_7 = add i36 %ret_V_33, i36 %zext_ln813_11

]]></Node>
<StgValue><ssdm name="add_ln813_7"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="44" op_0_bw="36">
<![CDATA[
entry_ifconv:241 %zext_ln813_12 = zext i36 %add_ln813_7

]]></Node>
<StgValue><ssdm name="zext_ln813_12"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry_ifconv:242 %exp_Z2P_m_1_V = add i44 %zext_ln813_12, i44 %zext_ln1347_7

]]></Node>
<StgValue><ssdm name="exp_Z2P_m_1_V"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="42" op_0_bw="8">
<![CDATA[
entry_ifconv:245 %f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr

]]></Node>
<StgValue><ssdm name="f_Z2_V"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="40" op_0_bw="40" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:246 %tmp_18 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="307" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="49" op_0_bw="49" op_1_bw="8" op_2_bw="1" op_3_bw="40">
<![CDATA[
entry_ifconv:247 %exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_18

]]></Node>
<StgValue><ssdm name="exp_Z2_m_1_V"/></StgValue>
</operation>

<operation id="308" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="93" op_0_bw="49">
<![CDATA[
entry_ifconv:248 %zext_ln1270_1 = zext i49 %exp_Z2_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1270_1"/></StgValue>
</operation>

<operation id="309" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="93" op_0_bw="44">
<![CDATA[
entry_ifconv:249 %zext_ln1273_4 = zext i44 %exp_Z2P_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1273_4"/></StgValue>
</operation>

<operation id="310" st_id="36" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:250 %r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="311" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:216 %zext_ln541_2 = zext i8 %m_diff_hi_V

]]></Node>
<StgValue><ssdm name="zext_ln541_2"/></StgValue>
</operation>

<operation id="312" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="58" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:217 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i64 0, i64 %zext_ln541_2

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr"/></StgValue>
</operation>

<operation id="313" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="58" op_0_bw="8">
<![CDATA[
entry_ifconv:218 %exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr

]]></Node>
<StgValue><ssdm name="exp_Z1_V"/></StgValue>
</operation>

<operation id="314" st_id="37" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:250 %r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="315" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="36" op_0_bw="36" op_1_bw="93" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:253 %trunc_ln813_2 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_19, i32 57, i32 92

]]></Node>
<StgValue><ssdm name="trunc_ln813_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="316" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="58" op_0_bw="8">
<![CDATA[
entry_ifconv:218 %exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr

]]></Node>
<StgValue><ssdm name="exp_Z1_V"/></StgValue>
</operation>

<operation id="317" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="51" op_0_bw="51" op_1_bw="8" op_2_bw="1" op_3_bw="40" op_4_bw="2">
<![CDATA[
entry_ifconv:251 %lhs_V_4 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_18, i2 0

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="318" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="52" op_0_bw="51">
<![CDATA[
entry_ifconv:252 %zext_ln1347_8 = zext i51 %lhs_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1347_8"/></StgValue>
</operation>

<operation id="319" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="44" op_0_bw="36">
<![CDATA[
entry_ifconv:254 %zext_ln813_13 = zext i36 %trunc_ln813_2

]]></Node>
<StgValue><ssdm name="zext_ln813_13"/></StgValue>
</operation>

<operation id="320" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry_ifconv:255 %add_ln813_9 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln813_13

]]></Node>
<StgValue><ssdm name="add_ln813_9"/></StgValue>
</operation>

<operation id="321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="52" op_0_bw="44">
<![CDATA[
entry_ifconv:256 %zext_ln813_14 = zext i44 %add_ln813_9

]]></Node>
<StgValue><ssdm name="zext_ln813_14"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:257 %exp_Z1P_m_1_l_V = add i52 %zext_ln813_14, i52 %zext_ln1347_8

]]></Node>
<StgValue><ssdm name="exp_Z1P_m_1_l_V"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="50" op_0_bw="50" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:258 %exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51

]]></Node>
<StgValue><ssdm name="exp_Z1P_m_1_V"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="50" op_0_bw="50" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:259 %exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57

]]></Node>
<StgValue><ssdm name="exp_Z1_hi_V"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="325" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="100" op_0_bw="50">
<![CDATA[
entry_ifconv:261 %zext_ln1271_3 = zext i50 %exp_Z1_hi_V

]]></Node>
<StgValue><ssdm name="zext_ln1271_3"/></StgValue>
</operation>

<operation id="326" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="100" op_0_bw="50">
<![CDATA[
entry_ifconv:262 %zext_ln1273_5 = zext i50 %exp_Z1P_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1273_5"/></StgValue>
</operation>

<operation id="327" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
entry_ifconv:263 %r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="328" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:260 %ret_V_35 = add i58 %exp_Z1_V, i58 16

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="329" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
entry_ifconv:263 %r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="330" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="56" op_0_bw="58">
<![CDATA[
entry_ifconv:267 %trunc_ln1347 = trunc i58 %ret_V_35

]]></Node>
<StgValue><ssdm name="trunc_ln1347"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="331" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="332" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:14 %xor_ln1023 = xor i1 %icmp_ln1019, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1023"/></StgValue>
</operation>

<operation id="333" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:15 %x_is_NaN = and i1 %icmp_ln1019_1, i1 %xor_ln1023

]]></Node>
<StgValue><ssdm name="x_is_NaN"/></StgValue>
</operation>

<operation id="334" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:16 %or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN

]]></Node>
<StgValue><ssdm name="or_ln407"/></StgValue>
</operation>

<operation id="335" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:17 %select_ln407 = select i1 %x_is_p1, i64 1, i64 nan

]]></Node>
<StgValue><ssdm name="select_ln407"/></StgValue>
</operation>

<operation id="336" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:18 %or_ln407_1 = or i1 %x_is_1, i1 %x_is_NaN

]]></Node>
<StgValue><ssdm name="or_ln407_1"/></StgValue>
</operation>

<operation id="337" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:19 %select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 1

]]></Node>
<StgValue><ssdm name="select_ln407_1"/></StgValue>
</operation>

<operation id="338" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %or_ln407_2 = or i1 %x_is_1, i1 %icmp_ln1019_1

]]></Node>
<StgValue><ssdm name="or_ln407_2"/></StgValue>
</operation>

<operation id="339" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:21 %select_ln407_2 = select i1 %or_ln407_1, i64 %select_ln407_1, i64 inf

]]></Node>
<StgValue><ssdm name="select_ln407_2"/></StgValue>
</operation>

<operation id="340" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:22 %select_ln407_3 = select i1 %or_ln407_2, i64 %select_ln407_2, i64 0

]]></Node>
<StgValue><ssdm name="select_ln407_3"/></StgValue>
</operation>

<operation id="341" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="107" op_0_bw="107" op_1_bw="58" op_2_bw="49">
<![CDATA[
entry_ifconv:264 %lhs_V_7 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_35, i49 0

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="342" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="107" op_0_bw="100">
<![CDATA[
entry_ifconv:265 %zext_ln1347_9 = zext i100 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1347_9"/></StgValue>
</operation>

<operation id="343" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="105" op_0_bw="100">
<![CDATA[
entry_ifconv:266 %zext_ln1347_10 = zext i100 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1347_10"/></StgValue>
</operation>

<operation id="344" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="105" op_0_bw="105" op_1_bw="56" op_2_bw="49">
<![CDATA[
entry_ifconv:268 %trunc_ln3 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1347, i49 0

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="345" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
entry_ifconv:269 %ret_V_23 = add i107 %lhs_V_7, i107 %zext_ln1347_9

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="346" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
entry_ifconv:270 %add_ln1347_1 = add i105 %trunc_ln3, i105 %zext_ln1347_10

]]></Node>
<StgValue><ssdm name="add_ln1347_1"/></StgValue>
</operation>

<operation id="347" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
entry_ifconv:271 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_23, i32 106

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="348" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:272 %r_exp_V = add i13 %ret_V_32, i13 8191

]]></Node>
<StgValue><ssdm name="r_exp_V"/></StgValue>
</operation>

<operation id="349" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:273 %r_exp_V_2 = select i1 %p_Result_8, i13 %ret_V_32, i13 %r_exp_V

]]></Node>
<StgValue><ssdm name="r_exp_V_2"/></StgValue>
</operation>

<operation id="350" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:274 %tmp_21 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="351" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:275 %icmp_ln1035 = icmp_sgt  i3 %tmp_21, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln1035"/></StgValue>
</operation>

<operation id="352" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="120" op_2_bw="32">
<![CDATA[
entry_ifconv:276 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_16, i32 119

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="353" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:277 %select_ln658 = select i1 %tmp_22, i64 0, i64 inf

]]></Node>
<StgValue><ssdm name="select_ln658"/></StgValue>
</operation>

<operation id="354" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:278 %icmp_ln1039 = icmp_slt  i13 %r_exp_V_2, i13 7170

]]></Node>
<StgValue><ssdm name="icmp_ln1039"/></StgValue>
</operation>

<operation id="355" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="52" op_0_bw="52" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:279 %tmp = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %ret_V_23, i32 54, i32 105

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="356" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="52" op_0_bw="52" op_1_bw="105" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:280 %tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1347_1, i32 53, i32 104

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="357" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
entry_ifconv:281 %tmp_24 = select i1 %p_Result_8, i52 %tmp, i52 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="358" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="13">
<![CDATA[
entry_ifconv:282 %trunc_ln186 = trunc i13 %r_exp_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="359" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:283 %out_exp_V = add i11 %trunc_ln186, i11 1023

]]></Node>
<StgValue><ssdm name="out_exp_V"/></StgValue>
</operation>

<operation id="360" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
entry_ifconv:284 %p_Result_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %tmp_24

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="361" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:285 %bitcast_ln526 = bitcast i64 %p_Result_15

]]></Node>
<StgValue><ssdm name="bitcast_ln526"/></StgValue>
</operation>

<operation id="362" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:291 %and_ln657 = and i1 %and_ln407_1, i1 %icmp_ln1035

]]></Node>
<StgValue><ssdm name="and_ln657"/></StgValue>
</operation>

<operation id="363" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:292 %select_ln657 = select i1 %and_ln657, i64 %select_ln658, i64 %bitcast_ln526

]]></Node>
<StgValue><ssdm name="select_ln657"/></StgValue>
</operation>

<operation id="364" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:294 %or_ln407_3 = or i1 %or_ln407_2, i1 %icmp_ln407_2

]]></Node>
<StgValue><ssdm name="or_ln407_3"/></StgValue>
</operation>

<operation id="365" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:295 %select_ln407_4 = select i1 %or_ln407_3, i64 %select_ln407_3, i64 %select_ln657

]]></Node>
<StgValue><ssdm name="select_ln407_4"/></StgValue>
</operation>

<operation id="366" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:296 %xor_ln657 = xor i1 %icmp_ln1035, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln657"/></StgValue>
</operation>

<operation id="367" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:297 %and_ln1039 = and i1 %icmp_ln1039, i1 %xor_ln657

]]></Node>
<StgValue><ssdm name="and_ln1039"/></StgValue>
</operation>

<operation id="368" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:298 %and_ln1039_1 = and i1 %and_ln1039, i1 %and_ln407_1

]]></Node>
<StgValue><ssdm name="and_ln1039_1"/></StgValue>
</operation>

<operation id="369" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:299 %select_ln1039 = select i1 %and_ln1039_1, i64 0, i64 %select_ln407_4

]]></Node>
<StgValue><ssdm name="select_ln1039"/></StgValue>
</operation>

<operation id="370" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="64">
<![CDATA[
entry_ifconv:300 %ret_ln690 = ret i64 %select_ln1039

]]></Node>
<StgValue><ssdm name="ret_ln690"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
