// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module Execute(	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:7:7
  input        clock,	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:7:7
               reset,	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:7:7
               io_in_valid,	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:8:14
  input [63:0] io_in_bits_pc,	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:8:14
  input [31:0] io_in_bits_inst_raw	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:8:14
);

  wire [63:0] _regFile_io_rs1_data;	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:14:23
  wire        _decoder_io_out_is_addi;	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:13:23
  wire [4:0]  _decoder_io_out_rd;	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:13:23
  wire [4:0]  _decoder_io_out_rs1;	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:13:23
  wire [63:0] _decoder_io_out_imm;	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:13:23
  wire        _GEN = io_in_valid & _decoder_io_out_is_addi;	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:13:23, :29:19
  wire [63:0] _res_T = _regFile_io_rs1_data + _decoder_io_out_imm;	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:13:23, :14:23, :32:29
  wire        _GEN_0 = _GEN & (|_decoder_io_out_rd);	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:13:23, :29:19, :34:{28,37}
  `ifndef SYNTHESIS	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:39:13
    always @(posedge clock) begin	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:39:13
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:34:37, :39:13
        $fwrite(32'h80000002, "CORE EXECUTE: pc=%x x%d = x%d(%d) + %d | Result: %d\n",
                io_in_bits_pc, _decoder_io_out_rd, _decoder_io_out_rs1,
                _regFile_io_rs1_data, _decoder_io_out_imm, _res_T);	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:13:23, :14:23, :32:29, :39:13
    end // always @(posedge)
  `endif // not def SYNTHESIS
  Decoder decoder (	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:13:23
    .io_inst        (io_in_bits_inst_raw),
    .io_out_is_addi (_decoder_io_out_is_addi),
    .io_out_rd      (_decoder_io_out_rd),
    .io_out_rs1     (_decoder_io_out_rs1),
    .io_out_imm     (_decoder_io_out_imm)
  );
  RegFile regFile (	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:14:23
    .clock       (clock),
    .reset       (reset),
    .io_rs1_addr (_decoder_io_out_rs1),	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:13:23
    .io_rs1_data (_regFile_io_rs1_data),
    .io_wen      (_GEN & (|_decoder_io_out_rd)),	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:13:23, :21:23, :29:{19,46}, :34:{28,37}
    .io_rd_addr  (_decoder_io_out_rd),	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:13:23
    .io_rd_data  (_GEN_0 ? _res_T : 64'h0)	// home/emerald/zaqal/src/main/scala/zaqal/backend/Execute.scala:23:23, :29:46, :32:29, :34:37, :36:26
  );
endmodule

