<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot.info - hdata/cpu-common.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">hdata</a> - cpu-common.c<span style="font-size: 80%;"> (source / <a href="cpu-common.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">99</td>
            <td class="headerCovTableEntry">150</td>
            <td class="headerCovTableEntryLo">66.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2023-08-09 21:24:26</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntry">8</td>
            <td class="headerCovTableEntryMed">75.0 %</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : // SPDX-License-Identifier: Apache-2.0 OR GPL-2.0-or-later</a>
<a name="2"><span class="lineNum">       2 </span>                :            : /* Copyright 2013-2019 IBM Corp. */</a>
<a name="3"><span class="lineNum">       3 </span>                :            : </a>
<a name="4"><span class="lineNum">       4 </span>                :            : #include &lt;skiboot.h&gt;</a>
<a name="5"><span class="lineNum">       5 </span>                :            : #include &quot;spira.h&quot;</a>
<a name="6"><span class="lineNum">       6 </span>                :            : #include &lt;cpu.h&gt;</a>
<a name="7"><span class="lineNum">       7 </span>                :            : #include &lt;ccan/str/str.h&gt;</a>
<a name="8"><span class="lineNum">       8 </span>                :            : #include &lt;device.h&gt;</a>
<a name="9"><span class="lineNum">       9 </span>                :            : </a>
<a name="10"><span class="lineNum">      10 </span>                :            : #include &quot;hdata.h&quot;</a>
<a name="11"><span class="lineNum">      11 </span>                :            : </a>
<a name="12"><span class="lineNum">      12 </span>                :<span class="lineCov">         26 : struct dt_node * add_core_common(struct dt_node *cpus,</span></a>
<a name="13"><span class="lineNum">      13 </span>                :            :                                  const struct sppcia_cpu_cache *cache,</a>
<a name="14"><span class="lineNum">      14 </span>                :            :                                  const struct sppcia_cpu_timebase *tb,</a>
<a name="15"><span class="lineNum">      15 </span>                :            :                                  uint32_t int_server, bool okay)</a>
<a name="16"><span class="lineNum">      16 </span>                :            : {</a>
<a name="17"><span class="lineNum">      17 </span>                :            :         const char *name;</a>
<a name="18"><span class="lineNum">      18 </span>                :            :         struct dt_node *cpu;</a>
<a name="19"><span class="lineNum">      19 </span>                :            :         uint32_t version;</a>
<a name="20"><span class="lineNum">      20 </span>                :            :         uint64_t freq;</a>
<a name="21"><span class="lineNum">      21 </span>                :<span class="lineCov">         26 :         const uint8_t pa_features_p8[] = {</span></a>
<a name="22"><span class="lineNum">      22 </span>                :            :                24, 0,</a>
<a name="23"><span class="lineNum">      23 </span>                :            :                0xf6, 0x3f, 0xc7, 0xc0, 0x80, 0xd0, 0x80, 0x00,</a>
<a name="24"><span class="lineNum">      24 </span>                :            :                0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,</a>
<a name="25"><span class="lineNum">      25 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00,</a>
<a name="26"><span class="lineNum">      26 </span>                :            :         };</a>
<a name="27"><span class="lineNum">      27 </span>                :<span class="lineCov">         26 :         const uint8_t pa_features_p9n_dd20[] = {</span></a>
<a name="28"><span class="lineNum">      28 </span>                :            :                64, 0,</a>
<a name="29"><span class="lineNum">      29 </span>                :            :                0xf6, 0x3f, 0xc7, 0xc0, 0x80, 0xd0, 0x80, 0x00, /*  0 ..  7 */</a>
<a name="30"><span class="lineNum">      30 </span>                :            :                0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /*  8 .. 15 */</a>
<a name="31"><span class="lineNum">      31 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 16 .. 23 */</a>
<a name="32"><span class="lineNum">      32 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 24 .. 31 */</a>
<a name="33"><span class="lineNum">      33 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x00, 0x00, 0x80, 0x00, /* 32 .. 39 */</a>
<a name="34"><span class="lineNum">      34 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 40 .. 47 */</a>
<a name="35"><span class="lineNum">      35 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 48 .. 55 */</a>
<a name="36"><span class="lineNum">      36 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 56 .. 63 */</a>
<a name="37"><span class="lineNum">      37 </span>                :            :         };</a>
<a name="38"><span class="lineNum">      38 </span>                :<span class="lineCov">         26 :         const uint8_t pa_features_p9[] = {</span></a>
<a name="39"><span class="lineNum">      39 </span>                :            :                64, 0,</a>
<a name="40"><span class="lineNum">      40 </span>                :            :                0xf6, 0x3f, 0xc7, 0xc0, 0x80, 0xd0, 0x80, 0x00, /*  0 ..  7 */</a>
<a name="41"><span class="lineNum">      41 </span>                :            :                0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /*  8 .. 15 */</a>
<a name="42"><span class="lineNum">      42 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 16 .. 23 */</a>
<a name="43"><span class="lineNum">      43 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 24 .. 31 */</a>
<a name="44"><span class="lineNum">      44 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x00, 0x00, 0x80, 0x00, /* 32 .. 39 */</a>
<a name="45"><span class="lineNum">      45 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 40 .. 47 */</a>
<a name="46"><span class="lineNum">      46 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 48 .. 55 */</a>
<a name="47"><span class="lineNum">      47 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 56 .. 63 */</a>
<a name="48"><span class="lineNum">      48 </span>                :            :         };</a>
<a name="49"><span class="lineNum">      49 </span>                :<span class="lineCov">         26 :         const uint8_t pa_features_p10[] = {</span></a>
<a name="50"><span class="lineNum">      50 </span>                :            :                66, 0,</a>
<a name="51"><span class="lineNum">      51 </span>                :            :                0xf6, 0x3f, 0xc7, 0xc0, 0x80, 0xd0, 0x80, 0x00, /*  0 ..  7 */</a>
<a name="52"><span class="lineNum">      52 </span>                :            :                0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /*  8 .. 15 */</a>
<a name="53"><span class="lineNum">      53 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 16 .. 23 */</a>
<a name="54"><span class="lineNum">      54 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 24 .. 31 */</a>
<a name="55"><span class="lineNum">      55 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x00, 0x00, 0x80, 0x00, /* 32 .. 39 */</a>
<a name="56"><span class="lineNum">      56 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 40 .. 47 */</a>
<a name="57"><span class="lineNum">      57 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 48 .. 55 */</a>
<a name="58"><span class="lineNum">      58 </span>                :            :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 56 .. 63 */</a>
<a name="59"><span class="lineNum">      59 </span>                :            :                0x80, 0x00,                                     /* 64 .. 65 */</a>
<a name="60"><span class="lineNum">      60 </span>                :            :         };</a>
<a name="61"><span class="lineNum">      61 </span>                :            : </a>
<a name="62"><span class="lineNum">      62 </span>                :            :         const uint8_t *pa_features;</a>
<a name="63"><span class="lineNum">      63 </span>                :            :         size_t pa_features_size;</a>
<a name="64"><span class="lineNum">      64 </span>                :            : </a>
<a name="65"><span class="lineNum">      65 </span>                :<span class="lineCov">         26 :         prlog(PR_INFO, &quot;    Cache: I=%u D=%u/%u/%u/%u\n&quot;,</span></a>
<a name="66"><span class="lineNum">      66 </span>                :            :               be32_to_cpu(cache-&gt;icache_size_kb),</a>
<a name="67"><span class="lineNum">      67 </span>                :            :               be32_to_cpu(cache-&gt;l1_dcache_size_kb),</a>
<a name="68"><span class="lineNum">      68 </span>                :            :               be32_to_cpu(cache-&gt;l2_dcache_size_kb),</a>
<a name="69"><span class="lineNum">      69 </span>                :            :               be32_to_cpu(cache-&gt;l3_dcache_size_kb),</a>
<a name="70"><span class="lineNum">      70 </span>                :            :               be32_to_cpu(cache-&gt;l35_dcache_size_kb));</a>
<a name="71"><span class="lineNum">      71 </span>                :            : </a>
<a name="72"><span class="lineNum">      72 </span>                :            :         /* Use the boot CPU PVR to make up a CPU name in the device-tree</a>
<a name="73"><span class="lineNum">      73 </span>                :            :          * since the HDAT doesn't seem to tell....</a>
<a name="74"><span class="lineNum">      74 </span>                :            :          */</a>
<a name="75"><span class="lineNum">      75 </span>                :<span class="lineCov">         26 :         version = mfspr(SPR_PVR);</span></a>
<a name="76"><span class="lineNum">      76 </span>                :<span class="lineCov">         26 :         switch(PVR_TYPE(version)) {</span></a>
<a name="77"><span class="lineNum">      77 </span>                :<span class="lineCov">         26 :         case PVR_TYPE_P8E:</span></a>
<a name="78"><span class="lineNum">      78 </span>                :            :         case PVR_TYPE_P8:</a>
<a name="79"><span class="lineNum">      79 </span>                :            :         case PVR_TYPE_P8NVL:</a>
<a name="80"><span class="lineNum">      80 </span>                :<span class="lineCov">         26 :                 name = &quot;PowerPC,POWER8&quot;;</span></a>
<a name="81"><span class="lineNum">      81 </span>                :<span class="lineCov">         26 :                 pa_features = pa_features_p8;</span></a>
<a name="82"><span class="lineNum">      82 </span>                :<span class="lineCov">         26 :                 pa_features_size = sizeof(pa_features_p8);</span></a>
<a name="83"><span class="lineNum">      83 </span>                :<span class="lineCov">         26 :                 break;</span></a>
<a name="84"><span class="lineNum">      84 </span>                :<span class="lineNoCov">          0 :         case PVR_TYPE_P9:</span></a>
<a name="85"><span class="lineNum">      85 </span>                :            :         case PVR_TYPE_P9P:</a>
<a name="86"><span class="lineNum">      86 </span>                :<span class="lineNoCov">          0 :                 name = &quot;PowerPC,POWER9&quot;;</span></a>
<a name="87"><span class="lineNum">      87 </span>                :<span class="lineNoCov">          0 :                 if (is_power9n(version) &amp;&amp;</span></a>
<a name="88"><span class="lineNum">      88 </span>                :<span class="lineNoCov">          0 :                            (PVR_VERS_MAJ(version) == 2) &amp;&amp;</span></a>
<a name="89"><span class="lineNum">      89 </span>                :<span class="lineNoCov">          0 :                            (PVR_VERS_MIN(version) == 0)) {</span></a>
<a name="90"><span class="lineNum">      90 </span>                :            :                         /* P9N DD2.0 */</a>
<a name="91"><span class="lineNum">      91 </span>                :<span class="lineNoCov">          0 :                         pa_features = pa_features_p9n_dd20;</span></a>
<a name="92"><span class="lineNum">      92 </span>                :<span class="lineNoCov">          0 :                         pa_features_size = sizeof(pa_features_p9n_dd20);</span></a>
<a name="93"><span class="lineNum">      93 </span>                :            :                 } else {</a>
<a name="94"><span class="lineNum">      94 </span>                :<span class="lineNoCov">          0 :                         pa_features = pa_features_p9;</span></a>
<a name="95"><span class="lineNum">      95 </span>                :<span class="lineNoCov">          0 :                         pa_features_size = sizeof(pa_features_p9);</span></a>
<a name="96"><span class="lineNum">      96 </span>                :            :                 }</a>
<a name="97"><span class="lineNum">      97 </span>                :<span class="lineNoCov">          0 :                 break;</span></a>
<a name="98"><span class="lineNum">      98 </span>                :<span class="lineNoCov">          0 :         case PVR_TYPE_P10:</span></a>
<a name="99"><span class="lineNum">      99 </span>                :<span class="lineNoCov">          0 :                 name = &quot;PowerPC,POWER10&quot;;</span></a>
<a name="100"><span class="lineNum">     100 </span>                :<span class="lineNoCov">          0 :                 pa_features = pa_features_p10;</span></a>
<a name="101"><span class="lineNum">     101 </span>                :<span class="lineNoCov">          0 :                 pa_features_size = sizeof(pa_features_p10);</span></a>
<a name="102"><span class="lineNum">     102 </span>                :<span class="lineNoCov">          0 :                 break;</span></a>
<a name="103"><span class="lineNum">     103 </span>                :<span class="lineNoCov">          0 :         default:</span></a>
<a name="104"><span class="lineNum">     104 </span>                :<span class="lineNoCov">          0 :                 name = &quot;PowerPC,Unknown&quot;;</span></a>
<a name="105"><span class="lineNum">     105 </span>                :<span class="lineNoCov">          0 :                 pa_features = NULL;</span></a>
<a name="106"><span class="lineNum">     106 </span>                :            :         }</a>
<a name="107"><span class="lineNum">     107 </span>                :            : </a>
<a name="108"><span class="lineNum">     108 </span>                :<span class="lineCov">         26 :         cpu = dt_new_addr(cpus, name, int_server);</span></a>
<a name="109"><span class="lineNum">     109 </span>                :<span class="lineCov">         26 :         assert(cpu);</span></a>
<a name="110"><span class="lineNum">     110 </span>                :<span class="lineCov">         26 :         dt_add_property_string(cpu, &quot;device_type&quot;, &quot;cpu&quot;);</span></a>
<a name="111"><span class="lineNum">     111 </span>                :<span class="lineCov">         26 :         dt_add_property_string(cpu, &quot;status&quot;, okay ? &quot;okay&quot; : &quot;bad&quot;);</span></a>
<a name="112"><span class="lineNum">     112 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;reg&quot;, int_server);</span></a>
<a name="113"><span class="lineNum">     113 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;cpu-version&quot;, version);</span></a>
<a name="114"><span class="lineNum">     114 </span>                :<span class="lineCov">         26 :         dt_add_property(cpu, &quot;64-bit&quot;, NULL, 0);</span></a>
<a name="115"><span class="lineNum">     115 </span>                :<span class="lineCov">         26 :         dt_add_property(cpu, &quot;32-64-bridge&quot;, NULL, 0);</span></a>
<a name="116"><span class="lineNum">     116 </span>                :<span class="lineCov">         26 :         dt_add_property(cpu, &quot;graphics&quot;, NULL, 0);</span></a>
<a name="117"><span class="lineNum">     117 </span>                :<span class="lineCov">         26 :         dt_add_property(cpu, &quot;general-purpose&quot;, NULL, 0);</span></a>
<a name="118"><span class="lineNum">     118 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;ibm,processor-segment-sizes&quot;,</span></a>
<a name="119"><span class="lineNum">     119 </span>                :            :                               0x1c, 0x28, 0xffffffff, 0xffffffff);</a>
<a name="120"><span class="lineNum">     120 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;ibm,processor-page-sizes&quot;,</span></a>
<a name="121"><span class="lineNum">     121 </span>                :            :                               0xc, 0x10, 0x18, 0x22);</a>
<a name="122"><span class="lineNum">     122 </span>                :            : </a>
<a name="123"><span class="lineNum">     123 </span>                :<span class="lineCov">         26 :         if (proc_gen &gt;= proc_gen_p9)</span></a>
<a name="124"><span class="lineNum">     124 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(cpu, &quot;ibm,processor-radix-AP-encodings&quot;,</span></a>
<a name="125"><span class="lineNum">     125 </span>                :            :                         0x0000000c, 0xa0000010, 0x20000015, 0x4000001e);</a>
<a name="126"><span class="lineNum">     126 </span>                :<span class="lineCov">         26 :         if (proc_gen &gt;= proc_gen_p10) {</span></a>
<a name="127"><span class="lineNum">     127 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(cpu, &quot;ibm,mmu-pid-bits&quot;, 20);</span></a>
<a name="128"><span class="lineNum">     128 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(cpu, &quot;ibm,mmu-lpid-bits&quot;, 12);</span></a>
<a name="129"><span class="lineNum">     129 </span>                :            :         }</a>
<a name="130"><span class="lineNum">     130 </span>                :<span class="lineCov">         26 :         if (lpar_per_core)</span></a>
<a name="131"><span class="lineNum">     131 </span>                :<span class="lineNoCov">          0 :                 dt_add_property(cpu, &quot;ibm,mmu-lpar-per-core&quot;, NULL, 0);</span></a>
<a name="132"><span class="lineNum">     132 </span>                :            : </a>
<a name="133"><span class="lineNum">     133 </span>                :            :         /* HPT segment page size encodings, common to all supported CPUs */</a>
<a name="134"><span class="lineNum">     134 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;ibm,segment-page-sizes&quot;,</span></a>
<a name="135"><span class="lineNum">     135 </span>                :            :                 0x0c, 0x000, 3, 0x0c, 0x0000,  /*  4K seg  4k pages */</a>
<a name="136"><span class="lineNum">     136 </span>                :            :                                 0x10, 0x0007,  /*  4K seg 64k pages */</a>
<a name="137"><span class="lineNum">     137 </span>                :            :                                 0x18, 0x0038,  /*  4K seg 16M pages */</a>
<a name="138"><span class="lineNum">     138 </span>                :            :                 0x10, 0x110, 2, 0x10, 0x0001,  /* 64K seg 64k pages */</a>
<a name="139"><span class="lineNum">     139 </span>                :            :                                 0x18, 0x0008,  /* 64K seg 16M pages */</a>
<a name="140"><span class="lineNum">     140 </span>                :            :                 0x18, 0x100, 1, 0x18, 0x0000,  /* 16M seg 16M pages */</a>
<a name="141"><span class="lineNum">     141 </span>                :            :                 0x22, 0x120, 1, 0x22, 0x0003); /* 16G seg 16G pages */</a>
<a name="142"><span class="lineNum">     142 </span>                :            : </a>
<a name="143"><span class="lineNum">     143 </span>                :            : </a>
<a name="144"><span class="lineNum">     144 </span>                :<span class="lineCov">         26 :         if (pa_features) {</span></a>
<a name="145"><span class="lineNum">     145 </span>                :<span class="lineCov">         26 :                 dt_add_property(cpu, &quot;ibm,pa-features&quot;,</span></a>
<a name="146"><span class="lineNum">     146 </span>                :            :                                 pa_features, pa_features_size);</a>
<a name="147"><span class="lineNum">     147 </span>                :            :         }</a>
<a name="148"><span class="lineNum">     148 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;ibm,slb-size&quot;, 0x20);</span></a>
<a name="149"><span class="lineNum">     149 </span>                :            : </a>
<a name="150"><span class="lineNum">     150 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;ibm,vmx&quot;, 0x2);</span></a>
<a name="151"><span class="lineNum">     151 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;ibm,dfp&quot;, 0x2);</span></a>
<a name="152"><span class="lineNum">     152 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;ibm,purr&quot;, 0x1);</span></a>
<a name="153"><span class="lineNum">     153 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;ibm,spurr&quot;, 0x1);</span></a>
<a name="154"><span class="lineNum">     154 </span>                :            : </a>
<a name="155"><span class="lineNum">     155 </span>                :            :         /*</a>
<a name="156"><span class="lineNum">     156 </span>                :            :          * Do not create &quot;clock-frequency&quot; if the frequency doesn't</a>
<a name="157"><span class="lineNum">     157 </span>                :            :          * fit in a single cell</a>
<a name="158"><span class="lineNum">     158 </span>                :            :          */</a>
<a name="159"><span class="lineNum">     159 </span>                :<span class="lineCov">         26 :         freq = ((uint64_t)be32_to_cpu(tb-&gt;actual_clock_speed)) * 1000000ul;</span></a>
<a name="160"><span class="lineNum">     160 </span>                :<span class="lineCov">         26 :         if (freq &lt;= 0xfffffffful)</span></a>
<a name="161"><span class="lineNum">     161 </span>                :<span class="lineCov">         26 :                 dt_add_property_cells(cpu, &quot;clock-frequency&quot;, freq);</span></a>
<a name="162"><span class="lineNum">     162 </span>                :<span class="lineCov">         26 :         dt_add_property_u64(cpu, &quot;ibm,extended-clock-frequency&quot;, freq);</span></a>
<a name="163"><span class="lineNum">     163 </span>                :            : </a>
<a name="164"><span class="lineNum">     164 </span>                :            :         /* FIXME: Hardcoding is bad. */</a>
<a name="165"><span class="lineNum">     165 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;timebase-frequency&quot;, 512000000);</span></a>
<a name="166"><span class="lineNum">     166 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;ibm,extended-timebase-frequency&quot;,</span></a>
<a name="167"><span class="lineNum">     167 </span>                :            :                               0, 512000000);</a>
<a name="168"><span class="lineNum">     168 </span>                :            : </a>
<a name="169"><span class="lineNum">     169 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;reservation-granule-size&quot;,</span></a>
<a name="170"><span class="lineNum">     170 </span>                :            :                               be32_to_cpu(cache-&gt;reservation_size));</a>
<a name="171"><span class="lineNum">     171 </span>                :            : </a>
<a name="172"><span class="lineNum">     172 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;d-tlb-size&quot;,</span></a>
<a name="173"><span class="lineNum">     173 </span>                :            :                               be32_to_cpu(cache-&gt;dtlb_entries));</a>
<a name="174"><span class="lineNum">     174 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;i-tlb-size&quot;,</span></a>
<a name="175"><span class="lineNum">     175 </span>                :            :                               be32_to_cpu(cache-&gt;itlb_entries));</a>
<a name="176"><span class="lineNum">     176 </span>                :            :         /* Assume unified TLB */</a>
<a name="177"><span class="lineNum">     177 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;tlb-size&quot;,</span></a>
<a name="178"><span class="lineNum">     178 </span>                :            :                               be32_to_cpu(cache-&gt;dtlb_entries));</a>
<a name="179"><span class="lineNum">     179 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;d-tlb-sets&quot;,</span></a>
<a name="180"><span class="lineNum">     180 </span>                :            :                               be32_to_cpu(cache-&gt;dtlb_assoc_sets));</a>
<a name="181"><span class="lineNum">     181 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;i-tlb-sets&quot;,</span></a>
<a name="182"><span class="lineNum">     182 </span>                :            :                               be32_to_cpu(cache-&gt;itlb_assoc_sets));</a>
<a name="183"><span class="lineNum">     183 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;tlb-sets&quot;,</span></a>
<a name="184"><span class="lineNum">     184 </span>                :            :                               be32_to_cpu(cache-&gt;dtlb_assoc_sets));</a>
<a name="185"><span class="lineNum">     185 </span>                :            : </a>
<a name="186"><span class="lineNum">     186 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;d-cache-block-size&quot;,</span></a>
<a name="187"><span class="lineNum">     187 </span>                :            :                               be32_to_cpu(cache-&gt;dcache_block_size));</a>
<a name="188"><span class="lineNum">     188 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;i-cache-block-size&quot;,</span></a>
<a name="189"><span class="lineNum">     189 </span>                :            :                               be32_to_cpu(cache-&gt;icache_block_size));</a>
<a name="190"><span class="lineNum">     190 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;d-cache-size&quot;,</span></a>
<a name="191"><span class="lineNum">     191 </span>                :            :                               be32_to_cpu(cache-&gt;l1_dcache_size_kb)*1024);</a>
<a name="192"><span class="lineNum">     192 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;i-cache-size&quot;,</span></a>
<a name="193"><span class="lineNum">     193 </span>                :            :                               be32_to_cpu(cache-&gt;icache_size_kb)*1024);</a>
<a name="194"><span class="lineNum">     194 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;i-cache-sets&quot;,</span></a>
<a name="195"><span class="lineNum">     195 </span>                :            :                               be32_to_cpu(cache-&gt;icache_assoc_sets));</a>
<a name="196"><span class="lineNum">     196 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(cpu, &quot;d-cache-sets&quot;,</span></a>
<a name="197"><span class="lineNum">     197 </span>                :            :                               be32_to_cpu(cache-&gt;dcache_assoc_sets));</a>
<a name="198"><span class="lineNum">     198 </span>                :            : </a>
<a name="199"><span class="lineNum">     199 </span>                :<span class="lineCov">         26 :         if (cache-&gt;icache_line_size != cache-&gt;icache_block_size)</span></a>
<a name="200"><span class="lineNum">     200 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(cpu, &quot;i-cache-line-size&quot;,</span></a>
<a name="201"><span class="lineNum">     201 </span>                :            :                                       be32_to_cpu(cache-&gt;icache_line_size));</a>
<a name="202"><span class="lineNum">     202 </span>                :<span class="lineCov">         26 :         if (cache-&gt;l1_dcache_line_size != cache-&gt;dcache_block_size)</span></a>
<a name="203"><span class="lineNum">     203 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(cpu, &quot;d-cache-line-size&quot;,</span></a>
<a name="204"><span class="lineNum">     204 </span>                :            :                                       be32_to_cpu(cache-&gt;l1_dcache_line_size));</a>
<a name="205"><span class="lineNum">     205 </span>                :<span class="lineCov">         26 :         return cpu;</span></a>
<a name="206"><span class="lineNum">     206 </span>                :            : }</a>
<a name="207"><span class="lineNum">     207 </span>                :            : </a>
<a name="208"><span class="lineNum">     208 </span>                :<span class="lineCov">         26 : void add_core_attr(struct dt_node *cpu, uint32_t attr)</span></a>
<a name="209"><span class="lineNum">     209 </span>                :            : {</a>
<a name="210"><span class="lineNum">     210 </span>                :<span class="lineCov">         26 :         if (attr &amp; CPU_ATTR_UNIFIED_PL1)</span></a>
<a name="211"><span class="lineNum">     211 </span>                :<span class="lineNoCov">          0 :                 dt_add_property(cpu, &quot;cache-unified&quot;, NULL, 0);</span></a>
<a name="212"><span class="lineNum">     212 </span>                :<span class="lineCov">         26 :         if (attr &amp; CPU_ATTR_SPLIT_TLB)</span></a>
<a name="213"><span class="lineNum">     213 </span>                :<span class="lineNoCov">          0 :                 dt_add_property(cpu, &quot;tlb-split&quot;, NULL, 0);</span></a>
<a name="214"><span class="lineNum">     214 </span>                :<span class="lineCov">         26 :         if (attr &amp; CPU_ATTR_TLBIA)</span></a>
<a name="215"><span class="lineNum">     215 </span>                :<span class="lineNoCov">          0 :                 dt_add_property(cpu, &quot;tlbia&quot;, NULL, 0);</span></a>
<a name="216"><span class="lineNum">     216 </span>                :<span class="lineCov">         26 :         if (attr &amp; CPU_ATTR_PERF_MONITOR)</span></a>
<a name="217"><span class="lineNum">     217 </span>                :<span class="lineCov">         26 :                 dt_add_property_cells(cpu, &quot;performance-monitor&quot;, 0, 1);</span></a>
<a name="218"><span class="lineNum">     218 </span>                :<span class="lineCov">         26 :         if (attr &amp; CPU_ATTR_EXTERN_CONT)</span></a>
<a name="219"><span class="lineNum">     219 </span>                :<span class="lineNoCov">          0 :                 dt_add_property(cpu, &quot;external-control&quot;, NULL, 0);</span></a>
<a name="220"><span class="lineNum">     220 </span>                :<span class="lineCov">         26 : }</span></a>
<a name="221"><span class="lineNum">     221 </span>                :            : </a>
<a name="222"><span class="lineNum">     222 </span>                :<span class="lineCov">         52 : static struct dt_node *create_cache_node(struct dt_node *cpus,</span></a>
<a name="223"><span class="lineNum">     223 </span>                :            :                                          const struct sppcia_cpu_cache *cache,</a>
<a name="224"><span class="lineNum">     224 </span>                :            :                                          const char *name, uint32_t unit_addr,</a>
<a name="225"><span class="lineNum">     225 </span>                :            :                                          int okay)</a>
<a name="226"><span class="lineNum">     226 </span>                :            : {</a>
<a name="227"><span class="lineNum">     227 </span>                :            :         struct dt_node *node;</a>
<a name="228"><span class="lineNum">     228 </span>                :            : </a>
<a name="229"><span class="lineNum">     229 </span>                :<span class="lineCov">         52 :         node = dt_new_addr(cpus, name, unit_addr);</span></a>
<a name="230"><span class="lineNum">     230 </span>                :<span class="lineCov">         52 :         assert(node);</span></a>
<a name="231"><span class="lineNum">     231 </span>                :            : </a>
<a name="232"><span class="lineNum">     232 </span>                :<span class="lineCov">         52 :         dt_add_property_string(node, &quot;device_type&quot;, &quot;cache&quot;);</span></a>
<a name="233"><span class="lineNum">     233 </span>                :<span class="lineCov">         52 :         dt_add_property_cells(node, &quot;reg&quot;, unit_addr);</span></a>
<a name="234"><span class="lineNum">     234 </span>                :<span class="lineCov">         52 :         dt_add_property_string(node, &quot;status&quot;, okay ? &quot;okay&quot; : &quot;bad&quot;);</span></a>
<a name="235"><span class="lineNum">     235 </span>                :<span class="lineCov">         52 :         dt_add_property(node, &quot;cache-unified&quot;, NULL, 0);</span></a>
<a name="236"><span class="lineNum">     236 </span>                :            : </a>
<a name="237"><span class="lineNum">     237 </span>                :            :         /* Assume cache associavitity sets is same for L2, L3 and L3.5 */</a>
<a name="238"><span class="lineNum">     238 </span>                :<span class="lineCov">         52 :         dt_add_property_cells(node, &quot;d-cache-sets&quot;,</span></a>
<a name="239"><span class="lineNum">     239 </span>                :            :                               be32_to_cpu(cache-&gt;l2_cache_assoc_sets));</a>
<a name="240"><span class="lineNum">     240 </span>                :<span class="lineCov">         52 :         dt_add_property_cells(node, &quot;i-cache-sets&quot;,</span></a>
<a name="241"><span class="lineNum">     241 </span>                :            :                               be32_to_cpu(cache-&gt;l2_cache_assoc_sets));</a>
<a name="242"><span class="lineNum">     242 </span>                :            : </a>
<a name="243"><span class="lineNum">     243 </span>                :<span class="lineCov">         52 :         return node;</span></a>
<a name="244"><span class="lineNum">     244 </span>                :            : }</a>
<a name="245"><span class="lineNum">     245 </span>                :            : </a>
<a name="246"><span class="lineNum">     246 </span>                :<span class="lineNoCov">          0 : static struct dt_node *l35_cache_node(struct dt_node *cpus,</span></a>
<a name="247"><span class="lineNum">     247 </span>                :            :                                       const struct sppcia_cpu_cache *cache,</a>
<a name="248"><span class="lineNum">     248 </span>                :            :                                       uint32_t unit_addr, int okay)</a>
<a name="249"><span class="lineNum">     249 </span>                :            : {</a>
<a name="250"><span class="lineNum">     250 </span>                :            :         struct dt_node *node;</a>
<a name="251"><span class="lineNum">     251 </span>                :            : </a>
<a name="252"><span class="lineNum">     252 </span>                :<span class="lineNoCov">          0 :         node = create_cache_node(cpus, cache, &quot;l35-cache&quot;, unit_addr, okay);</span></a>
<a name="253"><span class="lineNum">     253 </span>                :            : </a>
<a name="254"><span class="lineNum">     254 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(node, &quot;d-cache-size&quot;,</span></a>
<a name="255"><span class="lineNum">     255 </span>                :            :                               be32_to_cpu(cache-&gt;l35_dcache_size_kb) * 1024);</a>
<a name="256"><span class="lineNum">     256 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(node, &quot;i-cache-size&quot;,</span></a>
<a name="257"><span class="lineNum">     257 </span>                :            :                               be32_to_cpu(cache-&gt;l35_dcache_size_kb) * 1024);</a>
<a name="258"><span class="lineNum">     258 </span>                :            : </a>
<a name="259"><span class="lineNum">     259 </span>                :<span class="lineNoCov">          0 :         if (cache-&gt;icache_line_size != cache-&gt;icache_block_size)</span></a>
<a name="260"><span class="lineNum">     260 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(node, &quot;i-cache-line-size&quot;,</span></a>
<a name="261"><span class="lineNum">     261 </span>                :            :                                       be32_to_cpu(cache-&gt;icache_line_size));</a>
<a name="262"><span class="lineNum">     262 </span>                :<span class="lineNoCov">          0 :         if (cache-&gt;l35_cache_line_size != cache-&gt;dcache_block_size)</span></a>
<a name="263"><span class="lineNum">     263 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(node, &quot;d-cache-line-size&quot;,</span></a>
<a name="264"><span class="lineNum">     264 </span>                :            :                                       be32_to_cpu(cache-&gt;l35_cache_line_size));</a>
<a name="265"><span class="lineNum">     265 </span>                :            : </a>
<a name="266"><span class="lineNum">     266 </span>                :<span class="lineNoCov">          0 :         return node;</span></a>
<a name="267"><span class="lineNum">     267 </span>                :            : }</a>
<a name="268"><span class="lineNum">     268 </span>                :            : </a>
<a name="269"><span class="lineNum">     269 </span>                :<span class="lineCov">         26 : static struct dt_node *l3_cache_node(struct dt_node *cpus,</span></a>
<a name="270"><span class="lineNum">     270 </span>                :            :                                      const struct sppcia_cpu_cache *cache,</a>
<a name="271"><span class="lineNum">     271 </span>                :            :                                      uint32_t unit_addr, int okay)</a>
<a name="272"><span class="lineNum">     272 </span>                :            : {</a>
<a name="273"><span class="lineNum">     273 </span>                :            :         struct dt_node *node;</a>
<a name="274"><span class="lineNum">     274 </span>                :            : </a>
<a name="275"><span class="lineNum">     275 </span>                :<span class="lineCov">         26 :         node = create_cache_node(cpus, cache, &quot;l3-cache&quot;, unit_addr, okay);</span></a>
<a name="276"><span class="lineNum">     276 </span>                :            : </a>
<a name="277"><span class="lineNum">     277 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(node, &quot;d-cache-size&quot;,</span></a>
<a name="278"><span class="lineNum">     278 </span>                :            :                               be32_to_cpu(cache-&gt;l3_dcache_size_kb) * 1024);</a>
<a name="279"><span class="lineNum">     279 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(node, &quot;i-cache-size&quot;,</span></a>
<a name="280"><span class="lineNum">     280 </span>                :            :                               be32_to_cpu(cache-&gt;l3_dcache_size_kb) * 1024);</a>
<a name="281"><span class="lineNum">     281 </span>                :            : </a>
<a name="282"><span class="lineNum">     282 </span>                :<span class="lineCov">         26 :         if (cache-&gt;icache_line_size != cache-&gt;icache_block_size)</span></a>
<a name="283"><span class="lineNum">     283 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(node, &quot;i-cache-line-size&quot;,</span></a>
<a name="284"><span class="lineNum">     284 </span>                :            :                                       be32_to_cpu(cache-&gt;icache_line_size));</a>
<a name="285"><span class="lineNum">     285 </span>                :<span class="lineCov">         26 :         if (cache-&gt;l3_line_size != cache-&gt;dcache_block_size)</span></a>
<a name="286"><span class="lineNum">     286 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(node, &quot;d-cache-line-size&quot;,</span></a>
<a name="287"><span class="lineNum">     287 </span>                :            :                                       be32_to_cpu(cache-&gt;l3_line_size));</a>
<a name="288"><span class="lineNum">     288 </span>                :            : </a>
<a name="289"><span class="lineNum">     289 </span>                :<span class="lineCov">         26 :         return node;</span></a>
<a name="290"><span class="lineNum">     290 </span>                :            : }</a>
<a name="291"><span class="lineNum">     291 </span>                :            : </a>
<a name="292"><span class="lineNum">     292 </span>                :<span class="lineCov">         26 : static struct dt_node *l2_cache_node(struct dt_node *cpus,</span></a>
<a name="293"><span class="lineNum">     293 </span>                :            :                                      const struct sppcia_cpu_cache *cache,</a>
<a name="294"><span class="lineNum">     294 </span>                :            :                                      uint32_t unit_addr, int okay)</a>
<a name="295"><span class="lineNum">     295 </span>                :            : {</a>
<a name="296"><span class="lineNum">     296 </span>                :            :         struct dt_node *node;</a>
<a name="297"><span class="lineNum">     297 </span>                :            : </a>
<a name="298"><span class="lineNum">     298 </span>                :<span class="lineCov">         26 :         node = create_cache_node(cpus, cache, &quot;l2-cache&quot;, unit_addr, okay);</span></a>
<a name="299"><span class="lineNum">     299 </span>                :            : </a>
<a name="300"><span class="lineNum">     300 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(node, &quot;d-cache-size&quot;,</span></a>
<a name="301"><span class="lineNum">     301 </span>                :            :                               be32_to_cpu(cache-&gt;l2_dcache_size_kb) * 1024);</a>
<a name="302"><span class="lineNum">     302 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(node, &quot;i-cache-size&quot;,</span></a>
<a name="303"><span class="lineNum">     303 </span>                :            :                               be32_to_cpu(cache-&gt;l2_dcache_size_kb) * 1024);</a>
<a name="304"><span class="lineNum">     304 </span>                :            : </a>
<a name="305"><span class="lineNum">     305 </span>                :<span class="lineCov">         26 :         if (cache-&gt;icache_line_size != cache-&gt;icache_block_size)</span></a>
<a name="306"><span class="lineNum">     306 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(node, &quot;i-cache-line-size&quot;,</span></a>
<a name="307"><span class="lineNum">     307 </span>                :            :                                       be32_to_cpu(cache-&gt;icache_line_size));</a>
<a name="308"><span class="lineNum">     308 </span>                :<span class="lineCov">         26 :         if (cache-&gt;l2_line_size != cache-&gt;dcache_block_size)</span></a>
<a name="309"><span class="lineNum">     309 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(node, &quot;d-cache-line-size&quot;,</span></a>
<a name="310"><span class="lineNum">     310 </span>                :            :                                       be32_to_cpu(cache-&gt;l2_line_size));</a>
<a name="311"><span class="lineNum">     311 </span>                :            : </a>
<a name="312"><span class="lineNum">     312 </span>                :<span class="lineCov">         26 :         return node;</span></a>
<a name="313"><span class="lineNum">     313 </span>                :            : }</a>
<a name="314"><span class="lineNum">     314 </span>                :            : </a>
<a name="315"><span class="lineNum">     315 </span>                :<span class="lineNoCov">          0 : static struct dt_node *find_l2_node(struct dt_node *cpus, u32 unit_addr)</span></a>
<a name="316"><span class="lineNum">     316 </span>                :            : {</a>
<a name="317"><span class="lineNum">     317 </span>                :            :         char name[32];</a>
<a name="318"><span class="lineNum">     318 </span>                :            : </a>
<a name="319"><span class="lineNum">     319 </span>                :<span class="lineNoCov">          0 :         snprintf(name, sizeof(name), &quot;l2-cache@%.08x&quot;, unit_addr);</span></a>
<a name="320"><span class="lineNum">     320 </span>                :<span class="lineNoCov">          0 :         return dt_find_by_name(cpus, name);</span></a>
<a name="321"><span class="lineNum">     321 </span>                :            : }</a>
<a name="322"><span class="lineNum">     322 </span>                :            : </a>
<a name="323"><span class="lineNum">     323 </span>                :<span class="lineCov">         26 : uint32_t add_core_cache_info(struct dt_node *cpus,</span></a>
<a name="324"><span class="lineNum">     324 </span>                :            :                              const struct sppcia_cpu_cache *cache,</a>
<a name="325"><span class="lineNum">     325 </span>                :            :                              uint32_t core_pir, int okay)</a>
<a name="326"><span class="lineNum">     326 </span>                :            : {</a>
<a name="327"><span class="lineNum">     327 </span>                :            :         struct dt_node *l2_node, *l3_node, *l35_node;</a>
<a name="328"><span class="lineNum">     328 </span>                :            :         uint32_t unit_addr;</a>
<a name="329"><span class="lineNum">     329 </span>                :            : </a>
<a name="330"><span class="lineNum">     330 </span>                :            :         /*</a>
<a name="331"><span class="lineNum">     331 </span>                :            :          * On P9 the L2 is shared by pairs of SMT=4 cores. We only want</a>
<a name="332"><span class="lineNum">     332 </span>                :            :          * to create a cache node for the first of these so we mask off</a>
<a name="333"><span class="lineNum">     333 </span>                :            :          * the low PIR bits to get the unit address of the shared cache.</a>
<a name="334"><span class="lineNum">     334 </span>                :            :          */</a>
<a name="335"><span class="lineNum">     335 </span>                :<span class="lineCov">         26 :         if (proc_gen == proc_gen_p9) {</span></a>
<a name="336"><span class="lineNum">     336 </span>                :<span class="lineNoCov">          0 :                 core_pir &amp;= ~0x7;</span></a>
<a name="337"><span class="lineNum">     337 </span>                :            : </a>
<a name="338"><span class="lineNum">     338 </span>                :<span class="lineNoCov">          0 :                 l2_node = find_l2_node(cpus, 0x20 &lt;&lt; 24 | core_pir);</span></a>
<a name="339"><span class="lineNum">     339 </span>                :<span class="lineNoCov">          0 :                 if (l2_node)</span></a>
<a name="340"><span class="lineNum">     340 </span>                :<span class="lineNoCov">          0 :                         return l2_node-&gt;phandle;</span></a>
<a name="341"><span class="lineNum">     341 </span>                :            :         }</a>
<a name="342"><span class="lineNum">     342 </span>                :            : </a>
<a name="343"><span class="lineNum">     343 </span>                :<span class="lineCov">         26 :         unit_addr = 0x20 &lt;&lt; 24 | core_pir;</span></a>
<a name="344"><span class="lineNum">     344 </span>                :<span class="lineCov">         26 :         l2_node = l2_cache_node(cpus, cache, unit_addr, okay);</span></a>
<a name="345"><span class="lineNum">     345 </span>                :            : </a>
<a name="346"><span class="lineNum">     346 </span>                :<span class="lineCov">         26 :         unit_addr = 0x30 &lt;&lt; 24 | core_pir;</span></a>
<a name="347"><span class="lineNum">     347 </span>                :<span class="lineCov">         26 :         l3_node = l3_cache_node(cpus, cache, unit_addr, okay);</span></a>
<a name="348"><span class="lineNum">     348 </span>                :            : </a>
<a name="349"><span class="lineNum">     349 </span>                :            :         /* Represents the next level of cache in the memory hierarchy */</a>
<a name="350"><span class="lineNum">     350 </span>                :<span class="lineCov">         26 :         dt_add_property_cells(l2_node, &quot;l2-cache&quot;, l3_node-&gt;phandle);</span></a>
<a name="351"><span class="lineNum">     351 </span>                :            : </a>
<a name="352"><span class="lineNum">     352 </span>                :<span class="lineCov">         26 :         if (be32_to_cpu(cache-&gt;l35_dcache_size_kb)) {</span></a>
<a name="353"><span class="lineNum">     353 </span>                :<span class="lineNoCov">          0 :                 unit_addr = 0x35 &lt;&lt; 24 | core_pir;</span></a>
<a name="354"><span class="lineNum">     354 </span>                :<span class="lineNoCov">          0 :                 l35_node = l35_cache_node(cpus, cache, unit_addr, okay);</span></a>
<a name="355"><span class="lineNum">     355 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(l3_node, &quot;l2-cache&quot;, l35_node-&gt;phandle);</span></a>
<a name="356"><span class="lineNum">     356 </span>                :            :         }</a>
<a name="357"><span class="lineNum">     357 </span>                :            : </a>
<a name="358"><span class="lineNum">     358 </span>                :<span class="lineCov">         26 :         return l2_node-&gt;phandle;</span></a>
<a name="359"><span class="lineNum">     359 </span>                :            : }</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
