<?xml version="1.0"?>
<dblpperson name="Christopher T. Clarke" pid="96/839" n="23">
<person key="homepages/96/839" mdate="2009-06-09">
<author pid="96/839">Christopher T. Clarke</author>
</person>
<r><article key="journals/trets/BeasleyCW20" mdate="2020-12-29">
<author pid="237/6537">Alexander E. Beasley</author>
<author pid="96/839">Christopher T. Clarke</author>
<author orcid="0000-0002-6596-7568" pid="29/5705">Robert J. Watson</author>
<title>An OpenGL Compliant Hardware Implementation of a Graphic Processing Unit Using Field Programmable Gate Array-System on Chip Technology.</title>
<pages>2:1-2:24</pages>
<year>2020</year>
<volume>14</volume>
<journal>ACM Trans. Reconfigurable Technol. Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1145/3410357</ee>
<url>db/journals/trets/trets14.html#BeasleyCW20</url>
</article>
</r>
<r><article key="journals/iet-cdt/BeasleyWC19" mdate="2020-07-14">
<author pid="237/6537">Alexander E. Beasley</author>
<author orcid="0000-0002-6596-7568" pid="29/5705">Robert J. Watson</author>
<author pid="96/839">Christopher T. Clarke</author>
<title>Efficient digital implementation of a multi-precision square-root algorithm.</title>
<pages>110-117</pages>
<year>2019</year>
<volume>13</volume>
<journal>IET Comput. Digit. Tech.</journal>
<number>2</number>
<ee>https://doi.org/10.1049/iet-cdt.2018.5051</ee>
<url>db/journals/iet-cdt/iet-cdt13.html#BeasleyWC19</url>
</article>
</r>
<r><article key="journals/tvlsi/PrakashCLS18" mdate="2020-03-11">
<author orcid="0000-0001-8257-2974" pid="58/7646">Alok Prakash</author>
<author pid="96/839">Christopher T. Clarke</author>
<author pid="74/1907">Siew-Kei Lam</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Rapid Memory-Aware Selection of Hardware Accelerators in Programmable SoC Design.</title>
<pages>445-456</pages>
<year>2018</year>
<volume>26</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TVLSI.2017.2769125</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2769125</ee>
<url>db/journals/tvlsi/tvlsi26.html#PrakashCLS18</url>
</article>
</r>
<r><article key="journals/tbcas/Al-ShueliCDT14" mdate="2020-09-24">
<author pid="146/7265">Assad I. Al-Shueli</author>
<author pid="96/839">Christopher T. Clarke</author>
<author pid="82/874">Nick Donaldson</author>
<author pid="14/2451-2">John Taylor 0002</author>
<title>Improved Signal Processing Methods for Velocity Selective Neural Recording Using Multi-Electrode Cuffs.</title>
<pages>401-410</pages>
<year>2014</year>
<volume>8</volume>
<journal>IEEE Trans. Biomed. Circuits Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TBCAS.2013.2277561</ee>
<ee>https://www.wikidata.org/entity/Q51155483</ee>
<url>db/journals/tbcas/tbcas8.html#Al-ShueliCDT14</url>
</article>
</r>
<r><article key="journals/tecs/LamSC14" mdate="2020-09-08">
<author pid="74/1907">Siew Kei Lam</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="96/839">Christopher T. Clarke</author>
<title>Rapid evaluation of custom instruction selection approaches with FPGA estimation.</title>
<pages>75:1-75:29</pages>
<year>2014</year>
<volume>13</volume>
<journal>ACM Trans. Embed. Comput. Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1145/2560014</ee>
<url>db/journals/tecs/tecs13.html#LamSC14</url>
</article>
</r>
<r><article key="journals/trets/LamCS14" mdate="2020-04-24">
<author pid="74/1907">Siew Kei Lam</author>
<author pid="96/839">Christopher T. Clarke</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Exploiting FPGA-Aware Merging of Custom Instructions for Runtime Reconfiguration.</title>
<pages>26:1-26:15</pages>
<year>2014</year>
<volume>7</volume>
<journal>ACM Trans. Reconfigurable Technol. Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1145/2655240</ee>
<url>db/journals/trets/trets7.html#LamCS14</url>
</article>
</r>
<r><article key="journals/mam/PrakashLCS13" mdate="2020-02-22">
<author pid="58/7646">Alok Prakash</author>
<author pid="74/1907">Siew Kei Lam</author>
<author pid="96/839">Christopher T. Clarke</author>
<author orcid="0000-0003-3664-4345" pid="23/1694">Thambipillai Srikanthan</author>
<title>FPGA-aware techniques for rapid generation of profitable custom instructions.</title>
<pages>259-269</pages>
<year>2013</year>
<volume>37</volume>
<journal>Microprocess. Microsystems</journal>
<number>3</number>
<ee>https://doi.org/10.1016/j.micpro.2013.02.002</ee>
<ee>https://www.wikidata.org/entity/Q58210182</ee>
<url>db/journals/mam/mam37.html#PrakashLCS13</url>
</article>
</r>
<r><inproceedings key="conf/asap/PrakashLSC13" mdate="2017-05-26">
<author pid="58/7646">Alok Prakash</author>
<author pid="74/1907">Siew Kei Lam</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="96/839">Christopher T. Clarke</author>
<title>Modelling communication overhead for accessing local memories in hardware accelerators.</title>
<pages>31-34</pages>
<year>2013</year>
<booktitle>ASAP</booktitle>
<ee>https://doi.org/10.1109/ASAP.2013.6567547</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ASAP.2013.6567547</ee>
<crossref>conf/asap/2013</crossref>
<url>db/conf/asap/asap2013.html#PrakashLSC13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpl/PrakashCS12" mdate="2017-05-21">
<author pid="58/7646">Alok Prakash</author>
<author pid="96/839">Christopher T. Clarke</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Custom instructions with local memory elements without expensive DMA transfers.</title>
<pages>647-650</pages>
<year>2012</year>
<booktitle>FPL</booktitle>
<ee>https://doi.org/10.1109/FPL.2012.6339231</ee>
<crossref>conf/fpl/2012</crossref>
<url>db/conf/fpl/fpl2012.html#PrakashCS12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpl/WangCE12" mdate="2017-05-21">
<author pid="18/5410">Di Wang</author>
<author pid="96/839">Christopher T. Clarke</author>
<author pid="121/1713">A. N. Evans</author>
<title>Examination of the concept of a row-column separated median filter.</title>
<pages>659-662</pages>
<year>2012</year>
<booktitle>FPL</booktitle>
<ee>https://doi.org/10.1109/FPL.2012.6339234</ee>
<crossref>conf/fpl/2012</crossref>
<url>db/conf/fpl/fpl2012.html#WangCE12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/recosoc/LamSC12" mdate="2017-05-25">
<author pid="74/1907">Siew Kei Lam</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="96/839">Christopher T. Clarke</author>
<title>Exploiting FPGA-aware merging of custom instructions for runtime reconfiguration.</title>
<pages>1-8</pages>
<year>2012</year>
<booktitle>ReCoSoC</booktitle>
<ee>https://doi.org/10.1109/ReCoSoC.2012.6322889</ee>
<crossref>conf/recosoc/2012</crossref>
<url>db/conf/recosoc/ReCoSoC2012.html#LamSC12</url>
</inproceedings>
</r>
<r><article key="journals/tc/LamSC11" mdate="2017-06-08">
<author orcid="0000-0002-8346-2635" pid="74/1907">Siew Kei Lam</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="96/839">Christopher T. Clarke</author>
<title>Architecture-Aware Technique for Mapping Area-Time Efficient Custom Instructions onto FPGAs.</title>
<pages>680-692</pages>
<year>2011</year>
<volume>60</volume>
<journal>IEEE Trans. Computers</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TC.2010.237</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TC.2010.237</ee>
<url>db/journals/tc/tc60.html#LamSC11</url>
</article>
</r>
<r><inproceedings key="conf/socc/PrakashLCS11" mdate="2017-05-23">
<author pid="58/7646">Alok Prakash</author>
<author pid="74/1907">Siew Kei Lam</author>
<author pid="96/839">Christopher T. Clarke</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Instruction set customization for area-constrained FPGA designs.</title>
<pages>329-334</pages>
<year>2011</year>
<booktitle>SoCC</booktitle>
<ee>https://doi.org/10.1109/SOCC.2011.6085114</ee>
<crossref>conf/socc/2011</crossref>
<url>db/conf/socc/socc2011.html#PrakashLCS11</url>
</inproceedings>
</r>
<r><article key="journals/tie/LamSC09" mdate="2020-05-22">
<author orcid="0000-0002-8346-2635" pid="74/1907">Siew Kei Lam</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="96/839">Christopher T. Clarke</author>
<title>Selecting Profitable Custom Instructions for Area-Time-Efficient Realization on Reconfigurable Architectures.</title>
<pages>3998-4005</pages>
<year>2009</year>
<volume>56</volume>
<journal>IEEE Trans. Ind. Electron.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TIE.2009.2017091</ee>
<url>db/journals/tie/tie56.html#LamSC09</url>
</article>
</r>
<r><inproceedings key="conf/iscas/ClarkeTX08" mdate="2021-01-18">
<author pid="96/839">Christopher T. Clarke</author>
<author pid="14/2451-2">John Taylor 0002</author>
<author pid="56/1766">Xianhong Xu</author>
<title>Analogue/digital interface and communications aspects in a multi-channel ENG recording asic.</title>
<pages>1116-1119</pages>
<year>2008</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2008.4541618</ee>
<crossref>conf/iscas/2008</crossref>
<url>db/conf/iscas/iscas2008.html#ClarkeTX08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icdsp/SathyanarayanaT07" mdate="2021-02-09">
<author pid="57/355">Suchitra Sathyanarayana</author>
<author pid="23/1694">Srikanthan Thambipillai</author>
<author pid="96/839">Christopher T. Clarke</author>
<title>Real Time Tracking of Camera Motion Through Cylindrical Passages.</title>
<pages>455-458</pages>
<year>2007</year>
<booktitle>DSP</booktitle>
<ee>https://doi.org/10.1109/ICDSP.2007.4288617</ee>
<crossref>conf/icdsp/2007</crossref>
<url>db/conf/icdsp/icdsp2007.html#SathyanarayanaT07</url>
</inproceedings>
</r>
<r><article key="journals/mam/LamSC06" mdate="2020-05-18">
<author orcid="0000-0002-8346-2635" pid="74/1907">Siew Kei Lam</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="96/839">Christopher T. Clarke</author>
<title>Rapid generation of custom instructions using predefined dataflow structures.</title>
<pages>355-366</pages>
<year>2006</year>
<volume>30</volume>
<journal>Microprocess. Microsystems</journal>
<number>6</number>
<ee>https://doi.org/10.1016/j.micpro.2006.02.012</ee>
<url>db/journals/mam/mam30.html#LamSC06</url>
</article>
</r>
<r><inproceedings key="conf/isvlsi/VivekanandarajahSC06" mdate="2017-05-21">
<author pid="74/6097">Kugan Vivekanandarajah</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="96/839">Christopher T. Clarke</author>
<title>Profile Directed Instruction Cache Tuning for Embedded Systems.</title>
<pages>277-282</pages>
<year>2006</year>
<crossref>conf/isvlsi/2006</crossref>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2006.75</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.75</ee>
<url>db/conf/isvlsi/isvlsi2006.html#VivekanandarajahSC06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/SuchitraSSC05" mdate="2017-05-26">
<author pid="57/355">Suchitra Sathyanarayana</author>
<author pid="78/6521">S. Sukthankar</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="96/839">Christopher T. Clarke</author>
<title>Elimination of sign precomputation in flat CORDIC.</title>
<pages>3319-3322</pages>
<year>2005</year>
<crossref>conf/iscas/2005</crossref>
<booktitle>ISCAS (4)</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2005.1465338</ee>
<url>db/conf/iscas/iscas2005-4.html#SuchitraSSC05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/csreaESA/VivekanandarajahSCB03" mdate="2007-11-08">
<author pid="74/6097">Kugan Vivekanandarajah</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="96/839">Christopher T. Clarke</author>
<author pid="25/2566">Saurav Bhattacharyya</author>
<title>Static Pattern Predictor (SPP) Based Low Power Instruction Cache Design.</title>
<pages>210-215</pages>
<year>2003</year>
<crossref>conf/csreaESA/2003</crossref>
<booktitle>Embedded Systems and Applications</booktitle>
<url>db/conf/csreaESA/csreaESA2003.html#VivekanandarajahSCB03</url>
</inproceedings>
</r>
<r><inproceedings key="conf/arith/BhardwajSC99" mdate="2017-05-21">
<author pid="66/485">M. Bhardwaj</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="96/839">Christopher T. Clarke</author>
<title>A Reverse Converter for the 4-moduli Superset {2<sup>n-1</sup>, 2<sup>n</sup>, 2<sup>n+1</sup>, 2<sup>n+1</sup>+1}.</title>
<pages>168-175</pages>
<year>1999</year>
<crossref>conf/arith/1999</crossref>
<booktitle>IEEE Symposium on Computer Arithmetic</booktitle>
<ee>https://doi.org/10.1109/ARITH.1999.762842</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ARITH.1999.762842</ee>
<url>db/conf/arith/arith1999.html#BhardwajSC99</url>
</inproceedings>
</r>
<r><inproceedings key="conf/arith/BhardwajSC99a" mdate="2017-05-21">
<author pid="66/485">M. Bhardwaj</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="96/839">Christopher T. Clarke</author>
<title>VLSI Costs of Arithmetic Parallelism: A Residue Reverse Conversion Perspectiv.</title>
<pages>176-</pages>
<year>1999</year>
<crossref>conf/arith/1999</crossref>
<booktitle>IEEE Symposium on Computer Arithmetic</booktitle>
<ee>https://doi.org/10.1109/ARITH.1999.762843</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ARITH.1999.762843</ee>
<url>db/conf/arith/arith1999.html#BhardwajSC99a</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icassp/DeodharBCS98" mdate="2017-05-19">
<author pid="147/3198">Aniruddha A. Deodhar</author>
<author pid="23/3671">Manish Bhardwaj</author>
<author pid="96/839">Christopher T. Clarke</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Designing efficient residue arithmetic based VLSI correlators.</title>
<pages>3021-3024</pages>
<year>1998</year>
<booktitle>ICASSP</booktitle>
<ee>https://doi.org/10.1109/ICASSP.1998.678162</ee>
<crossref>conf/icassp/1998</crossref>
<url>db/conf/icassp/icassp1998.html#DeodharBCS98</url>
</inproceedings>
</r>
<coauthors n="18" nc="4">
<co c="1"><na f="a/Al=Shueli:Assad_I=" pid="146/7265">Assad I. Al-Shueli</na></co>
<co c="2"><na f="b/Beasley:Alexander_E=" pid="237/6537">Alexander E. Beasley</na></co>
<co c="0"><na f="b/Bhardwaj:M=" pid="66/485">M. Bhardwaj</na></co>
<co c="0"><na f="b/Bhardwaj:Manish" pid="23/3671">Manish Bhardwaj</na></co>
<co c="0"><na f="b/Bhattacharyya:Saurav" pid="25/2566">Saurav Bhattacharyya</na></co>
<co c="0"><na f="d/Deodhar:Aniruddha_A=" pid="147/3198">Aniruddha A. Deodhar</na></co>
<co c="1"><na f="d/Donaldson:Nick" pid="82/874">Nick Donaldson</na></co>
<co c="3"><na f="e/Evans:A=_N=" pid="121/1713">A. N. Evans</na></co>
<co c="0" n="2"><na f="l/Lam:Siew=Kei" pid="74/1907">Siew-Kei Lam</na><na>Siew Kei Lam</na></co>
<co c="0"><na f="p/Prakash:Alok" pid="58/7646">Alok Prakash</na></co>
<co c="0"><na f="s/Sathyanarayana:Suchitra" pid="57/355">Suchitra Sathyanarayana</na></co>
<co c="0" n="2"><na f="s/Srikanthan:Thambipillai" pid="23/1694">Thambipillai Srikanthan</na><na>Srikanthan Thambipillai</na></co>
<co c="0"><na f="s/Sukthankar:S=" pid="78/6521">S. Sukthankar</na></co>
<co c="1"><na f="t/Taylor_0002:John" pid="14/2451-2">John Taylor 0002</na></co>
<co c="0"><na f="v/Vivekanandarajah:Kugan" pid="74/6097">Kugan Vivekanandarajah</na></co>
<co c="3"><na f="w/Wang:Di" pid="18/5410">Di Wang</na></co>
<co c="2"><na f="w/Watson:Robert_J=" pid="29/5705">Robert J. Watson</na></co>
<co c="1"><na f="x/Xu:Xianhong" pid="56/1766">Xianhong Xu</na></co>
</coauthors>
</dblpperson>

