INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:19:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 buffer20/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer13/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.849ns (18.312%)  route 3.787ns (81.688%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=862, unset)          0.508     0.508    buffer20/fifo/clk
    SLICE_X68Y128        FDRE                                         r  buffer20/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y128        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer20/fifo/Empty_reg/Q
                         net (fo=21, routed)          0.465     1.227    buffer20/fifo/Empty_reg_0
    SLICE_X69Y130        LUT4 (Prop_lut4_I0_O)        0.043     1.270 r  buffer20/fifo/result0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     1.270    cmpi0/S[0]
    SLICE_X69Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.521 r  cmpi0/result0_carry/CO[3]
                         net (fo=46, routed)          0.726     2.248    buffer7/fifo/Memory_reg[0][0]_0[0]
    SLICE_X57Y125        LUT3 (Prop_lut3_I0_O)        0.043     2.291 r  buffer7/fifo/s_loadEn_INST_0_i_3/O
                         net (fo=7, routed)           0.453     2.743    init0/control/transmitValue_reg_1
    SLICE_X58Y126        LUT6 (Prop_lut6_I0_O)        0.043     2.786 f  init0/control/transmitValue_i_2__5/O
                         net (fo=6, routed)           0.327     3.114    fork16/control/generateBlocks[1].regblock/transmitValue_i_4
    SLICE_X60Y124        LUT3 (Prop_lut3_I2_O)        0.043     3.157 r  fork16/control/generateBlocks[1].regblock/transmitValue_i_5__1/O
                         net (fo=2, routed)           0.341     3.498    buffer19/control/transmitValue_reg_15
    SLICE_X61Y124        LUT6 (Prop_lut6_I3_O)        0.043     3.541 r  buffer19/control/transmitValue_i_4/O
                         net (fo=11, routed)          0.407     3.948    buffer19/control/outputValid_reg_1
    SLICE_X65Y126        LUT6 (Prop_lut6_I4_O)        0.043     3.991 r  buffer19/control/transmitValue_i_2__3/O
                         net (fo=2, routed)           0.478     4.468    fork5/control/generateBlocks[1].regblock/transmitValue_reg_7
    SLICE_X66Y130        LUT4 (Prop_lut4_I1_O)        0.043     4.511 r  fork5/control/generateBlocks[1].regblock/fullReg_i_3__1/O
                         net (fo=5, routed)           0.318     4.829    buffer13/control/dataReg_reg[0]_0
    SLICE_X66Y131        LUT5 (Prop_lut5_I3_O)        0.043     4.872 r  buffer13/control/dataReg[5]_i_1__0/O
                         net (fo=6, routed)           0.272     5.144    buffer13/regEnable
    SLICE_X66Y130        FDRE                                         r  buffer13/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=862, unset)          0.483     6.183    buffer13/clk
    SLICE_X66Y130        FDRE                                         r  buffer13/dataReg_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X66Y130        FDRE (Setup_fdre_C_CE)      -0.169     5.978    buffer13/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                  0.834    




