# Python

__pycache__/
.mypy_cache/
.ipynb_checkpoints
*-checkpoint.ipynb/
*.pickle
*.log
*.egg-info/

# Leaderboard

!leaderboard/**/*.html
leaderboard/.config.json
database.db
package.json
node_modules/
moresoundfiles/

# TeX

tex/*/*.aux
tex/*/*.fdb_latexmk
tex/*/*.fls
tex/*/*.log
tex/*/*.out
tex/*/*.pdf
tex/*/*.nav
tex/*/*.bbl
tex/*/*.blg
tex/*/*.bcf
tex/*/*.run.xml
tex/*/*.snm
!tex/*/figures/*.pdf
tex/*/*.toc
tex/*/*.synctex.gz
tex/*/*.synctex(busy)
tex/pdfs.zip
_minted-*/
tex/hands_on_wireless_simulation/modulate.py

# MCU

mcu/Debug/
mcu/Release/
mcu/.settings/
mcu/*.launch

# Telecom


telecom/python/telecom/TA*
telecom/python/telecom/sim_outputs.csv
telecom/**/build/
telecom/**/gr-fsk/apps/*.py
telecom/**/gr-fsk/apps/*.txt
!telecom/**/gr-fsk/apps/CMakeLists.txt

telecom\python\telecom\TA*.py

# FPGA

## Bitstreams
fpga/LimeSDR-Mini_bitstreams/*.map
fpga/LimeSDR-Mini_bitstreams/*.pof
fpga/LimeSDR-Mini_bitstreams/*.sof
fpga/LimeSDR-Mini_bitstreams/*.rpd

## ignore Quartus II generated files
fpga/*_generation_script*
fpga/*_inst.vhd
fpga/*.bak
fpga/*.cmp
fpga/*.done
fpga/*.eqn
fpga/*.hex
fpga/*.html
fpga/*.jdi
fpga/*.jpg
fpga/# *.mif
fpga/*.pin
fpga/*.pof
fpga/*.ptf.*
fpga/*.qar
fpga/*.qarlog
fpga/*.qws
fpga/*.rpt
fpga/*.smsg
fpga/*.sof
fpga/*.sopc_builder
fpga/*.summary
fpga/*.txt # Explicitly add any text files used
fpga/*~
fpga/*example*
fpga/*sopc_*

## ignore Quartus II generated folders
fpga/*/db/
fpga/*/incremental_db/
fpga/*/simulation/
fpga/*/timing/
fpga/*/*_sim/
fpga/incremental_db/

## ignore vscode files
.vscode/