[2025-05-19 00:36:11 UTC] vcs -full64 -licqueue '-timescale=1ns/1ns' '+vcs+flush+all' '+warn=all' '-sverilog' design.sv testbench.sv  && ./simv +vcs+lic+wait  
                         Chronologic VCS (TM)
       Version U-2023.03-SP2_Full64 -- Sun May 18 20:36:12 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'design.sv'
Parsing design file 'testbench.sv'
Top Level Modules:
       tb_conv1_module
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

2 modules and 0 UDP read.
recompiling module conv1_module
recompiling module tb_conv1_module
Both modules done.
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib -L/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib  -Wl,-rpath-link=./   objs/amcQw_d.o   _332_archive_1.so   SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .409 seconds to compile + .451 seconds to elab + .236 seconds to link
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  May 18 20:36 2025
Starting Testbench for conv1_module (SystemVerilog version)...
[25000] Applying input and starting Conv1 computation...
[95000] Conv1 computation done. o_done_tick received after 6 compute cycles (approx).
[95000] MATCH for output Ch0,Frame0: Expected         286 (1.1172), Got         286 (1.1172)
[95000] MATCH for output Ch0,Frame1: Expected         295 (1.1523), Got         295 (1.1523)
[95000] MATCH for output Ch1,Frame0: Expected         404 (1.5781), Got         404 (1.5781)
[95000] MATCH for output Ch1,Frame1: Expected         402 (1.5703), Got         402 (1.5703)
[95000] Conv1 TEST PASSED!
$finish called from file "testbench.sv", line 139.
$finish at simulation time               145001
           V C S   S i m u l a t i o n   R e p o r t 
Time: 145001 ps
CPU Time:      0.440 seconds;       Data structure size:   0.0Mb
Sun May 18 20:36:14 2025
Done