module score (
    input clk,  // clock
    input rst,  // reset
    input wescr,
    input aluout,
    output out
  ) {

  always {
    out = 0;
  }
}
