// Seed: 1253933676
module module_0 (
    output wor id_0
    , id_15,
    input supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    output tri0 id_7,
    input tri0 id_8,
    output wand id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri id_12,
    input supply1 id_13
);
  assign module_1.id_1 = 0;
  wire id_16;
  wire id_17;
  assign id_7 = id_5;
  logic id_18;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output supply1 id_2
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0
  );
endmodule
