/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [27:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [2:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_3z[2] ? celloutsig_0_5z[0] : celloutsig_0_5z[2];
  assign celloutsig_0_56z = !(celloutsig_0_9z ? celloutsig_0_29z[1] : celloutsig_0_43z);
  assign celloutsig_1_0z = !(in_data[98] ? in_data[186] : in_data[175]);
  assign celloutsig_0_4z = ~celloutsig_0_1z;
  assign celloutsig_0_57z = ~celloutsig_0_20z;
  assign celloutsig_0_8z = ~((celloutsig_0_6z[5] | celloutsig_0_0z) & (celloutsig_0_1z | celloutsig_0_6z[7]));
  always_ff @(negedge clkin_data[96], negedge clkin_data[128])
    if (!clkin_data[128]) _00_ <= 4'h0;
    else _00_ <= celloutsig_1_7z[4:1];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_3z[2:1], celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_6z = { in_data[45:44], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } & { in_data[30:20], celloutsig_0_2z };
  assign celloutsig_0_29z = celloutsig_0_6z[3:0] & { celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_7z = { celloutsig_1_5z[15:10], celloutsig_1_6z } / { 1'h1, celloutsig_1_5z[14:11], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_19z = in_data[133:130] / { 1'h1, celloutsig_1_3z[7:6], celloutsig_1_4z };
  assign celloutsig_0_12z = { celloutsig_0_6z[11:8], celloutsig_0_9z, celloutsig_0_7z } == in_data[27:17];
  assign celloutsig_0_13z = { in_data[55:43], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z } == { celloutsig_0_11z[20:4], celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_7z === { celloutsig_0_6z[3:0], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_3z[6:0], celloutsig_1_9z } <= { _00_[2], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[37:33] <= in_data[43:39];
  assign celloutsig_0_43z = celloutsig_0_0z & ~(celloutsig_0_9z);
  assign celloutsig_1_9z = { celloutsig_1_5z[14:9], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[2], celloutsig_1_7z };
  assign celloutsig_0_7z = in_data[46:41] % { 1'h1, celloutsig_0_6z[5:1] };
  assign celloutsig_0_3z = { in_data[68], celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, in_data[56:55] };
  assign celloutsig_1_3z = { in_data[145:139], celloutsig_1_1z } * { in_data[173:164], celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_7z[3:1], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z } * { in_data[15:13], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } | { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_2z = & in_data[29:27];
  assign celloutsig_1_4z = | celloutsig_1_3z[8:1];
  assign celloutsig_1_6z = | { celloutsig_1_3z[9:0], celloutsig_1_1z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_20z = ~^ { _01_[2:1], celloutsig_0_14z };
  assign celloutsig_0_0z = ^ in_data[86:58];
  assign celloutsig_1_2z = celloutsig_1_1z >> { celloutsig_1_1z[1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[176:174], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } >> in_data[190:175];
  assign celloutsig_1_1z = { in_data[103], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } << { in_data[182:181], celloutsig_1_0z, celloutsig_1_0z };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
