<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/events/amd/core.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/events/amd</a> - core.c<span style="font-size: 80%;"> (source / <a href="core.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">249</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-22 12:43:58</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">30</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: GPL-2.0-only</a>
<a name="2"><span class="lineNum">       2 </span>            : #include &lt;linux/perf_event.h&gt;</a>
<a name="3"><span class="lineNum">       3 </span>            : #include &lt;linux/export.h&gt;</a>
<a name="4"><span class="lineNum">       4 </span>            : #include &lt;linux/types.h&gt;</a>
<a name="5"><span class="lineNum">       5 </span>            : #include &lt;linux/init.h&gt;</a>
<a name="6"><span class="lineNum">       6 </span>            : #include &lt;linux/slab.h&gt;</a>
<a name="7"><span class="lineNum">       7 </span>            : #include &lt;linux/delay.h&gt;</a>
<a name="8"><span class="lineNum">       8 </span>            : #include &lt;linux/jiffies.h&gt;</a>
<a name="9"><span class="lineNum">       9 </span>            : #include &lt;asm/apicdef.h&gt;</a>
<a name="10"><span class="lineNum">      10 </span>            : #include &lt;asm/nmi.h&gt;</a>
<a name="11"><span class="lineNum">      11 </span>            : </a>
<a name="12"><span class="lineNum">      12 </span>            : #include &quot;../perf_event.h&quot;</a>
<a name="13"><span class="lineNum">      13 </span>            : </a>
<a name="14"><span class="lineNum">      14 </span>            : static DEFINE_PER_CPU(unsigned long, perf_nmi_tstamp);</a>
<a name="15"><span class="lineNum">      15 </span>            : static unsigned long perf_nmi_window;</a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span>            : /* AMD Event 0xFFF: Merge.  Used with Large Increment per Cycle events */</a>
<a name="18"><span class="lineNum">      18 </span>            : #define AMD_MERGE_EVENT ((0xFULL &lt;&lt; 32) | 0xFFULL)</a>
<a name="19"><span class="lineNum">      19 </span>            : #define AMD_MERGE_EVENT_ENABLE (AMD_MERGE_EVENT | ARCH_PERFMON_EVENTSEL_ENABLE)</a>
<a name="20"><span class="lineNum">      20 </span>            : </a>
<a name="21"><span class="lineNum">      21 </span>            : static __initconst const u64 amd_hw_cache_event_ids</a>
<a name="22"><span class="lineNum">      22 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="23"><span class="lineNum">      23 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="24"><span class="lineNum">      24 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="25"><span class="lineNum">      25 </span>            : {</a>
<a name="26"><span class="lineNum">      26 </span>            :  [ C(L1D) ] = {</a>
<a name="27"><span class="lineNum">      27 </span>            :         [ C(OP_READ) ] = {</a>
<a name="28"><span class="lineNum">      28 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0040, /* Data Cache Accesses        */</a>
<a name="29"><span class="lineNum">      29 </span>            :                 [ C(RESULT_MISS)   ] = 0x0141, /* Data Cache Misses          */</a>
<a name="30"><span class="lineNum">      30 </span>            :         },</a>
<a name="31"><span class="lineNum">      31 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="32"><span class="lineNum">      32 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="33"><span class="lineNum">      33 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="34"><span class="lineNum">      34 </span>            :         },</a>
<a name="35"><span class="lineNum">      35 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="36"><span class="lineNum">      36 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0267, /* Data Prefetcher :attempts  */</a>
<a name="37"><span class="lineNum">      37 </span>            :                 [ C(RESULT_MISS)   ] = 0x0167, /* Data Prefetcher :cancelled */</a>
<a name="38"><span class="lineNum">      38 </span>            :         },</a>
<a name="39"><span class="lineNum">      39 </span>            :  },</a>
<a name="40"><span class="lineNum">      40 </span>            :  [ C(L1I ) ] = {</a>
<a name="41"><span class="lineNum">      41 </span>            :         [ C(OP_READ) ] = {</a>
<a name="42"><span class="lineNum">      42 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0080, /* Instruction cache fetches  */</a>
<a name="43"><span class="lineNum">      43 </span>            :                 [ C(RESULT_MISS)   ] = 0x0081, /* Instruction cache misses   */</a>
<a name="44"><span class="lineNum">      44 </span>            :         },</a>
<a name="45"><span class="lineNum">      45 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="46"><span class="lineNum">      46 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="47"><span class="lineNum">      47 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="48"><span class="lineNum">      48 </span>            :         },</a>
<a name="49"><span class="lineNum">      49 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="50"><span class="lineNum">      50 </span>            :                 [ C(RESULT_ACCESS) ] = 0x014B, /* Prefetch Instructions :Load */</a>
<a name="51"><span class="lineNum">      51 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="52"><span class="lineNum">      52 </span>            :         },</a>
<a name="53"><span class="lineNum">      53 </span>            :  },</a>
<a name="54"><span class="lineNum">      54 </span>            :  [ C(LL  ) ] = {</a>
<a name="55"><span class="lineNum">      55 </span>            :         [ C(OP_READ) ] = {</a>
<a name="56"><span class="lineNum">      56 </span>            :                 [ C(RESULT_ACCESS) ] = 0x037D, /* Requests to L2 Cache :IC+DC */</a>
<a name="57"><span class="lineNum">      57 </span>            :                 [ C(RESULT_MISS)   ] = 0x037E, /* L2 Cache Misses : IC+DC     */</a>
<a name="58"><span class="lineNum">      58 </span>            :         },</a>
<a name="59"><span class="lineNum">      59 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="60"><span class="lineNum">      60 </span>            :                 [ C(RESULT_ACCESS) ] = 0x017F, /* L2 Fill/Writeback           */</a>
<a name="61"><span class="lineNum">      61 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="62"><span class="lineNum">      62 </span>            :         },</a>
<a name="63"><span class="lineNum">      63 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="64"><span class="lineNum">      64 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="65"><span class="lineNum">      65 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="66"><span class="lineNum">      66 </span>            :         },</a>
<a name="67"><span class="lineNum">      67 </span>            :  },</a>
<a name="68"><span class="lineNum">      68 </span>            :  [ C(DTLB) ] = {</a>
<a name="69"><span class="lineNum">      69 </span>            :         [ C(OP_READ) ] = {</a>
<a name="70"><span class="lineNum">      70 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0040, /* Data Cache Accesses        */</a>
<a name="71"><span class="lineNum">      71 </span>            :                 [ C(RESULT_MISS)   ] = 0x0746, /* L1_DTLB_AND_L2_DLTB_MISS.ALL */</a>
<a name="72"><span class="lineNum">      72 </span>            :         },</a>
<a name="73"><span class="lineNum">      73 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="74"><span class="lineNum">      74 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="75"><span class="lineNum">      75 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="76"><span class="lineNum">      76 </span>            :         },</a>
<a name="77"><span class="lineNum">      77 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="78"><span class="lineNum">      78 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="79"><span class="lineNum">      79 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="80"><span class="lineNum">      80 </span>            :         },</a>
<a name="81"><span class="lineNum">      81 </span>            :  },</a>
<a name="82"><span class="lineNum">      82 </span>            :  [ C(ITLB) ] = {</a>
<a name="83"><span class="lineNum">      83 </span>            :         [ C(OP_READ) ] = {</a>
<a name="84"><span class="lineNum">      84 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0080, /* Instruction fecthes        */</a>
<a name="85"><span class="lineNum">      85 </span>            :                 [ C(RESULT_MISS)   ] = 0x0385, /* L1_ITLB_AND_L2_ITLB_MISS.ALL */</a>
<a name="86"><span class="lineNum">      86 </span>            :         },</a>
<a name="87"><span class="lineNum">      87 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="88"><span class="lineNum">      88 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="89"><span class="lineNum">      89 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="90"><span class="lineNum">      90 </span>            :         },</a>
<a name="91"><span class="lineNum">      91 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="92"><span class="lineNum">      92 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="93"><span class="lineNum">      93 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="94"><span class="lineNum">      94 </span>            :         },</a>
<a name="95"><span class="lineNum">      95 </span>            :  },</a>
<a name="96"><span class="lineNum">      96 </span>            :  [ C(BPU ) ] = {</a>
<a name="97"><span class="lineNum">      97 </span>            :         [ C(OP_READ) ] = {</a>
<a name="98"><span class="lineNum">      98 </span>            :                 [ C(RESULT_ACCESS) ] = 0x00c2, /* Retired Branch Instr.      */</a>
<a name="99"><span class="lineNum">      99 </span>            :                 [ C(RESULT_MISS)   ] = 0x00c3, /* Retired Mispredicted BI    */</a>
<a name="100"><span class="lineNum">     100 </span>            :         },</a>
<a name="101"><span class="lineNum">     101 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="102"><span class="lineNum">     102 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="103"><span class="lineNum">     103 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="104"><span class="lineNum">     104 </span>            :         },</a>
<a name="105"><span class="lineNum">     105 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="106"><span class="lineNum">     106 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="107"><span class="lineNum">     107 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="108"><span class="lineNum">     108 </span>            :         },</a>
<a name="109"><span class="lineNum">     109 </span>            :  },</a>
<a name="110"><span class="lineNum">     110 </span>            :  [ C(NODE) ] = {</a>
<a name="111"><span class="lineNum">     111 </span>            :         [ C(OP_READ) ] = {</a>
<a name="112"><span class="lineNum">     112 </span>            :                 [ C(RESULT_ACCESS) ] = 0xb8e9, /* CPU Request to Memory, l+r */</a>
<a name="113"><span class="lineNum">     113 </span>            :                 [ C(RESULT_MISS)   ] = 0x98e9, /* CPU Request to Memory, r   */</a>
<a name="114"><span class="lineNum">     114 </span>            :         },</a>
<a name="115"><span class="lineNum">     115 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="116"><span class="lineNum">     116 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="117"><span class="lineNum">     117 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="118"><span class="lineNum">     118 </span>            :         },</a>
<a name="119"><span class="lineNum">     119 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="120"><span class="lineNum">     120 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="121"><span class="lineNum">     121 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="122"><span class="lineNum">     122 </span>            :         },</a>
<a name="123"><span class="lineNum">     123 </span>            :  },</a>
<a name="124"><span class="lineNum">     124 </span>            : };</a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            : static __initconst const u64 amd_hw_cache_event_ids_f17h</a>
<a name="127"><span class="lineNum">     127 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="128"><span class="lineNum">     128 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="129"><span class="lineNum">     129 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] = {</a>
<a name="130"><span class="lineNum">     130 </span>            : [C(L1D)] = {</a>
<a name="131"><span class="lineNum">     131 </span>            :         [C(OP_READ)] = {</a>
<a name="132"><span class="lineNum">     132 </span>            :                 [C(RESULT_ACCESS)] = 0x0040, /* Data Cache Accesses */</a>
<a name="133"><span class="lineNum">     133 </span>            :                 [C(RESULT_MISS)]   = 0xc860, /* L2$ access from DC Miss */</a>
<a name="134"><span class="lineNum">     134 </span>            :         },</a>
<a name="135"><span class="lineNum">     135 </span>            :         [C(OP_WRITE)] = {</a>
<a name="136"><span class="lineNum">     136 </span>            :                 [C(RESULT_ACCESS)] = 0,</a>
<a name="137"><span class="lineNum">     137 </span>            :                 [C(RESULT_MISS)]   = 0,</a>
<a name="138"><span class="lineNum">     138 </span>            :         },</a>
<a name="139"><span class="lineNum">     139 </span>            :         [C(OP_PREFETCH)] = {</a>
<a name="140"><span class="lineNum">     140 </span>            :                 [C(RESULT_ACCESS)] = 0xff5a, /* h/w prefetch DC Fills */</a>
<a name="141"><span class="lineNum">     141 </span>            :                 [C(RESULT_MISS)]   = 0,</a>
<a name="142"><span class="lineNum">     142 </span>            :         },</a>
<a name="143"><span class="lineNum">     143 </span>            : },</a>
<a name="144"><span class="lineNum">     144 </span>            : [C(L1I)] = {</a>
<a name="145"><span class="lineNum">     145 </span>            :         [C(OP_READ)] = {</a>
<a name="146"><span class="lineNum">     146 </span>            :                 [C(RESULT_ACCESS)] = 0x0080, /* Instruction cache fetches  */</a>
<a name="147"><span class="lineNum">     147 </span>            :                 [C(RESULT_MISS)]   = 0x0081, /* Instruction cache misses   */</a>
<a name="148"><span class="lineNum">     148 </span>            :         },</a>
<a name="149"><span class="lineNum">     149 </span>            :         [C(OP_WRITE)] = {</a>
<a name="150"><span class="lineNum">     150 </span>            :                 [C(RESULT_ACCESS)] = -1,</a>
<a name="151"><span class="lineNum">     151 </span>            :                 [C(RESULT_MISS)]   = -1,</a>
<a name="152"><span class="lineNum">     152 </span>            :         },</a>
<a name="153"><span class="lineNum">     153 </span>            :         [C(OP_PREFETCH)] = {</a>
<a name="154"><span class="lineNum">     154 </span>            :                 [C(RESULT_ACCESS)] = 0,</a>
<a name="155"><span class="lineNum">     155 </span>            :                 [C(RESULT_MISS)]   = 0,</a>
<a name="156"><span class="lineNum">     156 </span>            :         },</a>
<a name="157"><span class="lineNum">     157 </span>            : },</a>
<a name="158"><span class="lineNum">     158 </span>            : [C(LL)] = {</a>
<a name="159"><span class="lineNum">     159 </span>            :         [C(OP_READ)] = {</a>
<a name="160"><span class="lineNum">     160 </span>            :                 [C(RESULT_ACCESS)] = 0,</a>
<a name="161"><span class="lineNum">     161 </span>            :                 [C(RESULT_MISS)]   = 0,</a>
<a name="162"><span class="lineNum">     162 </span>            :         },</a>
<a name="163"><span class="lineNum">     163 </span>            :         [C(OP_WRITE)] = {</a>
<a name="164"><span class="lineNum">     164 </span>            :                 [C(RESULT_ACCESS)] = 0,</a>
<a name="165"><span class="lineNum">     165 </span>            :                 [C(RESULT_MISS)]   = 0,</a>
<a name="166"><span class="lineNum">     166 </span>            :         },</a>
<a name="167"><span class="lineNum">     167 </span>            :         [C(OP_PREFETCH)] = {</a>
<a name="168"><span class="lineNum">     168 </span>            :                 [C(RESULT_ACCESS)] = 0,</a>
<a name="169"><span class="lineNum">     169 </span>            :                 [C(RESULT_MISS)]   = 0,</a>
<a name="170"><span class="lineNum">     170 </span>            :         },</a>
<a name="171"><span class="lineNum">     171 </span>            : },</a>
<a name="172"><span class="lineNum">     172 </span>            : [C(DTLB)] = {</a>
<a name="173"><span class="lineNum">     173 </span>            :         [C(OP_READ)] = {</a>
<a name="174"><span class="lineNum">     174 </span>            :                 [C(RESULT_ACCESS)] = 0xff45, /* All L2 DTLB accesses */</a>
<a name="175"><span class="lineNum">     175 </span>            :                 [C(RESULT_MISS)]   = 0xf045, /* L2 DTLB misses (PT walks) */</a>
<a name="176"><span class="lineNum">     176 </span>            :         },</a>
<a name="177"><span class="lineNum">     177 </span>            :         [C(OP_WRITE)] = {</a>
<a name="178"><span class="lineNum">     178 </span>            :                 [C(RESULT_ACCESS)] = 0,</a>
<a name="179"><span class="lineNum">     179 </span>            :                 [C(RESULT_MISS)]   = 0,</a>
<a name="180"><span class="lineNum">     180 </span>            :         },</a>
<a name="181"><span class="lineNum">     181 </span>            :         [C(OP_PREFETCH)] = {</a>
<a name="182"><span class="lineNum">     182 </span>            :                 [C(RESULT_ACCESS)] = 0,</a>
<a name="183"><span class="lineNum">     183 </span>            :                 [C(RESULT_MISS)]   = 0,</a>
<a name="184"><span class="lineNum">     184 </span>            :         },</a>
<a name="185"><span class="lineNum">     185 </span>            : },</a>
<a name="186"><span class="lineNum">     186 </span>            : [C(ITLB)] = {</a>
<a name="187"><span class="lineNum">     187 </span>            :         [C(OP_READ)] = {</a>
<a name="188"><span class="lineNum">     188 </span>            :                 [C(RESULT_ACCESS)] = 0x0084, /* L1 ITLB misses, L2 ITLB hits */</a>
<a name="189"><span class="lineNum">     189 </span>            :                 [C(RESULT_MISS)]   = 0xff85, /* L1 ITLB misses, L2 misses */</a>
<a name="190"><span class="lineNum">     190 </span>            :         },</a>
<a name="191"><span class="lineNum">     191 </span>            :         [C(OP_WRITE)] = {</a>
<a name="192"><span class="lineNum">     192 </span>            :                 [C(RESULT_ACCESS)] = -1,</a>
<a name="193"><span class="lineNum">     193 </span>            :                 [C(RESULT_MISS)]   = -1,</a>
<a name="194"><span class="lineNum">     194 </span>            :         },</a>
<a name="195"><span class="lineNum">     195 </span>            :         [C(OP_PREFETCH)] = {</a>
<a name="196"><span class="lineNum">     196 </span>            :                 [C(RESULT_ACCESS)] = -1,</a>
<a name="197"><span class="lineNum">     197 </span>            :                 [C(RESULT_MISS)]   = -1,</a>
<a name="198"><span class="lineNum">     198 </span>            :         },</a>
<a name="199"><span class="lineNum">     199 </span>            : },</a>
<a name="200"><span class="lineNum">     200 </span>            : [C(BPU)] = {</a>
<a name="201"><span class="lineNum">     201 </span>            :         [C(OP_READ)] = {</a>
<a name="202"><span class="lineNum">     202 </span>            :                 [C(RESULT_ACCESS)] = 0x00c2, /* Retired Branch Instr.      */</a>
<a name="203"><span class="lineNum">     203 </span>            :                 [C(RESULT_MISS)]   = 0x00c3, /* Retired Mispredicted BI    */</a>
<a name="204"><span class="lineNum">     204 </span>            :         },</a>
<a name="205"><span class="lineNum">     205 </span>            :         [C(OP_WRITE)] = {</a>
<a name="206"><span class="lineNum">     206 </span>            :                 [C(RESULT_ACCESS)] = -1,</a>
<a name="207"><span class="lineNum">     207 </span>            :                 [C(RESULT_MISS)]   = -1,</a>
<a name="208"><span class="lineNum">     208 </span>            :         },</a>
<a name="209"><span class="lineNum">     209 </span>            :         [C(OP_PREFETCH)] = {</a>
<a name="210"><span class="lineNum">     210 </span>            :                 [C(RESULT_ACCESS)] = -1,</a>
<a name="211"><span class="lineNum">     211 </span>            :                 [C(RESULT_MISS)]   = -1,</a>
<a name="212"><span class="lineNum">     212 </span>            :         },</a>
<a name="213"><span class="lineNum">     213 </span>            : },</a>
<a name="214"><span class="lineNum">     214 </span>            : [C(NODE)] = {</a>
<a name="215"><span class="lineNum">     215 </span>            :         [C(OP_READ)] = {</a>
<a name="216"><span class="lineNum">     216 </span>            :                 [C(RESULT_ACCESS)] = 0,</a>
<a name="217"><span class="lineNum">     217 </span>            :                 [C(RESULT_MISS)]   = 0,</a>
<a name="218"><span class="lineNum">     218 </span>            :         },</a>
<a name="219"><span class="lineNum">     219 </span>            :         [C(OP_WRITE)] = {</a>
<a name="220"><span class="lineNum">     220 </span>            :                 [C(RESULT_ACCESS)] = -1,</a>
<a name="221"><span class="lineNum">     221 </span>            :                 [C(RESULT_MISS)]   = -1,</a>
<a name="222"><span class="lineNum">     222 </span>            :         },</a>
<a name="223"><span class="lineNum">     223 </span>            :         [C(OP_PREFETCH)] = {</a>
<a name="224"><span class="lineNum">     224 </span>            :                 [C(RESULT_ACCESS)] = -1,</a>
<a name="225"><span class="lineNum">     225 </span>            :                 [C(RESULT_MISS)]   = -1,</a>
<a name="226"><span class="lineNum">     226 </span>            :         },</a>
<a name="227"><span class="lineNum">     227 </span>            : },</a>
<a name="228"><span class="lineNum">     228 </span>            : };</a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span>            : /*</a>
<a name="231"><span class="lineNum">     231 </span>            :  * AMD Performance Monitor K7 and later, up to and including Family 16h:</a>
<a name="232"><span class="lineNum">     232 </span>            :  */</a>
<a name="233"><span class="lineNum">     233 </span>            : static const u64 amd_perfmon_event_map[PERF_COUNT_HW_MAX] =</a>
<a name="234"><span class="lineNum">     234 </span>            : {</a>
<a name="235"><span class="lineNum">     235 </span>            :         [PERF_COUNT_HW_CPU_CYCLES]              = 0x0076,</a>
<a name="236"><span class="lineNum">     236 </span>            :         [PERF_COUNT_HW_INSTRUCTIONS]            = 0x00c0,</a>
<a name="237"><span class="lineNum">     237 </span>            :         [PERF_COUNT_HW_CACHE_REFERENCES]        = 0x077d,</a>
<a name="238"><span class="lineNum">     238 </span>            :         [PERF_COUNT_HW_CACHE_MISSES]            = 0x077e,</a>
<a name="239"><span class="lineNum">     239 </span>            :         [PERF_COUNT_HW_BRANCH_INSTRUCTIONS]     = 0x00c2,</a>
<a name="240"><span class="lineNum">     240 </span>            :         [PERF_COUNT_HW_BRANCH_MISSES]           = 0x00c3,</a>
<a name="241"><span class="lineNum">     241 </span>            :         [PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] = 0x00d0, /* &quot;Decoder empty&quot; event */</a>
<a name="242"><span class="lineNum">     242 </span>            :         [PERF_COUNT_HW_STALLED_CYCLES_BACKEND]  = 0x00d1, /* &quot;Dispatch stalls&quot; event */</a>
<a name="243"><span class="lineNum">     243 </span>            : };</a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span>            : /*</a>
<a name="246"><span class="lineNum">     246 </span>            :  * AMD Performance Monitor Family 17h and later:</a>
<a name="247"><span class="lineNum">     247 </span>            :  */</a>
<a name="248"><span class="lineNum">     248 </span>            : static const u64 amd_f17h_perfmon_event_map[PERF_COUNT_HW_MAX] =</a>
<a name="249"><span class="lineNum">     249 </span>            : {</a>
<a name="250"><span class="lineNum">     250 </span>            :         [PERF_COUNT_HW_CPU_CYCLES]              = 0x0076,</a>
<a name="251"><span class="lineNum">     251 </span>            :         [PERF_COUNT_HW_INSTRUCTIONS]            = 0x00c0,</a>
<a name="252"><span class="lineNum">     252 </span>            :         [PERF_COUNT_HW_CACHE_REFERENCES]        = 0xff60,</a>
<a name="253"><span class="lineNum">     253 </span>            :         [PERF_COUNT_HW_CACHE_MISSES]            = 0x0964,</a>
<a name="254"><span class="lineNum">     254 </span>            :         [PERF_COUNT_HW_BRANCH_INSTRUCTIONS]     = 0x00c2,</a>
<a name="255"><span class="lineNum">     255 </span>            :         [PERF_COUNT_HW_BRANCH_MISSES]           = 0x00c3,</a>
<a name="256"><span class="lineNum">     256 </span>            :         [PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] = 0x0287,</a>
<a name="257"><span class="lineNum">     257 </span>            :         [PERF_COUNT_HW_STALLED_CYCLES_BACKEND]  = 0x0187,</a>
<a name="258"><span class="lineNum">     258 </span>            : };</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 : static u64 amd_pmu_event_map(int hw_event)</span></a>
<a name="261"><span class="lineNum">     261 </span>            : {</a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :         if (boot_cpu_data.x86 &gt;= 0x17)</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 :                 return amd_f17h_perfmon_event_map[hw_event];</span></a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         return amd_perfmon_event_map[hw_event];</span></a>
<a name="266"><span class="lineNum">     266 </span>            : }</a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span>            : /*</a>
<a name="269"><span class="lineNum">     269 </span>            :  * Previously calculated offsets</a>
<a name="270"><span class="lineNum">     270 </span>            :  */</a>
<a name="271"><span class="lineNum">     271 </span>            : static unsigned int event_offsets[X86_PMC_IDX_MAX] __read_mostly;</a>
<a name="272"><span class="lineNum">     272 </span>            : static unsigned int count_offsets[X86_PMC_IDX_MAX] __read_mostly;</a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span>            : /*</a>
<a name="275"><span class="lineNum">     275 </span>            :  * Legacy CPUs:</a>
<a name="276"><span class="lineNum">     276 </span>            :  *   4 counters starting at 0xc0010000 each offset by 1</a>
<a name="277"><span class="lineNum">     277 </span>            :  *</a>
<a name="278"><span class="lineNum">     278 </span>            :  * CPUs with core performance counter extensions:</a>
<a name="279"><span class="lineNum">     279 </span>            :  *   6 counters starting at 0xc0010200 each offset by 2</a>
<a name="280"><span class="lineNum">     280 </span>            :  */</a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 : static inline int amd_pmu_addr_offset(int index, bool eventsel)</span></a>
<a name="282"><span class="lineNum">     282 </span>            : {</a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :         int offset;</span></a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :         if (!index)</span></a>
<a name="286"><span class="lineNum">     286 </span>            :                 return index;</a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :         if (eventsel)</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :                 offset = event_offsets[index];</span></a>
<a name="290"><span class="lineNum">     290 </span>            :         else</a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :                 offset = count_offsets[index];</span></a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :         if (offset)</span></a>
<a name="294"><span class="lineNum">     294 </span>            :                 return offset;</a>
<a name="295"><span class="lineNum">     295 </span>            : </a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         if (!boot_cpu_has(X86_FEATURE_PERFCTR_CORE))</span></a>
<a name="297"><span class="lineNum">     297 </span>            :                 offset = index;</a>
<a name="298"><span class="lineNum">     298 </span>            :         else</a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :                 offset = index &lt;&lt; 1;</span></a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :         if (eventsel)</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :                 event_offsets[index] = offset;</span></a>
<a name="303"><span class="lineNum">     303 </span>            :         else</a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :                 count_offsets[index] = offset;</span></a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span>            :         return offset;</a>
<a name="307"><span class="lineNum">     307 </span>            : }</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span>            : /*</a>
<a name="310"><span class="lineNum">     310 </span>            :  * AMD64 events are detected based on their event codes.</a>
<a name="311"><span class="lineNum">     311 </span>            :  */</a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 : static inline unsigned int amd_get_event_code(struct hw_perf_event *hwc)</span></a>
<a name="313"><span class="lineNum">     313 </span>            : {</a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :         return ((hwc-&gt;config &gt;&gt; 24) &amp; 0x0f00) | (hwc-&gt;config &amp; 0x00ff);</span></a>
<a name="315"><span class="lineNum">     315 </span>            : }</a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 : static inline bool amd_is_pair_event_code(struct hw_perf_event *hwc)</span></a>
<a name="318"><span class="lineNum">     318 </span>            : {</a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :         if (!(x86_pmu.flags &amp; PMU_FL_PAIR))</span></a>
<a name="320"><span class="lineNum">     320 </span>            :                 return false;</a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :         switch (amd_get_event_code(hwc)) {</span></a>
<a name="323"><span class="lineNum">     323 </span>            :         case 0x003:     return true;    /* Retired SSE/AVX FLOPs */</a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :         default:        return false;</span></a>
<a name="325"><span class="lineNum">     325 </span>            :         }</a>
<a name="326"><span class="lineNum">     326 </span>            : }</a>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 : static int amd_core_hw_config(struct perf_event *event)</span></a>
<a name="329"><span class="lineNum">     329 </span>            : {</a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.exclude_host &amp;&amp; event-&gt;attr.exclude_guest)</span></a>
<a name="331"><span class="lineNum">     331 </span>            :                 /*</a>
<a name="332"><span class="lineNum">     332 </span>            :                  * When HO == GO == 1 the hardware treats that as GO == HO == 0</a>
<a name="333"><span class="lineNum">     333 </span>            :                  * and will count in both modes. We don't want to count in that</a>
<a name="334"><span class="lineNum">     334 </span>            :                  * case so we emulate no-counting by setting US = OS = 0.</a>
<a name="335"><span class="lineNum">     335 </span>            :                  */</a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 event-&gt;hw.config &amp;= ~(ARCH_PERFMON_EVENTSEL_USR |</span></a>
<a name="337"><span class="lineNum">     337 </span>            :                                       ARCH_PERFMON_EVENTSEL_OS);</a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :         else if (event-&gt;attr.exclude_host)</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :                 event-&gt;hw.config |= AMD64_EVENTSEL_GUESTONLY;</span></a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 :         else if (event-&gt;attr.exclude_guest)</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :                 event-&gt;hw.config |= AMD64_EVENTSEL_HOSTONLY;</span></a>
<a name="342"><span class="lineNum">     342 </span>            : </a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :         if ((x86_pmu.flags &amp; PMU_FL_PAIR) &amp;&amp; amd_is_pair_event_code(&amp;event-&gt;hw))</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :                 event-&gt;hw.flags |= PERF_X86_EVENT_PAIR;</span></a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="347"><span class="lineNum">     347 </span>            : }</a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 : static inline int amd_is_nb_event(struct hw_perf_event *hwc)</span></a>
<a name="350"><span class="lineNum">     350 </span>            : {</a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :         return (hwc-&gt;config &amp; 0xe0) == 0xe0;</span></a>
<a name="352"><span class="lineNum">     352 </span>            : }</a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 : static inline int amd_has_nb(struct cpu_hw_events *cpuc)</span></a>
<a name="355"><span class="lineNum">     355 </span>            : {</a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :         struct amd_nb *nb = cpuc-&gt;amd_nb;</span></a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         return nb &amp;&amp; nb-&gt;nb_id != -1;</span></a>
<a name="359"><span class="lineNum">     359 </span>            : }</a>
<a name="360"><span class="lineNum">     360 </span>            : </a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 : static int amd_pmu_hw_config(struct perf_event *event)</span></a>
<a name="362"><span class="lineNum">     362 </span>            : {</a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :         int ret;</span></a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span>            :         /* pass precise event sampling to ibs: */</a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.precise_ip &amp;&amp; get_ibs_caps())</span></a>
<a name="367"><span class="lineNum">     367 </span>            :                 return -ENOENT;</a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :         if (has_branch_stack(event))</span></a>
<a name="370"><span class="lineNum">     370 </span>            :                 return -EOPNOTSUPP;</a>
<a name="371"><span class="lineNum">     371 </span>            : </a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :         ret = x86_pmu_hw_config(event);</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="374"><span class="lineNum">     374 </span>            :                 return ret;</a>
<a name="375"><span class="lineNum">     375 </span>            : </a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.type == PERF_TYPE_RAW)</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 event-&gt;hw.config |= event-&gt;attr.config &amp; AMD64_RAW_EVENT_MASK;</span></a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :         return amd_core_hw_config(event);</span></a>
<a name="380"><span class="lineNum">     380 </span>            : }</a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 : static void __amd_put_nb_event_constraints(struct cpu_hw_events *cpuc,</span></a>
<a name="383"><span class="lineNum">     383 </span>            :                                            struct perf_event *event)</a>
<a name="384"><span class="lineNum">     384 </span>            : {</a>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 :         struct amd_nb *nb = cpuc-&gt;amd_nb;</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span>            :         /*</a>
<a name="389"><span class="lineNum">     389 </span>            :          * need to scan whole list because event may not have</a>
<a name="390"><span class="lineNum">     390 </span>            :          * been assigned during scheduling</a>
<a name="391"><span class="lineNum">     391 </span>            :          *</a>
<a name="392"><span class="lineNum">     392 </span>            :          * no race condition possible because event can only</a>
<a name="393"><span class="lineNum">     393 </span>            :          * be removed on one CPU at a time AND PMU is disabled</a>
<a name="394"><span class="lineNum">     394 </span>            :          * when we come here</a>
<a name="395"><span class="lineNum">     395 </span>            :          */</a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; x86_pmu.num_counters; i++) {</span></a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :                 if (cmpxchg(nb-&gt;owners + i, event, NULL) == event)</span></a>
<a name="398"><span class="lineNum">     398 </span>            :                         break;</a>
<a name="399"><span class="lineNum">     399 </span>            :         }</a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 : }</span></a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span>            :  /*</a>
<a name="403"><span class="lineNum">     403 </span>            :   * AMD64 NorthBridge events need special treatment because</a>
<a name="404"><span class="lineNum">     404 </span>            :   * counter access needs to be synchronized across all cores</a>
<a name="405"><span class="lineNum">     405 </span>            :   * of a package. Refer to BKDG section 3.12</a>
<a name="406"><span class="lineNum">     406 </span>            :   *</a>
<a name="407"><span class="lineNum">     407 </span>            :   * NB events are events measuring L3 cache, Hypertransport</a>
<a name="408"><span class="lineNum">     408 </span>            :   * traffic. They are identified by an event code &gt;= 0xe00.</a>
<a name="409"><span class="lineNum">     409 </span>            :   * They measure events on the NorthBride which is shared</a>
<a name="410"><span class="lineNum">     410 </span>            :   * by all cores on a package. NB events are counted on a</a>
<a name="411"><span class="lineNum">     411 </span>            :   * shared set of counters. When a NB event is programmed</a>
<a name="412"><span class="lineNum">     412 </span>            :   * in a counter, the data actually comes from a shared</a>
<a name="413"><span class="lineNum">     413 </span>            :   * counter. Thus, access to those counters needs to be</a>
<a name="414"><span class="lineNum">     414 </span>            :   * synchronized.</a>
<a name="415"><span class="lineNum">     415 </span>            :   *</a>
<a name="416"><span class="lineNum">     416 </span>            :   * We implement the synchronization such that no two cores</a>
<a name="417"><span class="lineNum">     417 </span>            :   * can be measuring NB events using the same counters. Thus,</a>
<a name="418"><span class="lineNum">     418 </span>            :   * we maintain a per-NB allocation table. The available slot</a>
<a name="419"><span class="lineNum">     419 </span>            :   * is propagated using the event_constraint structure.</a>
<a name="420"><span class="lineNum">     420 </span>            :   *</a>
<a name="421"><span class="lineNum">     421 </span>            :   * We provide only one choice for each NB event based on</a>
<a name="422"><span class="lineNum">     422 </span>            :   * the fact that only NB events have restrictions. Consequently,</a>
<a name="423"><span class="lineNum">     423 </span>            :   * if a counter is available, there is a guarantee the NB event</a>
<a name="424"><span class="lineNum">     424 </span>            :   * will be assigned to it. If no slot is available, an empty</a>
<a name="425"><span class="lineNum">     425 </span>            :   * constraint is returned and scheduling will eventually fail</a>
<a name="426"><span class="lineNum">     426 </span>            :   * for this event.</a>
<a name="427"><span class="lineNum">     427 </span>            :   *</a>
<a name="428"><span class="lineNum">     428 </span>            :   * Note that all cores attached the same NB compete for the same</a>
<a name="429"><span class="lineNum">     429 </span>            :   * counters to host NB events, this is why we use atomic ops. Some</a>
<a name="430"><span class="lineNum">     430 </span>            :   * multi-chip CPUs may have more than one NB.</a>
<a name="431"><span class="lineNum">     431 </span>            :   *</a>
<a name="432"><span class="lineNum">     432 </span>            :   * Given that resources are allocated (cmpxchg), they must be</a>
<a name="433"><span class="lineNum">     433 </span>            :   * eventually freed for others to use. This is accomplished by</a>
<a name="434"><span class="lineNum">     434 </span>            :   * calling __amd_put_nb_event_constraints()</a>
<a name="435"><span class="lineNum">     435 </span>            :   *</a>
<a name="436"><span class="lineNum">     436 </span>            :   * Non NB events are not impacted by this restriction.</a>
<a name="437"><span class="lineNum">     437 </span>            :   */</a>
<a name="438"><span class="lineNum">     438 </span>            : static struct event_constraint *</a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 : __amd_get_nb_event_constraints(struct cpu_hw_events *cpuc, struct perf_event *event,</span></a>
<a name="440"><span class="lineNum">     440 </span>            :                                struct event_constraint *c)</a>
<a name="441"><span class="lineNum">     441 </span>            : {</a>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :         struct amd_nb *nb = cpuc-&gt;amd_nb;</span></a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 :         struct perf_event *old;</span></a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :         int idx, new = -1;</span></a>
<a name="446"><span class="lineNum">     446 </span>            : </a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :         if (!c)</span></a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :                 c = &amp;unconstrained;</span></a>
<a name="449"><span class="lineNum">     449 </span>            : </a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :         if (cpuc-&gt;is_fake)</span></a>
<a name="451"><span class="lineNum">     451 </span>            :                 return c;</a>
<a name="452"><span class="lineNum">     452 </span>            : </a>
<a name="453"><span class="lineNum">     453 </span>            :         /*</a>
<a name="454"><span class="lineNum">     454 </span>            :          * detect if already present, if so reuse</a>
<a name="455"><span class="lineNum">     455 </span>            :          *</a>
<a name="456"><span class="lineNum">     456 </span>            :          * cannot merge with actual allocation</a>
<a name="457"><span class="lineNum">     457 </span>            :          * because of possible holes</a>
<a name="458"><span class="lineNum">     458 </span>            :          *</a>
<a name="459"><span class="lineNum">     459 </span>            :          * event can already be present yet not assigned (in hwc-&gt;idx)</a>
<a name="460"><span class="lineNum">     460 </span>            :          * because of successive calls to x86_schedule_events() from</a>
<a name="461"><span class="lineNum">     461 </span>            :          * hw_perf_group_sched_in() without hw_perf_enable()</a>
<a name="462"><span class="lineNum">     462 </span>            :          */</a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :         for_each_set_bit(idx, c-&gt;idxmsk, x86_pmu.num_counters) {</span></a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :                 if (new == -1 || hwc-&gt;idx == idx)</span></a>
<a name="465"><span class="lineNum">     465 </span>            :                         /* assign free slot, prefer hwc-&gt;idx */</a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :                         old = cmpxchg(nb-&gt;owners + idx, NULL, event);</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :                 else if (nb-&gt;owners[idx] == event)</span></a>
<a name="468"><span class="lineNum">     468 </span>            :                         /* event already present */</a>
<a name="469"><span class="lineNum">     469 </span>            :                         old = event;</a>
<a name="470"><span class="lineNum">     470 </span>            :                 else</a>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span><span class="lineNoCov">          0 :                 if (old &amp;&amp; old != event)</span></a>
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="475"><span class="lineNum">     475 </span>            : </a>
<a name="476"><span class="lineNum">     476 </span>            :                 /* reassign to this slot */</a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :                 if (new != -1)</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :                         cmpxchg(nb-&gt;owners + new, event, NULL);</span></a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :                 new = idx;</span></a>
<a name="480"><span class="lineNum">     480 </span>            : </a>
<a name="481"><span class="lineNum">     481 </span>            :                 /* already present, reuse */</a>
<a name="482"><span class="lineNum">     482 </span><span class="lineNoCov">          0 :                 if (old == event)</span></a>
<a name="483"><span class="lineNum">     483 </span>            :                         break;</a>
<a name="484"><span class="lineNum">     484 </span>            :         }</a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span><span class="lineNoCov">          0 :         if (new == -1)</span></a>
<a name="487"><span class="lineNum">     487 </span>            :                 return &amp;emptyconstraint;</a>
<a name="488"><span class="lineNum">     488 </span>            : </a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :         return &amp;nb-&gt;event_constraints[new];</span></a>
<a name="490"><span class="lineNum">     490 </span>            : }</a>
<a name="491"><span class="lineNum">     491 </span>            : </a>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 : static struct amd_nb *amd_alloc_nb(int cpu)</span></a>
<a name="493"><span class="lineNum">     493 </span>            : {</a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :         struct amd_nb *nb;</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="496"><span class="lineNum">     496 </span>            : </a>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :         nb = kzalloc_node(sizeof(struct amd_nb), GFP_KERNEL, cpu_to_node(cpu));</span></a>
<a name="498"><span class="lineNum">     498 </span><span class="lineNoCov">          0 :         if (!nb)</span></a>
<a name="499"><span class="lineNum">     499 </span>            :                 return NULL;</a>
<a name="500"><span class="lineNum">     500 </span>            : </a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 :         nb-&gt;nb_id = -1;</span></a>
<a name="502"><span class="lineNum">     502 </span>            : </a>
<a name="503"><span class="lineNum">     503 </span>            :         /*</a>
<a name="504"><span class="lineNum">     504 </span>            :          * initialize all possible NB constraints</a>
<a name="505"><span class="lineNum">     505 </span>            :          */</a>
<a name="506"><span class="lineNum">     506 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; x86_pmu.num_counters; i++) {</span></a>
<a name="507"><span class="lineNum">     507 </span><span class="lineNoCov">          0 :                 __set_bit(i, nb-&gt;event_constraints[i].idxmsk);</span></a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 :                 nb-&gt;event_constraints[i].weight = 1;</span></a>
<a name="509"><span class="lineNum">     509 </span>            :         }</a>
<a name="510"><span class="lineNum">     510 </span>            :         return nb;</a>
<a name="511"><span class="lineNum">     511 </span>            : }</a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 : static int amd_pmu_cpu_prepare(int cpu)</span></a>
<a name="514"><span class="lineNum">     514 </span>            : {</a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = &amp;per_cpu(cpu_hw_events, cpu);</span></a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :         WARN_ON_ONCE(cpuc-&gt;amd_nb);</span></a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 :         if (!x86_pmu.amd_nb_constraints)</span></a>
<a name="520"><span class="lineNum">     520 </span>            :                 return 0;</a>
<a name="521"><span class="lineNum">     521 </span>            : </a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :         cpuc-&gt;amd_nb = amd_alloc_nb(cpu);</span></a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 :         if (!cpuc-&gt;amd_nb)</span></a>
<a name="524"><span class="lineNum">     524 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span></a>
<a name="525"><span class="lineNum">     525 </span>            : </a>
<a name="526"><span class="lineNum">     526 </span>            :         return 0;</a>
<a name="527"><span class="lineNum">     527 </span>            : }</a>
<a name="528"><span class="lineNum">     528 </span>            : </a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 : static void amd_pmu_cpu_starting(int cpu)</span></a>
<a name="530"><span class="lineNum">     530 </span>            : {</a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = &amp;per_cpu(cpu_hw_events, cpu);</span></a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 :         void **onln = &amp;cpuc-&gt;kfree_on_online[X86_PERF_KFREE_SHARED];</span></a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :         struct amd_nb *nb;</span></a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 :         int i, nb_id;</span></a>
<a name="535"><span class="lineNum">     535 </span>            : </a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :         cpuc-&gt;perf_ctr_virt_mask = AMD64_EVENTSEL_HOSTONLY;</span></a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span><span class="lineNoCov">          0 :         if (!x86_pmu.amd_nb_constraints)</span></a>
<a name="539"><span class="lineNum">     539 </span>            :                 return;</a>
<a name="540"><span class="lineNum">     540 </span>            : </a>
<a name="541"><span class="lineNum">     541 </span><span class="lineNoCov">          0 :         nb_id = topology_die_id(cpu);</span></a>
<a name="542"><span class="lineNum">     542 </span><span class="lineNoCov">          0 :         WARN_ON_ONCE(nb_id == BAD_APICID);</span></a>
<a name="543"><span class="lineNum">     543 </span>            : </a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :         for_each_online_cpu(i) {</span></a>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 :                 nb = per_cpu(cpu_hw_events, i).amd_nb;</span></a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :                 if (WARN_ON_ONCE(!nb))</span></a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span><span class="lineNoCov">          0 :                 if (nb-&gt;nb_id == nb_id) {</span></a>
<a name="550"><span class="lineNum">     550 </span><span class="lineNoCov">          0 :                         *onln = cpuc-&gt;amd_nb;</span></a>
<a name="551"><span class="lineNum">     551 </span><span class="lineNoCov">          0 :                         cpuc-&gt;amd_nb = nb;</span></a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="553"><span class="lineNum">     553 </span>            :                 }</a>
<a name="554"><span class="lineNum">     554 </span>            :         }</a>
<a name="555"><span class="lineNum">     555 </span>            : </a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 :         cpuc-&gt;amd_nb-&gt;nb_id = nb_id;</span></a>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :         cpuc-&gt;amd_nb-&gt;refcnt++;</span></a>
<a name="558"><span class="lineNum">     558 </span>            : }</a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 : static void amd_pmu_cpu_dead(int cpu)</span></a>
<a name="561"><span class="lineNum">     561 </span>            : {</a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuhw;</span></a>
<a name="563"><span class="lineNum">     563 </span>            : </a>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 :         if (!x86_pmu.amd_nb_constraints)</span></a>
<a name="565"><span class="lineNum">     565 </span>            :                 return;</a>
<a name="566"><span class="lineNum">     566 </span>            : </a>
<a name="567"><span class="lineNum">     567 </span><span class="lineNoCov">          0 :         cpuhw = &amp;per_cpu(cpu_hw_events, cpu);</span></a>
<a name="568"><span class="lineNum">     568 </span>            : </a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :         if (cpuhw-&gt;amd_nb) {</span></a>
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 :                 struct amd_nb *nb = cpuhw-&gt;amd_nb;</span></a>
<a name="571"><span class="lineNum">     571 </span>            : </a>
<a name="572"><span class="lineNum">     572 </span><span class="lineNoCov">          0 :                 if (nb-&gt;nb_id == -1 || --nb-&gt;refcnt == 0)</span></a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :                         kfree(nb);</span></a>
<a name="574"><span class="lineNum">     574 </span>            : </a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :                 cpuhw-&gt;amd_nb = NULL;</span></a>
<a name="576"><span class="lineNum">     576 </span>            :         }</a>
<a name="577"><span class="lineNum">     577 </span>            : }</a>
<a name="578"><span class="lineNum">     578 </span>            : </a>
<a name="579"><span class="lineNum">     579 </span>            : /*</a>
<a name="580"><span class="lineNum">     580 </span>            :  * When a PMC counter overflows, an NMI is used to process the event and</a>
<a name="581"><span class="lineNum">     581 </span>            :  * reset the counter. NMI latency can result in the counter being updated</a>
<a name="582"><span class="lineNum">     582 </span>            :  * before the NMI can run, which can result in what appear to be spurious</a>
<a name="583"><span class="lineNum">     583 </span>            :  * NMIs. This function is intended to wait for the NMI to run and reset</a>
<a name="584"><span class="lineNum">     584 </span>            :  * the counter to avoid possible unhandled NMI messages.</a>
<a name="585"><span class="lineNum">     585 </span>            :  */</a>
<a name="586"><span class="lineNum">     586 </span>            : #define OVERFLOW_WAIT_COUNT     50</a>
<a name="587"><span class="lineNum">     587 </span>            : </a>
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 : static void amd_pmu_wait_on_overflow(int idx)</span></a>
<a name="589"><span class="lineNum">     589 </span>            : {</a>
<a name="590"><span class="lineNum">     590 </span><span class="lineNoCov">          0 :         unsigned int i;</span></a>
<a name="591"><span class="lineNum">     591 </span><span class="lineNoCov">          0 :         u64 counter;</span></a>
<a name="592"><span class="lineNum">     592 </span>            : </a>
<a name="593"><span class="lineNum">     593 </span>            :         /*</a>
<a name="594"><span class="lineNum">     594 </span>            :          * Wait for the counter to be reset if it has overflowed. This loop</a>
<a name="595"><span class="lineNum">     595 </span>            :          * should exit very, very quickly, but just in case, don't wait</a>
<a name="596"><span class="lineNum">     596 </span>            :          * forever...</a>
<a name="597"><span class="lineNum">     597 </span>            :          */</a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; OVERFLOW_WAIT_COUNT; i++) {</span></a>
<a name="599"><span class="lineNum">     599 </span><span class="lineNoCov">          0 :                 rdmsrl(x86_pmu_event_addr(idx), counter);</span></a>
<a name="600"><span class="lineNum">     600 </span><span class="lineNoCov">          0 :                 if (counter &amp; (1ULL &lt;&lt; (x86_pmu.cntval_bits - 1)))</span></a>
<a name="601"><span class="lineNum">     601 </span>            :                         break;</a>
<a name="602"><span class="lineNum">     602 </span>            : </a>
<a name="603"><span class="lineNum">     603 </span>            :                 /* Might be in IRQ context, so can't sleep */</a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :                 udelay(1);</span></a>
<a name="605"><span class="lineNum">     605 </span>            :         }</a>
<a name="606"><span class="lineNum">     606 </span><span class="lineNoCov">          0 : }</span></a>
<a name="607"><span class="lineNum">     607 </span>            : </a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 : static void amd_pmu_disable_all(void)</span></a>
<a name="609"><span class="lineNum">     609 </span>            : {</a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 :         int idx;</span></a>
<a name="612"><span class="lineNum">     612 </span>            : </a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 :         x86_pmu_disable_all();</span></a>
<a name="614"><span class="lineNum">     614 </span>            : </a>
<a name="615"><span class="lineNum">     615 </span>            :         /*</a>
<a name="616"><span class="lineNum">     616 </span>            :          * This shouldn't be called from NMI context, but add a safeguard here</a>
<a name="617"><span class="lineNum">     617 </span>            :          * to return, since if we're in NMI context we can't wait for an NMI</a>
<a name="618"><span class="lineNum">     618 </span>            :          * to reset an overflowed counter value.</a>
<a name="619"><span class="lineNum">     619 </span>            :          */</a>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 :         if (in_nmi())</span></a>
<a name="621"><span class="lineNum">     621 </span>            :                 return;</a>
<a name="622"><span class="lineNum">     622 </span>            : </a>
<a name="623"><span class="lineNum">     623 </span>            :         /*</a>
<a name="624"><span class="lineNum">     624 </span>            :          * Check each counter for overflow and wait for it to be reset by the</a>
<a name="625"><span class="lineNum">     625 </span>            :          * NMI if it has overflowed. This relies on the fact that all active</a>
<a name="626"><span class="lineNum">     626 </span>            :          * counters are always enabled when this function is caled and</a>
<a name="627"><span class="lineNum">     627 </span>            :          * ARCH_PERFMON_EVENTSEL_INT is always set.</a>
<a name="628"><span class="lineNum">     628 </span>            :          */</a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :         for (idx = 0; idx &lt; x86_pmu.num_counters; idx++) {</span></a>
<a name="630"><span class="lineNum">     630 </span><span class="lineNoCov">          0 :                 if (!test_bit(idx, cpuc-&gt;active_mask))</span></a>
<a name="631"><span class="lineNum">     631 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span><span class="lineNoCov">          0 :                 amd_pmu_wait_on_overflow(idx);</span></a>
<a name="634"><span class="lineNum">     634 </span>            :         }</a>
<a name="635"><span class="lineNum">     635 </span>            : }</a>
<a name="636"><span class="lineNum">     636 </span>            : </a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 : static void amd_pmu_disable_event(struct perf_event *event)</span></a>
<a name="638"><span class="lineNum">     638 </span>            : {</a>
<a name="639"><span class="lineNum">     639 </span><span class="lineNoCov">          0 :         x86_pmu_disable_event(event);</span></a>
<a name="640"><span class="lineNum">     640 </span>            : </a>
<a name="641"><span class="lineNum">     641 </span>            :         /*</a>
<a name="642"><span class="lineNum">     642 </span>            :          * This can be called from NMI context (via x86_pmu_stop). The counter</a>
<a name="643"><span class="lineNum">     643 </span>            :          * may have overflowed, but either way, we'll never see it get reset</a>
<a name="644"><span class="lineNum">     644 </span>            :          * by the NMI if we're already in the NMI. And the NMI latency support</a>
<a name="645"><span class="lineNum">     645 </span>            :          * below will take care of any pending NMI that might have been</a>
<a name="646"><span class="lineNum">     646 </span>            :          * generated by the overflow.</a>
<a name="647"><span class="lineNum">     647 </span>            :          */</a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :         if (in_nmi())</span></a>
<a name="649"><span class="lineNum">     649 </span>            :                 return;</a>
<a name="650"><span class="lineNum">     650 </span>            : </a>
<a name="651"><span class="lineNum">     651 </span><span class="lineNoCov">          0 :         amd_pmu_wait_on_overflow(event-&gt;hw.idx);</span></a>
<a name="652"><span class="lineNum">     652 </span>            : }</a>
<a name="653"><span class="lineNum">     653 </span>            : </a>
<a name="654"><span class="lineNum">     654 </span>            : /*</a>
<a name="655"><span class="lineNum">     655 </span>            :  * Because of NMI latency, if multiple PMC counters are active or other sources</a>
<a name="656"><span class="lineNum">     656 </span>            :  * of NMIs are received, the perf NMI handler can handle one or more overflowed</a>
<a name="657"><span class="lineNum">     657 </span>            :  * PMC counters outside of the NMI associated with the PMC overflow. If the NMI</a>
<a name="658"><span class="lineNum">     658 </span>            :  * doesn't arrive at the LAPIC in time to become a pending NMI, then the kernel</a>
<a name="659"><span class="lineNum">     659 </span>            :  * back-to-back NMI support won't be active. This PMC handler needs to take into</a>
<a name="660"><span class="lineNum">     660 </span>            :  * account that this can occur, otherwise this could result in unknown NMI</a>
<a name="661"><span class="lineNum">     661 </span>            :  * messages being issued. Examples of this is PMC overflow while in the NMI</a>
<a name="662"><span class="lineNum">     662 </span>            :  * handler when multiple PMCs are active or PMC overflow while handling some</a>
<a name="663"><span class="lineNum">     663 </span>            :  * other source of an NMI.</a>
<a name="664"><span class="lineNum">     664 </span>            :  *</a>
<a name="665"><span class="lineNum">     665 </span>            :  * Attempt to mitigate this by creating an NMI window in which un-handled NMIs</a>
<a name="666"><span class="lineNum">     666 </span>            :  * received during this window will be claimed. This prevents extending the</a>
<a name="667"><span class="lineNum">     667 </span>            :  * window past when it is possible that latent NMIs should be received. The</a>
<a name="668"><span class="lineNum">     668 </span>            :  * per-CPU perf_nmi_tstamp will be set to the window end time whenever perf has</a>
<a name="669"><span class="lineNum">     669 </span>            :  * handled a counter. When an un-handled NMI is received, it will be claimed</a>
<a name="670"><span class="lineNum">     670 </span>            :  * only if arriving within that window.</a>
<a name="671"><span class="lineNum">     671 </span>            :  */</a>
<a name="672"><span class="lineNum">     672 </span><span class="lineNoCov">          0 : static int amd_pmu_handle_irq(struct pt_regs *regs)</span></a>
<a name="673"><span class="lineNum">     673 </span>            : {</a>
<a name="674"><span class="lineNum">     674 </span><span class="lineNoCov">          0 :         int handled;</span></a>
<a name="675"><span class="lineNum">     675 </span>            : </a>
<a name="676"><span class="lineNum">     676 </span>            :         /* Process any counter overflows */</a>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 :         handled = x86_pmu_handle_irq(regs);</span></a>
<a name="678"><span class="lineNum">     678 </span>            : </a>
<a name="679"><span class="lineNum">     679 </span>            :         /*</a>
<a name="680"><span class="lineNum">     680 </span>            :          * If a counter was handled, record a timestamp such that un-handled</a>
<a name="681"><span class="lineNum">     681 </span>            :          * NMIs will be claimed if arriving within that window.</a>
<a name="682"><span class="lineNum">     682 </span>            :          */</a>
<a name="683"><span class="lineNum">     683 </span><span class="lineNoCov">          0 :         if (handled) {</span></a>
<a name="684"><span class="lineNum">     684 </span><span class="lineNoCov">          0 :                 this_cpu_write(perf_nmi_tstamp, jiffies + perf_nmi_window);</span></a>
<a name="685"><span class="lineNum">     685 </span>            : </a>
<a name="686"><span class="lineNum">     686 </span><span class="lineNoCov">          0 :                 return handled;</span></a>
<a name="687"><span class="lineNum">     687 </span>            :         }</a>
<a name="688"><span class="lineNum">     688 </span>            : </a>
<a name="689"><span class="lineNum">     689 </span><span class="lineNoCov">          0 :         if (time_after(jiffies, this_cpu_read(perf_nmi_tstamp)))</span></a>
<a name="690"><span class="lineNum">     690 </span><span class="lineNoCov">          0 :                 return NMI_DONE;</span></a>
<a name="691"><span class="lineNum">     691 </span>            : </a>
<a name="692"><span class="lineNum">     692 </span>            :         return NMI_HANDLED;</a>
<a name="693"><span class="lineNum">     693 </span>            : }</a>
<a name="694"><span class="lineNum">     694 </span>            : </a>
<a name="695"><span class="lineNum">     695 </span>            : static struct event_constraint *</a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 : amd_get_event_constraints(struct cpu_hw_events *cpuc, int idx,</span></a>
<a name="697"><span class="lineNum">     697 </span>            :                           struct perf_event *event)</a>
<a name="698"><span class="lineNum">     698 </span>            : {</a>
<a name="699"><span class="lineNum">     699 </span>            :         /*</a>
<a name="700"><span class="lineNum">     700 </span>            :          * if not NB event or no NB, then no constraints</a>
<a name="701"><span class="lineNum">     701 </span>            :          */</a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :         if (!(amd_has_nb(cpuc) &amp;&amp; amd_is_nb_event(&amp;event-&gt;hw)))</span></a>
<a name="703"><span class="lineNum">     703 </span>            :                 return &amp;unconstrained;</a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :         return __amd_get_nb_event_constraints(cpuc, event, NULL);</span></a>
<a name="706"><span class="lineNum">     706 </span>            : }</a>
<a name="707"><span class="lineNum">     707 </span>            : </a>
<a name="708"><span class="lineNum">     708 </span><span class="lineNoCov">          0 : static void amd_put_event_constraints(struct cpu_hw_events *cpuc,</span></a>
<a name="709"><span class="lineNum">     709 </span>            :                                       struct perf_event *event)</a>
<a name="710"><span class="lineNum">     710 </span>            : {</a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 :         if (amd_has_nb(cpuc) &amp;&amp; amd_is_nb_event(&amp;event-&gt;hw))</span></a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :                 __amd_put_nb_event_constraints(cpuc, event);</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 : }</span></a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(event,  &quot;config:0-7,32-35&quot;);</span></a>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(umask,  &quot;config:8-15&quot; );</span></a>
<a name="717"><span class="lineNum">     717 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(edge,   &quot;config:18&quot;   );</span></a>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(inv,    &quot;config:23&quot;   );</span></a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(cmask,  &quot;config:24-31&quot;        );</span></a>
<a name="720"><span class="lineNum">     720 </span>            : </a>
<a name="721"><span class="lineNum">     721 </span>            : static struct attribute *amd_format_attr[] = {</a>
<a name="722"><span class="lineNum">     722 </span>            :         &amp;format_attr_event.attr,</a>
<a name="723"><span class="lineNum">     723 </span>            :         &amp;format_attr_umask.attr,</a>
<a name="724"><span class="lineNum">     724 </span>            :         &amp;format_attr_edge.attr,</a>
<a name="725"><span class="lineNum">     725 </span>            :         &amp;format_attr_inv.attr,</a>
<a name="726"><span class="lineNum">     726 </span>            :         &amp;format_attr_cmask.attr,</a>
<a name="727"><span class="lineNum">     727 </span>            :         NULL,</a>
<a name="728"><span class="lineNum">     728 </span>            : };</a>
<a name="729"><span class="lineNum">     729 </span>            : </a>
<a name="730"><span class="lineNum">     730 </span>            : /* AMD Family 15h */</a>
<a name="731"><span class="lineNum">     731 </span>            : </a>
<a name="732"><span class="lineNum">     732 </span>            : #define AMD_EVENT_TYPE_MASK     0x000000F0ULL</a>
<a name="733"><span class="lineNum">     733 </span>            : </a>
<a name="734"><span class="lineNum">     734 </span>            : #define AMD_EVENT_FP            0x00000000ULL ... 0x00000010ULL</a>
<a name="735"><span class="lineNum">     735 </span>            : #define AMD_EVENT_LS            0x00000020ULL ... 0x00000030ULL</a>
<a name="736"><span class="lineNum">     736 </span>            : #define AMD_EVENT_DC            0x00000040ULL ... 0x00000050ULL</a>
<a name="737"><span class="lineNum">     737 </span>            : #define AMD_EVENT_CU            0x00000060ULL ... 0x00000070ULL</a>
<a name="738"><span class="lineNum">     738 </span>            : #define AMD_EVENT_IC_DE         0x00000080ULL ... 0x00000090ULL</a>
<a name="739"><span class="lineNum">     739 </span>            : #define AMD_EVENT_EX_LS         0x000000C0ULL</a>
<a name="740"><span class="lineNum">     740 </span>            : #define AMD_EVENT_DE            0x000000D0ULL</a>
<a name="741"><span class="lineNum">     741 </span>            : #define AMD_EVENT_NB            0x000000E0ULL ... 0x000000F0ULL</a>
<a name="742"><span class="lineNum">     742 </span>            : </a>
<a name="743"><span class="lineNum">     743 </span>            : /*</a>
<a name="744"><span class="lineNum">     744 </span>            :  * AMD family 15h event code/PMC mappings:</a>
<a name="745"><span class="lineNum">     745 </span>            :  *</a>
<a name="746"><span class="lineNum">     746 </span>            :  * type = event_code &amp; 0x0F0:</a>
<a name="747"><span class="lineNum">     747 </span>            :  *</a>
<a name="748"><span class="lineNum">     748 </span>            :  * 0x000        FP      PERF_CTL[5:3]</a>
<a name="749"><span class="lineNum">     749 </span>            :  * 0x010        FP      PERF_CTL[5:3]</a>
<a name="750"><span class="lineNum">     750 </span>            :  * 0x020        LS      PERF_CTL[5:0]</a>
<a name="751"><span class="lineNum">     751 </span>            :  * 0x030        LS      PERF_CTL[5:0]</a>
<a name="752"><span class="lineNum">     752 </span>            :  * 0x040        DC      PERF_CTL[5:0]</a>
<a name="753"><span class="lineNum">     753 </span>            :  * 0x050        DC      PERF_CTL[5:0]</a>
<a name="754"><span class="lineNum">     754 </span>            :  * 0x060        CU      PERF_CTL[2:0]</a>
<a name="755"><span class="lineNum">     755 </span>            :  * 0x070        CU      PERF_CTL[2:0]</a>
<a name="756"><span class="lineNum">     756 </span>            :  * 0x080        IC/DE   PERF_CTL[2:0]</a>
<a name="757"><span class="lineNum">     757 </span>            :  * 0x090        IC/DE   PERF_CTL[2:0]</a>
<a name="758"><span class="lineNum">     758 </span>            :  * 0x0A0        ---</a>
<a name="759"><span class="lineNum">     759 </span>            :  * 0x0B0        ---</a>
<a name="760"><span class="lineNum">     760 </span>            :  * 0x0C0        EX/LS   PERF_CTL[5:0]</a>
<a name="761"><span class="lineNum">     761 </span>            :  * 0x0D0        DE      PERF_CTL[2:0]</a>
<a name="762"><span class="lineNum">     762 </span>            :  * 0x0E0        NB      NB_PERF_CTL[3:0]</a>
<a name="763"><span class="lineNum">     763 </span>            :  * 0x0F0        NB      NB_PERF_CTL[3:0]</a>
<a name="764"><span class="lineNum">     764 </span>            :  *</a>
<a name="765"><span class="lineNum">     765 </span>            :  * Exceptions:</a>
<a name="766"><span class="lineNum">     766 </span>            :  *</a>
<a name="767"><span class="lineNum">     767 </span>            :  * 0x000        FP      PERF_CTL[3], PERF_CTL[5:3] (*)</a>
<a name="768"><span class="lineNum">     768 </span>            :  * 0x003        FP      PERF_CTL[3]</a>
<a name="769"><span class="lineNum">     769 </span>            :  * 0x004        FP      PERF_CTL[3], PERF_CTL[5:3] (*)</a>
<a name="770"><span class="lineNum">     770 </span>            :  * 0x00B        FP      PERF_CTL[3]</a>
<a name="771"><span class="lineNum">     771 </span>            :  * 0x00D        FP      PERF_CTL[3]</a>
<a name="772"><span class="lineNum">     772 </span>            :  * 0x023        DE      PERF_CTL[2:0]</a>
<a name="773"><span class="lineNum">     773 </span>            :  * 0x02D        LS      PERF_CTL[3]</a>
<a name="774"><span class="lineNum">     774 </span>            :  * 0x02E        LS      PERF_CTL[3,0]</a>
<a name="775"><span class="lineNum">     775 </span>            :  * 0x031        LS      PERF_CTL[2:0] (**)</a>
<a name="776"><span class="lineNum">     776 </span>            :  * 0x043        CU      PERF_CTL[2:0]</a>
<a name="777"><span class="lineNum">     777 </span>            :  * 0x045        CU      PERF_CTL[2:0]</a>
<a name="778"><span class="lineNum">     778 </span>            :  * 0x046        CU      PERF_CTL[2:0]</a>
<a name="779"><span class="lineNum">     779 </span>            :  * 0x054        CU      PERF_CTL[2:0]</a>
<a name="780"><span class="lineNum">     780 </span>            :  * 0x055        CU      PERF_CTL[2:0]</a>
<a name="781"><span class="lineNum">     781 </span>            :  * 0x08F        IC      PERF_CTL[0]</a>
<a name="782"><span class="lineNum">     782 </span>            :  * 0x187        DE      PERF_CTL[0]</a>
<a name="783"><span class="lineNum">     783 </span>            :  * 0x188        DE      PERF_CTL[0]</a>
<a name="784"><span class="lineNum">     784 </span>            :  * 0x0DB        EX      PERF_CTL[5:0]</a>
<a name="785"><span class="lineNum">     785 </span>            :  * 0x0DC        LS      PERF_CTL[5:0]</a>
<a name="786"><span class="lineNum">     786 </span>            :  * 0x0DD        LS      PERF_CTL[5:0]</a>
<a name="787"><span class="lineNum">     787 </span>            :  * 0x0DE        LS      PERF_CTL[5:0]</a>
<a name="788"><span class="lineNum">     788 </span>            :  * 0x0DF        LS      PERF_CTL[5:0]</a>
<a name="789"><span class="lineNum">     789 </span>            :  * 0x1C0        EX      PERF_CTL[5:3]</a>
<a name="790"><span class="lineNum">     790 </span>            :  * 0x1D6        EX      PERF_CTL[5:0]</a>
<a name="791"><span class="lineNum">     791 </span>            :  * 0x1D8        EX      PERF_CTL[5:0]</a>
<a name="792"><span class="lineNum">     792 </span>            :  *</a>
<a name="793"><span class="lineNum">     793 </span>            :  * (*)  depending on the umask all FPU counters may be used</a>
<a name="794"><span class="lineNum">     794 </span>            :  * (**) only one unitmask enabled at a time</a>
<a name="795"><span class="lineNum">     795 </span>            :  */</a>
<a name="796"><span class="lineNum">     796 </span>            : </a>
<a name="797"><span class="lineNum">     797 </span>            : static struct event_constraint amd_f15_PMC0  = EVENT_CONSTRAINT(0, 0x01, 0);</a>
<a name="798"><span class="lineNum">     798 </span>            : static struct event_constraint amd_f15_PMC20 = EVENT_CONSTRAINT(0, 0x07, 0);</a>
<a name="799"><span class="lineNum">     799 </span>            : static struct event_constraint amd_f15_PMC3  = EVENT_CONSTRAINT(0, 0x08, 0);</a>
<a name="800"><span class="lineNum">     800 </span>            : static struct event_constraint amd_f15_PMC30 = EVENT_CONSTRAINT_OVERLAP(0, 0x09, 0);</a>
<a name="801"><span class="lineNum">     801 </span>            : static struct event_constraint amd_f15_PMC50 = EVENT_CONSTRAINT(0, 0x3F, 0);</a>
<a name="802"><span class="lineNum">     802 </span>            : static struct event_constraint amd_f15_PMC53 = EVENT_CONSTRAINT(0, 0x38, 0);</a>
<a name="803"><span class="lineNum">     803 </span>            : </a>
<a name="804"><span class="lineNum">     804 </span>            : static struct event_constraint *</a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 : amd_get_event_constraints_f15h(struct cpu_hw_events *cpuc, int idx,</span></a>
<a name="806"><span class="lineNum">     806 </span>            :                                struct perf_event *event)</a>
<a name="807"><span class="lineNum">     807 </span>            : {</a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 :         unsigned int event_code = amd_get_event_code(hwc);</span></a>
<a name="810"><span class="lineNum">     810 </span>            : </a>
<a name="811"><span class="lineNum">     811 </span><span class="lineNoCov">          0 :         switch (event_code &amp; AMD_EVENT_TYPE_MASK) {</span></a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 :         case AMD_EVENT_FP:</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :                 switch (event_code) {</span></a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :                 case 0x000:</span></a>
<a name="815"><span class="lineNum">     815 </span><span class="lineNoCov">          0 :                         if (!(hwc-&gt;config &amp; 0x0000F000ULL))</span></a>
<a name="816"><span class="lineNum">     816 </span>            :                                 break;</a>
<a name="817"><span class="lineNum">     817 </span><span class="lineNoCov">          0 :                         if (!(hwc-&gt;config &amp; 0x00000F00ULL))</span></a>
<a name="818"><span class="lineNum">     818 </span>            :                                 break;</a>
<a name="819"><span class="lineNum">     819 </span>            :                         return &amp;amd_f15_PMC3;</a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 :                 case 0x004:</span></a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :                         if (hweight_long(hwc-&gt;config &amp; ARCH_PERFMON_EVENTSEL_UMASK) &lt;= 1)</span></a>
<a name="822"><span class="lineNum">     822 </span>            :                                 break;</a>
<a name="823"><span class="lineNum">     823 </span>            :                         return &amp;amd_f15_PMC3;</a>
<a name="824"><span class="lineNum">     824 </span>            :                 case 0x003:</a>
<a name="825"><span class="lineNum">     825 </span>            :                 case 0x00B:</a>
<a name="826"><span class="lineNum">     826 </span>            :                 case 0x00D:</a>
<a name="827"><span class="lineNum">     827 </span>            :                         return &amp;amd_f15_PMC3;</a>
<a name="828"><span class="lineNum">     828 </span>            :                 }</a>
<a name="829"><span class="lineNum">     829 </span><span class="lineNoCov">          0 :                 return &amp;amd_f15_PMC53;</span></a>
<a name="830"><span class="lineNum">     830 </span><span class="lineNoCov">          0 :         case AMD_EVENT_LS:</span></a>
<a name="831"><span class="lineNum">     831 </span>            :         case AMD_EVENT_DC:</a>
<a name="832"><span class="lineNum">     832 </span>            :         case AMD_EVENT_EX_LS:</a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :                 switch (event_code) {</span></a>
<a name="834"><span class="lineNum">     834 </span>            :                 case 0x023:</a>
<a name="835"><span class="lineNum">     835 </span>            :                 case 0x043:</a>
<a name="836"><span class="lineNum">     836 </span>            :                 case 0x045:</a>
<a name="837"><span class="lineNum">     837 </span>            :                 case 0x046:</a>
<a name="838"><span class="lineNum">     838 </span>            :                 case 0x054:</a>
<a name="839"><span class="lineNum">     839 </span>            :                 case 0x055:</a>
<a name="840"><span class="lineNum">     840 </span>            :                         return &amp;amd_f15_PMC20;</a>
<a name="841"><span class="lineNum">     841 </span><span class="lineNoCov">          0 :                 case 0x02D:</span></a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 :                         return &amp;amd_f15_PMC3;</span></a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :                 case 0x02E:</span></a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :                         return &amp;amd_f15_PMC30;</span></a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 :                 case 0x031:</span></a>
<a name="846"><span class="lineNum">     846 </span><span class="lineNoCov">          0 :                         if (hweight_long(hwc-&gt;config &amp; ARCH_PERFMON_EVENTSEL_UMASK) &lt;= 1)</span></a>
<a name="847"><span class="lineNum">     847 </span><span class="lineNoCov">          0 :                                 return &amp;amd_f15_PMC20;</span></a>
<a name="848"><span class="lineNum">     848 </span>            :                         return &amp;emptyconstraint;</a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 :                 case 0x1C0:</span></a>
<a name="850"><span class="lineNum">     850 </span><span class="lineNoCov">          0 :                         return &amp;amd_f15_PMC53;</span></a>
<a name="851"><span class="lineNum">     851 </span><span class="lineNoCov">          0 :                 default:</span></a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :                         return &amp;amd_f15_PMC50;</span></a>
<a name="853"><span class="lineNum">     853 </span>            :                 }</a>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 :         case AMD_EVENT_CU:</span></a>
<a name="855"><span class="lineNum">     855 </span>            :         case AMD_EVENT_IC_DE:</a>
<a name="856"><span class="lineNum">     856 </span>            :         case AMD_EVENT_DE:</a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :                 switch (event_code) {</span></a>
<a name="858"><span class="lineNum">     858 </span>            :                 case 0x08F:</a>
<a name="859"><span class="lineNum">     859 </span>            :                 case 0x187:</a>
<a name="860"><span class="lineNum">     860 </span>            :                 case 0x188:</a>
<a name="861"><span class="lineNum">     861 </span>            :                         return &amp;amd_f15_PMC0;</a>
<a name="862"><span class="lineNum">     862 </span><span class="lineNoCov">          0 :                 case 0x0DB ... 0x0DF:</span></a>
<a name="863"><span class="lineNum">     863 </span>            :                 case 0x1D6:</a>
<a name="864"><span class="lineNum">     864 </span>            :                 case 0x1D8:</a>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 :                         return &amp;amd_f15_PMC50;</span></a>
<a name="866"><span class="lineNum">     866 </span><span class="lineNoCov">          0 :                 default:</span></a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :                         return &amp;amd_f15_PMC20;</span></a>
<a name="868"><span class="lineNum">     868 </span>            :                 }</a>
<a name="869"><span class="lineNum">     869 </span>            :         case AMD_EVENT_NB:</a>
<a name="870"><span class="lineNum">     870 </span>            :                 /* moved to uncore.c */</a>
<a name="871"><span class="lineNum">     871 </span>            :                 return &amp;emptyconstraint;</a>
<a name="872"><span class="lineNum">     872 </span>            :         default:</a>
<a name="873"><span class="lineNum">     873 </span>            :                 return &amp;emptyconstraint;</a>
<a name="874"><span class="lineNum">     874 </span>            :         }</a>
<a name="875"><span class="lineNum">     875 </span>            : }</a>
<a name="876"><span class="lineNum">     876 </span>            : </a>
<a name="877"><span class="lineNum">     877 </span>            : static struct event_constraint pair_constraint;</a>
<a name="878"><span class="lineNum">     878 </span>            : </a>
<a name="879"><span class="lineNum">     879 </span>            : static struct event_constraint *</a>
<a name="880"><span class="lineNum">     880 </span><span class="lineNoCov">          0 : amd_get_event_constraints_f17h(struct cpu_hw_events *cpuc, int idx,</span></a>
<a name="881"><span class="lineNum">     881 </span>            :                                struct perf_event *event)</a>
<a name="882"><span class="lineNum">     882 </span>            : {</a>
<a name="883"><span class="lineNum">     883 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="884"><span class="lineNum">     884 </span>            : </a>
<a name="885"><span class="lineNum">     885 </span><span class="lineNoCov">          0 :         if (amd_is_pair_event_code(hwc))</span></a>
<a name="886"><span class="lineNum">     886 </span><span class="lineNoCov">          0 :                 return &amp;pair_constraint;</span></a>
<a name="887"><span class="lineNum">     887 </span>            : </a>
<a name="888"><span class="lineNum">     888 </span>            :         return &amp;unconstrained;</a>
<a name="889"><span class="lineNum">     889 </span>            : }</a>
<a name="890"><span class="lineNum">     890 </span>            : </a>
<a name="891"><span class="lineNum">     891 </span><span class="lineNoCov">          0 : static void amd_put_event_constraints_f17h(struct cpu_hw_events *cpuc,</span></a>
<a name="892"><span class="lineNum">     892 </span>            :                                            struct perf_event *event)</a>
<a name="893"><span class="lineNum">     893 </span>            : {</a>
<a name="894"><span class="lineNum">     894 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="895"><span class="lineNum">     895 </span>            : </a>
<a name="896"><span class="lineNum">     896 </span><span class="lineNoCov">          0 :         if (is_counter_pair(hwc))</span></a>
<a name="897"><span class="lineNum">     897 </span><span class="lineNoCov">          0 :                 --cpuc-&gt;n_pair;</span></a>
<a name="898"><span class="lineNum">     898 </span><span class="lineNoCov">          0 : }</span></a>
<a name="899"><span class="lineNum">     899 </span>            : </a>
<a name="900"><span class="lineNum">     900 </span><span class="lineNoCov">          0 : static ssize_t amd_event_sysfs_show(char *page, u64 config)</span></a>
<a name="901"><span class="lineNum">     901 </span>            : {</a>
<a name="902"><span class="lineNum">     902 </span><span class="lineNoCov">          0 :         u64 event = (config &amp; ARCH_PERFMON_EVENTSEL_EVENT) |</span></a>
<a name="903"><span class="lineNum">     903 </span><span class="lineNoCov">          0 :                     (config &amp; AMD64_EVENTSEL_EVENT) &gt;&gt; 24;</span></a>
<a name="904"><span class="lineNum">     904 </span>            : </a>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 :         return x86_event_sysfs_show(page, config, event);</span></a>
<a name="906"><span class="lineNum">     906 </span>            : }</a>
<a name="907"><span class="lineNum">     907 </span>            : </a>
<a name="908"><span class="lineNum">     908 </span>            : static __initconst const struct x86_pmu amd_pmu = {</a>
<a name="909"><span class="lineNum">     909 </span>            :         .name                   = &quot;AMD&quot;,</a>
<a name="910"><span class="lineNum">     910 </span>            :         .handle_irq             = amd_pmu_handle_irq,</a>
<a name="911"><span class="lineNum">     911 </span>            :         .disable_all            = amd_pmu_disable_all,</a>
<a name="912"><span class="lineNum">     912 </span>            :         .enable_all             = x86_pmu_enable_all,</a>
<a name="913"><span class="lineNum">     913 </span>            :         .enable                 = x86_pmu_enable_event,</a>
<a name="914"><span class="lineNum">     914 </span>            :         .disable                = amd_pmu_disable_event,</a>
<a name="915"><span class="lineNum">     915 </span>            :         .hw_config              = amd_pmu_hw_config,</a>
<a name="916"><span class="lineNum">     916 </span>            :         .schedule_events        = x86_schedule_events,</a>
<a name="917"><span class="lineNum">     917 </span>            :         .eventsel               = MSR_K7_EVNTSEL0,</a>
<a name="918"><span class="lineNum">     918 </span>            :         .perfctr                = MSR_K7_PERFCTR0,</a>
<a name="919"><span class="lineNum">     919 </span>            :         .addr_offset            = amd_pmu_addr_offset,</a>
<a name="920"><span class="lineNum">     920 </span>            :         .event_map              = amd_pmu_event_map,</a>
<a name="921"><span class="lineNum">     921 </span>            :         .max_events             = ARRAY_SIZE(amd_perfmon_event_map),</a>
<a name="922"><span class="lineNum">     922 </span>            :         .num_counters           = AMD64_NUM_COUNTERS,</a>
<a name="923"><span class="lineNum">     923 </span>            :         .cntval_bits            = 48,</a>
<a name="924"><span class="lineNum">     924 </span>            :         .cntval_mask            = (1ULL &lt;&lt; 48) - 1,</a>
<a name="925"><span class="lineNum">     925 </span>            :         .apic                   = 1,</a>
<a name="926"><span class="lineNum">     926 </span>            :         /* use highest bit to detect overflow */</a>
<a name="927"><span class="lineNum">     927 </span>            :         .max_period             = (1ULL &lt;&lt; 47) - 1,</a>
<a name="928"><span class="lineNum">     928 </span>            :         .get_event_constraints  = amd_get_event_constraints,</a>
<a name="929"><span class="lineNum">     929 </span>            :         .put_event_constraints  = amd_put_event_constraints,</a>
<a name="930"><span class="lineNum">     930 </span>            : </a>
<a name="931"><span class="lineNum">     931 </span>            :         .format_attrs           = amd_format_attr,</a>
<a name="932"><span class="lineNum">     932 </span>            :         .events_sysfs_show      = amd_event_sysfs_show,</a>
<a name="933"><span class="lineNum">     933 </span>            : </a>
<a name="934"><span class="lineNum">     934 </span>            :         .cpu_prepare            = amd_pmu_cpu_prepare,</a>
<a name="935"><span class="lineNum">     935 </span>            :         .cpu_starting           = amd_pmu_cpu_starting,</a>
<a name="936"><span class="lineNum">     936 </span>            :         .cpu_dead               = amd_pmu_cpu_dead,</a>
<a name="937"><span class="lineNum">     937 </span>            : </a>
<a name="938"><span class="lineNum">     938 </span>            :         .amd_nb_constraints     = 1,</a>
<a name="939"><span class="lineNum">     939 </span>            : };</a>
<a name="940"><span class="lineNum">     940 </span>            : </a>
<a name="941"><span class="lineNum">     941 </span><span class="lineNoCov">          0 : static int __init amd_core_pmu_init(void)</span></a>
<a name="942"><span class="lineNum">     942 </span>            : {</a>
<a name="943"><span class="lineNum">     943 </span><span class="lineNoCov">          0 :         u64 even_ctr_mask = 0ULL;</span></a>
<a name="944"><span class="lineNum">     944 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="945"><span class="lineNum">     945 </span>            : </a>
<a name="946"><span class="lineNum">     946 </span><span class="lineNoCov">          0 :         if (!boot_cpu_has(X86_FEATURE_PERFCTR_CORE))</span></a>
<a name="947"><span class="lineNum">     947 </span>            :                 return 0;</a>
<a name="948"><span class="lineNum">     948 </span>            : </a>
<a name="949"><span class="lineNum">     949 </span>            :         /* Avoid calculating the value each time in the NMI handler */</a>
<a name="950"><span class="lineNum">     950 </span><span class="lineNoCov">          0 :         perf_nmi_window = msecs_to_jiffies(100);</span></a>
<a name="951"><span class="lineNum">     951 </span>            : </a>
<a name="952"><span class="lineNum">     952 </span>            :         /*</a>
<a name="953"><span class="lineNum">     953 </span>            :          * If core performance counter extensions exists, we must use</a>
<a name="954"><span class="lineNum">     954 </span>            :          * MSR_F15H_PERF_CTL/MSR_F15H_PERF_CTR msrs. See also</a>
<a name="955"><span class="lineNum">     955 </span>            :          * amd_pmu_addr_offset().</a>
<a name="956"><span class="lineNum">     956 </span>            :          */</a>
<a name="957"><span class="lineNum">     957 </span><span class="lineNoCov">          0 :         x86_pmu.eventsel        = MSR_F15H_PERF_CTL;</span></a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :         x86_pmu.perfctr         = MSR_F15H_PERF_CTR;</span></a>
<a name="959"><span class="lineNum">     959 </span><span class="lineNoCov">          0 :         x86_pmu.num_counters    = AMD64_NUM_COUNTERS_CORE;</span></a>
<a name="960"><span class="lineNum">     960 </span>            :         /*</a>
<a name="961"><span class="lineNum">     961 </span>            :          * AMD Core perfctr has separate MSRs for the NB events, see</a>
<a name="962"><span class="lineNum">     962 </span>            :          * the amd/uncore.c driver.</a>
<a name="963"><span class="lineNum">     963 </span>            :          */</a>
<a name="964"><span class="lineNum">     964 </span><span class="lineNoCov">          0 :         x86_pmu.amd_nb_constraints = 0;</span></a>
<a name="965"><span class="lineNum">     965 </span>            : </a>
<a name="966"><span class="lineNum">     966 </span><span class="lineNoCov">          0 :         if (boot_cpu_data.x86 == 0x15) {</span></a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Fam15h &quot;);</span></a>
<a name="968"><span class="lineNum">     968 </span><span class="lineNoCov">          0 :                 x86_pmu.get_event_constraints = amd_get_event_constraints_f15h;</span></a>
<a name="969"><span class="lineNum">     969 </span>            :         }</a>
<a name="970"><span class="lineNum">     970 </span><span class="lineNoCov">          0 :         if (boot_cpu_data.x86 &gt;= 0x17) {</span></a>
<a name="971"><span class="lineNum">     971 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Fam17h+ &quot;);</span></a>
<a name="972"><span class="lineNum">     972 </span>            :                 /*</a>
<a name="973"><span class="lineNum">     973 </span>            :                  * Family 17h and compatibles have constraints for Large</a>
<a name="974"><span class="lineNum">     974 </span>            :                  * Increment per Cycle events: they may only be assigned an</a>
<a name="975"><span class="lineNum">     975 </span>            :                  * even numbered counter that has a consecutive adjacent odd</a>
<a name="976"><span class="lineNum">     976 </span>            :                  * numbered counter following it.</a>
<a name="977"><span class="lineNum">     977 </span>            :                  */</a>
<a name="978"><span class="lineNum">     978 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; x86_pmu.num_counters - 1; i += 2)</span></a>
<a name="979"><span class="lineNum">     979 </span><span class="lineNoCov">          0 :                         even_ctr_mask |= 1 &lt;&lt; i;</span></a>
<a name="980"><span class="lineNum">     980 </span>            : </a>
<a name="981"><span class="lineNum">     981 </span><span class="lineNoCov">          0 :                 pair_constraint = (struct event_constraint)</span></a>
<a name="982"><span class="lineNum">     982 </span><span class="lineNoCov">          0 :                                     __EVENT_CONSTRAINT(0, even_ctr_mask, 0,</span></a>
<a name="983"><span class="lineNum">     983 </span>            :                                     x86_pmu.num_counters / 2, 0,</a>
<a name="984"><span class="lineNum">     984 </span>            :                                     PERF_X86_EVENT_PAIR);</a>
<a name="985"><span class="lineNum">     985 </span>            : </a>
<a name="986"><span class="lineNum">     986 </span><span class="lineNoCov">          0 :                 x86_pmu.get_event_constraints = amd_get_event_constraints_f17h;</span></a>
<a name="987"><span class="lineNum">     987 </span><span class="lineNoCov">          0 :                 x86_pmu.put_event_constraints = amd_put_event_constraints_f17h;</span></a>
<a name="988"><span class="lineNum">     988 </span><span class="lineNoCov">          0 :                 x86_pmu.perf_ctr_pair_en = AMD_MERGE_EVENT_ENABLE;</span></a>
<a name="989"><span class="lineNum">     989 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_PAIR;</span></a>
<a name="990"><span class="lineNum">     990 </span>            :         }</a>
<a name="991"><span class="lineNum">     991 </span>            : </a>
<a name="992"><span class="lineNum">     992 </span><span class="lineNoCov">          0 :         pr_cont(&quot;core perfctr, &quot;);</span></a>
<a name="993"><span class="lineNum">     993 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="994"><span class="lineNum">     994 </span>            : }</a>
<a name="995"><span class="lineNum">     995 </span>            : </a>
<a name="996"><span class="lineNum">     996 </span><span class="lineNoCov">          0 : __init int amd_pmu_init(void)</span></a>
<a name="997"><span class="lineNum">     997 </span>            : {</a>
<a name="998"><span class="lineNum">     998 </span><span class="lineNoCov">          0 :         int ret;</span></a>
<a name="999"><span class="lineNum">     999 </span>            : </a>
<a name="1000"><span class="lineNum">    1000 </span>            :         /* Performance-monitoring supported from K7 and later: */</a>
<a name="1001"><span class="lineNum">    1001 </span><span class="lineNoCov">          0 :         if (boot_cpu_data.x86 &lt; 6)</span></a>
<a name="1002"><span class="lineNum">    1002 </span>            :                 return -ENODEV;</a>
<a name="1003"><span class="lineNum">    1003 </span>            : </a>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineNoCov">          0 :         x86_pmu = amd_pmu;</span></a>
<a name="1005"><span class="lineNum">    1005 </span>            : </a>
<a name="1006"><span class="lineNum">    1006 </span><span class="lineNoCov">          0 :         ret = amd_core_pmu_init();</span></a>
<a name="1007"><span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="1008"><span class="lineNum">    1008 </span>            :                 return ret;</a>
<a name="1009"><span class="lineNum">    1009 </span>            : </a>
<a name="1010"><span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         if (num_possible_cpus() == 1) {</span></a>
<a name="1011"><span class="lineNum">    1011 </span>            :                 /*</a>
<a name="1012"><span class="lineNum">    1012 </span>            :                  * No point in allocating data structures to serialize</a>
<a name="1013"><span class="lineNum">    1013 </span>            :                  * against other CPUs, when there is only the one CPU.</a>
<a name="1014"><span class="lineNum">    1014 </span>            :                  */</a>
<a name="1015"><span class="lineNum">    1015 </span><span class="lineNoCov">          0 :                 x86_pmu.amd_nb_constraints = 0;</span></a>
<a name="1016"><span class="lineNum">    1016 </span>            :         }</a>
<a name="1017"><span class="lineNum">    1017 </span>            : </a>
<a name="1018"><span class="lineNum">    1018 </span><span class="lineNoCov">          0 :         if (boot_cpu_data.x86 &gt;= 0x17)</span></a>
<a name="1019"><span class="lineNum">    1019 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, amd_hw_cache_event_ids_f17h, sizeof(hw_cache_event_ids));</span></a>
<a name="1020"><span class="lineNum">    1020 </span>            :         else</a>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, amd_hw_cache_event_ids, sizeof(hw_cache_event_ids));</span></a>
<a name="1022"><span class="lineNum">    1022 </span>            : </a>
<a name="1023"><span class="lineNum">    1023 </span>            :         return 0;</a>
<a name="1024"><span class="lineNum">    1024 </span>            : }</a>
<a name="1025"><span class="lineNum">    1025 </span>            : </a>
<a name="1026"><span class="lineNum">    1026 </span><span class="lineNoCov">          0 : void amd_pmu_enable_virt(void)</span></a>
<a name="1027"><span class="lineNum">    1027 </span>            : {</a>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="1029"><span class="lineNum">    1029 </span>            : </a>
<a name="1030"><span class="lineNum">    1030 </span><span class="lineNoCov">          0 :         cpuc-&gt;perf_ctr_virt_mask = 0;</span></a>
<a name="1031"><span class="lineNum">    1031 </span>            : </a>
<a name="1032"><span class="lineNum">    1032 </span>            :         /* Reload all events */</a>
<a name="1033"><span class="lineNum">    1033 </span><span class="lineNoCov">          0 :         amd_pmu_disable_all();</span></a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineNoCov">          0 :         x86_pmu_enable_all(0);</span></a>
<a name="1035"><span class="lineNum">    1035 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1036"><span class="lineNum">    1036 </span>            : EXPORT_SYMBOL_GPL(amd_pmu_enable_virt);</a>
<a name="1037"><span class="lineNum">    1037 </span>            : </a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineNoCov">          0 : void amd_pmu_disable_virt(void)</span></a>
<a name="1039"><span class="lineNum">    1039 </span>            : {</a>
<a name="1040"><span class="lineNum">    1040 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="1041"><span class="lineNum">    1041 </span>            : </a>
<a name="1042"><span class="lineNum">    1042 </span>            :         /*</a>
<a name="1043"><span class="lineNum">    1043 </span>            :          * We only mask out the Host-only bit so that host-only counting works</a>
<a name="1044"><span class="lineNum">    1044 </span>            :          * when SVM is disabled. If someone sets up a guest-only counter when</a>
<a name="1045"><span class="lineNum">    1045 </span>            :          * SVM is disabled the Guest-only bits still gets set and the counter</a>
<a name="1046"><span class="lineNum">    1046 </span>            :          * will not count anything.</a>
<a name="1047"><span class="lineNum">    1047 </span>            :          */</a>
<a name="1048"><span class="lineNum">    1048 </span><span class="lineNoCov">          0 :         cpuc-&gt;perf_ctr_virt_mask = AMD64_EVENTSEL_HOSTONLY;</span></a>
<a name="1049"><span class="lineNum">    1049 </span>            : </a>
<a name="1050"><span class="lineNum">    1050 </span>            :         /* Reload all events */</a>
<a name="1051"><span class="lineNum">    1051 </span><span class="lineNoCov">          0 :         amd_pmu_disable_all();</span></a>
<a name="1052"><span class="lineNum">    1052 </span><span class="lineNoCov">          0 :         x86_pmu_enable_all(0);</span></a>
<a name="1053"><span class="lineNum">    1053 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1054"><span class="lineNum">    1054 </span>            : EXPORT_SYMBOL_GPL(amd_pmu_disable_virt);</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
