Warning (10268): Verilog HDL information at top.v(59): always construct contains both blocking and non-blocking assignments File: E:/FPGA/ledfsm/rtl/top.v Line: 59
