// Seed: 705058149
module module_0 (
    input wand id_0,
    input tri0 id_1,
    output wire id_2,
    output wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri0 id_7
    , id_18,
    input supply0 id_8,
    input uwire id_9,
    output uwire id_10,
    output wire id_11,
    output wand id_12,
    input tri0 id_13,
    input wor id_14,
    input wand id_15,
    output uwire id_16
);
  assign id_4 = ~1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output wire id_2,
    input uwire id_3
    , id_7,
    input tri0 id_4,
    input wor id_5
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_1,
      id_2,
      id_2,
      id_0,
      id_5,
      id_1,
      id_0,
      id_5,
      id_2,
      id_2,
      id_2,
      id_0,
      id_3,
      id_5,
      id_1
  );
  assign modCall_1.type_12 = 0;
  wire id_8;
endmodule
