tcphy_phy_deinit	,	F_56
EXTCON_PROP_USB_SS	,	V_77
CMN_DIAG_HSCLK_SEL	,	V_7
err_clk_core	,	V_49
"failed to wait TCPHY enter A2\n"	,	L_6
rockchip_typec_phy_probe	,	F_77
dev	,	V_47
typec_conn_dir	,	V_51
rockchip_typec_phy	,	V_1
DP_MODE_A2	,	V_89
"get superspeed property failed\n"	,	L_4
TX_TXCC_CPOST_MULT_01	,	F_37
DP_MODE_A0	,	V_92
"Failed to register phy provider\n"	,	L_29
tcphy_dp_cfg_lane	,	F_27
TX_TXCC_CPOST_MULT_00	,	F_38
tcphy_cfg_dp_pll	,	F_9
power_on_finish	,	V_90
ARRAY_SIZE	,	F_8
tcphy_phy_init	,	F_49
tcphy	,	V_2
regmap_read	,	F_63
tcphy_tx_usb3_cfg_lane	,	F_10
devm_of_phy_provider_register	,	F_89
of_node_cmp	,	F_86
reset_control_deassert	,	F_52
tcphy_get_param	,	F_68
of_node	,	V_96
tcphy_parse_dt	,	F_70
GFP_KERNEL	,	V_107
TX_TXCC_CPOST_MULT_10	,	F_36
TX_TXCC_CPOST_MULT_11	,	F_39
device	,	V_93
CMN_TXPUCAL_CTRL	,	V_33
RX_PSC_RDY	,	F_26
"no uphy_rst reset control found\n"	,	L_20
usleep_range	,	F_48
tcphy_cfg_usb3_pll	,	F_7
mutex_init	,	F_82
device_node	,	V_101
"rockchip,usb3tousb2-en"	,	L_10
mutex_unlock	,	F_64
"no tcphy_rst reset control found\n"	,	L_24
flip	,	V_30
usb3phy_reg	,	V_19
devm_ioremap_resource	,	F_80
u8	,	T_3
"tcpdcore"	,	L_15
cfg	,	V_43
i	,	V_3
TX_DIAG_TX_DRV	,	F_41
tcphy_get_mode	,	F_57
uphy_rst	,	V_58
"rockchip,grf"	,	L_13
mutex_lock	,	F_62
err_wait_pma	,	V_62
platform_device	,	V_99
for_each_available_child_of_node	,	F_85
DP_PLL_ENABLE	,	V_14
CLK_PLL_MASK	,	V_8
XCVR_PSM_RCTRL	,	F_28
enable_bit	,	V_25
dp	,	V_71
clk_ref	,	V_48
reg	,	V_20
XCVR_DIAG_LANE_FCM_EN_MGN	,	F_3
reset_control_assert	,	F_54
ret	,	V_45
rdata2	,	V_31
res	,	V_106
"usb3-port"	,	L_27
unlock	,	V_87
TX_PSC_A0	,	F_11
en	,	V_21
TXDA_COEFF_CALC_CTRL	,	V_39
TX_PSC_A2	,	F_13
PHY_MODE_SET_TIMEOUT	,	V_60
"could not get uphy core clock\n"	,	L_16
TX_PSC_A1	,	F_12
TX_PSC_A3	,	F_14
ETIMEDOUT	,	V_61
"Failed to prepare_enable ref clock\n"	,	L_2
MODE_DFP_DP	,	V_52
"could not get uphy ref clock\n"	,	L_18
dp_pll_cfg	,	V_17
rockchip_usb3_phy_power_off	,	F_65
name	,	V_94
platform_get_resource	,	F_79
PMA_CMN_CTRL1	,	V_6
PIN_ASSIGN_C_E	,	V_53
"wait pma ready timeout\n"	,	L_3
timeout	,	V_82
dev_err	,	F_51
of_property_read_u32_array	,	F_69
regmap_write	,	F_44
usb3_pll_cfg	,	V_10
RX_SIGDET_HL_FILT_TMR	,	F_23
grf_regs	,	V_26
mask	,	V_22
XCVR_DIAG_PLLDRC_CTRL	,	F_42
devm_clk_get	,	F_74
"uphy-pipe"	,	L_21
clk_disable_unprepare	,	F_55
extcon	,	V_66
BIT	,	F_46
rockchip_usb3phy_port_cfg	,	V_42
rockchip_typec_phy_remove	,	F_90
tcphy_dp_aux_set_flip	,	F_45
typec_phy_pre_init	,	F_76
new_mode	,	V_83
extcon_get_edev_by_phandle	,	F_83
base	,	V_5
DP_PLL_DATA_RATE_RBR	,	V_15
ENOMEM	,	V_108
EXTCON_PROP_USB_TYPEC_POLARITY	,	V_79
phy_get_drvdata	,	F_61
PIN_ASSIGN_D_F	,	V_55
rockchip_usb3_phy_power_on	,	F_60
phy_provider	,	V_104
"failed to create phy: %s\n"	,	L_28
property	,	V_68
lock	,	V_84
id	,	V_69
"Can not parse %s\n"	,	L_8
extcon_get_state	,	F_58
val	,	V_24
CMN_READY	,	V_59
rockchip_dp_phy_power_on	,	F_66
"no pipe_rst reset control found\n"	,	L_22
child_np	,	V_103
rockchip_usb3_phy_ops	,	V_112
RX_DIAG_SIGDET_TUNE	,	F_25
DP_CLK_CTL	,	V_16
MODE_DISCONNECT	,	V_86
external_psm	,	V_98
syscon_regmap_lookup_by_phandle	,	F_71
ENODEV	,	V_88
"failed to wait TCPHY enter A0\n"	,	L_7
usb3tousb2_en	,	V_97
rockchip_dp_phy_ops	,	V_111
DP_MODE_ENTER_A2	,	V_56
tcphy_cfg_24m	,	F_1
DP_MODE_CTL	,	V_57
extcon_dev	,	V_64
tcphy_rst	,	V_50
pm_runtime_disable	,	F_91
EXTCON_USB	,	V_72
u16	,	T_2
clk_prepare_enable	,	F_50
"rockchip,external-psm"	,	L_11
extcon_get_property	,	F_59
rdata	,	V_4
EPROBE_DEFER	,	V_110
devm_phy_create	,	F_87
tx_ana_ctrl_reg_1	,	V_28
DP_MODE_ENTER_A0	,	V_91
PHY_DP_TX_CTL	,	V_34
"uphy"	,	L_19
phy	,	V_80
property_enable	,	F_43
tcphy_rx_usb3_cfg_lane	,	F_17
write_enable	,	V_23
TX_TXCC_MGNFS_MULT_110	,	F_34
"dp-port"	,	L_26
TXDA_CYA_AUXDA_CYA	,	V_40
pipe_rst	,	V_63
mode	,	V_41
pipe_status	,	V_81
pdev	,	V_100
TX_TXCC_MGNFS_MULT_101	,	F_33
TX_TXCC_MGNFS_MULT_100	,	F_32
u32	,	T_1
"could not find grf dt node\n"	,	L_14
MODE_UFP_USB	,	V_76
"rockchip,pipe-status"	,	L_12
RX_PSC_CAL	,	F_22
buffer	,	V_95
MODE_DFP_USB	,	V_74
intval	,	V_78
offset	,	V_27
resource	,	V_105
clk_core	,	V_46
PTR_ERR	,	F_73
TX_TXCC_CAL_SCLR_MULT	,	F_40
TX_ANA_CTRL_REG_3	,	V_38
TX_ANA_CTRL_REG_4	,	V_37
EXTCON_DISP_DP	,	V_73
TX_ANA_CTRL_REG_1	,	V_29
TX_ANA_CTRL_REG_2	,	V_35
XCVR_DIAG_BIDI_CTRL	,	F_16
TX_ANA_CTRL_REG_5	,	V_36
"get polarity property failed\n"	,	L_5
of_phy_simple_xlate	,	V_113
rockchip_dp_phy_power_off	,	F_67
edev	,	V_65
platform_set_drvdata	,	F_81
devm_kzalloc	,	F_78
np	,	V_102
"uphy-tcphy"	,	L_23
"rockchip,typec-conn-dir"	,	L_9
TX_TXCC_MGNFS_MULT_011	,	F_31
TX_TXCC_MGNFS_MULT_010	,	F_30
DP_PLL_CLOCK_ENABLE	,	V_13
devm_reset_control_get	,	F_75
RX_PSC_A1	,	F_19
RX_PSC_A2	,	F_20
RX_PSC_A3	,	F_21
TX_TXCC_MGNFS_MULT_001	,	F_29
CLK_PLL_CONFIG	,	V_9
PMA_LANE_CFG	,	V_54
tcphy_dp_aux_calibration	,	F_47
phy_set_drvdata	,	F_88
readx_poll_timeout	,	F_53
addr	,	V_12
IORESOURCE_MEM	,	V_109
value	,	V_11
"Failed to prepare_enable core clock\n"	,	L_1
lane	,	V_18
RX_PSC_A0	,	F_18
pm_runtime_enable	,	F_84
readl	,	F_6
extcon_property_value	,	V_67
"Invalid or missing extcon\n"	,	L_25
writel	,	F_2
TX_RCVDET_EN_TMR	,	F_4
TX_RCVDET_ST_TMR	,	F_5
"tcpdphy-ref"	,	L_17
TX_TXCC_MGNFS_MULT_000	,	F_15
unlock_ret	,	V_85
RX_REE_CTRL_DATA_MASK	,	F_24
TX_TXCC_MGNFS_MULT_111	,	F_35
TX_DIG_CTRL_REG_2	,	V_32
port_cfgs	,	V_44
EXTCON_USB_HOST	,	V_75
ufp	,	V_70
IS_ERR	,	F_72
