module nandgate_tb;

reg a, b;
wire y;

nandgate test(y,a,b);
initial

begin
#0 a=0;b=0;
#10 a=1;b=0;
#10 a=0;b=1;
#10 a=1;b=1;
#10 a=0;b=0;
end
initial

begin
$monitor($time,"a=%b, b=%b,y=%b",a,b,y);
end
initial

begin
$dumpfile("nandgate.vcd");
$dumpvars(0,test);
end

endmodule