{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678169689072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678169689073 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RCB_FPGA_3_1 10M40DCF256I7G " "Selected device 10M40DCF256I7G for design \"RCB_FPGA_3_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678169689087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678169689136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678169689136 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll2:inst5\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll2:inst5\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:inst5\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll2:inst5\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/db/pll2_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1678169689206 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:inst5\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[1\] 1 100 0 0 " "Implementing clock multiplication of 1, clock division of 100, and phase shift of 0 degrees (0 ps) for pll2:inst5\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll2_altpll.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/db/pll2_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1678169689206 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/db/pll2_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1678169689206 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678169689430 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678169689437 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF256A7G " "Device 10M08DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF256I7G " "Device 10M08DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DCF256A7G " "Device 10M04DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DCF256A7P " "Device 10M04DCF256A7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DCF256I7G " "Device 10M04DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF256A7G " "Device 10M16DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF256C7G " "Device 10M16DCF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF256I7G " "Device 10M16DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF256A7G " "Device 10M25DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF256C7G " "Device 10M25DCF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF256I7G " "Device 10M25DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF256A7G " "Device 10M50DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF256C7G " "Device 10M50DCF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF256I7G " "Device 10M50DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF256A7G " "Device 10M40DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF256C7G " "Device 10M40DCF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678169689597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1678169689597 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 1537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678169689602 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ H3 " "Pin ~ALTERA_TCK~ is reserved at location H3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 1539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678169689602 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ G1 " "Pin ~ALTERA_TDI~ is reserved at location G1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 1541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678169689602 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H1 " "Pin ~ALTERA_TDO~ is reserved at location H1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 1543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678169689602 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 1545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678169689602 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 1547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678169689602 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F7 " "Pin ~ALTERA_nSTATUS~ is reserved at location F7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 1549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678169689602 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E7 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 1551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678169689602 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1678169689602 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678169689603 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678169689603 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678169689603 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678169689603 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678169689605 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RCB_FPGA_3_1.sdc " "Synopsys Design Constraints File file not found: 'RCB_FPGA_3_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678169691141 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678169691141 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678169691146 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1678169691148 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678169691165 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1678169691166 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678169691166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:inst5\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll2:inst5\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678169691263 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/db/pll2_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678169691263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:inst5\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll2:inst5\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678169691263 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/db/pll2_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678169691263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rcb_top:inst\|rst_n_syn  " "Automatically promoted node rcb_top:inst\|rst_n_syn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678169691263 ""}  } { { "source/rcb_top.v" "" { Text "C:/TracePCB/RCB/RCB_FPGA/source/rcb_top.v" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678169691263 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678169691987 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678169691989 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678169691989 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678169691991 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678169691995 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678169691998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678169691998 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678169692000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678169692080 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678169692082 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678169692082 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678169692514 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1678169692521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678169694038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678169694275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678169694304 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678169695260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678169695260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678169696385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678169698506 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678169698506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678169698801 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1678169698801 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678169698801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678169698804 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678169699021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678169699041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678169699751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678169699752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678169700694 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678169701682 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1678169702302 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "97 MAX 10 " "97 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso 3.3-V LVTTL B3 " "Pin miso uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { miso } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miso" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { -128 1088 1264 -112 "miso" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "estop_status 3.3 V Schmitt Trigger M8 " "Pin estop_status uses I/O standard 3.3 V Schmitt Trigger at M8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { estop_status } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "estop_status" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 800 504 672 816 "estop_status" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sync 3.3-V LVTTL P10 " "Pin sync uses I/O standard 3.3-V LVTTL at P10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sync } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sync" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1008 504 672 1024 "sync" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "left_robot_rx 3.3 V Schmitt Trigger B15 " "Pin left_robot_rx uses I/O standard 3.3 V Schmitt Trigger at B15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { left_robot_rx } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left_robot_rx" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1024 504 672 1040 "left_robot_rx" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "right_robot_rx 3.3 V Schmitt Trigger B16 " "Pin right_robot_rx uses I/O standard 3.3 V Schmitt Trigger at B16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { right_robot_rx } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "right_robot_rx" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1040 504 672 1056 "right_robot_rx" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_spare2 3.3 V Schmitt Trigger B13 " "Pin fpga_spare2 uses I/O standard 3.3 V Schmitt Trigger at B13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fpga_spare2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_spare2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1056 504 672 1072 "fpga_spare2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_spare3 3.3 V Schmitt Trigger E10 " "Pin fpga_spare3 uses I/O standard 3.3 V Schmitt Trigger at E10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fpga_spare3 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_spare3" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1072 504 672 1088 "fpga_spare3" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_spare4 3.3 V Schmitt Trigger F10 " "Pin fpga_spare4 uses I/O standard 3.3 V Schmitt Trigger at F10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fpga_spare4 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_spare4" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1088 504 672 1104 "fpga_spare4" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_spare5 3.3 V Schmitt Trigger H16 " "Pin fpga_spare5 uses I/O standard 3.3 V Schmitt Trigger at H16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fpga_spare5 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_spare5" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1104 504 672 1120 "fpga_spare5" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_spare6 3.3 V Schmitt Trigger D16 " "Pin fpga_spare6 uses I/O standard 3.3 V Schmitt Trigger at D16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fpga_spare6 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_spare6" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1120 504 672 1136 "fpga_spare6" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_spare7 3.3 V Schmitt Trigger C15 " "Pin fpga_spare7 uses I/O standard 3.3 V Schmitt Trigger at C15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fpga_spare7 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_spare7" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1136 504 672 1152 "fpga_spare7" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_spare8 3.3 V Schmitt Trigger L16 " "Pin fpga_spare8 uses I/O standard 3.3 V Schmitt Trigger at L16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fpga_spare8 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_spare8" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1152 504 672 1168 "fpga_spare8" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_spare9 3.3 V Schmitt Trigger M7 " "Pin fpga_spare9 uses I/O standard 3.3 V Schmitt Trigger at M7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fpga_spare9 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_spare9" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1168 504 672 1184 "fpga_spare9" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_spare10 3.3 V Schmitt Trigger L8 " "Pin fpga_spare10 uses I/O standard 3.3 V Schmitt Trigger at L8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fpga_spare10 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_spare10" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1184 504 672 1200 "fpga_spare10" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_spare11 3.3 V Schmitt Trigger J11 " "Pin fpga_spare11 uses I/O standard 3.3 V Schmitt Trigger at J11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fpga_spare11 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_spare11" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1200 504 672 1216 "fpga_spare11" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_spare12 3.3 V Schmitt Trigger E14 " "Pin fpga_spare12 uses I/O standard 3.3 V Schmitt Trigger at E14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fpga_spare12 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_spare12" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1216 504 672 1232 "fpga_spare12" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "teensy_fpga4 3.3-V LVTTL J3 " "Pin teensy_fpga4 uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { teensy_fpga4 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "teensy_fpga4" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1232 504 672 1248 "teensy_fpga4" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "teensy_fpga5 3.3-V LVTTL R12 " "Pin teensy_fpga5 uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { teensy_fpga5 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "teensy_fpga5" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1248 504 672 1264 "teensy_fpga5" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_spare13 3.3 V Schmitt Trigger A13 " "Pin fpga_spare13 uses I/O standard 3.3 V Schmitt Trigger at A13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fpga_spare13 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_spare13" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1264 504 672 1280 "fpga_spare13" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_SPARE_IO0 3.3 V Schmitt Trigger J16 " "Pin MICCB_SPARE_IO0 uses I/O standard 3.3 V Schmitt Trigger at J16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { MICCB_SPARE_IO0 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_SPARE_IO0" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1280 480 672 1296 "MICCB_SPARE_IO0" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_SPARE_IO1 3.3 V Schmitt Trigger K15 " "Pin MICCB_SPARE_IO1 uses I/O standard 3.3 V Schmitt Trigger at K15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { MICCB_SPARE_IO1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_SPARE_IO1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 1296 480 672 1312 "MICCB_SPARE_IO1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "teensy_estop_open_req 3.3-V LVTTL T11 " "Pin teensy_estop_open_req uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { teensy_estop_open_req } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "teensy_estop_open_req" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 768 464 672 784 "teensy_estop_open_req" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "teensy_open_elo_req 3.3-V LVTTL R10 " "Pin teensy_open_elo_req uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { teensy_open_elo_req } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "teensy_open_elo_req" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 784 472 672 800 "teensy_open_elo_req" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_100m 3.3-V LVTTL L3 " "Pin clk_100m uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { clk_100m } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_100m" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { -264 192 360 -248 "clk_100m" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sclk 3.3 V Schmitt Trigger A3 " "Pin sclk uses I/O standard 3.3 V Schmitt Trigger at A3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sclk } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sclk" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { -80 504 672 -64 "sclk" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cs_n 3.3 V Schmitt Trigger A4 " "Pin cs_n uses I/O standard 3.3 V Schmitt Trigger at A4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { cs_n } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cs_n" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { -64 504 672 -48 "cs_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL D9 " "Pin rst_n uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { -96 504 672 -80 "rst_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi 3.3 V Schmitt Trigger A2 " "Pin mosi uses I/O standard 3.3 V Schmitt Trigger at A2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { mosi } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mosi" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { -48 504 672 -32 "mosi" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_d_sens3_in2 3.3 V Schmitt Trigger F12 " "Pin wheel_d_sens3_in2 uses I/O standard 3.3 V Schmitt Trigger at F12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_d_sens3_in2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_d_sens3_in2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 384 480 672 400 "wheel_d_sens3_in2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_d_sens3_in1 3.3 V Schmitt Trigger F11 " "Pin wheel_d_sens3_in1 uses I/O standard 3.3 V Schmitt Trigger at F11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_d_sens3_in1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_d_sens3_in1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 400 480 672 416 "wheel_d_sens3_in1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_d_sens2_in2 3.3 V Schmitt Trigger C12 " "Pin wheel_d_sens2_in2 uses I/O standard 3.3 V Schmitt Trigger at C12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_d_sens2_in2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_d_sens2_in2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 416 480 672 432 "wheel_d_sens2_in2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_d_sens2_in1 3.3 V Schmitt Trigger C13 " "Pin wheel_d_sens2_in1 uses I/O standard 3.3 V Schmitt Trigger at C13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_d_sens2_in1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_d_sens2_in1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 432 480 672 448 "wheel_d_sens2_in1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_d_sens1_in2 3.3 V Schmitt Trigger E11 " "Pin wheel_d_sens1_in2 uses I/O standard 3.3 V Schmitt Trigger at E11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_d_sens1_in2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_d_sens1_in2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 448 480 672 464 "wheel_d_sens1_in2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sp2_single_ended_1_0\[1\] 3.3-V LVTTL P4 " "Pin sp2_single_ended_1_0\[1\] uses I/O standard 3.3-V LVTTL at P4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sp2_single_ended_1_0[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sp2_single_ended_1_0\[1\]" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 816 440 672 832 "sp2_single_ended_1_0" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_d_sens1_in1 3.3 V Schmitt Trigger D12 " "Pin wheel_d_sens1_in1 uses I/O standard 3.3 V Schmitt Trigger at D12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_d_sens1_in1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_d_sens1_in1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 464 480 672 480 "wheel_d_sens1_in1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sp2_single_ended_1_0\[0\] 3.3-V LVTTL N5 " "Pin sp2_single_ended_1_0\[0\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sp2_single_ended_1_0[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sp2_single_ended_1_0\[0\]" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 816 440 672 832 "sp2_single_ended_1_0" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_c_sens3_in2 3.3 V Schmitt Trigger A6 " "Pin wheel_c_sens3_in2 uses I/O standard 3.3 V Schmitt Trigger at A6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_c_sens3_in2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_c_sens3_in2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 480 480 672 496 "wheel_c_sens3_in2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_c_sens3_in1 3.3 V Schmitt Trigger A7 " "Pin wheel_c_sens3_in1 uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_c_sens3_in1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_c_sens3_in1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 496 480 672 512 "wheel_c_sens3_in1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_c_sens2_in2 3.3 V Schmitt Trigger C6 " "Pin wheel_c_sens2_in2 uses I/O standard 3.3 V Schmitt Trigger at C6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_c_sens2_in2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_c_sens2_in2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 512 480 672 528 "wheel_c_sens2_in2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_c_sens2_in1 3.3 V Schmitt Trigger B6 " "Pin wheel_c_sens2_in1 uses I/O standard 3.3 V Schmitt Trigger at B6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_c_sens2_in1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_c_sens2_in1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 528 480 672 544 "wheel_c_sens2_in1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fan1_tacho 3.3 V Schmitt Trigger H12 " "Pin fan1_tacho uses I/O standard 3.3 V Schmitt Trigger at H12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fan1_tacho } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fan1_tacho" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 976 504 672 992 "fan1_tacho" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fan2_tacho 3.3 V Schmitt Trigger G14 " "Pin fan2_tacho uses I/O standard 3.3 V Schmitt Trigger at G14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fan2_tacho } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fan2_tacho" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 992 504 672 1008 "fan2_tacho" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "right_drape_close2_nc 3.3 V Schmitt Trigger M2 " "Pin right_drape_close2_nc uses I/O standard 3.3 V Schmitt Trigger at M2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { right_drape_close2_nc } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "right_drape_close2_nc" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 176 464 672 192 "right_drape_close2_nc" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_c_sens1_in2 3.3 V Schmitt Trigger A8 " "Pin wheel_c_sens1_in2 uses I/O standard 3.3 V Schmitt Trigger at A8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_c_sens1_in2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_c_sens1_in2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 544 480 672 560 "wheel_c_sens1_in2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sp2_diff_pair_1_0\[1\] 3.3-V LVTTL R4 " "Pin sp2_diff_pair_1_0\[1\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sp2_diff_pair_1_0[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sp2_diff_pair_1_0\[1\]" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 832 464 672 848 "sp2_diff_pair_1_0" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "right_drape_close2_no 3.3 V Schmitt Trigger L2 " "Pin right_drape_close2_no uses I/O standard 3.3 V Schmitt Trigger at L2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { right_drape_close2_no } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "right_drape_close2_no" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 192 464 672 208 "right_drape_close2_no" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_c_sens1_in1 3.3 V Schmitt Trigger B9 " "Pin wheel_c_sens1_in1 uses I/O standard 3.3 V Schmitt Trigger at B9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_c_sens1_in1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_c_sens1_in1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 560 480 672 576 "wheel_c_sens1_in1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sp2_diff_pair_1_0\[0\] 3.3-V LVTTL P5 " "Pin sp2_diff_pair_1_0\[0\] uses I/O standard 3.3-V LVTTL at P5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sp2_diff_pair_1_0[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sp2_diff_pair_1_0\[0\]" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 832 464 672 848 "sp2_diff_pair_1_0" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "right_drape_close1_nc 3.3 V Schmitt Trigger J6 " "Pin right_drape_close1_nc uses I/O standard 3.3 V Schmitt Trigger at J6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { right_drape_close1_nc } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "right_drape_close1_nc" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 208 464 672 224 "right_drape_close1_nc" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_b_sens3_in2 3.3 V Schmitt Trigger A9 " "Pin wheel_b_sens3_in2 uses I/O standard 3.3 V Schmitt Trigger at A9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_b_sens3_in2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_b_sens3_in2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 576 480 672 592 "wheel_b_sens3_in2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "right_drape_close1_no 3.3 V Schmitt Trigger K6 " "Pin right_drape_close1_no uses I/O standard 3.3 V Schmitt Trigger at K6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { right_drape_close1_no } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "right_drape_close1_no" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 224 464 672 240 "right_drape_close1_no" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_b_sens3_in1 3.3 V Schmitt Trigger A10 " "Pin wheel_b_sens3_in1 uses I/O standard 3.3 V Schmitt Trigger at A10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_b_sens3_in1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_b_sens3_in1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 592 480 672 608 "wheel_b_sens3_in1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "right_drape_open_nc 3.3 V Schmitt Trigger N2 " "Pin right_drape_open_nc uses I/O standard 3.3 V Schmitt Trigger at N2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { right_drape_open_nc } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "right_drape_open_nc" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 240 472 672 256 "right_drape_open_nc" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_b_sens2_in2 3.3 V Schmitt Trigger B8 " "Pin wheel_b_sens2_in2 uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_b_sens2_in2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_b_sens2_in2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 608 480 672 624 "wheel_b_sens2_in2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sp1_single_ended_1_0\[1\] 3.3-V LVTTL P9 " "Pin sp1_single_ended_1_0\[1\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sp1_single_ended_1_0[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sp1_single_ended_1_0\[1\]" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 848 440 672 864 "sp1_single_ended_1_0" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "right_drape_open_no 3.3 V Schmitt Trigger P1 " "Pin right_drape_open_no uses I/O standard 3.3 V Schmitt Trigger at P1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { right_drape_open_no } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "right_drape_open_no" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 256 472 672 272 "right_drape_open_no" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_b_sens2_in1 3.3 V Schmitt Trigger B7 " "Pin wheel_b_sens2_in1 uses I/O standard 3.3 V Schmitt Trigger at B7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_b_sens2_in1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_b_sens2_in1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 624 480 672 640 "wheel_b_sens2_in1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sp1_single_ended_1_0\[0\] 3.3-V LVTTL P8 " "Pin sp1_single_ended_1_0\[0\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sp1_single_ended_1_0[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sp1_single_ended_1_0\[0\]" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 848 440 672 864 "sp1_single_ended_1_0" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "right_plunger_nc 3.3 V Schmitt Trigger P14 " "Pin right_plunger_nc uses I/O standard 3.3 V Schmitt Trigger at P14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { right_plunger_nc } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "right_plunger_nc" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { -16 496 672 0 "right_plunger_nc" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_b_sens1_in2 3.3 V Schmitt Trigger A12 " "Pin wheel_b_sens1_in2 uses I/O standard 3.3 V Schmitt Trigger at A12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_b_sens1_in2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_b_sens1_in2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 640 480 672 656 "wheel_b_sens1_in2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "right_plunger_no 3.3 V Schmitt Trigger R14 " "Pin right_plunger_no uses I/O standard 3.3 V Schmitt Trigger at R14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { right_plunger_no } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "right_plunger_no" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 0 496 672 16 "right_plunger_no" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_b_sens1_in1 3.3 V Schmitt Trigger A11 " "Pin wheel_b_sens1_in1 uses I/O standard 3.3 V Schmitt Trigger at A11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_b_sens1_in1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_b_sens1_in1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 656 480 672 672 "wheel_b_sens1_in1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "left_drape_close2_nc 3.3 V Schmitt Trigger K5 " "Pin left_drape_close2_nc uses I/O standard 3.3 V Schmitt Trigger at K5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { left_drape_close2_nc } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left_drape_close2_nc" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 272 472 672 288 "left_drape_close2_nc" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_a_sens3_in2 3.3 V Schmitt Trigger C10 " "Pin wheel_a_sens3_in2 uses I/O standard 3.3 V Schmitt Trigger at C10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_a_sens3_in2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_a_sens3_in2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 672 480 672 688 "wheel_a_sens3_in2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "left_plunger_nc 3.3 V Schmitt Trigger L11 " "Pin left_plunger_nc uses I/O standard 3.3 V Schmitt Trigger at L11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { left_plunger_nc } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left_plunger_nc" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 16 496 672 32 "left_plunger_nc" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "left_drape_close2_no 3.3 V Schmitt Trigger L6 " "Pin left_drape_close2_no uses I/O standard 3.3 V Schmitt Trigger at L6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { left_drape_close2_no } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left_drape_close2_no" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 288 472 672 304 "left_drape_close2_no" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_a_sens3_in1 3.3 V Schmitt Trigger B11 " "Pin wheel_a_sens3_in1 uses I/O standard 3.3 V Schmitt Trigger at B11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_a_sens3_in1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_a_sens3_in1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 688 480 672 704 "wheel_a_sens3_in1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "left_plunger_no 3.3 V Schmitt Trigger P15 " "Pin left_plunger_no uses I/O standard 3.3 V Schmitt Trigger at P15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { left_plunger_no } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left_plunger_no" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 32 496 672 48 "left_plunger_no" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_rod2_out1 3.3 V Schmitt Trigger F16 " "Pin wheel_rod2_out1 uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_rod2_out1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_rod2_out1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 912 496 672 928 "wheel_rod2_out1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "left_drape_close1_nc 3.3 V Schmitt Trigger M1 " "Pin left_drape_close1_nc uses I/O standard 3.3 V Schmitt Trigger at M1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { left_drape_close1_nc } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left_drape_close1_nc" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 304 472 672 320 "left_drape_close1_nc" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_a_sens2_in2 3.3 V Schmitt Trigger B12 " "Pin wheel_a_sens2_in2 uses I/O standard 3.3 V Schmitt Trigger at B12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_a_sens2_in2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_a_sens2_in2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 704 480 672 720 "wheel_a_sens2_in2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_driver_do\[3\] 3.3 V Schmitt Trigger R6 " "Pin wheel_driver_do\[3\] uses I/O standard 3.3 V Schmitt Trigger at R6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_driver_do[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_driver_do\[3\]" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 368 472 672 384 "wheel_driver_do" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "right_tool_ex_nc 3.3 V Schmitt Trigger P16 " "Pin right_tool_ex_nc uses I/O standard 3.3 V Schmitt Trigger at P16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { right_tool_ex_nc } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "right_tool_ex_nc" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 48 496 672 64 "right_tool_ex_nc" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "left_drape_close1_no 3.3 V Schmitt Trigger N1 " "Pin left_drape_close1_no uses I/O standard 3.3 V Schmitt Trigger at N1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { left_drape_close1_no } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left_drape_close1_no" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 320 472 672 336 "left_drape_close1_no" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_a_sens2_in1 3.3 V Schmitt Trigger E9 " "Pin wheel_a_sens2_in1 uses I/O standard 3.3 V Schmitt Trigger at E9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_a_sens2_in1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_a_sens2_in1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 720 480 672 736 "wheel_a_sens2_in1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "right_spare_diff_1 3.3-V LVTTL B4 " "Pin right_spare_diff_1 uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { right_spare_diff_1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "right_spare_diff_1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 880 488 672 896 "right_spare_diff_1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_driver_do\[2\] 3.3 V Schmitt Trigger D15 " "Pin wheel_driver_do\[2\] uses I/O standard 3.3 V Schmitt Trigger at D15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_driver_do[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_driver_do\[2\]" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 368 472 672 384 "wheel_driver_do" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "right_tool_ex_no 3.3 V Schmitt Trigger N16 " "Pin right_tool_ex_no uses I/O standard 3.3 V Schmitt Trigger at N16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { right_tool_ex_no } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "right_tool_ex_no" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 64 496 672 80 "right_tool_ex_no" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_rod2_out2 3.3 V Schmitt Trigger G11 " "Pin wheel_rod2_out2 uses I/O standard 3.3 V Schmitt Trigger at G11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_rod2_out2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_rod2_out2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 928 496 672 944 "wheel_rod2_out2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sp1_diff_pair_1_0\[1\] 3.3-V LVTTL L7 " "Pin sp1_diff_pair_1_0\[1\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sp1_diff_pair_1_0[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sp1_diff_pair_1_0\[1\]" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 864 464 672 880 "sp1_diff_pair_1_0" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_driver_do\[1\] 3.3 V Schmitt Trigger C14 " "Pin wheel_driver_do\[1\] uses I/O standard 3.3 V Schmitt Trigger at C14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_driver_do[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_driver_do\[1\]" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 368 472 672 384 "wheel_driver_do" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "left_tool_ex_nc 3.3 V Schmitt Trigger K11 " "Pin left_tool_ex_nc uses I/O standard 3.3 V Schmitt Trigger at K11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { left_tool_ex_nc } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left_tool_ex_nc" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 80 496 672 96 "left_tool_ex_nc" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "right_drape_sw_state 3.3 V Schmitt Trigger J15 " "Pin right_drape_sw_state uses I/O standard 3.3 V Schmitt Trigger at J15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { right_drape_sw_state } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "right_drape_sw_state" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 112 472 672 128 "right_drape_sw_state" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_rod1_out1 3.3 V Schmitt Trigger G15 " "Pin wheel_rod1_out1 uses I/O standard 3.3 V Schmitt Trigger at G15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_rod1_out1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_rod1_out1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 944 496 672 960 "wheel_rod1_out1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_a_sens1_in2 3.3 V Schmitt Trigger F9 " "Pin wheel_a_sens1_in2 uses I/O standard 3.3 V Schmitt Trigger at F9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_a_sens1_in2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_a_sens1_in2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 736 480 672 752 "wheel_a_sens1_in2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "right_drape_em_state 3.3 V Schmitt Trigger H15 " "Pin right_drape_em_state uses I/O standard 3.3 V Schmitt Trigger at H15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { right_drape_em_state } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "right_drape_em_state" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 144 472 672 160 "right_drape_em_state" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "left_drape_open_nc 3.3 V Schmitt Trigger N3 " "Pin left_drape_open_nc uses I/O standard 3.3 V Schmitt Trigger at N3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { left_drape_open_nc } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left_drape_open_nc" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 336 480 672 352 "left_drape_open_nc" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "left_spare_diff_1 3.3 V Schmitt Trigger L12 " "Pin left_spare_diff_1 uses I/O standard 3.3 V Schmitt Trigger at L12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { left_spare_diff_1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left_spare_diff_1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 896 488 672 912 "left_spare_diff_1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sp1_diff_pair_1_0\[0\] 3.3-V LVTTL M6 " "Pin sp1_diff_pair_1_0\[0\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sp1_diff_pair_1_0[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sp1_diff_pair_1_0\[0\]" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 864 464 672 880 "sp1_diff_pair_1_0" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_driver_do\[0\] 3.3 V Schmitt Trigger D14 " "Pin wheel_driver_do\[0\] uses I/O standard 3.3 V Schmitt Trigger at D14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_driver_do[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_driver_do\[0\]" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 368 472 672 384 "wheel_driver_do" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "left_tool_ex_no 3.3 V Schmitt Trigger K14 " "Pin left_tool_ex_no uses I/O standard 3.3 V Schmitt Trigger at K14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { left_tool_ex_no } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left_tool_ex_no" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 96 496 672 112 "left_tool_ex_no" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "left_drape_sw_state 3.3 V Schmitt Trigger R5 " "Pin left_drape_sw_state uses I/O standard 3.3 V Schmitt Trigger at R5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { left_drape_sw_state } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left_drape_sw_state" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 128 472 672 144 "left_drape_sw_state" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pow 3.3 V Schmitt Trigger R11 " "Pin pow uses I/O standard 3.3 V Schmitt Trigger at R11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { pow } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pow" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { -32 504 672 -16 "pow" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_rod1_out2 3.3 V Schmitt Trigger G16 " "Pin wheel_rod1_out2 uses I/O standard 3.3 V Schmitt Trigger at G16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_rod1_out2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_rod1_out2" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 960 496 672 976 "wheel_rod1_out2" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "left_drape_em_state 3.3 V Schmitt Trigger T5 " "Pin left_drape_em_state uses I/O standard 3.3 V Schmitt Trigger at T5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { left_drape_em_state } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left_drape_em_state" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 160 472 672 176 "left_drape_em_state" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "left_drape_open_no 3.3 V Schmitt Trigger N4 " "Pin left_drape_open_no uses I/O standard 3.3 V Schmitt Trigger at N4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { left_drape_open_no } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left_drape_open_no" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 352 480 672 368 "left_drape_open_no" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wheel_a_sens1_in1 3.3 V Schmitt Trigger C9 " "Pin wheel_a_sens1_in1 uses I/O standard 3.3 V Schmitt Trigger at C9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { wheel_a_sens1_in1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wheel_a_sens1_in1" } } } } { "RCB_FPGA.bdf" "" { Schematic "C:/TracePCB/RCB/RCB_FPGA/RCB_FPGA.bdf" { { 752 480 672 768 "wheel_a_sens1_in1" "" } } } } { "temporary_test_loc" "" { Generic "C:/TracePCB/RCB/RCB_FPGA/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678169702364 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1678169702364 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TracePCB/RCB/RCB_FPGA/output_files/RCB_FPGA_3_1.fit.smsg " "Generated suppressed messages file C:/TracePCB/RCB/RCB_FPGA/output_files/RCB_FPGA_3_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678169702488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5949 " "Peak virtual memory: 5949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678169703043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  7 08:15:03 2023 " "Processing ended: Tue Mar  7 08:15:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678169703043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678169703043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678169703043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678169703043 ""}
