// Seed: 1213586917
module module_0 (
    input tri id_0,
    input tri id_1
);
  assign id_3 = 1;
  assign id_3 = 1;
  generate
    assign id_3 = 1;
  endgenerate
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input supply0 id_2,
    input tri1 id_3,
    output uwire id_4,
    input wand id_5,
    output tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    input wand id_9,
    output wor id_10,
    output tri id_11,
    input uwire id_12,
    input supply0 id_13,
    input supply0 id_14
);
  wire id_16;
  module_0(
      id_9, id_5
  );
endmodule
