{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665438552315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665438552315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 10 17:49:12 2022 " "Processing started: Mon Oct 10 17:49:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665438552315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1665438552315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LA3_Control-Signals-Logic -c control_signals_logic --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off LA3_Control-Signals-Logic -c control_signals_logic --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1665438552315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1665438552920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1665438552920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-gate_level " "Found design unit 1: testbench-gate_level" {  } { { "SourceCode/testbench.vhd" "" { Text "C:/Users/tyler/dev/Quartus2/LA3_Control-Signals-Logic/SourceCode/testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665438561578 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "SourceCode/testbench.vhd" "" { Text "C:/Users/tyler/dev/Quartus2/LA3_Control-Signals-Logic/SourceCode/testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665438561578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665438561578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-gate_level " "Found design unit 1: mux_2-gate_level" {  } { { "SourceCode/mux_2.vhd" "" { Text "C:/Users/tyler/dev/Quartus2/LA3_Control-Signals-Logic/SourceCode/mux_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665438561581 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "SourceCode/mux_2.vhd" "" { Text "C:/Users/tyler/dev/Quartus2/LA3_Control-Signals-Logic/SourceCode/mux_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665438561581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665438561581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/control_signals_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/control_signals_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_signals_logic-rtl " "Found design unit 1: control_signals_logic-rtl" {  } { { "SourceCode/control_signals_logic.vhd" "" { Text "C:/Users/tyler/dev/Quartus2/LA3_Control-Signals-Logic/SourceCode/control_signals_logic.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665438561585 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_signals_logic " "Found entity 1: control_signals_logic" {  } { { "SourceCode/control_signals_logic.vhd" "" { Text "C:/Users/tyler/dev/Quartus2/LA3_Control-Signals-Logic/SourceCode/control_signals_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665438561585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665438561585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-rtl " "Found design unit 1: d_ff-rtl" {  } { { "SourceCode/d_ff.vhd" "" { Text "C:/Users/tyler/dev/Quartus2/LA3_Control-Signals-Logic/SourceCode/d_ff.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665438561588 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "SourceCode/d_ff.vhd" "" { Text "C:/Users/tyler/dev/Quartus2/LA3_Control-Signals-Logic/SourceCode/d_ff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665438561588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665438561588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_signals_logic " "Elaborating entity \"control_signals_logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1665438561645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_2_0 " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_2_0\"" {  } { { "SourceCode/control_signals_logic.vhd" "mux_2_0" { Text "C:/Users/tyler/dev/Quartus2/LA3_Control-Signals-Logic/SourceCode/control_signals_logic.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665438561647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff d_ff:Z_ff " "Elaborating entity \"d_ff\" for hierarchy \"d_ff:Z_ff\"" {  } { { "SourceCode/control_signals_logic.vhd" "Z_ff" { Text "C:/Users/tyler/dev/Quartus2/LA3_Control-Signals-Logic/SourceCode/control_signals_logic.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665438561649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665438561767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 10 17:49:21 2022 " "Processing ended: Mon Oct 10 17:49:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665438561767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665438561767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665438561767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1665438561767 ""}
