{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 14 14:28:14 2018 " "Info: Processing started: Thu Jun 14 14:28:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off qiangda -c qiangda --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off qiangda -c qiangda --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTAN_COMB_LATCH_NODE" "dat\[1\] " "Warning: Node \"dat\[1\]\" is a latch" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dat\[3\] " "Warning: Node \"dat\[3\]\" is a latch" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dat\[0\] " "Warning: Node \"dat\[0\]\" is a latch" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dat\[2\] " "Warning: Node \"dat\[2\]\" is a latch" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1hz " "Info: Assuming node \"clk1hz\" is an undefined clock" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 3 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk1hz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100khz " "Info: Assuming node \"clk100khz\" is an undefined clock" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 3 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk100khz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cnt\[2\] " "Info: Detected ripple clock \"cnt\[2\]\" as buffer" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "cnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cnt\[0\] " "Info: Detected ripple clock \"cnt\[0\]\" as buffer" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "reduce_or~143 " "Info: Detected gated clock \"reduce_or~143\" as buffer" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "reduce_or~143" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cnt\[1\] " "Info: Detected ripple clock \"cnt\[1\]\" as buffer" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1hz register time_one\[0\] register time_ten\[2\] 169.55 MHz 5.898 ns Internal " "Info: Clock \"clk1hz\" has Internal fmax of 169.55 MHz between source register \"time_one\[0\]\" and destination register \"time_ten\[2\]\" (period= 5.898 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.634 ns + Longest register register " "Info: + Longest register to register delay is 5.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_one\[0\] 1 REG LCFF_X26_Y6_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N1; Fanout = 6; REG Node = 'time_one\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { time_one[0] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.539 ns) 2.453 ns rtl~91 2 COMB LCCOMB_X26_Y5_N28 2 " "Info: 2: + IC(1.914 ns) + CELL(0.539 ns) = 2.453 ns; Loc. = LCCOMB_X26_Y5_N28; Fanout = 2; COMB Node = 'rtl~91'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "2.453 ns" { time_one[0] rtl~91 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.604 ns) 3.758 ns time_ten\[0\]~251 3 COMB LCCOMB_X26_Y5_N24 4 " "Info: 3: + IC(0.701 ns) + CELL(0.604 ns) = 3.758 ns; Loc. = LCCOMB_X26_Y5_N24; Fanout = 4; COMB Node = 'time_ten\[0\]~251'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "1.305 ns" { rtl~91 time_ten[0]~251 } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.855 ns) 5.634 ns time_ten\[2\] 4 REG LCFF_X26_Y6_N31 3 " "Info: 4: + IC(1.021 ns) + CELL(0.855 ns) = 5.634 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 3; REG Node = 'time_ten\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "1.876 ns" { time_ten[0]~251 time_ten[2] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 35.46 % ) " "Info: Total cell delay = 1.998 ns ( 35.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.636 ns ( 64.54 % ) " "Info: Total interconnect delay = 3.636 ns ( 64.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "5.634 ns" { time_one[0] rtl~91 time_ten[0]~251 time_ten[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.634 ns" { time_one[0] rtl~91 time_ten[0]~251 time_ten[2] } { 0.000ns 1.914ns 0.701ns 1.021ns } { 0.000ns 0.539ns 0.604ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1hz destination 3.397 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1hz\" to destination register is 3.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk1hz 1 CLK PIN_71 17 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_71; Fanout = 17; CLK Node = 'clk1hz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { clk1hz } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.666 ns) 3.397 ns time_ten\[2\] 2 REG LCFF_X26_Y6_N31 3 " "Info: 2: + IC(1.787 ns) + CELL(0.666 ns) = 3.397 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 3; REG Node = 'time_ten\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "2.453 ns" { clk1hz time_ten[2] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 47.39 % ) " "Info: Total cell delay = 1.610 ns ( 47.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.787 ns ( 52.61 % ) " "Info: Total interconnect delay = 1.787 ns ( 52.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.397 ns" { clk1hz time_ten[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.397 ns" { clk1hz clk1hz~combout time_ten[2] } { 0.000ns 0.000ns 1.787ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1hz source 3.397 ns - Longest register " "Info: - Longest clock path from clock \"clk1hz\" to source register is 3.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk1hz 1 CLK PIN_71 17 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_71; Fanout = 17; CLK Node = 'clk1hz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { clk1hz } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.666 ns) 3.397 ns time_one\[0\] 2 REG LCFF_X26_Y6_N1 6 " "Info: 2: + IC(1.787 ns) + CELL(0.666 ns) = 3.397 ns; Loc. = LCFF_X26_Y6_N1; Fanout = 6; REG Node = 'time_one\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "2.453 ns" { clk1hz time_one[0] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 47.39 % ) " "Info: Total cell delay = 1.610 ns ( 47.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.787 ns ( 52.61 % ) " "Info: Total interconnect delay = 1.787 ns ( 52.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.397 ns" { clk1hz time_one[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.397 ns" { clk1hz clk1hz~combout time_one[0] } { 0.000ns 0.000ns 1.787ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.397 ns" { clk1hz time_ten[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.397 ns" { clk1hz clk1hz~combout time_ten[2] } { 0.000ns 0.000ns 1.787ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.397 ns" { clk1hz time_one[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.397 ns" { clk1hz clk1hz~combout time_one[0] } { 0.000ns 0.000ns 1.787ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "5.634 ns" { time_one[0] rtl~91 time_ten[0]~251 time_ten[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.634 ns" { time_one[0] rtl~91 time_ten[0]~251 time_ten[2] } { 0.000ns 1.914ns 0.701ns 1.021ns } { 0.000ns 0.539ns 0.604ns 0.855ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.397 ns" { clk1hz time_ten[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.397 ns" { clk1hz clk1hz~combout time_ten[2] } { 0.000ns 0.000ns 1.787ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.397 ns" { clk1hz time_one[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.397 ns" { clk1hz clk1hz~combout time_one[0] } { 0.000ns 0.000ns 1.787ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk100khz register cnt\[1\] register dat\[0\] 213.22 MHz 4.69 ns Internal " "Info: Clock \"clk100khz\" has Internal fmax of 213.22 MHz between source register \"cnt\[1\]\" and destination register \"dat\[0\]\" (period= 4.69 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.868 ns + Longest register register " "Info: + Longest register to register delay is 4.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[1\] 1 REG LCFF_X24_Y5_N31 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y5_N31; Fanout = 13; REG Node = 'cnt\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { cnt[1] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.970 ns) + CELL(0.206 ns) 2.176 ns Select~135 2 COMB LCCOMB_X24_Y5_N10 1 " "Info: 2: + IC(1.970 ns) + CELL(0.206 ns) = 2.176 ns; Loc. = LCCOMB_X24_Y5_N10; Fanout = 1; COMB Node = 'Select~135'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "2.176 ns" { cnt[1] Select~135 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.650 ns) 3.219 ns Select~136 3 COMB LCCOMB_X24_Y5_N28 1 " "Info: 3: + IC(0.393 ns) + CELL(0.650 ns) = 3.219 ns; Loc. = LCCOMB_X24_Y5_N28; Fanout = 1; COMB Node = 'Select~136'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "1.043 ns" { Select~135 Select~136 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.624 ns) 4.868 ns dat\[0\] 4 REG LCCOMB_X24_Y5_N20 7 " "Info: 4: + IC(1.025 ns) + CELL(0.624 ns) = 4.868 ns; Loc. = LCCOMB_X24_Y5_N20; Fanout = 7; REG Node = 'dat\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "1.649 ns" { Select~136 dat[0] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 30.40 % ) " "Info: Total cell delay = 1.480 ns ( 30.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.388 ns ( 69.60 % ) " "Info: Total interconnect delay = 3.388 ns ( 69.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "4.868 ns" { cnt[1] Select~135 Select~136 dat[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.868 ns" { cnt[1] Select~135 Select~136 dat[0] } { 0.000ns 1.970ns 0.393ns 1.025ns } { 0.000ns 0.206ns 0.650ns 0.624ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.929 ns - Smallest " "Info: - Smallest clock skew is 4.929 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 8.386 ns + Shortest register " "Info: + Shortest clock path from clock \"clk100khz\" to destination register is 8.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 15 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 15; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { clk100khz } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.970 ns) 3.761 ns cnt\[0\] 2 REG LCFF_X24_Y5_N15 13 " "Info: 2: + IC(1.847 ns) + CELL(0.970 ns) = 3.761 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 13; REG Node = 'cnt\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "2.817 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.206 ns) 4.670 ns reduce_or~143 3 COMB LCCOMB_X25_Y5_N8 1 " "Info: 3: + IC(0.703 ns) + CELL(0.206 ns) = 4.670 ns; Loc. = LCCOMB_X25_Y5_N8; Fanout = 1; COMB Node = 'reduce_or~143'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "0.909 ns" { cnt[0] reduce_or~143 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.000 ns) 6.827 ns reduce_or~143clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(2.157 ns) + CELL(0.000 ns) = 6.827 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'reduce_or~143clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "2.157 ns" { reduce_or~143 reduce_or~143clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.206 ns) 8.386 ns dat\[0\] 5 REG LCCOMB_X24_Y5_N20 7 " "Info: 5: + IC(1.353 ns) + CELL(0.206 ns) = 8.386 ns; Loc. = LCCOMB_X24_Y5_N20; Fanout = 7; REG Node = 'dat\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "1.559 ns" { reduce_or~143clkctrl dat[0] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.326 ns ( 27.74 % ) " "Info: Total cell delay = 2.326 ns ( 27.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.060 ns ( 72.26 % ) " "Info: Total interconnect delay = 6.060 ns ( 72.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "8.386 ns" { clk100khz cnt[0] reduce_or~143 reduce_or~143clkctrl dat[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.386 ns" { clk100khz clk100khz~combout cnt[0] reduce_or~143 reduce_or~143clkctrl dat[0] } { 0.000ns 0.000ns 1.847ns 0.703ns 2.157ns 1.353ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 3.457 ns - Longest register " "Info: - Longest clock path from clock \"clk100khz\" to source register is 3.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 15 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 15; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { clk100khz } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.666 ns) 3.457 ns cnt\[1\] 2 REG LCFF_X24_Y5_N31 13 " "Info: 2: + IC(1.847 ns) + CELL(0.666 ns) = 3.457 ns; Loc. = LCFF_X24_Y5_N31; Fanout = 13; REG Node = 'cnt\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "2.513 ns" { clk100khz cnt[1] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 46.57 % ) " "Info: Total cell delay = 1.610 ns ( 46.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.847 ns ( 53.43 % ) " "Info: Total interconnect delay = 1.847 ns ( 53.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.457 ns" { clk100khz cnt[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.457 ns" { clk100khz clk100khz~combout cnt[1] } { 0.000ns 0.000ns 1.847ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "8.386 ns" { clk100khz cnt[0] reduce_or~143 reduce_or~143clkctrl dat[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.386 ns" { clk100khz clk100khz~combout cnt[0] reduce_or~143 reduce_or~143clkctrl dat[0] } { 0.000ns 0.000ns 1.847ns 0.703ns 2.157ns 1.353ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.457 ns" { clk100khz cnt[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.457 ns" { clk100khz clk100khz~combout cnt[1] } { 0.000ns 0.000ns 1.847ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.102 ns + " "Info: + Micro setup delay of destination is 2.102 ns" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "4.868 ns" { cnt[1] Select~135 Select~136 dat[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.868 ns" { cnt[1] Select~135 Select~136 dat[0] } { 0.000ns 1.970ns 0.393ns 1.025ns } { 0.000ns 0.206ns 0.650ns 0.624ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "8.386 ns" { clk100khz cnt[0] reduce_or~143 reduce_or~143clkctrl dat[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.386 ns" { clk100khz clk100khz~combout cnt[0] reduce_or~143 reduce_or~143clkctrl dat[0] } { 0.000ns 0.000ns 1.847ns 0.703ns 2.157ns 1.353ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.457 ns" { clk100khz cnt[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.457 ns" { clk100khz clk100khz~combout cnt[1] } { 0.000ns 0.000ns 1.847ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk100khz 15 " "Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock \"clk100khz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cnt\[0\] dat\[3\] clk100khz 3.384 ns " "Info: Found hold time violation between source  pin or register \"cnt\[0\]\" and destination pin or register \"dat\[3\]\" for clock \"clk100khz\" (Hold time is 3.384 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.552 ns + Largest " "Info: + Largest clock skew is 5.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 9.009 ns + Longest register " "Info: + Longest clock path from clock \"clk100khz\" to destination register is 9.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 15 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 15; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { clk100khz } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.970 ns) 3.761 ns cnt\[2\] 2 REG LCFF_X24_Y5_N5 8 " "Info: 2: + IC(1.847 ns) + CELL(0.970 ns) = 3.761 ns; Loc. = LCFF_X24_Y5_N5; Fanout = 8; REG Node = 'cnt\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "2.817 ns" { clk100khz cnt[2] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.623 ns) 5.138 ns reduce_or~143 3 COMB LCCOMB_X25_Y5_N8 1 " "Info: 3: + IC(0.754 ns) + CELL(0.623 ns) = 5.138 ns; Loc. = LCCOMB_X25_Y5_N8; Fanout = 1; COMB Node = 'reduce_or~143'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "1.377 ns" { cnt[2] reduce_or~143 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.000 ns) 7.295 ns reduce_or~143clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(2.157 ns) + CELL(0.000 ns) = 7.295 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'reduce_or~143clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "2.157 ns" { reduce_or~143 reduce_or~143clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.370 ns) 9.009 ns dat\[3\] 5 REG LCCOMB_X24_Y5_N6 7 " "Info: 5: + IC(1.344 ns) + CELL(0.370 ns) = 9.009 ns; Loc. = LCCOMB_X24_Y5_N6; Fanout = 7; REG Node = 'dat\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "1.714 ns" { reduce_or~143clkctrl dat[3] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.907 ns ( 32.27 % ) " "Info: Total cell delay = 2.907 ns ( 32.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.102 ns ( 67.73 % ) " "Info: Total interconnect delay = 6.102 ns ( 67.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "9.009 ns" { clk100khz cnt[2] reduce_or~143 reduce_or~143clkctrl dat[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.009 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~143 reduce_or~143clkctrl dat[3] } { 0.000ns 0.000ns 1.847ns 0.754ns 2.157ns 1.344ns } { 0.000ns 0.944ns 0.970ns 0.623ns 0.000ns 0.370ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 3.457 ns - Shortest register " "Info: - Shortest clock path from clock \"clk100khz\" to source register is 3.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 15 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 15; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { clk100khz } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.666 ns) 3.457 ns cnt\[0\] 2 REG LCFF_X24_Y5_N15 13 " "Info: 2: + IC(1.847 ns) + CELL(0.666 ns) = 3.457 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 13; REG Node = 'cnt\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "2.513 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 46.57 % ) " "Info: Total cell delay = 1.610 ns ( 46.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.847 ns ( 53.43 % ) " "Info: Total interconnect delay = 1.847 ns ( 53.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.457 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.457 ns" { clk100khz clk100khz~combout cnt[0] } { 0.000ns 0.000ns 1.847ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "9.009 ns" { clk100khz cnt[2] reduce_or~143 reduce_or~143clkctrl dat[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.009 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~143 reduce_or~143clkctrl dat[3] } { 0.000ns 0.000ns 1.847ns 0.754ns 2.157ns 1.344ns } { 0.000ns 0.944ns 0.970ns 0.623ns 0.000ns 0.370ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.457 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.457 ns" { clk100khz clk100khz~combout cnt[0] } { 0.000ns 0.000ns 1.847ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.864 ns - Shortest register register " "Info: - Shortest register to register delay is 1.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[0\] 1 REG LCFF_X24_Y5_N15 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 13; REG Node = 'cnt\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { cnt[0] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.370 ns) 0.870 ns Select~141 2 COMB LCCOMB_X24_Y5_N2 1 " "Info: 2: + IC(0.500 ns) + CELL(0.370 ns) = 0.870 ns; Loc. = LCCOMB_X24_Y5_N2; Fanout = 1; COMB Node = 'Select~141'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "0.870 ns" { cnt[0] Select~141 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 1.864 ns dat\[3\] 3 REG LCCOMB_X24_Y5_N6 7 " "Info: 3: + IC(0.370 ns) + CELL(0.624 ns) = 1.864 ns; Loc. = LCCOMB_X24_Y5_N6; Fanout = 7; REG Node = 'dat\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "0.994 ns" { Select~141 dat[3] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.994 ns ( 53.33 % ) " "Info: Total cell delay = 0.994 ns ( 53.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.870 ns ( 46.67 % ) " "Info: Total interconnect delay = 0.870 ns ( 46.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "1.864 ns" { cnt[0] Select~141 dat[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "1.864 ns" { cnt[0] Select~141 dat[3] } { 0.000ns 0.500ns 0.370ns } { 0.000ns 0.370ns 0.624ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "9.009 ns" { clk100khz cnt[2] reduce_or~143 reduce_or~143clkctrl dat[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.009 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~143 reduce_or~143clkctrl dat[3] } { 0.000ns 0.000ns 1.847ns 0.754ns 2.157ns 1.344ns } { 0.000ns 0.944ns 0.970ns 0.623ns 0.000ns 0.370ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.457 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.457 ns" { clk100khz clk100khz~combout cnt[0] } { 0.000ns 0.000ns 1.847ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "1.864 ns" { cnt[0] Select~141 dat[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "1.864 ns" { cnt[0] Select~141 dat[3] } { 0.000ns 0.500ns 0.370ns } { 0.000ns 0.370ns 0.624ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "data\[2\] reset clk100khz 8.247 ns register " "Info: tsu for register \"data\[2\]\" (data pin = \"reset\", clock pin = \"clk100khz\") is 8.247 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.731 ns + Longest pin register " "Info: + Longest pin to register delay is 11.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns reset 1 PIN PIN_64 12 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_64; Fanout = 12; PIN Node = 'reset'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { reset } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.676 ns) + CELL(0.624 ns) 8.234 ns data\[0\]~177 2 COMB LCCOMB_X26_Y5_N20 2 " "Info: 2: + IC(6.676 ns) + CELL(0.624 ns) = 8.234 ns; Loc. = LCCOMB_X26_Y5_N20; Fanout = 2; COMB Node = 'data\[0\]~177'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "7.300 ns" { reset data[0]~177 } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.624 ns) 9.921 ns data\[0\]~179 3 COMB LCCOMB_X24_Y5_N0 3 " "Info: 3: + IC(1.063 ns) + CELL(0.624 ns) = 9.921 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 3; COMB Node = 'data\[0\]~179'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "1.687 ns" { data[0]~177 data[0]~179 } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.855 ns) 11.731 ns data\[2\] 4 REG LCFF_X26_Y5_N31 1 " "Info: 4: + IC(0.955 ns) + CELL(0.855 ns) = 11.731 ns; Loc. = LCFF_X26_Y5_N31; Fanout = 1; REG Node = 'data\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "1.810 ns" { data[0]~179 data[2] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.037 ns ( 25.89 % ) " "Info: Total cell delay = 3.037 ns ( 25.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.694 ns ( 74.11 % ) " "Info: Total interconnect delay = 8.694 ns ( 74.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "11.731 ns" { reset data[0]~177 data[0]~179 data[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.731 ns" { reset reset~combout data[0]~177 data[0]~179 data[2] } { 0.000ns 0.000ns 6.676ns 1.063ns 0.955ns } { 0.000ns 0.934ns 0.624ns 0.624ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 3.444 ns - Shortest register " "Info: - Shortest clock path from clock \"clk100khz\" to destination register is 3.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 15 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 15; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { clk100khz } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.666 ns) 3.444 ns data\[2\] 2 REG LCFF_X26_Y5_N31 1 " "Info: 2: + IC(1.834 ns) + CELL(0.666 ns) = 3.444 ns; Loc. = LCFF_X26_Y5_N31; Fanout = 1; REG Node = 'data\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "2.500 ns" { clk100khz data[2] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 46.75 % ) " "Info: Total cell delay = 1.610 ns ( 46.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.834 ns ( 53.25 % ) " "Info: Total interconnect delay = 1.834 ns ( 53.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.444 ns" { clk100khz data[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.444 ns" { clk100khz clk100khz~combout data[2] } { 0.000ns 0.000ns 1.834ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "11.731 ns" { reset data[0]~177 data[0]~179 data[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.731 ns" { reset reset~combout data[0]~177 data[0]~179 data[2] } { 0.000ns 0.000ns 6.676ns 1.063ns 0.955ns } { 0.000ns 0.934ns 0.624ns 0.624ns 0.855ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.444 ns" { clk100khz data[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.444 ns" { clk100khz clk100khz~combout data[2] } { 0.000ns 0.000ns 1.834ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100khz dout\[6\] dat\[1\] 16.749 ns register " "Info: tco from clock \"clk100khz\" to destination pin \"dout\[6\]\" through register \"dat\[1\]\" is 16.749 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 8.855 ns + Longest register " "Info: + Longest clock path from clock \"clk100khz\" to source register is 8.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 15 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 15; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { clk100khz } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.970 ns) 3.761 ns cnt\[2\] 2 REG LCFF_X24_Y5_N5 8 " "Info: 2: + IC(1.847 ns) + CELL(0.970 ns) = 3.761 ns; Loc. = LCFF_X24_Y5_N5; Fanout = 8; REG Node = 'cnt\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "2.817 ns" { clk100khz cnt[2] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.623 ns) 5.138 ns reduce_or~143 3 COMB LCCOMB_X25_Y5_N8 1 " "Info: 3: + IC(0.754 ns) + CELL(0.623 ns) = 5.138 ns; Loc. = LCCOMB_X25_Y5_N8; Fanout = 1; COMB Node = 'reduce_or~143'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "1.377 ns" { cnt[2] reduce_or~143 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.000 ns) 7.295 ns reduce_or~143clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(2.157 ns) + CELL(0.000 ns) = 7.295 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'reduce_or~143clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "2.157 ns" { reduce_or~143 reduce_or~143clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.206 ns) 8.855 ns dat\[1\] 5 REG LCCOMB_X24_Y5_N16 7 " "Info: 5: + IC(1.354 ns) + CELL(0.206 ns) = 8.855 ns; Loc. = LCCOMB_X24_Y5_N16; Fanout = 7; REG Node = 'dat\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "1.560 ns" { reduce_or~143clkctrl dat[1] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.743 ns ( 30.98 % ) " "Info: Total cell delay = 2.743 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.112 ns ( 69.02 % ) " "Info: Total interconnect delay = 6.112 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "8.855 ns" { clk100khz cnt[2] reduce_or~143 reduce_or~143clkctrl dat[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.855 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~143 reduce_or~143clkctrl dat[1] } { 0.000ns 0.000ns 1.847ns 0.754ns 2.157ns 1.354ns } { 0.000ns 0.944ns 0.970ns 0.623ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.894 ns + Longest register pin " "Info: + Longest register to pin delay is 7.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dat\[1\] 1 REG LCCOMB_X24_Y5_N16 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y5_N16; Fanout = 7; REG Node = 'dat\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { dat[1] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.952 ns) + CELL(0.651 ns) 3.603 ns reduce_or~142 2 COMB LCCOMB_X1_Y5_N10 1 " "Info: 2: + IC(2.952 ns) + CELL(0.651 ns) = 3.603 ns; Loc. = LCCOMB_X1_Y5_N10; Fanout = 1; COMB Node = 'reduce_or~142'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.603 ns" { dat[1] reduce_or~142 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(3.220 ns) 7.894 ns dout\[6\] 3 PIN PIN_31 0 " "Info: 3: + IC(1.071 ns) + CELL(3.220 ns) = 7.894 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'dout\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "4.291 ns" { reduce_or~142 dout[6] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.871 ns ( 49.04 % ) " "Info: Total cell delay = 3.871 ns ( 49.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.023 ns ( 50.96 % ) " "Info: Total interconnect delay = 4.023 ns ( 50.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "7.894 ns" { dat[1] reduce_or~142 dout[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.894 ns" { dat[1] reduce_or~142 dout[6] } { 0.000ns 2.952ns 1.071ns } { 0.000ns 0.651ns 3.220ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "8.855 ns" { clk100khz cnt[2] reduce_or~143 reduce_or~143clkctrl dat[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.855 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~143 reduce_or~143clkctrl dat[1] } { 0.000ns 0.000ns 1.847ns 0.754ns 2.157ns 1.354ns } { 0.000ns 0.944ns 0.970ns 0.623ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "7.894 ns" { dat[1] reduce_or~142 dout[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.894 ns" { dat[1] reduce_or~142 dout[6] } { 0.000ns 2.952ns 1.071ns } { 0.000ns 0.651ns 3.220ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "data1\[1\] input3 clk100khz -3.831 ns register " "Info: th for register \"data1\[1\]\" (data pin = \"input3\", clock pin = \"clk100khz\") is -3.831 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 3.424 ns + Longest register " "Info: + Longest clock path from clock \"clk100khz\" to destination register is 3.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 15 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 15; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { clk100khz } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.666 ns) 3.424 ns data1\[1\] 2 REG LCFF_X27_Y5_N23 1 " "Info: 2: + IC(1.814 ns) + CELL(0.666 ns) = 3.424 ns; Loc. = LCFF_X27_Y5_N23; Fanout = 1; REG Node = 'data1\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "2.480 ns" { clk100khz data1[1] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 47.02 % ) " "Info: Total cell delay = 1.610 ns ( 47.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.814 ns ( 52.98 % ) " "Info: Total interconnect delay = 1.814 ns ( 52.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.424 ns" { clk100khz data1[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.424 ns" { clk100khz clk100khz~combout data1[1] } { 0.000ns 0.000ns 1.814ns } { 0.000ns 0.944ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 152 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.561 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns input3 1 PIN PIN_101 9 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_101; Fanout = 9; PIN Node = 'input3'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "" { input3 } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.148 ns) + CELL(0.370 ns) 7.453 ns data~181 2 COMB LCCOMB_X27_Y5_N22 1 " "Info: 2: + IC(6.148 ns) + CELL(0.370 ns) = 7.453 ns; Loc. = LCCOMB_X27_Y5_N22; Fanout = 1; COMB Node = 'data~181'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "6.518 ns" { input3 data~181 } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.561 ns data1\[1\] 3 REG LCFF_X27_Y5_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.561 ns; Loc. = LCFF_X27_Y5_N23; Fanout = 1; REG Node = 'data1\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "0.108 ns" { data~181 data1[1] } "NODE_NAME" } "" } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.413 ns ( 18.69 % ) " "Info: Total cell delay = 1.413 ns ( 18.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.148 ns ( 81.31 % ) " "Info: Total interconnect delay = 6.148 ns ( 81.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "7.561 ns" { input3 data~181 data1[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.561 ns" { input3 input3~combout data~181 data1[1] } { 0.000ns 0.000ns 6.148ns 0.000ns } { 0.000ns 0.935ns 0.370ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "3.424 ns" { clk100khz data1[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.424 ns" { clk100khz clk100khz~combout data1[1] } { 0.000ns 0.000ns 1.814ns } { 0.000ns 0.944ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "qiangda" "UNKNOWN" "V1" "E:/qiangda/db/qiangda.quartus_db" { Floorplan "E:/qiangda/" "" "7.561 ns" { input3 data~181 data1[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.561 ns" { input3 input3~combout data~181 data1[1] } { 0.000ns 0.000ns 6.148ns 0.000ns } { 0.000ns 0.935ns 0.370ns 0.108ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 14 14:28:14 2018 " "Info: Processing ended: Thu Jun 14 14:28:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
