ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB314:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "string.h"
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** UART_HandleTypeDef huart2;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.c **** void SystemClock_Config(void);
  53:Core/Src/main.c **** static void MX_GPIO_Init(void);
  54:Core/Src/main.c **** static void MX_SPI1_Init(void);
  55:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  56:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /**
  66:Core/Src/main.c ****   * @brief  The application entry point.
  67:Core/Src/main.c ****   * @retval int
  68:Core/Src/main.c ****   */
  69:Core/Src/main.c **** int main(void)
  70:Core/Src/main.c **** {
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE END 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  79:Core/Src/main.c ****   HAL_Init();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Configure the system clock */
  86:Core/Src/main.c ****   SystemClock_Config();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END SysInit */
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Initialize all configured peripherals */
  93:Core/Src/main.c ****   MX_GPIO_Init();
  94:Core/Src/main.c ****   MX_SPI1_Init();
  95:Core/Src/main.c ****   MX_USART2_UART_Init();
  96:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END 2 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Infinite loop */
 101:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 102:Core/Src/main.c ****   char *message ="HelloWorld!\r\n";
 103:Core/Src/main.c ****   while (1)
 104:Core/Src/main.c ****   {
 105:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 106:Core/Src/main.c ****     HAL_Delay(100);
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==GPIO_PIN_RESET){
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****       HAL_UART_Transmit(&huart2, (uint8_t *)message, strlen(message),100);
 111:Core/Src/main.c ****     }
 112:Core/Src/main.c ****     /* USER CODE END WHILE */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 115:Core/Src/main.c ****   }
 116:Core/Src/main.c ****   /* USER CODE END 3 */
 117:Core/Src/main.c **** }
 118:Core/Src/main.c **** 
 119:Core/Src/main.c **** /**
 120:Core/Src/main.c ****   * @brief System Clock Configuration
 121:Core/Src/main.c ****   * @retval None
 122:Core/Src/main.c ****   */
 123:Core/Src/main.c **** void SystemClock_Config(void)
 124:Core/Src/main.c **** {
 125:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 126:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 133:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 134:Core/Src/main.c ****   */
 135:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 140:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 141:Core/Src/main.c ****   {
 142:Core/Src/main.c ****     Error_Handler();
 143:Core/Src/main.c ****   }
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 146:Core/Src/main.c ****   */
 147:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 4


 148:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 149:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 150:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 154:Core/Src/main.c ****   {
 155:Core/Src/main.c ****     Error_Handler();
 156:Core/Src/main.c ****   }
 157:Core/Src/main.c **** }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** /**
 160:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 161:Core/Src/main.c ****   * @param None
 162:Core/Src/main.c ****   * @retval None
 163:Core/Src/main.c ****   */
 164:Core/Src/main.c **** static void MX_SPI1_Init(void)
 165:Core/Src/main.c **** {
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 174:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 175:Core/Src/main.c ****   hspi1.Instance = SPI1;
 176:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 177:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 178:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 179:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 180:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 181:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 182:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 183:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 184:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 185:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 186:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 187:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 188:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 189:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 190:Core/Src/main.c ****   {
 191:Core/Src/main.c ****     Error_Handler();
 192:Core/Src/main.c ****   }
 193:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 196:Core/Src/main.c **** 
 197:Core/Src/main.c **** }
 198:Core/Src/main.c **** 
 199:Core/Src/main.c **** /**
 200:Core/Src/main.c ****   * @brief USART2 Initialization Function
 201:Core/Src/main.c ****   * @param None
 202:Core/Src/main.c ****   * @retval None
 203:Core/Src/main.c ****   */
 204:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 5


 205:Core/Src/main.c **** {
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 214:Core/Src/main.c ****   huart2.Instance = USART2;
 215:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 216:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 217:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 218:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 219:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 220:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 221:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 222:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 223:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 224:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 225:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 226:Core/Src/main.c ****   {
 227:Core/Src/main.c ****     Error_Handler();
 228:Core/Src/main.c ****   }
 229:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 230:Core/Src/main.c ****   {
 231:Core/Src/main.c ****     Error_Handler();
 232:Core/Src/main.c ****   }
 233:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 234:Core/Src/main.c ****   {
 235:Core/Src/main.c ****     Error_Handler();
 236:Core/Src/main.c ****   }
 237:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** }
 246:Core/Src/main.c **** 
 247:Core/Src/main.c **** /**
 248:Core/Src/main.c ****   * @brief GPIO Initialization Function
 249:Core/Src/main.c ****   * @param None
 250:Core/Src/main.c ****   * @retval None
 251:Core/Src/main.c ****   */
 252:Core/Src/main.c **** static void MX_GPIO_Init(void)
 253:Core/Src/main.c **** {
  26              		.loc 1 253 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 40
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 6


  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0002 8AB0     		sub	sp, sp, #40
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
 254:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 254 3 view .LVU1
  41              		.loc 1 254 20 is_stmt 0 view .LVU2
  42 0004 1422     		movs	r2, #20
  43 0006 0021     		movs	r1, #0
  44 0008 05A8     		add	r0, sp, #20
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
 255:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 256:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 259:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  47              		.loc 1 259 3 is_stmt 1 view .LVU3
  48              	.LBB4:
  49              		.loc 1 259 3 view .LVU4
  50              		.loc 1 259 3 view .LVU5
  51 000e 1D4B     		ldr	r3, .L2
  52 0010 596B     		ldr	r1, [r3, #52]
  53 0012 0422     		movs	r2, #4
  54 0014 1143     		orrs	r1, r2
  55 0016 5963     		str	r1, [r3, #52]
  56              		.loc 1 259 3 view .LVU6
  57 0018 596B     		ldr	r1, [r3, #52]
  58 001a 0A40     		ands	r2, r1
  59 001c 0192     		str	r2, [sp, #4]
  60              		.loc 1 259 3 view .LVU7
  61 001e 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 259 3 view .LVU8
 260:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  64              		.loc 1 260 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 260 3 view .LVU10
  67              		.loc 1 260 3 view .LVU11
  68 0020 596B     		ldr	r1, [r3, #52]
  69 0022 2022     		movs	r2, #32
  70 0024 1143     		orrs	r1, r2
  71 0026 5963     		str	r1, [r3, #52]
  72              		.loc 1 260 3 view .LVU12
  73 0028 596B     		ldr	r1, [r3, #52]
  74 002a 0A40     		ands	r2, r1
  75 002c 0292     		str	r2, [sp, #8]
  76              		.loc 1 260 3 view .LVU13
  77 002e 029A     		ldr	r2, [sp, #8]
  78              	.LBE5:
  79              		.loc 1 260 3 view .LVU14
 261:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  80              		.loc 1 261 3 view .LVU15
  81              	.LBB6:
  82              		.loc 1 261 3 view .LVU16
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 7


  83              		.loc 1 261 3 view .LVU17
  84 0030 5A6B     		ldr	r2, [r3, #52]
  85 0032 0125     		movs	r5, #1
  86 0034 2A43     		orrs	r2, r5
  87 0036 5A63     		str	r2, [r3, #52]
  88              		.loc 1 261 3 view .LVU18
  89 0038 5A6B     		ldr	r2, [r3, #52]
  90 003a 2A40     		ands	r2, r5
  91 003c 0392     		str	r2, [sp, #12]
  92              		.loc 1 261 3 view .LVU19
  93 003e 039A     		ldr	r2, [sp, #12]
  94              	.LBE6:
  95              		.loc 1 261 3 view .LVU20
 262:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  96              		.loc 1 262 3 view .LVU21
  97              	.LBB7:
  98              		.loc 1 262 3 view .LVU22
  99              		.loc 1 262 3 view .LVU23
 100 0040 596B     		ldr	r1, [r3, #52]
 101 0042 0222     		movs	r2, #2
 102 0044 1143     		orrs	r1, r2
 103 0046 5963     		str	r1, [r3, #52]
 104              		.loc 1 262 3 view .LVU24
 105 0048 5B6B     		ldr	r3, [r3, #52]
 106 004a 1A40     		ands	r2, r3
 107 004c 0492     		str	r2, [sp, #16]
 108              		.loc 1 262 3 view .LVU25
 109 004e 049B     		ldr	r3, [sp, #16]
 110              	.LBE7:
 111              		.loc 1 262 3 view .LVU26
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 265:Core/Src/main.c ****   HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 112              		.loc 1 265 3 view .LVU27
 113 0050 A026     		movs	r6, #160
 114 0052 F605     		lsls	r6, r6, #23
 115 0054 0022     		movs	r2, #0
 116 0056 1021     		movs	r1, #16
 117 0058 3000     		movs	r0, r6
 118 005a FFF7FEFF 		bl	HAL_GPIO_WritePin
 119              	.LVL1:
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /*Configure GPIO pin : NSS_Pin */
 268:Core/Src/main.c ****   GPIO_InitStruct.Pin = NSS_Pin;
 120              		.loc 1 268 3 view .LVU28
 121              		.loc 1 268 23 is_stmt 0 view .LVU29
 122 005e 1023     		movs	r3, #16
 123 0060 0593     		str	r3, [sp, #20]
 269:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 124              		.loc 1 269 3 is_stmt 1 view .LVU30
 125              		.loc 1 269 24 is_stmt 0 view .LVU31
 126 0062 0695     		str	r5, [sp, #24]
 270:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 127              		.loc 1 270 3 is_stmt 1 view .LVU32
 128              		.loc 1 270 24 is_stmt 0 view .LVU33
 129 0064 0024     		movs	r4, #0
 130 0066 0794     		str	r4, [sp, #28]
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 8


 271:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 131              		.loc 1 271 3 is_stmt 1 view .LVU34
 132              		.loc 1 271 25 is_stmt 0 view .LVU35
 133 0068 0894     		str	r4, [sp, #32]
 272:Core/Src/main.c ****   HAL_GPIO_Init(NSS_GPIO_Port, &GPIO_InitStruct);
 134              		.loc 1 272 3 is_stmt 1 view .LVU36
 135 006a 05A9     		add	r1, sp, #20
 136 006c 3000     		movs	r0, r6
 137 006e FFF7FEFF 		bl	HAL_GPIO_Init
 138              	.LVL2:
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /*Configure GPIO pin : DIO_RFM_Pin */
 275:Core/Src/main.c ****   GPIO_InitStruct.Pin = DIO_RFM_Pin;
 139              		.loc 1 275 3 view .LVU37
 140              		.loc 1 275 23 is_stmt 0 view .LVU38
 141 0072 0595     		str	r5, [sp, #20]
 276:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 142              		.loc 1 276 3 is_stmt 1 view .LVU39
 143              		.loc 1 276 24 is_stmt 0 view .LVU40
 144 0074 0694     		str	r4, [sp, #24]
 277:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 145              		.loc 1 277 3 is_stmt 1 view .LVU41
 146              		.loc 1 277 24 is_stmt 0 view .LVU42
 147 0076 0794     		str	r4, [sp, #28]
 278:Core/Src/main.c ****   HAL_GPIO_Init(DIO_RFM_GPIO_Port, &GPIO_InitStruct);
 148              		.loc 1 278 3 is_stmt 1 view .LVU43
 149 0078 05A9     		add	r1, sp, #20
 150 007a 0348     		ldr	r0, .L2+4
 151 007c FFF7FEFF 		bl	HAL_GPIO_Init
 152              	.LVL3:
 279:Core/Src/main.c **** 
 280:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 281:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 282:Core/Src/main.c **** }
 153              		.loc 1 282 1 is_stmt 0 view .LVU44
 154 0080 0AB0     		add	sp, sp, #40
 155              		@ sp needed
 156 0082 70BD     		pop	{r4, r5, r6, pc}
 157              	.L3:
 158              		.align	2
 159              	.L2:
 160 0084 00100240 		.word	1073876992
 161 0088 00040050 		.word	1342178304
 162              		.cfi_endproc
 163              	.LFE314:
 165              		.section	.text.Error_Handler,"ax",%progbits
 166              		.align	1
 167              		.global	Error_Handler
 168              		.syntax unified
 169              		.code	16
 170              		.thumb_func
 172              	Error_Handler:
 173              	.LFB315:
 283:Core/Src/main.c **** 
 284:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c **** /* USER CODE END 4 */
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 9


 287:Core/Src/main.c **** 
 288:Core/Src/main.c **** /**
 289:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 290:Core/Src/main.c ****   * @retval None
 291:Core/Src/main.c ****   */
 292:Core/Src/main.c **** void Error_Handler(void)
 293:Core/Src/main.c **** {
 174              		.loc 1 293 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ Volatile: function does not return.
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179              		@ link register save eliminated.
 294:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 295:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 296:Core/Src/main.c ****   __disable_irq();
 180              		.loc 1 296 3 view .LVU46
 181              	.LBB8:
 182              	.LBI8:
 183              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 10


  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 11


  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 12


 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 184              		.loc 2 207 27 view .LVU47
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 13


 185              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 186              		.loc 2 209 3 view .LVU48
 187              		.syntax divided
 188              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 189 0000 72B6     		cpsid i
 190              	@ 0 "" 2
 191              		.thumb
 192              		.syntax unified
 193              	.L5:
 194              	.LBE9:
 195              	.LBE8:
 297:Core/Src/main.c ****   while (1)
 196              		.loc 1 297 3 discriminator 1 view .LVU49
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****   }
 197              		.loc 1 299 3 discriminator 1 view .LVU50
 297:Core/Src/main.c ****   while (1)
 198              		.loc 1 297 9 discriminator 1 view .LVU51
 199 0002 FEE7     		b	.L5
 200              		.cfi_endproc
 201              	.LFE315:
 203              		.section	.text.MX_SPI1_Init,"ax",%progbits
 204              		.align	1
 205              		.syntax unified
 206              		.code	16
 207              		.thumb_func
 209              	MX_SPI1_Init:
 210              	.LFB312:
 165:Core/Src/main.c **** 
 211              		.loc 1 165 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215 0000 10B5     		push	{r4, lr}
 216              	.LCFI2:
 217              		.cfi_def_cfa_offset 8
 218              		.cfi_offset 4, -8
 219              		.cfi_offset 14, -4
 175:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 220              		.loc 1 175 3 view .LVU53
 175:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 221              		.loc 1 175 18 is_stmt 0 view .LVU54
 222 0002 1048     		ldr	r0, .L9
 223 0004 104B     		ldr	r3, .L9+4
 224 0006 0360     		str	r3, [r0]
 176:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 225              		.loc 1 176 3 is_stmt 1 view .LVU55
 176:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 226              		.loc 1 176 19 is_stmt 0 view .LVU56
 227 0008 8223     		movs	r3, #130
 228 000a 5B00     		lsls	r3, r3, #1
 229 000c 4360     		str	r3, [r0, #4]
 177:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 230              		.loc 1 177 3 is_stmt 1 view .LVU57
 177:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 14


 231              		.loc 1 177 24 is_stmt 0 view .LVU58
 232 000e 0023     		movs	r3, #0
 233 0010 8360     		str	r3, [r0, #8]
 178:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 234              		.loc 1 178 3 is_stmt 1 view .LVU59
 178:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 235              		.loc 1 178 23 is_stmt 0 view .LVU60
 236 0012 E022     		movs	r2, #224
 237 0014 D200     		lsls	r2, r2, #3
 238 0016 C260     		str	r2, [r0, #12]
 179:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 239              		.loc 1 179 3 is_stmt 1 view .LVU61
 179:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 240              		.loc 1 179 26 is_stmt 0 view .LVU62
 241 0018 0361     		str	r3, [r0, #16]
 180:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 242              		.loc 1 180 3 is_stmt 1 view .LVU63
 180:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 243              		.loc 1 180 23 is_stmt 0 view .LVU64
 244 001a 4361     		str	r3, [r0, #20]
 181:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 245              		.loc 1 181 3 is_stmt 1 view .LVU65
 181:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 246              		.loc 1 181 18 is_stmt 0 view .LVU66
 247 001c 8022     		movs	r2, #128
 248 001e 9200     		lsls	r2, r2, #2
 249 0020 8261     		str	r2, [r0, #24]
 182:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 250              		.loc 1 182 3 is_stmt 1 view .LVU67
 182:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 251              		.loc 1 182 32 is_stmt 0 view .LVU68
 252 0022 C361     		str	r3, [r0, #28]
 183:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 253              		.loc 1 183 3 is_stmt 1 view .LVU69
 183:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 254              		.loc 1 183 23 is_stmt 0 view .LVU70
 255 0024 0362     		str	r3, [r0, #32]
 184:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 256              		.loc 1 184 3 is_stmt 1 view .LVU71
 184:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 257              		.loc 1 184 21 is_stmt 0 view .LVU72
 258 0026 4362     		str	r3, [r0, #36]
 185:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 259              		.loc 1 185 3 is_stmt 1 view .LVU73
 185:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 260              		.loc 1 185 29 is_stmt 0 view .LVU74
 261 0028 8362     		str	r3, [r0, #40]
 186:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 262              		.loc 1 186 3 is_stmt 1 view .LVU75
 186:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 263              		.loc 1 186 28 is_stmt 0 view .LVU76
 264 002a FA3A     		subs	r2, r2, #250
 265 002c FF3A     		subs	r2, r2, #255
 266 002e C262     		str	r2, [r0, #44]
 187:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 267              		.loc 1 187 3 is_stmt 1 view .LVU77
 187:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 15


 268              		.loc 1 187 24 is_stmt 0 view .LVU78
 269 0030 0363     		str	r3, [r0, #48]
 188:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 270              		.loc 1 188 3 is_stmt 1 view .LVU79
 188:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 271              		.loc 1 188 23 is_stmt 0 view .LVU80
 272 0032 0833     		adds	r3, r3, #8
 273 0034 4363     		str	r3, [r0, #52]
 189:Core/Src/main.c ****   {
 274              		.loc 1 189 3 is_stmt 1 view .LVU81
 189:Core/Src/main.c ****   {
 275              		.loc 1 189 7 is_stmt 0 view .LVU82
 276 0036 FFF7FEFF 		bl	HAL_SPI_Init
 277              	.LVL4:
 189:Core/Src/main.c ****   {
 278              		.loc 1 189 6 view .LVU83
 279 003a 0028     		cmp	r0, #0
 280 003c 00D1     		bne	.L8
 197:Core/Src/main.c **** 
 281              		.loc 1 197 1 view .LVU84
 282              		@ sp needed
 283 003e 10BD     		pop	{r4, pc}
 284              	.L8:
 191:Core/Src/main.c ****   }
 285              		.loc 1 191 5 is_stmt 1 view .LVU85
 286 0040 FFF7FEFF 		bl	Error_Handler
 287              	.LVL5:
 288              	.L10:
 289              		.align	2
 290              	.L9:
 291 0044 00000000 		.word	.LANCHOR0
 292 0048 00300140 		.word	1073819648
 293              		.cfi_endproc
 294              	.LFE312:
 296              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 297              		.align	1
 298              		.syntax unified
 299              		.code	16
 300              		.thumb_func
 302              	MX_USART2_UART_Init:
 303              	.LFB313:
 205:Core/Src/main.c **** 
 304              		.loc 1 205 1 view -0
 305              		.cfi_startproc
 306              		@ args = 0, pretend = 0, frame = 0
 307              		@ frame_needed = 0, uses_anonymous_args = 0
 308 0000 10B5     		push	{r4, lr}
 309              	.LCFI3:
 310              		.cfi_def_cfa_offset 8
 311              		.cfi_offset 4, -8
 312              		.cfi_offset 14, -4
 214:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 313              		.loc 1 214 3 view .LVU87
 214:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 314              		.loc 1 214 19 is_stmt 0 view .LVU88
 315 0002 1748     		ldr	r0, .L20
 316 0004 174B     		ldr	r3, .L20+4
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 16


 317 0006 0360     		str	r3, [r0]
 215:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 318              		.loc 1 215 3 is_stmt 1 view .LVU89
 215:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 319              		.loc 1 215 24 is_stmt 0 view .LVU90
 320 0008 E123     		movs	r3, #225
 321 000a 5B02     		lsls	r3, r3, #9
 322 000c 4360     		str	r3, [r0, #4]
 216:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 323              		.loc 1 216 3 is_stmt 1 view .LVU91
 216:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 324              		.loc 1 216 26 is_stmt 0 view .LVU92
 325 000e 0023     		movs	r3, #0
 326 0010 8360     		str	r3, [r0, #8]
 217:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 327              		.loc 1 217 3 is_stmt 1 view .LVU93
 217:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 328              		.loc 1 217 24 is_stmt 0 view .LVU94
 329 0012 C360     		str	r3, [r0, #12]
 218:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 330              		.loc 1 218 3 is_stmt 1 view .LVU95
 218:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 331              		.loc 1 218 22 is_stmt 0 view .LVU96
 332 0014 0361     		str	r3, [r0, #16]
 219:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 333              		.loc 1 219 3 is_stmt 1 view .LVU97
 219:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 334              		.loc 1 219 20 is_stmt 0 view .LVU98
 335 0016 0C22     		movs	r2, #12
 336 0018 4261     		str	r2, [r0, #20]
 220:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 337              		.loc 1 220 3 is_stmt 1 view .LVU99
 220:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 338              		.loc 1 220 25 is_stmt 0 view .LVU100
 339 001a 8361     		str	r3, [r0, #24]
 221:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 340              		.loc 1 221 3 is_stmt 1 view .LVU101
 221:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 341              		.loc 1 221 28 is_stmt 0 view .LVU102
 342 001c C361     		str	r3, [r0, #28]
 222:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 343              		.loc 1 222 3 is_stmt 1 view .LVU103
 222:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 344              		.loc 1 222 30 is_stmt 0 view .LVU104
 345 001e 0362     		str	r3, [r0, #32]
 223:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 346              		.loc 1 223 3 is_stmt 1 view .LVU105
 223:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 347              		.loc 1 223 30 is_stmt 0 view .LVU106
 348 0020 4362     		str	r3, [r0, #36]
 224:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 349              		.loc 1 224 3 is_stmt 1 view .LVU107
 224:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 350              		.loc 1 224 38 is_stmt 0 view .LVU108
 351 0022 8362     		str	r3, [r0, #40]
 225:Core/Src/main.c ****   {
 352              		.loc 1 225 3 is_stmt 1 view .LVU109
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 17


 225:Core/Src/main.c ****   {
 353              		.loc 1 225 7 is_stmt 0 view .LVU110
 354 0024 FFF7FEFF 		bl	HAL_UART_Init
 355              	.LVL6:
 225:Core/Src/main.c ****   {
 356              		.loc 1 225 6 view .LVU111
 357 0028 0028     		cmp	r0, #0
 358 002a 11D1     		bne	.L16
 229:Core/Src/main.c ****   {
 359              		.loc 1 229 3 is_stmt 1 view .LVU112
 229:Core/Src/main.c ****   {
 360              		.loc 1 229 7 is_stmt 0 view .LVU113
 361 002c 0021     		movs	r1, #0
 362 002e 0C48     		ldr	r0, .L20
 363 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 364              	.LVL7:
 229:Core/Src/main.c ****   {
 365              		.loc 1 229 6 view .LVU114
 366 0034 0028     		cmp	r0, #0
 367 0036 0DD1     		bne	.L17
 233:Core/Src/main.c ****   {
 368              		.loc 1 233 3 is_stmt 1 view .LVU115
 233:Core/Src/main.c ****   {
 369              		.loc 1 233 7 is_stmt 0 view .LVU116
 370 0038 0021     		movs	r1, #0
 371 003a 0948     		ldr	r0, .L20
 372 003c FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 373              	.LVL8:
 233:Core/Src/main.c ****   {
 374              		.loc 1 233 6 view .LVU117
 375 0040 0028     		cmp	r0, #0
 376 0042 09D1     		bne	.L18
 237:Core/Src/main.c ****   {
 377              		.loc 1 237 3 is_stmt 1 view .LVU118
 237:Core/Src/main.c ****   {
 378              		.loc 1 237 7 is_stmt 0 view .LVU119
 379 0044 0648     		ldr	r0, .L20
 380 0046 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 381              	.LVL9:
 237:Core/Src/main.c ****   {
 382              		.loc 1 237 6 view .LVU120
 383 004a 0028     		cmp	r0, #0
 384 004c 06D1     		bne	.L19
 245:Core/Src/main.c **** 
 385              		.loc 1 245 1 view .LVU121
 386              		@ sp needed
 387 004e 10BD     		pop	{r4, pc}
 388              	.L16:
 227:Core/Src/main.c ****   }
 389              		.loc 1 227 5 is_stmt 1 view .LVU122
 390 0050 FFF7FEFF 		bl	Error_Handler
 391              	.LVL10:
 392              	.L17:
 231:Core/Src/main.c ****   }
 393              		.loc 1 231 5 view .LVU123
 394 0054 FFF7FEFF 		bl	Error_Handler
 395              	.LVL11:
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 18


 396              	.L18:
 235:Core/Src/main.c ****   }
 397              		.loc 1 235 5 view .LVU124
 398 0058 FFF7FEFF 		bl	Error_Handler
 399              	.LVL12:
 400              	.L19:
 239:Core/Src/main.c ****   }
 401              		.loc 1 239 5 view .LVU125
 402 005c FFF7FEFF 		bl	Error_Handler
 403              	.LVL13:
 404              	.L21:
 405              		.align	2
 406              	.L20:
 407 0060 00000000 		.word	huart2
 408 0064 00440040 		.word	1073759232
 409              		.cfi_endproc
 410              	.LFE313:
 412              		.section	.text.SystemClock_Config,"ax",%progbits
 413              		.align	1
 414              		.global	SystemClock_Config
 415              		.syntax unified
 416              		.code	16
 417              		.thumb_func
 419              	SystemClock_Config:
 420              	.LFB311:
 124:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 421              		.loc 1 124 1 view -0
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 72
 424              		@ frame_needed = 0, uses_anonymous_args = 0
 425 0000 00B5     		push	{lr}
 426              	.LCFI4:
 427              		.cfi_def_cfa_offset 4
 428              		.cfi_offset 14, -4
 429 0002 93B0     		sub	sp, sp, #76
 430              	.LCFI5:
 431              		.cfi_def_cfa_offset 80
 125:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 432              		.loc 1 125 3 view .LVU127
 125:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 433              		.loc 1 125 22 is_stmt 0 view .LVU128
 434 0004 3422     		movs	r2, #52
 435 0006 0021     		movs	r1, #0
 436 0008 05A8     		add	r0, sp, #20
 437 000a FFF7FEFF 		bl	memset
 438              	.LVL14:
 126:Core/Src/main.c **** 
 439              		.loc 1 126 3 is_stmt 1 view .LVU129
 126:Core/Src/main.c **** 
 440              		.loc 1 126 22 is_stmt 0 view .LVU130
 441 000e 1022     		movs	r2, #16
 442 0010 0021     		movs	r1, #0
 443 0012 01A8     		add	r0, sp, #4
 444 0014 FFF7FEFF 		bl	memset
 445              	.LVL15:
 130:Core/Src/main.c **** 
 446              		.loc 1 130 3 is_stmt 1 view .LVU131
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 19


 447 0018 8020     		movs	r0, #128
 448 001a 8000     		lsls	r0, r0, #2
 449 001c FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 450              	.LVL16:
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 451              		.loc 1 135 3 view .LVU132
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 452              		.loc 1 135 36 is_stmt 0 view .LVU133
 453 0020 0223     		movs	r3, #2
 454 0022 0593     		str	r3, [sp, #20]
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 455              		.loc 1 136 3 is_stmt 1 view .LVU134
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 456              		.loc 1 136 30 is_stmt 0 view .LVU135
 457 0024 FE33     		adds	r3, r3, #254
 458 0026 0893     		str	r3, [sp, #32]
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 459              		.loc 1 137 3 is_stmt 1 view .LVU136
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 460              		.loc 1 137 28 is_stmt 0 view .LVU137
 461 0028 0023     		movs	r3, #0
 462 002a 0993     		str	r3, [sp, #36]
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 463              		.loc 1 138 3 is_stmt 1 view .LVU138
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 464              		.loc 1 138 41 is_stmt 0 view .LVU139
 465 002c 4022     		movs	r2, #64
 466 002e 0A92     		str	r2, [sp, #40]
 139:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 467              		.loc 1 139 3 is_stmt 1 view .LVU140
 139:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 468              		.loc 1 139 34 is_stmt 0 view .LVU141
 469 0030 0C93     		str	r3, [sp, #48]
 140:Core/Src/main.c ****   {
 470              		.loc 1 140 3 is_stmt 1 view .LVU142
 140:Core/Src/main.c ****   {
 471              		.loc 1 140 7 is_stmt 0 view .LVU143
 472 0032 05A8     		add	r0, sp, #20
 473 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 474              	.LVL17:
 140:Core/Src/main.c ****   {
 475              		.loc 1 140 6 view .LVU144
 476 0038 0028     		cmp	r0, #0
 477 003a 0DD1     		bne	.L25
 147:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 478              		.loc 1 147 3 is_stmt 1 view .LVU145
 147:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 479              		.loc 1 147 31 is_stmt 0 view .LVU146
 480 003c 0723     		movs	r3, #7
 481 003e 0193     		str	r3, [sp, #4]
 149:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 482              		.loc 1 149 3 is_stmt 1 view .LVU147
 149:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 483              		.loc 1 149 34 is_stmt 0 view .LVU148
 484 0040 0023     		movs	r3, #0
 485 0042 0293     		str	r3, [sp, #8]
 150:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 20


 486              		.loc 1 150 3 is_stmt 1 view .LVU149
 150:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 487              		.loc 1 150 35 is_stmt 0 view .LVU150
 488 0044 0393     		str	r3, [sp, #12]
 151:Core/Src/main.c **** 
 489              		.loc 1 151 3 is_stmt 1 view .LVU151
 151:Core/Src/main.c **** 
 490              		.loc 1 151 36 is_stmt 0 view .LVU152
 491 0046 0493     		str	r3, [sp, #16]
 153:Core/Src/main.c ****   {
 492              		.loc 1 153 3 is_stmt 1 view .LVU153
 153:Core/Src/main.c ****   {
 493              		.loc 1 153 7 is_stmt 0 view .LVU154
 494 0048 0021     		movs	r1, #0
 495 004a 01A8     		add	r0, sp, #4
 496 004c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 497              	.LVL18:
 153:Core/Src/main.c ****   {
 498              		.loc 1 153 6 view .LVU155
 499 0050 0028     		cmp	r0, #0
 500 0052 03D1     		bne	.L26
 157:Core/Src/main.c **** 
 501              		.loc 1 157 1 view .LVU156
 502 0054 13B0     		add	sp, sp, #76
 503              		@ sp needed
 504 0056 00BD     		pop	{pc}
 505              	.L25:
 142:Core/Src/main.c ****   }
 506              		.loc 1 142 5 is_stmt 1 view .LVU157
 507 0058 FFF7FEFF 		bl	Error_Handler
 508              	.LVL19:
 509              	.L26:
 155:Core/Src/main.c ****   }
 510              		.loc 1 155 5 view .LVU158
 511 005c FFF7FEFF 		bl	Error_Handler
 512              	.LVL20:
 513              		.cfi_endproc
 514              	.LFE311:
 516              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 517              		.align	2
 518              	.LC2:
 519 0000 48656C6C 		.ascii	"HelloWorld!\015\012\000"
 519      6F576F72 
 519      6C64210D 
 519      0A00
 520              		.section	.text.main,"ax",%progbits
 521              		.align	1
 522              		.global	main
 523              		.syntax unified
 524              		.code	16
 525              		.thumb_func
 527              	main:
 528              	.LFB310:
  70:Core/Src/main.c **** 
 529              		.loc 1 70 1 view -0
 530              		.cfi_startproc
 531              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 21


 532              		@ frame_needed = 0, uses_anonymous_args = 0
 533 0000 10B5     		push	{r4, lr}
 534              	.LCFI6:
 535              		.cfi_def_cfa_offset 8
 536              		.cfi_offset 4, -8
 537              		.cfi_offset 14, -4
  79:Core/Src/main.c **** 
 538              		.loc 1 79 3 view .LVU160
 539 0002 FFF7FEFF 		bl	HAL_Init
 540              	.LVL21:
  86:Core/Src/main.c **** 
 541              		.loc 1 86 3 view .LVU161
 542 0006 FFF7FEFF 		bl	SystemClock_Config
 543              	.LVL22:
  93:Core/Src/main.c ****   MX_SPI1_Init();
 544              		.loc 1 93 3 view .LVU162
 545 000a FFF7FEFF 		bl	MX_GPIO_Init
 546              	.LVL23:
  94:Core/Src/main.c ****   MX_USART2_UART_Init();
 547              		.loc 1 94 3 view .LVU163
 548 000e FFF7FEFF 		bl	MX_SPI1_Init
 549              	.LVL24:
  95:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 550              		.loc 1 95 3 view .LVU164
 551 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 552              	.LVL25:
 102:Core/Src/main.c ****   while (1)
 553              		.loc 1 102 3 view .LVU165
 554              	.L28:
 103:Core/Src/main.c ****   {
 555              		.loc 1 103 3 view .LVU166
 105:Core/Src/main.c ****     HAL_Delay(100);
 556              		.loc 1 105 5 view .LVU167
 557 0016 A020     		movs	r0, #160
 558 0018 2021     		movs	r1, #32
 559 001a C005     		lsls	r0, r0, #23
 560 001c FFF7FEFF 		bl	HAL_GPIO_TogglePin
 561              	.LVL26:
 106:Core/Src/main.c **** 
 562              		.loc 1 106 5 view .LVU168
 563 0020 6420     		movs	r0, #100
 564 0022 FFF7FEFF 		bl	HAL_Delay
 565              	.LVL27:
 108:Core/Src/main.c **** 
 566              		.loc 1 108 5 view .LVU169
 108:Core/Src/main.c **** 
 567              		.loc 1 108 8 is_stmt 0 view .LVU170
 568 0026 8021     		movs	r1, #128
 569 0028 8901     		lsls	r1, r1, #6
 570 002a 0648     		ldr	r0, .L30
 571 002c FFF7FEFF 		bl	HAL_GPIO_ReadPin
 572              	.LVL28:
 108:Core/Src/main.c **** 
 573              		.loc 1 108 7 view .LVU171
 574 0030 0028     		cmp	r0, #0
 575 0032 F0D1     		bne	.L28
 110:Core/Src/main.c ****     }
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 22


 576              		.loc 1 110 7 is_stmt 1 view .LVU172
 577 0034 6423     		movs	r3, #100
 578 0036 0D22     		movs	r2, #13
 579 0038 0349     		ldr	r1, .L30+4
 580 003a 0448     		ldr	r0, .L30+8
 581 003c FFF7FEFF 		bl	HAL_UART_Transmit
 582              	.LVL29:
 583 0040 E9E7     		b	.L28
 584              	.L31:
 585 0042 C046     		.align	2
 586              	.L30:
 587 0044 00080050 		.word	1342179328
 588 0048 00000000 		.word	.LC2
 589 004c 00000000 		.word	huart2
 590              		.cfi_endproc
 591              	.LFE310:
 593              		.global	huart2
 594              		.global	hspi1
 595              		.section	.bss.hspi1,"aw",%nobits
 596              		.align	2
 597              		.set	.LANCHOR0,. + 0
 600              	hspi1:
 601 0000 00000000 		.space	100
 601      00000000 
 601      00000000 
 601      00000000 
 601      00000000 
 602              		.section	.bss.huart2,"aw",%nobits
 603              		.align	2
 606              	huart2:
 607 0000 00000000 		.space	148
 607      00000000 
 607      00000000 
 607      00000000 
 607      00000000 
 608              		.text
 609              	.Letext0:
 610              		.file 3 "c:\\dev\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default
 611              		.file 4 "c:\\dev\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 612              		.file 5 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h"
 613              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 614              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h"
 615              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 616              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h"
 617              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h"
 618              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h"
 619              		.file 12 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 620              		.file 13 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h"
 621              		.file 14 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h"
 622              		.file 15 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h"
 623              		.file 16 "<built-in>"
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s 			page 23


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:160    .text.MX_GPIO_Init:00000084 $d
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:166    .text.Error_Handler:00000000 $t
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:172    .text.Error_Handler:00000000 Error_Handler
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:204    .text.MX_SPI1_Init:00000000 $t
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:209    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:291    .text.MX_SPI1_Init:00000044 $d
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:297    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:302    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:407    .text.MX_USART2_UART_Init:00000060 $d
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:606    .bss.huart2:00000000 huart2
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:413    .text.SystemClock_Config:00000000 $t
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:419    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:517    .rodata.main.str1.4:00000000 $d
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:521    .text.main:00000000 $t
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:527    .text.main:00000000 main
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:587    .text.main:00000044 $d
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:600    .bss.hspi1:00000000 hspi1
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:596    .bss.hspi1:00000000 $d
C:\Users\tugru\AppData\Local\Temp\ccqWjGF2.s:603    .bss.huart2:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
HAL_GPIO_ReadPin
HAL_UART_Transmit
