;redcode
;assert 1
	SPL 0, 5
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 0, 0
	ADD #112, @200
	SPL 0, 5
	SLT 0, 0
	JMZ 0, 0
	SUB 0, 2
	SLT -11, <-20
	SLT -11, <-20
	SUB 0, 2
	JMZ <121, #103
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	SUB 0, 2
	SUB 0, 2
	SUB 0, 2
	SUB 0, 2
	CMP -207, <-120
	CMP -207, <-120
	JMP 0, #2
	JMZ -210, 235
	ADD 210, 60
	CMP #300, 90
	SUB #300, 90
	SUB #0, -10
	CMP 0, 0
	JMZ <-127, 100
	SUB 0, 3
	SUB @-127, 100
	JMZ 80, #702
	SUB 0, 3
	SUB #300, 90
	SUB #300, 90
	SUB #300, 90
	DJN -1, @-20
	SUB 0, 3
	SPL 0, 5
	SUB 0, 3
	SUB 0, 3
	SPL 0, 5
	MOV -1, <-20
	MOV -1, <-20
	SUB #0, -10
	DJN -1, @-20
	CMP -207, <-120
