
flex6400.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029ac  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08002ab8  08002ab8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08002ab8  08002ab8  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08002ab8  08002ab8  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ab8  08002ab8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ab8  08002ab8  00012ab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002abc  08002abc  00012abc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08002ac0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08002ac4  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08002ac4  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003b1b  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000d99  00000000  00000000  00023b48  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000004b0  00000000  00000000  000248e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000428  00000000  00000000  00024d98  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001202d  00000000  00000000  000251c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00003851  00000000  00000000  000371ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0005e345  00000000  00000000  0003aa3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00098d83  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001218  00000000  00000000  00098e00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000004 	.word	0x20000004
 8000128:	00000000 	.word	0x00000000
 800012c:	08002aa0 	.word	0x08002aa0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000008 	.word	0x20000008
 8000148:	08002aa0 	.word	0x08002aa0

0800014c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000154:	4b08      	ldr	r3, [pc, #32]	; (8000178 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000156:	699a      	ldr	r2, [r3, #24]
 8000158:	4907      	ldr	r1, [pc, #28]	; (8000178 <LL_APB2_GRP1_EnableClock+0x2c>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	4313      	orrs	r3, r2
 800015e:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000160:	4b05      	ldr	r3, [pc, #20]	; (8000178 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000162:	699a      	ldr	r2, [r3, #24]
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	4013      	ands	r3, r2
 8000168:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800016a:	68fb      	ldr	r3, [r7, #12]
}
 800016c:	bf00      	nop
 800016e:	3714      	adds	r7, #20
 8000170:	46bd      	mov	sp, r7
 8000172:	bc80      	pop	{r7}
 8000174:	4770      	bx	lr
 8000176:	bf00      	nop
 8000178:	40021000 	.word	0x40021000

0800017c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800017c:	b480      	push	{r7}
 800017e:	b083      	sub	sp, #12
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
 8000184:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000186:	683b      	ldr	r3, [r7, #0]
 8000188:	0a1b      	lsrs	r3, r3, #8
 800018a:	b29a      	uxth	r2, r3
 800018c:	687b      	ldr	r3, [r7, #4]
 800018e:	615a      	str	r2, [r3, #20]
}
 8000190:	bf00      	nop
 8000192:	370c      	adds	r7, #12
 8000194:	46bd      	mov	sp, r7
 8000196:	bc80      	pop	{r7}
 8000198:	4770      	bx	lr
	...

0800019c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800019c:	b580      	push	{r7, lr}
 800019e:	b086      	sub	sp, #24
 80001a0:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001a2:	1d3b      	adds	r3, r7, #4
 80001a4:	2200      	movs	r2, #0
 80001a6:	601a      	str	r2, [r3, #0]
 80001a8:	605a      	str	r2, [r3, #4]
 80001aa:	609a      	str	r2, [r3, #8]
 80001ac:	60da      	str	r2, [r3, #12]
 80001ae:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 80001b0:	2010      	movs	r0, #16
 80001b2:	f7ff ffcb 	bl	800014c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 80001b6:	2020      	movs	r0, #32
 80001b8:	f7ff ffc8 	bl	800014c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 80001bc:	2004      	movs	r0, #4
 80001be:	f7ff ffc5 	bl	800014c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 80001c2:	2008      	movs	r0, #8
 80001c4:	f7ff ffc2 	bl	800014c <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED_GPIO_Port, LED_Pin);
 80001c8:	4921      	ldr	r1, [pc, #132]	; (8000250 <MX_GPIO_Init+0xb4>)
 80001ca:	4822      	ldr	r0, [pc, #136]	; (8000254 <MX_GPIO_Init+0xb8>)
 80001cc:	f7ff ffd6 	bl	800017c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, B160_Pin|B80_Pin|B60_Pin|B40_Pin
 80001d0:	4921      	ldr	r1, [pc, #132]	; (8000258 <MX_GPIO_Init+0xbc>)
 80001d2:	4822      	ldr	r0, [pc, #136]	; (800025c <MX_GPIO_Init+0xc0>)
 80001d4:	f7ff ffd2 	bl	800017c <LL_GPIO_ResetOutputPin>
                          |B30_Pin|B20_Pin|B17_Pin|B15_Pin
                          |B12_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, B10_Pin|B6_Pin|B5760_Pin|B10368_Pin
 80001d8:	4921      	ldr	r1, [pc, #132]	; (8000260 <MX_GPIO_Init+0xc4>)
 80001da:	4822      	ldr	r0, [pc, #136]	; (8000264 <MX_GPIO_Init+0xc8>)
 80001dc:	f7ff ffce 	bl	800017c <LL_GPIO_ResetOutputPin>
                          |B24048_Pin|B47088_Pin|B4_Pin|B2_Pin
                          |B222_Pin|B432_Pin|B902_Pin|B1296_Pin
                          |B2304_Pin|B3456_Pin);

  /**/
  GPIO_InitStruct.Pin = LED_Pin;
 80001e0:	4b1b      	ldr	r3, [pc, #108]	; (8000250 <MX_GPIO_Init+0xb4>)
 80001e2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80001e4:	2301      	movs	r3, #1
 80001e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80001e8:	2302      	movs	r3, #2
 80001ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80001ec:	2300      	movs	r3, #0
 80001ee:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80001f0:	1d3b      	adds	r3, r7, #4
 80001f2:	4619      	mov	r1, r3
 80001f4:	4817      	ldr	r0, [pc, #92]	; (8000254 <MX_GPIO_Init+0xb8>)
 80001f6:	f002 fade 	bl	80027b6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Bit0_Pin|Bit1_Pin|Bit2_Pin|Bit3_Pin
 80001fa:	f641 731f 	movw	r3, #7967	; 0x1f1f
 80001fe:	607b      	str	r3, [r7, #4]
                          |Bit4_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000200:	2308      	movs	r3, #8
 8000202:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000204:	2301      	movs	r3, #1
 8000206:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000208:	1d3b      	adds	r3, r7, #4
 800020a:	4619      	mov	r1, r3
 800020c:	4813      	ldr	r0, [pc, #76]	; (800025c <MX_GPIO_Init+0xc0>)
 800020e:	f002 fad2 	bl	80027b6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = B160_Pin|B80_Pin|B60_Pin|B40_Pin
 8000212:	4b11      	ldr	r3, [pc, #68]	; (8000258 <MX_GPIO_Init+0xbc>)
 8000214:	607b      	str	r3, [r7, #4]
                          |B30_Pin|B20_Pin|B17_Pin|B15_Pin
                          |B12_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000216:	2301      	movs	r3, #1
 8000218:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800021a:	2302      	movs	r3, #2
 800021c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800021e:	2300      	movs	r3, #0
 8000220:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000222:	1d3b      	adds	r3, r7, #4
 8000224:	4619      	mov	r1, r3
 8000226:	480d      	ldr	r0, [pc, #52]	; (800025c <MX_GPIO_Init+0xc0>)
 8000228:	f002 fac5 	bl	80027b6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = B10_Pin|B6_Pin|B5760_Pin|B10368_Pin
 800022c:	4b0c      	ldr	r3, [pc, #48]	; (8000260 <MX_GPIO_Init+0xc4>)
 800022e:	607b      	str	r3, [r7, #4]
                          |B24048_Pin|B47088_Pin|B4_Pin|B2_Pin
                          |B222_Pin|B432_Pin|B902_Pin|B1296_Pin
                          |B2304_Pin|B3456_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000230:	2301      	movs	r3, #1
 8000232:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000234:	2302      	movs	r3, #2
 8000236:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000238:	2300      	movs	r3, #0
 800023a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800023c:	1d3b      	adds	r3, r7, #4
 800023e:	4619      	mov	r1, r3
 8000240:	4808      	ldr	r0, [pc, #32]	; (8000264 <MX_GPIO_Init+0xc8>)
 8000242:	f002 fab8 	bl	80027b6 <LL_GPIO_Init>

}
 8000246:	bf00      	nop
 8000248:	3718      	adds	r7, #24
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	04200020 	.word	0x04200020
 8000254:	40011000 	.word	0x40011000
 8000258:	049fe0ff 	.word	0x049fe0ff
 800025c:	40010800 	.word	0x40010800
 8000260:	047ffbff 	.word	0x047ffbff
 8000264:	40010c00 	.word	0x40010c00

08000268 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000268:	b480      	push	{r7}
 800026a:	b085      	sub	sp, #20
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	f003 0307 	and.w	r3, r3, #7
 8000276:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000278:	4b0c      	ldr	r3, [pc, #48]	; (80002ac <__NVIC_SetPriorityGrouping+0x44>)
 800027a:	68db      	ldr	r3, [r3, #12]
 800027c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800027e:	68ba      	ldr	r2, [r7, #8]
 8000280:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000284:	4013      	ands	r3, r2
 8000286:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000288:	68fb      	ldr	r3, [r7, #12]
 800028a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800028c:	68bb      	ldr	r3, [r7, #8]
 800028e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000290:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000294:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000298:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800029a:	4a04      	ldr	r2, [pc, #16]	; (80002ac <__NVIC_SetPriorityGrouping+0x44>)
 800029c:	68bb      	ldr	r3, [r7, #8]
 800029e:	60d3      	str	r3, [r2, #12]
}
 80002a0:	bf00      	nop
 80002a2:	3714      	adds	r7, #20
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bc80      	pop	{r7}
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	e000ed00 	.word	0xe000ed00

080002b0 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80002b4:	4b04      	ldr	r3, [pc, #16]	; (80002c8 <LL_RCC_HSI_Enable+0x18>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a03      	ldr	r2, [pc, #12]	; (80002c8 <LL_RCC_HSI_Enable+0x18>)
 80002ba:	f043 0301 	orr.w	r3, r3, #1
 80002be:	6013      	str	r3, [r2, #0]
}
 80002c0:	bf00      	nop
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bc80      	pop	{r7}
 80002c6:	4770      	bx	lr
 80002c8:	40021000 	.word	0x40021000

080002cc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80002cc:	b480      	push	{r7}
 80002ce:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80002d0:	4b06      	ldr	r3, [pc, #24]	; (80002ec <LL_RCC_HSI_IsReady+0x20>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	f003 0302 	and.w	r3, r3, #2
 80002d8:	2b02      	cmp	r3, #2
 80002da:	bf0c      	ite	eq
 80002dc:	2301      	moveq	r3, #1
 80002de:	2300      	movne	r3, #0
 80002e0:	b2db      	uxtb	r3, r3
}
 80002e2:	4618      	mov	r0, r3
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bc80      	pop	{r7}
 80002e8:	4770      	bx	lr
 80002ea:	bf00      	nop
 80002ec:	40021000 	.word	0x40021000

080002f0 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80002f8:	4b06      	ldr	r3, [pc, #24]	; (8000314 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	00db      	lsls	r3, r3, #3
 8000304:	4903      	ldr	r1, [pc, #12]	; (8000314 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8000306:	4313      	orrs	r3, r2
 8000308:	600b      	str	r3, [r1, #0]
}
 800030a:	bf00      	nop
 800030c:	370c      	adds	r7, #12
 800030e:	46bd      	mov	sp, r7
 8000310:	bc80      	pop	{r7}
 8000312:	4770      	bx	lr
 8000314:	40021000 	.word	0x40021000

08000318 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000320:	4b06      	ldr	r3, [pc, #24]	; (800033c <LL_RCC_SetSysClkSource+0x24>)
 8000322:	685b      	ldr	r3, [r3, #4]
 8000324:	f023 0203 	bic.w	r2, r3, #3
 8000328:	4904      	ldr	r1, [pc, #16]	; (800033c <LL_RCC_SetSysClkSource+0x24>)
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	4313      	orrs	r3, r2
 800032e:	604b      	str	r3, [r1, #4]
}
 8000330:	bf00      	nop
 8000332:	370c      	adds	r7, #12
 8000334:	46bd      	mov	sp, r7
 8000336:	bc80      	pop	{r7}
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop
 800033c:	40021000 	.word	0x40021000

08000340 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000340:	b480      	push	{r7}
 8000342:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000344:	4b03      	ldr	r3, [pc, #12]	; (8000354 <LL_RCC_GetSysClkSource+0x14>)
 8000346:	685b      	ldr	r3, [r3, #4]
 8000348:	f003 030c 	and.w	r3, r3, #12
}
 800034c:	4618      	mov	r0, r3
 800034e:	46bd      	mov	sp, r7
 8000350:	bc80      	pop	{r7}
 8000352:	4770      	bx	lr
 8000354:	40021000 	.word	0x40021000

08000358 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000358:	b480      	push	{r7}
 800035a:	b083      	sub	sp, #12
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000360:	4b06      	ldr	r3, [pc, #24]	; (800037c <LL_RCC_SetAHBPrescaler+0x24>)
 8000362:	685b      	ldr	r3, [r3, #4]
 8000364:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000368:	4904      	ldr	r1, [pc, #16]	; (800037c <LL_RCC_SetAHBPrescaler+0x24>)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	4313      	orrs	r3, r2
 800036e:	604b      	str	r3, [r1, #4]
}
 8000370:	bf00      	nop
 8000372:	370c      	adds	r7, #12
 8000374:	46bd      	mov	sp, r7
 8000376:	bc80      	pop	{r7}
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	40021000 	.word	0x40021000

08000380 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000380:	b480      	push	{r7}
 8000382:	b083      	sub	sp, #12
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000388:	4b06      	ldr	r3, [pc, #24]	; (80003a4 <LL_RCC_SetAPB1Prescaler+0x24>)
 800038a:	685b      	ldr	r3, [r3, #4]
 800038c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000390:	4904      	ldr	r1, [pc, #16]	; (80003a4 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	4313      	orrs	r3, r2
 8000396:	604b      	str	r3, [r1, #4]
}
 8000398:	bf00      	nop
 800039a:	370c      	adds	r7, #12
 800039c:	46bd      	mov	sp, r7
 800039e:	bc80      	pop	{r7}
 80003a0:	4770      	bx	lr
 80003a2:	bf00      	nop
 80003a4:	40021000 	.word	0x40021000

080003a8 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80003a8:	b480      	push	{r7}
 80003aa:	b083      	sub	sp, #12
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80003b0:	4b06      	ldr	r3, [pc, #24]	; (80003cc <LL_RCC_SetAPB2Prescaler+0x24>)
 80003b2:	685b      	ldr	r3, [r3, #4]
 80003b4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80003b8:	4904      	ldr	r1, [pc, #16]	; (80003cc <LL_RCC_SetAPB2Prescaler+0x24>)
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	4313      	orrs	r3, r2
 80003be:	604b      	str	r3, [r1, #4]
}
 80003c0:	bf00      	nop
 80003c2:	370c      	adds	r7, #12
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bc80      	pop	{r7}
 80003c8:	4770      	bx	lr
 80003ca:	bf00      	nop
 80003cc:	40021000 	.word	0x40021000

080003d0 <LL_APB1_GRP1_EnableClock>:
{
 80003d0:	b480      	push	{r7}
 80003d2:	b085      	sub	sp, #20
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80003d8:	4b08      	ldr	r3, [pc, #32]	; (80003fc <LL_APB1_GRP1_EnableClock+0x2c>)
 80003da:	69da      	ldr	r2, [r3, #28]
 80003dc:	4907      	ldr	r1, [pc, #28]	; (80003fc <LL_APB1_GRP1_EnableClock+0x2c>)
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	4313      	orrs	r3, r2
 80003e2:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80003e4:	4b05      	ldr	r3, [pc, #20]	; (80003fc <LL_APB1_GRP1_EnableClock+0x2c>)
 80003e6:	69da      	ldr	r2, [r3, #28]
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	4013      	ands	r3, r2
 80003ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80003ee:	68fb      	ldr	r3, [r7, #12]
}
 80003f0:	bf00      	nop
 80003f2:	3714      	adds	r7, #20
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bc80      	pop	{r7}
 80003f8:	4770      	bx	lr
 80003fa:	bf00      	nop
 80003fc:	40021000 	.word	0x40021000

08000400 <LL_APB2_GRP1_EnableClock>:
{
 8000400:	b480      	push	{r7}
 8000402:	b085      	sub	sp, #20
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000408:	4b08      	ldr	r3, [pc, #32]	; (800042c <LL_APB2_GRP1_EnableClock+0x2c>)
 800040a:	699a      	ldr	r2, [r3, #24]
 800040c:	4907      	ldr	r1, [pc, #28]	; (800042c <LL_APB2_GRP1_EnableClock+0x2c>)
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	4313      	orrs	r3, r2
 8000412:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000414:	4b05      	ldr	r3, [pc, #20]	; (800042c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000416:	699a      	ldr	r2, [r3, #24]
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	4013      	ands	r3, r2
 800041c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800041e:	68fb      	ldr	r3, [r7, #12]
}
 8000420:	bf00      	nop
 8000422:	3714      	adds	r7, #20
 8000424:	46bd      	mov	sp, r7
 8000426:	bc80      	pop	{r7}
 8000428:	4770      	bx	lr
 800042a:	bf00      	nop
 800042c:	40021000 	.word	0x40021000

08000430 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000430:	b480      	push	{r7}
 8000432:	b083      	sub	sp, #12
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000438:	4b06      	ldr	r3, [pc, #24]	; (8000454 <LL_FLASH_SetLatency+0x24>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	f023 0207 	bic.w	r2, r3, #7
 8000440:	4904      	ldr	r1, [pc, #16]	; (8000454 <LL_FLASH_SetLatency+0x24>)
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	4313      	orrs	r3, r2
 8000446:	600b      	str	r3, [r1, #0]
}
 8000448:	bf00      	nop
 800044a:	370c      	adds	r7, #12
 800044c:	46bd      	mov	sp, r7
 800044e:	bc80      	pop	{r7}
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	40022000 	.word	0x40022000

08000458 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800045c:	4b03      	ldr	r3, [pc, #12]	; (800046c <LL_FLASH_GetLatency+0x14>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	f003 0307 	and.w	r3, r3, #7
}
 8000464:	4618      	mov	r0, r3
 8000466:	46bd      	mov	sp, r7
 8000468:	bc80      	pop	{r7}
 800046a:	4770      	bx	lr
 800046c:	40022000 	.word	0x40022000

08000470 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000470:	b480      	push	{r7}
 8000472:	b083      	sub	sp, #12
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	f043 0201 	orr.w	r2, r3, #1
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	601a      	str	r2, [r3, #0]
}
 8000484:	bf00      	nop
 8000486:	370c      	adds	r7, #12
 8000488:	46bd      	mov	sp, r7
 800048a:	bc80      	pop	{r7}
 800048c:	4770      	bx	lr

0800048e <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 800048e:	b480      	push	{r7}
 8000490:	b083      	sub	sp, #12
 8000492:	af00      	add	r7, sp, #0
 8000494:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	68db      	ldr	r3, [r3, #12]
 800049a:	f043 0201 	orr.w	r2, r3, #1
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	60da      	str	r2, [r3, #12]
}
 80004a2:	bf00      	nop
 80004a4:	370c      	adds	r7, #12
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr

080004ac <LL_GPIO_IsInputPinSet>:
{
 80004ac:	b480      	push	{r7}
 80004ae:	b083      	sub	sp, #12
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
 80004b4:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU) == ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	689b      	ldr	r3, [r3, #8]
 80004ba:	43da      	mvns	r2, r3
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	0a1b      	lsrs	r3, r3, #8
 80004c0:	4013      	ands	r3, r2
 80004c2:	b29b      	uxth	r3, r3
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	bf0c      	ite	eq
 80004c8:	2301      	moveq	r3, #1
 80004ca:	2300      	movne	r3, #0
 80004cc:	b2db      	uxtb	r3, r3
}
 80004ce:	4618      	mov	r0, r3
 80004d0:	370c      	adds	r7, #12
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bc80      	pop	{r7}
 80004d6:	4770      	bx	lr

080004d8 <LL_GPIO_SetOutputPin>:
{
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80004e2:	683b      	ldr	r3, [r7, #0]
 80004e4:	0a1b      	lsrs	r3, r3, #8
 80004e6:	b29a      	uxth	r2, r3
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	611a      	str	r2, [r3, #16]
}
 80004ec:	bf00      	nop
 80004ee:	370c      	adds	r7, #12
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bc80      	pop	{r7}
 80004f4:	4770      	bx	lr

080004f6 <LL_GPIO_ResetOutputPin>:
{
 80004f6:	b480      	push	{r7}
 80004f8:	b083      	sub	sp, #12
 80004fa:	af00      	add	r7, sp, #0
 80004fc:	6078      	str	r0, [r7, #4]
 80004fe:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	0a1b      	lsrs	r3, r3, #8
 8000504:	b29a      	uxth	r2, r3
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	615a      	str	r2, [r3, #20]
}
 800050a:	bf00      	nop
 800050c:	370c      	adds	r7, #12
 800050e:	46bd      	mov	sp, r7
 8000510:	bc80      	pop	{r7}
 8000512:	4770      	bx	lr

08000514 <LL_GPIO_AF_Remap_SWJ_NOJTAG>:
  * @rmtoll MAPR          SWJ_CFG           LL_GPIO_AF_Remap_SWJ_NOJTAG
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  CLEAR_BIT(AFIO->MAPR,AFIO_MAPR_SWJ_CFG);
 8000518:	4b07      	ldr	r3, [pc, #28]	; (8000538 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 800051a:	685b      	ldr	r3, [r3, #4]
 800051c:	4a06      	ldr	r2, [pc, #24]	; (8000538 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 800051e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000522:	6053      	str	r3, [r2, #4]
  SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 8000524:	4b04      	ldr	r3, [pc, #16]	; (8000538 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 8000526:	685b      	ldr	r3, [r3, #4]
 8000528:	4a03      	ldr	r2, [pc, #12]	; (8000538 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 800052a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800052e:	6053      	str	r3, [r2, #4]
}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr
 8000538:	40010000 	.word	0x40010000

0800053c <SetBand>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void SetBand (void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	af00      	add	r7, sp, #0
	if ((LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&!(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8000540:	f240 1101 	movw	r1, #257	; 0x101
 8000544:	48c4      	ldr	r0, [pc, #784]	; (8000858 <SetBand+0x31c>)
 8000546:	f7ff ffb1 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800054a:	4603      	mov	r3, r0
 800054c:	2b00      	cmp	r3, #0
 800054e:	f000 8086 	beq.w	800065e <SetBand+0x122>
 8000552:	f240 2102 	movw	r1, #514	; 0x202
 8000556:	48c0      	ldr	r0, [pc, #768]	; (8000858 <SetBand+0x31c>)
 8000558:	f7ff ffa8 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d17d      	bne.n	800065e <SetBand+0x122>
				&&!(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8000562:	f240 4104 	movw	r1, #1028	; 0x404
 8000566:	48bc      	ldr	r0, [pc, #752]	; (8000858 <SetBand+0x31c>)
 8000568:	f7ff ffa0 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d175      	bne.n	800065e <SetBand+0x122>
 8000572:	f640 0108 	movw	r1, #2056	; 0x808
 8000576:	48b8      	ldr	r0, [pc, #736]	; (8000858 <SetBand+0x31c>)
 8000578:	f7ff ff98 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d16d      	bne.n	800065e <SetBand+0x122>
				&&!(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//160
 8000582:	f241 0110 	movw	r1, #4112	; 0x1010
 8000586:	48b4      	ldr	r0, [pc, #720]	; (8000858 <SetBand+0x31c>)
 8000588:	f7ff ff90 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d165      	bne.n	800065e <SetBand+0x122>
			{
				LL_GPIO_SetOutputPin(B160_GPIO_Port, B160_Pin);
 8000592:	f242 0120 	movw	r1, #8224	; 0x2020
 8000596:	48b0      	ldr	r0, [pc, #704]	; (8000858 <SetBand+0x31c>)
 8000598:	f7ff ff9e 	bl	80004d8 <LL_GPIO_SetOutputPin>
				LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 800059c:	f244 0140 	movw	r1, #16448	; 0x4040
 80005a0:	48ad      	ldr	r0, [pc, #692]	; (8000858 <SetBand+0x31c>)
 80005a2:	f7ff ffa8 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 80005a6:	f248 0180 	movw	r1, #32896	; 0x8080
 80005aa:	48ab      	ldr	r0, [pc, #684]	; (8000858 <SetBand+0x31c>)
 80005ac:	f7ff ffa3 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 80005b0:	49aa      	ldr	r1, [pc, #680]	; (800085c <SetBand+0x320>)
 80005b2:	48a9      	ldr	r0, [pc, #676]	; (8000858 <SetBand+0x31c>)
 80005b4:	f7ff ff9f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 80005b8:	49a9      	ldr	r1, [pc, #676]	; (8000860 <SetBand+0x324>)
 80005ba:	48a7      	ldr	r0, [pc, #668]	; (8000858 <SetBand+0x31c>)
 80005bc:	f7ff ff9b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 80005c0:	49a8      	ldr	r1, [pc, #672]	; (8000864 <SetBand+0x328>)
 80005c2:	48a5      	ldr	r0, [pc, #660]	; (8000858 <SetBand+0x31c>)
 80005c4:	f7ff ff97 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 80005c8:	49a7      	ldr	r1, [pc, #668]	; (8000868 <SetBand+0x32c>)
 80005ca:	48a3      	ldr	r0, [pc, #652]	; (8000858 <SetBand+0x31c>)
 80005cc:	f7ff ff93 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 80005d0:	49a6      	ldr	r1, [pc, #664]	; (800086c <SetBand+0x330>)
 80005d2:	48a1      	ldr	r0, [pc, #644]	; (8000858 <SetBand+0x31c>)
 80005d4:	f7ff ff8f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 80005d8:	49a5      	ldr	r1, [pc, #660]	; (8000870 <SetBand+0x334>)
 80005da:	489f      	ldr	r0, [pc, #636]	; (8000858 <SetBand+0x31c>)
 80005dc:	f7ff ff8b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 80005e0:	f240 1101 	movw	r1, #257	; 0x101
 80005e4:	48a3      	ldr	r0, [pc, #652]	; (8000874 <SetBand+0x338>)
 80005e6:	f7ff ff86 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 80005ea:	f240 2102 	movw	r1, #514	; 0x202
 80005ee:	48a1      	ldr	r0, [pc, #644]	; (8000874 <SetBand+0x338>)
 80005f0:	f7ff ff81 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 80005f4:	f640 0108 	movw	r1, #2056	; 0x808
 80005f8:	489e      	ldr	r0, [pc, #632]	; (8000874 <SetBand+0x338>)
 80005fa:	f7ff ff7c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 80005fe:	f241 0110 	movw	r1, #4112	; 0x1010
 8000602:	489c      	ldr	r0, [pc, #624]	; (8000874 <SetBand+0x338>)
 8000604:	f7ff ff77 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8000608:	f242 0120 	movw	r1, #8224	; 0x2020
 800060c:	4899      	ldr	r0, [pc, #612]	; (8000874 <SetBand+0x338>)
 800060e:	f7ff ff72 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8000612:	f244 0140 	movw	r1, #16448	; 0x4040
 8000616:	4897      	ldr	r0, [pc, #604]	; (8000874 <SetBand+0x338>)
 8000618:	f7ff ff6d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 800061c:	f248 0180 	movw	r1, #32896	; 0x8080
 8000620:	4894      	ldr	r0, [pc, #592]	; (8000874 <SetBand+0x338>)
 8000622:	f7ff ff68 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 8000626:	498d      	ldr	r1, [pc, #564]	; (800085c <SetBand+0x320>)
 8000628:	4892      	ldr	r0, [pc, #584]	; (8000874 <SetBand+0x338>)
 800062a:	f7ff ff64 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 800062e:	498c      	ldr	r1, [pc, #560]	; (8000860 <SetBand+0x324>)
 8000630:	4890      	ldr	r0, [pc, #576]	; (8000874 <SetBand+0x338>)
 8000632:	f7ff ff60 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 8000636:	498b      	ldr	r1, [pc, #556]	; (8000864 <SetBand+0x328>)
 8000638:	488e      	ldr	r0, [pc, #568]	; (8000874 <SetBand+0x338>)
 800063a:	f7ff ff5c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 800063e:	498a      	ldr	r1, [pc, #552]	; (8000868 <SetBand+0x32c>)
 8000640:	488c      	ldr	r0, [pc, #560]	; (8000874 <SetBand+0x338>)
 8000642:	f7ff ff58 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 8000646:	4989      	ldr	r1, [pc, #548]	; (800086c <SetBand+0x330>)
 8000648:	488a      	ldr	r0, [pc, #552]	; (8000874 <SetBand+0x338>)
 800064a:	f7ff ff54 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 800064e:	498a      	ldr	r1, [pc, #552]	; (8000878 <SetBand+0x33c>)
 8000650:	4888      	ldr	r0, [pc, #544]	; (8000874 <SetBand+0x338>)
 8000652:	f7ff ff50 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8000656:	4989      	ldr	r1, [pc, #548]	; (800087c <SetBand+0x340>)
 8000658:	4886      	ldr	r0, [pc, #536]	; (8000874 <SetBand+0x338>)
 800065a:	f7ff ff4c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
			}
	if (!(LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 800065e:	f240 1101 	movw	r1, #257	; 0x101
 8000662:	487d      	ldr	r0, [pc, #500]	; (8000858 <SetBand+0x31c>)
 8000664:	f7ff ff22 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	f040 8086 	bne.w	800077c <SetBand+0x240>
 8000670:	f240 2102 	movw	r1, #514	; 0x202
 8000674:	4878      	ldr	r0, [pc, #480]	; (8000858 <SetBand+0x31c>)
 8000676:	f7ff ff19 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d07d      	beq.n	800077c <SetBand+0x240>
					&&!(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8000680:	f240 4104 	movw	r1, #1028	; 0x404
 8000684:	4874      	ldr	r0, [pc, #464]	; (8000858 <SetBand+0x31c>)
 8000686:	f7ff ff11 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d175      	bne.n	800077c <SetBand+0x240>
 8000690:	f640 0108 	movw	r1, #2056	; 0x808
 8000694:	4870      	ldr	r0, [pc, #448]	; (8000858 <SetBand+0x31c>)
 8000696:	f7ff ff09 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d16d      	bne.n	800077c <SetBand+0x240>
					&&!(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//80
 80006a0:	f241 0110 	movw	r1, #4112	; 0x1010
 80006a4:	486c      	ldr	r0, [pc, #432]	; (8000858 <SetBand+0x31c>)
 80006a6:	f7ff ff01 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d165      	bne.n	800077c <SetBand+0x240>
			{
				LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 80006b0:	f242 0120 	movw	r1, #8224	; 0x2020
 80006b4:	4868      	ldr	r0, [pc, #416]	; (8000858 <SetBand+0x31c>)
 80006b6:	f7ff ff1e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B80_GPIO_Port, B80_Pin);
 80006ba:	f244 0140 	movw	r1, #16448	; 0x4040
 80006be:	4866      	ldr	r0, [pc, #408]	; (8000858 <SetBand+0x31c>)
 80006c0:	f7ff ff0a 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 80006c4:	f248 0180 	movw	r1, #32896	; 0x8080
 80006c8:	4863      	ldr	r0, [pc, #396]	; (8000858 <SetBand+0x31c>)
 80006ca:	f7ff ff14 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 80006ce:	4963      	ldr	r1, [pc, #396]	; (800085c <SetBand+0x320>)
 80006d0:	4861      	ldr	r0, [pc, #388]	; (8000858 <SetBand+0x31c>)
 80006d2:	f7ff ff10 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 80006d6:	4962      	ldr	r1, [pc, #392]	; (8000860 <SetBand+0x324>)
 80006d8:	485f      	ldr	r0, [pc, #380]	; (8000858 <SetBand+0x31c>)
 80006da:	f7ff ff0c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 80006de:	4961      	ldr	r1, [pc, #388]	; (8000864 <SetBand+0x328>)
 80006e0:	485d      	ldr	r0, [pc, #372]	; (8000858 <SetBand+0x31c>)
 80006e2:	f7ff ff08 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 80006e6:	4960      	ldr	r1, [pc, #384]	; (8000868 <SetBand+0x32c>)
 80006e8:	485b      	ldr	r0, [pc, #364]	; (8000858 <SetBand+0x31c>)
 80006ea:	f7ff ff04 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 80006ee:	495f      	ldr	r1, [pc, #380]	; (800086c <SetBand+0x330>)
 80006f0:	4859      	ldr	r0, [pc, #356]	; (8000858 <SetBand+0x31c>)
 80006f2:	f7ff ff00 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 80006f6:	495e      	ldr	r1, [pc, #376]	; (8000870 <SetBand+0x334>)
 80006f8:	4857      	ldr	r0, [pc, #348]	; (8000858 <SetBand+0x31c>)
 80006fa:	f7ff fefc 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 80006fe:	f240 1101 	movw	r1, #257	; 0x101
 8000702:	485c      	ldr	r0, [pc, #368]	; (8000874 <SetBand+0x338>)
 8000704:	f7ff fef7 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8000708:	f240 2102 	movw	r1, #514	; 0x202
 800070c:	4859      	ldr	r0, [pc, #356]	; (8000874 <SetBand+0x338>)
 800070e:	f7ff fef2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8000712:	f640 0108 	movw	r1, #2056	; 0x808
 8000716:	4857      	ldr	r0, [pc, #348]	; (8000874 <SetBand+0x338>)
 8000718:	f7ff feed 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 800071c:	f241 0110 	movw	r1, #4112	; 0x1010
 8000720:	4854      	ldr	r0, [pc, #336]	; (8000874 <SetBand+0x338>)
 8000722:	f7ff fee8 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8000726:	f242 0120 	movw	r1, #8224	; 0x2020
 800072a:	4852      	ldr	r0, [pc, #328]	; (8000874 <SetBand+0x338>)
 800072c:	f7ff fee3 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8000730:	f244 0140 	movw	r1, #16448	; 0x4040
 8000734:	484f      	ldr	r0, [pc, #316]	; (8000874 <SetBand+0x338>)
 8000736:	f7ff fede 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 800073a:	f248 0180 	movw	r1, #32896	; 0x8080
 800073e:	484d      	ldr	r0, [pc, #308]	; (8000874 <SetBand+0x338>)
 8000740:	f7ff fed9 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 8000744:	4945      	ldr	r1, [pc, #276]	; (800085c <SetBand+0x320>)
 8000746:	484b      	ldr	r0, [pc, #300]	; (8000874 <SetBand+0x338>)
 8000748:	f7ff fed5 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 800074c:	4944      	ldr	r1, [pc, #272]	; (8000860 <SetBand+0x324>)
 800074e:	4849      	ldr	r0, [pc, #292]	; (8000874 <SetBand+0x338>)
 8000750:	f7ff fed1 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 8000754:	4943      	ldr	r1, [pc, #268]	; (8000864 <SetBand+0x328>)
 8000756:	4847      	ldr	r0, [pc, #284]	; (8000874 <SetBand+0x338>)
 8000758:	f7ff fecd 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 800075c:	4942      	ldr	r1, [pc, #264]	; (8000868 <SetBand+0x32c>)
 800075e:	4845      	ldr	r0, [pc, #276]	; (8000874 <SetBand+0x338>)
 8000760:	f7ff fec9 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 8000764:	4941      	ldr	r1, [pc, #260]	; (800086c <SetBand+0x330>)
 8000766:	4843      	ldr	r0, [pc, #268]	; (8000874 <SetBand+0x338>)
 8000768:	f7ff fec5 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 800076c:	4942      	ldr	r1, [pc, #264]	; (8000878 <SetBand+0x33c>)
 800076e:	4841      	ldr	r0, [pc, #260]	; (8000874 <SetBand+0x338>)
 8000770:	f7ff fec1 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8000774:	4941      	ldr	r1, [pc, #260]	; (800087c <SetBand+0x340>)
 8000776:	483f      	ldr	r0, [pc, #252]	; (8000874 <SetBand+0x338>)
 8000778:	f7ff febd 	bl	80004f6 <LL_GPIO_ResetOutputPin>
			}
	if (!(LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&!(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 800077c:	f240 1101 	movw	r1, #257	; 0x101
 8000780:	4835      	ldr	r0, [pc, #212]	; (8000858 <SetBand+0x31c>)
 8000782:	f7ff fe93 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	f040 809f 	bne.w	80008cc <SetBand+0x390>
 800078e:	f240 2102 	movw	r1, #514	; 0x202
 8000792:	4831      	ldr	r0, [pc, #196]	; (8000858 <SetBand+0x31c>)
 8000794:	f7ff fe8a 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	f040 8096 	bne.w	80008cc <SetBand+0x390>
					&&!(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 80007a0:	f240 4104 	movw	r1, #1028	; 0x404
 80007a4:	482c      	ldr	r0, [pc, #176]	; (8000858 <SetBand+0x31c>)
 80007a6:	f7ff fe81 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	f040 808d 	bne.w	80008cc <SetBand+0x390>
 80007b2:	f640 0108 	movw	r1, #2056	; 0x808
 80007b6:	4828      	ldr	r0, [pc, #160]	; (8000858 <SetBand+0x31c>)
 80007b8:	f7ff fe78 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	f040 8084 	bne.w	80008cc <SetBand+0x390>
					&&!(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//60
 80007c4:	f241 0110 	movw	r1, #4112	; 0x1010
 80007c8:	4823      	ldr	r0, [pc, #140]	; (8000858 <SetBand+0x31c>)
 80007ca:	f7ff fe6f 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d17b      	bne.n	80008cc <SetBand+0x390>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 80007d4:	f242 0120 	movw	r1, #8224	; 0x2020
 80007d8:	481f      	ldr	r0, [pc, #124]	; (8000858 <SetBand+0x31c>)
 80007da:	f7ff fe8c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 80007de:	f244 0140 	movw	r1, #16448	; 0x4040
 80007e2:	481d      	ldr	r0, [pc, #116]	; (8000858 <SetBand+0x31c>)
 80007e4:	f7ff fe87 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B60_GPIO_Port, B60_Pin);
 80007e8:	f248 0180 	movw	r1, #32896	; 0x8080
 80007ec:	481a      	ldr	r0, [pc, #104]	; (8000858 <SetBand+0x31c>)
 80007ee:	f7ff fe73 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 80007f2:	491a      	ldr	r1, [pc, #104]	; (800085c <SetBand+0x320>)
 80007f4:	4818      	ldr	r0, [pc, #96]	; (8000858 <SetBand+0x31c>)
 80007f6:	f7ff fe7e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 80007fa:	4919      	ldr	r1, [pc, #100]	; (8000860 <SetBand+0x324>)
 80007fc:	4816      	ldr	r0, [pc, #88]	; (8000858 <SetBand+0x31c>)
 80007fe:	f7ff fe7a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 8000802:	4918      	ldr	r1, [pc, #96]	; (8000864 <SetBand+0x328>)
 8000804:	4814      	ldr	r0, [pc, #80]	; (8000858 <SetBand+0x31c>)
 8000806:	f7ff fe76 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 800080a:	4917      	ldr	r1, [pc, #92]	; (8000868 <SetBand+0x32c>)
 800080c:	4812      	ldr	r0, [pc, #72]	; (8000858 <SetBand+0x31c>)
 800080e:	f7ff fe72 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 8000812:	4916      	ldr	r1, [pc, #88]	; (800086c <SetBand+0x330>)
 8000814:	4810      	ldr	r0, [pc, #64]	; (8000858 <SetBand+0x31c>)
 8000816:	f7ff fe6e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 800081a:	4915      	ldr	r1, [pc, #84]	; (8000870 <SetBand+0x334>)
 800081c:	480e      	ldr	r0, [pc, #56]	; (8000858 <SetBand+0x31c>)
 800081e:	f7ff fe6a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8000822:	f240 1101 	movw	r1, #257	; 0x101
 8000826:	4813      	ldr	r0, [pc, #76]	; (8000874 <SetBand+0x338>)
 8000828:	f7ff fe65 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 800082c:	f240 2102 	movw	r1, #514	; 0x202
 8000830:	4810      	ldr	r0, [pc, #64]	; (8000874 <SetBand+0x338>)
 8000832:	f7ff fe60 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8000836:	f640 0108 	movw	r1, #2056	; 0x808
 800083a:	480e      	ldr	r0, [pc, #56]	; (8000874 <SetBand+0x338>)
 800083c:	f7ff fe5b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8000840:	f241 0110 	movw	r1, #4112	; 0x1010
 8000844:	480b      	ldr	r0, [pc, #44]	; (8000874 <SetBand+0x338>)
 8000846:	f7ff fe56 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 800084a:	f242 0120 	movw	r1, #8224	; 0x2020
 800084e:	4809      	ldr	r0, [pc, #36]	; (8000874 <SetBand+0x338>)
 8000850:	f7ff fe51 	bl	80004f6 <LL_GPIO_ResetOutputPin>
 8000854:	e014      	b.n	8000880 <SetBand+0x344>
 8000856:	bf00      	nop
 8000858:	40010800 	.word	0x40010800
 800085c:	04010001 	.word	0x04010001
 8000860:	04020002 	.word	0x04020002
 8000864:	04040004 	.word	0x04040004
 8000868:	04080008 	.word	0x04080008
 800086c:	04100010 	.word	0x04100010
 8000870:	04800080 	.word	0x04800080
 8000874:	40010c00 	.word	0x40010c00
 8000878:	04200020 	.word	0x04200020
 800087c:	04400040 	.word	0x04400040
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8000880:	f244 0140 	movw	r1, #16448	; 0x4040
 8000884:	48c2      	ldr	r0, [pc, #776]	; (8000b90 <SetBand+0x654>)
 8000886:	f7ff fe36 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 800088a:	f248 0180 	movw	r1, #32896	; 0x8080
 800088e:	48c0      	ldr	r0, [pc, #768]	; (8000b90 <SetBand+0x654>)
 8000890:	f7ff fe31 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 8000894:	49bf      	ldr	r1, [pc, #764]	; (8000b94 <SetBand+0x658>)
 8000896:	48be      	ldr	r0, [pc, #760]	; (8000b90 <SetBand+0x654>)
 8000898:	f7ff fe2d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 800089c:	49be      	ldr	r1, [pc, #760]	; (8000b98 <SetBand+0x65c>)
 800089e:	48bc      	ldr	r0, [pc, #752]	; (8000b90 <SetBand+0x654>)
 80008a0:	f7ff fe29 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 80008a4:	49bd      	ldr	r1, [pc, #756]	; (8000b9c <SetBand+0x660>)
 80008a6:	48ba      	ldr	r0, [pc, #744]	; (8000b90 <SetBand+0x654>)
 80008a8:	f7ff fe25 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 80008ac:	49bc      	ldr	r1, [pc, #752]	; (8000ba0 <SetBand+0x664>)
 80008ae:	48b8      	ldr	r0, [pc, #736]	; (8000b90 <SetBand+0x654>)
 80008b0:	f7ff fe21 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 80008b4:	49bb      	ldr	r1, [pc, #748]	; (8000ba4 <SetBand+0x668>)
 80008b6:	48b6      	ldr	r0, [pc, #728]	; (8000b90 <SetBand+0x654>)
 80008b8:	f7ff fe1d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 80008bc:	49ba      	ldr	r1, [pc, #744]	; (8000ba8 <SetBand+0x66c>)
 80008be:	48b4      	ldr	r0, [pc, #720]	; (8000b90 <SetBand+0x654>)
 80008c0:	f7ff fe19 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 80008c4:	49b9      	ldr	r1, [pc, #740]	; (8000bac <SetBand+0x670>)
 80008c6:	48b2      	ldr	r0, [pc, #712]	; (8000b90 <SetBand+0x654>)
 80008c8:	f7ff fe15 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 80008cc:	f240 1101 	movw	r1, #257	; 0x101
 80008d0:	48b7      	ldr	r0, [pc, #732]	; (8000bb0 <SetBand+0x674>)
 80008d2:	f7ff fdeb 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	f000 8086 	beq.w	80009ea <SetBand+0x4ae>
 80008de:	f240 2102 	movw	r1, #514	; 0x202
 80008e2:	48b3      	ldr	r0, [pc, #716]	; (8000bb0 <SetBand+0x674>)
 80008e4:	f7ff fde2 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d07d      	beq.n	80009ea <SetBand+0x4ae>
					&&!(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 80008ee:	f240 4104 	movw	r1, #1028	; 0x404
 80008f2:	48af      	ldr	r0, [pc, #700]	; (8000bb0 <SetBand+0x674>)
 80008f4:	f7ff fdda 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d175      	bne.n	80009ea <SetBand+0x4ae>
 80008fe:	f640 0108 	movw	r1, #2056	; 0x808
 8000902:	48ab      	ldr	r0, [pc, #684]	; (8000bb0 <SetBand+0x674>)
 8000904:	f7ff fdd2 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d16d      	bne.n	80009ea <SetBand+0x4ae>
					&&!(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//40
 800090e:	f241 0110 	movw	r1, #4112	; 0x1010
 8000912:	48a7      	ldr	r0, [pc, #668]	; (8000bb0 <SetBand+0x674>)
 8000914:	f7ff fdca 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d165      	bne.n	80009ea <SetBand+0x4ae>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 800091e:	f242 0120 	movw	r1, #8224	; 0x2020
 8000922:	48a3      	ldr	r0, [pc, #652]	; (8000bb0 <SetBand+0x674>)
 8000924:	f7ff fde7 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 8000928:	f244 0140 	movw	r1, #16448	; 0x4040
 800092c:	48a0      	ldr	r0, [pc, #640]	; (8000bb0 <SetBand+0x674>)
 800092e:	f7ff fde2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 8000932:	f248 0180 	movw	r1, #32896	; 0x8080
 8000936:	489e      	ldr	r0, [pc, #632]	; (8000bb0 <SetBand+0x674>)
 8000938:	f7ff fddd 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B40_GPIO_Port, B40_Pin);
 800093c:	4995      	ldr	r1, [pc, #596]	; (8000b94 <SetBand+0x658>)
 800093e:	489c      	ldr	r0, [pc, #624]	; (8000bb0 <SetBand+0x674>)
 8000940:	f7ff fdca 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 8000944:	4994      	ldr	r1, [pc, #592]	; (8000b98 <SetBand+0x65c>)
 8000946:	489a      	ldr	r0, [pc, #616]	; (8000bb0 <SetBand+0x674>)
 8000948:	f7ff fdd5 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 800094c:	4993      	ldr	r1, [pc, #588]	; (8000b9c <SetBand+0x660>)
 800094e:	4898      	ldr	r0, [pc, #608]	; (8000bb0 <SetBand+0x674>)
 8000950:	f7ff fdd1 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 8000954:	4992      	ldr	r1, [pc, #584]	; (8000ba0 <SetBand+0x664>)
 8000956:	4896      	ldr	r0, [pc, #600]	; (8000bb0 <SetBand+0x674>)
 8000958:	f7ff fdcd 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 800095c:	4991      	ldr	r1, [pc, #580]	; (8000ba4 <SetBand+0x668>)
 800095e:	4894      	ldr	r0, [pc, #592]	; (8000bb0 <SetBand+0x674>)
 8000960:	f7ff fdc9 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 8000964:	4993      	ldr	r1, [pc, #588]	; (8000bb4 <SetBand+0x678>)
 8000966:	4892      	ldr	r0, [pc, #584]	; (8000bb0 <SetBand+0x674>)
 8000968:	f7ff fdc5 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 800096c:	f240 1101 	movw	r1, #257	; 0x101
 8000970:	4887      	ldr	r0, [pc, #540]	; (8000b90 <SetBand+0x654>)
 8000972:	f7ff fdc0 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8000976:	f240 2102 	movw	r1, #514	; 0x202
 800097a:	4885      	ldr	r0, [pc, #532]	; (8000b90 <SetBand+0x654>)
 800097c:	f7ff fdbb 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8000980:	f640 0108 	movw	r1, #2056	; 0x808
 8000984:	4882      	ldr	r0, [pc, #520]	; (8000b90 <SetBand+0x654>)
 8000986:	f7ff fdb6 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 800098a:	f241 0110 	movw	r1, #4112	; 0x1010
 800098e:	4880      	ldr	r0, [pc, #512]	; (8000b90 <SetBand+0x654>)
 8000990:	f7ff fdb1 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8000994:	f242 0120 	movw	r1, #8224	; 0x2020
 8000998:	487d      	ldr	r0, [pc, #500]	; (8000b90 <SetBand+0x654>)
 800099a:	f7ff fdac 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 800099e:	f244 0140 	movw	r1, #16448	; 0x4040
 80009a2:	487b      	ldr	r0, [pc, #492]	; (8000b90 <SetBand+0x654>)
 80009a4:	f7ff fda7 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 80009a8:	f248 0180 	movw	r1, #32896	; 0x8080
 80009ac:	4878      	ldr	r0, [pc, #480]	; (8000b90 <SetBand+0x654>)
 80009ae:	f7ff fda2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 80009b2:	4978      	ldr	r1, [pc, #480]	; (8000b94 <SetBand+0x658>)
 80009b4:	4876      	ldr	r0, [pc, #472]	; (8000b90 <SetBand+0x654>)
 80009b6:	f7ff fd9e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 80009ba:	4977      	ldr	r1, [pc, #476]	; (8000b98 <SetBand+0x65c>)
 80009bc:	4874      	ldr	r0, [pc, #464]	; (8000b90 <SetBand+0x654>)
 80009be:	f7ff fd9a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 80009c2:	4976      	ldr	r1, [pc, #472]	; (8000b9c <SetBand+0x660>)
 80009c4:	4872      	ldr	r0, [pc, #456]	; (8000b90 <SetBand+0x654>)
 80009c6:	f7ff fd96 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 80009ca:	4975      	ldr	r1, [pc, #468]	; (8000ba0 <SetBand+0x664>)
 80009cc:	4870      	ldr	r0, [pc, #448]	; (8000b90 <SetBand+0x654>)
 80009ce:	f7ff fd92 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 80009d2:	4974      	ldr	r1, [pc, #464]	; (8000ba4 <SetBand+0x668>)
 80009d4:	486e      	ldr	r0, [pc, #440]	; (8000b90 <SetBand+0x654>)
 80009d6:	f7ff fd8e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 80009da:	4973      	ldr	r1, [pc, #460]	; (8000ba8 <SetBand+0x66c>)
 80009dc:	486c      	ldr	r0, [pc, #432]	; (8000b90 <SetBand+0x654>)
 80009de:	f7ff fd8a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 80009e2:	4972      	ldr	r1, [pc, #456]	; (8000bac <SetBand+0x670>)
 80009e4:	486a      	ldr	r0, [pc, #424]	; (8000b90 <SetBand+0x654>)
 80009e6:	f7ff fd86 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((!LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&!(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 80009ea:	f240 1101 	movw	r1, #257	; 0x101
 80009ee:	4870      	ldr	r0, [pc, #448]	; (8000bb0 <SetBand+0x674>)
 80009f0:	f7ff fd5c 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	f040 8086 	bne.w	8000b08 <SetBand+0x5cc>
 80009fc:	f240 2102 	movw	r1, #514	; 0x202
 8000a00:	486b      	ldr	r0, [pc, #428]	; (8000bb0 <SetBand+0x674>)
 8000a02:	f7ff fd53 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d17d      	bne.n	8000b08 <SetBand+0x5cc>
					&&(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8000a0c:	f240 4104 	movw	r1, #1028	; 0x404
 8000a10:	4867      	ldr	r0, [pc, #412]	; (8000bb0 <SetBand+0x674>)
 8000a12:	f7ff fd4b 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d075      	beq.n	8000b08 <SetBand+0x5cc>
 8000a1c:	f640 0108 	movw	r1, #2056	; 0x808
 8000a20:	4863      	ldr	r0, [pc, #396]	; (8000bb0 <SetBand+0x674>)
 8000a22:	f7ff fd43 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d16d      	bne.n	8000b08 <SetBand+0x5cc>
					&&!(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//30
 8000a2c:	f241 0110 	movw	r1, #4112	; 0x1010
 8000a30:	485f      	ldr	r0, [pc, #380]	; (8000bb0 <SetBand+0x674>)
 8000a32:	f7ff fd3b 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d165      	bne.n	8000b08 <SetBand+0x5cc>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 8000a3c:	f242 0120 	movw	r1, #8224	; 0x2020
 8000a40:	485b      	ldr	r0, [pc, #364]	; (8000bb0 <SetBand+0x674>)
 8000a42:	f7ff fd58 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 8000a46:	f244 0140 	movw	r1, #16448	; 0x4040
 8000a4a:	4859      	ldr	r0, [pc, #356]	; (8000bb0 <SetBand+0x674>)
 8000a4c:	f7ff fd53 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 8000a50:	f248 0180 	movw	r1, #32896	; 0x8080
 8000a54:	4856      	ldr	r0, [pc, #344]	; (8000bb0 <SetBand+0x674>)
 8000a56:	f7ff fd4e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 8000a5a:	494e      	ldr	r1, [pc, #312]	; (8000b94 <SetBand+0x658>)
 8000a5c:	4854      	ldr	r0, [pc, #336]	; (8000bb0 <SetBand+0x674>)
 8000a5e:	f7ff fd4a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B30_GPIO_Port, B30_Pin);
 8000a62:	494d      	ldr	r1, [pc, #308]	; (8000b98 <SetBand+0x65c>)
 8000a64:	4852      	ldr	r0, [pc, #328]	; (8000bb0 <SetBand+0x674>)
 8000a66:	f7ff fd37 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 8000a6a:	494c      	ldr	r1, [pc, #304]	; (8000b9c <SetBand+0x660>)
 8000a6c:	4850      	ldr	r0, [pc, #320]	; (8000bb0 <SetBand+0x674>)
 8000a6e:	f7ff fd42 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 8000a72:	494b      	ldr	r1, [pc, #300]	; (8000ba0 <SetBand+0x664>)
 8000a74:	484e      	ldr	r0, [pc, #312]	; (8000bb0 <SetBand+0x674>)
 8000a76:	f7ff fd3e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 8000a7a:	494a      	ldr	r1, [pc, #296]	; (8000ba4 <SetBand+0x668>)
 8000a7c:	484c      	ldr	r0, [pc, #304]	; (8000bb0 <SetBand+0x674>)
 8000a7e:	f7ff fd3a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 8000a82:	494c      	ldr	r1, [pc, #304]	; (8000bb4 <SetBand+0x678>)
 8000a84:	484a      	ldr	r0, [pc, #296]	; (8000bb0 <SetBand+0x674>)
 8000a86:	f7ff fd36 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8000a8a:	f240 1101 	movw	r1, #257	; 0x101
 8000a8e:	4840      	ldr	r0, [pc, #256]	; (8000b90 <SetBand+0x654>)
 8000a90:	f7ff fd31 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8000a94:	f240 2102 	movw	r1, #514	; 0x202
 8000a98:	483d      	ldr	r0, [pc, #244]	; (8000b90 <SetBand+0x654>)
 8000a9a:	f7ff fd2c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8000a9e:	f640 0108 	movw	r1, #2056	; 0x808
 8000aa2:	483b      	ldr	r0, [pc, #236]	; (8000b90 <SetBand+0x654>)
 8000aa4:	f7ff fd27 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8000aa8:	f241 0110 	movw	r1, #4112	; 0x1010
 8000aac:	4838      	ldr	r0, [pc, #224]	; (8000b90 <SetBand+0x654>)
 8000aae:	f7ff fd22 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8000ab2:	f242 0120 	movw	r1, #8224	; 0x2020
 8000ab6:	4836      	ldr	r0, [pc, #216]	; (8000b90 <SetBand+0x654>)
 8000ab8:	f7ff fd1d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8000abc:	f244 0140 	movw	r1, #16448	; 0x4040
 8000ac0:	4833      	ldr	r0, [pc, #204]	; (8000b90 <SetBand+0x654>)
 8000ac2:	f7ff fd18 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8000ac6:	f248 0180 	movw	r1, #32896	; 0x8080
 8000aca:	4831      	ldr	r0, [pc, #196]	; (8000b90 <SetBand+0x654>)
 8000acc:	f7ff fd13 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 8000ad0:	4930      	ldr	r1, [pc, #192]	; (8000b94 <SetBand+0x658>)
 8000ad2:	482f      	ldr	r0, [pc, #188]	; (8000b90 <SetBand+0x654>)
 8000ad4:	f7ff fd0f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8000ad8:	492f      	ldr	r1, [pc, #188]	; (8000b98 <SetBand+0x65c>)
 8000ada:	482d      	ldr	r0, [pc, #180]	; (8000b90 <SetBand+0x654>)
 8000adc:	f7ff fd0b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 8000ae0:	492e      	ldr	r1, [pc, #184]	; (8000b9c <SetBand+0x660>)
 8000ae2:	482b      	ldr	r0, [pc, #172]	; (8000b90 <SetBand+0x654>)
 8000ae4:	f7ff fd07 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8000ae8:	492d      	ldr	r1, [pc, #180]	; (8000ba0 <SetBand+0x664>)
 8000aea:	4829      	ldr	r0, [pc, #164]	; (8000b90 <SetBand+0x654>)
 8000aec:	f7ff fd03 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 8000af0:	492c      	ldr	r1, [pc, #176]	; (8000ba4 <SetBand+0x668>)
 8000af2:	4827      	ldr	r0, [pc, #156]	; (8000b90 <SetBand+0x654>)
 8000af4:	f7ff fcff 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8000af8:	492b      	ldr	r1, [pc, #172]	; (8000ba8 <SetBand+0x66c>)
 8000afa:	4825      	ldr	r0, [pc, #148]	; (8000b90 <SetBand+0x654>)
 8000afc:	f7ff fcfb 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8000b00:	492a      	ldr	r1, [pc, #168]	; (8000bac <SetBand+0x670>)
 8000b02:	4823      	ldr	r0, [pc, #140]	; (8000b90 <SetBand+0x654>)
 8000b04:	f7ff fcf7 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&!(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8000b08:	f240 1101 	movw	r1, #257	; 0x101
 8000b0c:	4828      	ldr	r0, [pc, #160]	; (8000bb0 <SetBand+0x674>)
 8000b0e:	f7ff fccd 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	f000 809e 	beq.w	8000c56 <SetBand+0x71a>
 8000b1a:	f240 2102 	movw	r1, #514	; 0x202
 8000b1e:	4824      	ldr	r0, [pc, #144]	; (8000bb0 <SetBand+0x674>)
 8000b20:	f7ff fcc4 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	f040 8095 	bne.w	8000c56 <SetBand+0x71a>
					&&(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8000b2c:	f240 4104 	movw	r1, #1028	; 0x404
 8000b30:	481f      	ldr	r0, [pc, #124]	; (8000bb0 <SetBand+0x674>)
 8000b32:	f7ff fcbb 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	f000 808c 	beq.w	8000c56 <SetBand+0x71a>
 8000b3e:	f640 0108 	movw	r1, #2056	; 0x808
 8000b42:	481b      	ldr	r0, [pc, #108]	; (8000bb0 <SetBand+0x674>)
 8000b44:	f7ff fcb2 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	f040 8083 	bne.w	8000c56 <SetBand+0x71a>
					&&!(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//20
 8000b50:	f241 0110 	movw	r1, #4112	; 0x1010
 8000b54:	4816      	ldr	r0, [pc, #88]	; (8000bb0 <SetBand+0x674>)
 8000b56:	f7ff fca9 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d17a      	bne.n	8000c56 <SetBand+0x71a>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 8000b60:	f242 0120 	movw	r1, #8224	; 0x2020
 8000b64:	4812      	ldr	r0, [pc, #72]	; (8000bb0 <SetBand+0x674>)
 8000b66:	f7ff fcc6 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 8000b6a:	f244 0140 	movw	r1, #16448	; 0x4040
 8000b6e:	4810      	ldr	r0, [pc, #64]	; (8000bb0 <SetBand+0x674>)
 8000b70:	f7ff fcc1 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 8000b74:	f248 0180 	movw	r1, #32896	; 0x8080
 8000b78:	480d      	ldr	r0, [pc, #52]	; (8000bb0 <SetBand+0x674>)
 8000b7a:	f7ff fcbc 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 8000b7e:	4905      	ldr	r1, [pc, #20]	; (8000b94 <SetBand+0x658>)
 8000b80:	480b      	ldr	r0, [pc, #44]	; (8000bb0 <SetBand+0x674>)
 8000b82:	f7ff fcb8 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 8000b86:	4904      	ldr	r1, [pc, #16]	; (8000b98 <SetBand+0x65c>)
 8000b88:	4809      	ldr	r0, [pc, #36]	; (8000bb0 <SetBand+0x674>)
 8000b8a:	f7ff fcb4 	bl	80004f6 <LL_GPIO_ResetOutputPin>
 8000b8e:	e013      	b.n	8000bb8 <SetBand+0x67c>
 8000b90:	40010c00 	.word	0x40010c00
 8000b94:	04010001 	.word	0x04010001
 8000b98:	04020002 	.word	0x04020002
 8000b9c:	04040004 	.word	0x04040004
 8000ba0:	04080008 	.word	0x04080008
 8000ba4:	04100010 	.word	0x04100010
 8000ba8:	04200020 	.word	0x04200020
 8000bac:	04400040 	.word	0x04400040
 8000bb0:	40010800 	.word	0x40010800
 8000bb4:	04800080 	.word	0x04800080
						LL_GPIO_SetOutputPin(B20_GPIO_Port, B20_Pin);
 8000bb8:	49bf      	ldr	r1, [pc, #764]	; (8000eb8 <SetBand+0x97c>)
 8000bba:	48c0      	ldr	r0, [pc, #768]	; (8000ebc <SetBand+0x980>)
 8000bbc:	f7ff fc8c 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 8000bc0:	49bf      	ldr	r1, [pc, #764]	; (8000ec0 <SetBand+0x984>)
 8000bc2:	48be      	ldr	r0, [pc, #760]	; (8000ebc <SetBand+0x980>)
 8000bc4:	f7ff fc97 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 8000bc8:	49be      	ldr	r1, [pc, #760]	; (8000ec4 <SetBand+0x988>)
 8000bca:	48bc      	ldr	r0, [pc, #752]	; (8000ebc <SetBand+0x980>)
 8000bcc:	f7ff fc93 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 8000bd0:	49bd      	ldr	r1, [pc, #756]	; (8000ec8 <SetBand+0x98c>)
 8000bd2:	48ba      	ldr	r0, [pc, #744]	; (8000ebc <SetBand+0x980>)
 8000bd4:	f7ff fc8f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8000bd8:	f240 1101 	movw	r1, #257	; 0x101
 8000bdc:	48bb      	ldr	r0, [pc, #748]	; (8000ecc <SetBand+0x990>)
 8000bde:	f7ff fc8a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8000be2:	f240 2102 	movw	r1, #514	; 0x202
 8000be6:	48b9      	ldr	r0, [pc, #740]	; (8000ecc <SetBand+0x990>)
 8000be8:	f7ff fc85 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8000bec:	f640 0108 	movw	r1, #2056	; 0x808
 8000bf0:	48b6      	ldr	r0, [pc, #728]	; (8000ecc <SetBand+0x990>)
 8000bf2:	f7ff fc80 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8000bf6:	f241 0110 	movw	r1, #4112	; 0x1010
 8000bfa:	48b4      	ldr	r0, [pc, #720]	; (8000ecc <SetBand+0x990>)
 8000bfc:	f7ff fc7b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8000c00:	f242 0120 	movw	r1, #8224	; 0x2020
 8000c04:	48b1      	ldr	r0, [pc, #708]	; (8000ecc <SetBand+0x990>)
 8000c06:	f7ff fc76 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8000c0a:	f244 0140 	movw	r1, #16448	; 0x4040
 8000c0e:	48af      	ldr	r0, [pc, #700]	; (8000ecc <SetBand+0x990>)
 8000c10:	f7ff fc71 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8000c14:	f248 0180 	movw	r1, #32896	; 0x8080
 8000c18:	48ac      	ldr	r0, [pc, #688]	; (8000ecc <SetBand+0x990>)
 8000c1a:	f7ff fc6c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 8000c1e:	49ac      	ldr	r1, [pc, #688]	; (8000ed0 <SetBand+0x994>)
 8000c20:	48aa      	ldr	r0, [pc, #680]	; (8000ecc <SetBand+0x990>)
 8000c22:	f7ff fc68 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8000c26:	49ab      	ldr	r1, [pc, #684]	; (8000ed4 <SetBand+0x998>)
 8000c28:	48a8      	ldr	r0, [pc, #672]	; (8000ecc <SetBand+0x990>)
 8000c2a:	f7ff fc64 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 8000c2e:	49a2      	ldr	r1, [pc, #648]	; (8000eb8 <SetBand+0x97c>)
 8000c30:	48a6      	ldr	r0, [pc, #664]	; (8000ecc <SetBand+0x990>)
 8000c32:	f7ff fc60 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8000c36:	49a2      	ldr	r1, [pc, #648]	; (8000ec0 <SetBand+0x984>)
 8000c38:	48a4      	ldr	r0, [pc, #656]	; (8000ecc <SetBand+0x990>)
 8000c3a:	f7ff fc5c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 8000c3e:	49a1      	ldr	r1, [pc, #644]	; (8000ec4 <SetBand+0x988>)
 8000c40:	48a2      	ldr	r0, [pc, #648]	; (8000ecc <SetBand+0x990>)
 8000c42:	f7ff fc58 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8000c46:	49a4      	ldr	r1, [pc, #656]	; (8000ed8 <SetBand+0x99c>)
 8000c48:	48a0      	ldr	r0, [pc, #640]	; (8000ecc <SetBand+0x990>)
 8000c4a:	f7ff fc54 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8000c4e:	49a3      	ldr	r1, [pc, #652]	; (8000edc <SetBand+0x9a0>)
 8000c50:	489e      	ldr	r0, [pc, #632]	; (8000ecc <SetBand+0x990>)
 8000c52:	f7ff fc50 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((!LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8000c56:	f240 1101 	movw	r1, #257	; 0x101
 8000c5a:	4898      	ldr	r0, [pc, #608]	; (8000ebc <SetBand+0x980>)
 8000c5c:	f7ff fc26 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	f040 8086 	bne.w	8000d74 <SetBand+0x838>
 8000c68:	f240 2102 	movw	r1, #514	; 0x202
 8000c6c:	4893      	ldr	r0, [pc, #588]	; (8000ebc <SetBand+0x980>)
 8000c6e:	f7ff fc1d 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d07d      	beq.n	8000d74 <SetBand+0x838>
					&&(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8000c78:	f240 4104 	movw	r1, #1028	; 0x404
 8000c7c:	488f      	ldr	r0, [pc, #572]	; (8000ebc <SetBand+0x980>)
 8000c7e:	f7ff fc15 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d075      	beq.n	8000d74 <SetBand+0x838>
 8000c88:	f640 0108 	movw	r1, #2056	; 0x808
 8000c8c:	488b      	ldr	r0, [pc, #556]	; (8000ebc <SetBand+0x980>)
 8000c8e:	f7ff fc0d 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d16d      	bne.n	8000d74 <SetBand+0x838>
					&&!(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//17
 8000c98:	f241 0110 	movw	r1, #4112	; 0x1010
 8000c9c:	4887      	ldr	r0, [pc, #540]	; (8000ebc <SetBand+0x980>)
 8000c9e:	f7ff fc05 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d165      	bne.n	8000d74 <SetBand+0x838>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 8000ca8:	f242 0120 	movw	r1, #8224	; 0x2020
 8000cac:	4883      	ldr	r0, [pc, #524]	; (8000ebc <SetBand+0x980>)
 8000cae:	f7ff fc22 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 8000cb2:	f244 0140 	movw	r1, #16448	; 0x4040
 8000cb6:	4881      	ldr	r0, [pc, #516]	; (8000ebc <SetBand+0x980>)
 8000cb8:	f7ff fc1d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 8000cbc:	f248 0180 	movw	r1, #32896	; 0x8080
 8000cc0:	487e      	ldr	r0, [pc, #504]	; (8000ebc <SetBand+0x980>)
 8000cc2:	f7ff fc18 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 8000cc6:	4982      	ldr	r1, [pc, #520]	; (8000ed0 <SetBand+0x994>)
 8000cc8:	487c      	ldr	r0, [pc, #496]	; (8000ebc <SetBand+0x980>)
 8000cca:	f7ff fc14 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 8000cce:	4981      	ldr	r1, [pc, #516]	; (8000ed4 <SetBand+0x998>)
 8000cd0:	487a      	ldr	r0, [pc, #488]	; (8000ebc <SetBand+0x980>)
 8000cd2:	f7ff fc10 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 8000cd6:	4978      	ldr	r1, [pc, #480]	; (8000eb8 <SetBand+0x97c>)
 8000cd8:	4878      	ldr	r0, [pc, #480]	; (8000ebc <SetBand+0x980>)
 8000cda:	f7ff fc0c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B17_GPIO_Port, B17_Pin);
 8000cde:	4978      	ldr	r1, [pc, #480]	; (8000ec0 <SetBand+0x984>)
 8000ce0:	4876      	ldr	r0, [pc, #472]	; (8000ebc <SetBand+0x980>)
 8000ce2:	f7ff fbf9 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 8000ce6:	4977      	ldr	r1, [pc, #476]	; (8000ec4 <SetBand+0x988>)
 8000ce8:	4874      	ldr	r0, [pc, #464]	; (8000ebc <SetBand+0x980>)
 8000cea:	f7ff fc04 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 8000cee:	4976      	ldr	r1, [pc, #472]	; (8000ec8 <SetBand+0x98c>)
 8000cf0:	4872      	ldr	r0, [pc, #456]	; (8000ebc <SetBand+0x980>)
 8000cf2:	f7ff fc00 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8000cf6:	f240 1101 	movw	r1, #257	; 0x101
 8000cfa:	4874      	ldr	r0, [pc, #464]	; (8000ecc <SetBand+0x990>)
 8000cfc:	f7ff fbfb 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8000d00:	f240 2102 	movw	r1, #514	; 0x202
 8000d04:	4871      	ldr	r0, [pc, #452]	; (8000ecc <SetBand+0x990>)
 8000d06:	f7ff fbf6 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8000d0a:	f640 0108 	movw	r1, #2056	; 0x808
 8000d0e:	486f      	ldr	r0, [pc, #444]	; (8000ecc <SetBand+0x990>)
 8000d10:	f7ff fbf1 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8000d14:	f241 0110 	movw	r1, #4112	; 0x1010
 8000d18:	486c      	ldr	r0, [pc, #432]	; (8000ecc <SetBand+0x990>)
 8000d1a:	f7ff fbec 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8000d1e:	f242 0120 	movw	r1, #8224	; 0x2020
 8000d22:	486a      	ldr	r0, [pc, #424]	; (8000ecc <SetBand+0x990>)
 8000d24:	f7ff fbe7 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8000d28:	f244 0140 	movw	r1, #16448	; 0x4040
 8000d2c:	4867      	ldr	r0, [pc, #412]	; (8000ecc <SetBand+0x990>)
 8000d2e:	f7ff fbe2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8000d32:	f248 0180 	movw	r1, #32896	; 0x8080
 8000d36:	4865      	ldr	r0, [pc, #404]	; (8000ecc <SetBand+0x990>)
 8000d38:	f7ff fbdd 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 8000d3c:	4964      	ldr	r1, [pc, #400]	; (8000ed0 <SetBand+0x994>)
 8000d3e:	4863      	ldr	r0, [pc, #396]	; (8000ecc <SetBand+0x990>)
 8000d40:	f7ff fbd9 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8000d44:	4963      	ldr	r1, [pc, #396]	; (8000ed4 <SetBand+0x998>)
 8000d46:	4861      	ldr	r0, [pc, #388]	; (8000ecc <SetBand+0x990>)
 8000d48:	f7ff fbd5 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 8000d4c:	495a      	ldr	r1, [pc, #360]	; (8000eb8 <SetBand+0x97c>)
 8000d4e:	485f      	ldr	r0, [pc, #380]	; (8000ecc <SetBand+0x990>)
 8000d50:	f7ff fbd1 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8000d54:	495a      	ldr	r1, [pc, #360]	; (8000ec0 <SetBand+0x984>)
 8000d56:	485d      	ldr	r0, [pc, #372]	; (8000ecc <SetBand+0x990>)
 8000d58:	f7ff fbcd 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 8000d5c:	4959      	ldr	r1, [pc, #356]	; (8000ec4 <SetBand+0x988>)
 8000d5e:	485b      	ldr	r0, [pc, #364]	; (8000ecc <SetBand+0x990>)
 8000d60:	f7ff fbc9 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8000d64:	495c      	ldr	r1, [pc, #368]	; (8000ed8 <SetBand+0x99c>)
 8000d66:	4859      	ldr	r0, [pc, #356]	; (8000ecc <SetBand+0x990>)
 8000d68:	f7ff fbc5 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8000d6c:	495b      	ldr	r1, [pc, #364]	; (8000edc <SetBand+0x9a0>)
 8000d6e:	4857      	ldr	r0, [pc, #348]	; (8000ecc <SetBand+0x990>)
 8000d70:	f7ff fbc1 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8000d74:	f240 1101 	movw	r1, #257	; 0x101
 8000d78:	4850      	ldr	r0, [pc, #320]	; (8000ebc <SetBand+0x980>)
 8000d7a:	f7ff fb97 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	f000 8086 	beq.w	8000e92 <SetBand+0x956>
 8000d86:	f240 2102 	movw	r1, #514	; 0x202
 8000d8a:	484c      	ldr	r0, [pc, #304]	; (8000ebc <SetBand+0x980>)
 8000d8c:	f7ff fb8e 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d07d      	beq.n	8000e92 <SetBand+0x956>
					&&(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8000d96:	f240 4104 	movw	r1, #1028	; 0x404
 8000d9a:	4848      	ldr	r0, [pc, #288]	; (8000ebc <SetBand+0x980>)
 8000d9c:	f7ff fb86 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d075      	beq.n	8000e92 <SetBand+0x956>
 8000da6:	f640 0108 	movw	r1, #2056	; 0x808
 8000daa:	4844      	ldr	r0, [pc, #272]	; (8000ebc <SetBand+0x980>)
 8000dac:	f7ff fb7e 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d16d      	bne.n	8000e92 <SetBand+0x956>
					&&!(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//15
 8000db6:	f241 0110 	movw	r1, #4112	; 0x1010
 8000dba:	4840      	ldr	r0, [pc, #256]	; (8000ebc <SetBand+0x980>)
 8000dbc:	f7ff fb76 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d165      	bne.n	8000e92 <SetBand+0x956>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 8000dc6:	f242 0120 	movw	r1, #8224	; 0x2020
 8000dca:	483c      	ldr	r0, [pc, #240]	; (8000ebc <SetBand+0x980>)
 8000dcc:	f7ff fb93 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 8000dd0:	f244 0140 	movw	r1, #16448	; 0x4040
 8000dd4:	4839      	ldr	r0, [pc, #228]	; (8000ebc <SetBand+0x980>)
 8000dd6:	f7ff fb8e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 8000dda:	f248 0180 	movw	r1, #32896	; 0x8080
 8000dde:	4837      	ldr	r0, [pc, #220]	; (8000ebc <SetBand+0x980>)
 8000de0:	f7ff fb89 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 8000de4:	493a      	ldr	r1, [pc, #232]	; (8000ed0 <SetBand+0x994>)
 8000de6:	4835      	ldr	r0, [pc, #212]	; (8000ebc <SetBand+0x980>)
 8000de8:	f7ff fb85 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 8000dec:	4939      	ldr	r1, [pc, #228]	; (8000ed4 <SetBand+0x998>)
 8000dee:	4833      	ldr	r0, [pc, #204]	; (8000ebc <SetBand+0x980>)
 8000df0:	f7ff fb81 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 8000df4:	4930      	ldr	r1, [pc, #192]	; (8000eb8 <SetBand+0x97c>)
 8000df6:	4831      	ldr	r0, [pc, #196]	; (8000ebc <SetBand+0x980>)
 8000df8:	f7ff fb7d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 8000dfc:	4930      	ldr	r1, [pc, #192]	; (8000ec0 <SetBand+0x984>)
 8000dfe:	482f      	ldr	r0, [pc, #188]	; (8000ebc <SetBand+0x980>)
 8000e00:	f7ff fb79 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B15_GPIO_Port, B15_Pin);
 8000e04:	492f      	ldr	r1, [pc, #188]	; (8000ec4 <SetBand+0x988>)
 8000e06:	482d      	ldr	r0, [pc, #180]	; (8000ebc <SetBand+0x980>)
 8000e08:	f7ff fb66 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 8000e0c:	492e      	ldr	r1, [pc, #184]	; (8000ec8 <SetBand+0x98c>)
 8000e0e:	482b      	ldr	r0, [pc, #172]	; (8000ebc <SetBand+0x980>)
 8000e10:	f7ff fb71 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8000e14:	f240 1101 	movw	r1, #257	; 0x101
 8000e18:	482c      	ldr	r0, [pc, #176]	; (8000ecc <SetBand+0x990>)
 8000e1a:	f7ff fb6c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8000e1e:	f240 2102 	movw	r1, #514	; 0x202
 8000e22:	482a      	ldr	r0, [pc, #168]	; (8000ecc <SetBand+0x990>)
 8000e24:	f7ff fb67 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8000e28:	f640 0108 	movw	r1, #2056	; 0x808
 8000e2c:	4827      	ldr	r0, [pc, #156]	; (8000ecc <SetBand+0x990>)
 8000e2e:	f7ff fb62 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8000e32:	f241 0110 	movw	r1, #4112	; 0x1010
 8000e36:	4825      	ldr	r0, [pc, #148]	; (8000ecc <SetBand+0x990>)
 8000e38:	f7ff fb5d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8000e3c:	f242 0120 	movw	r1, #8224	; 0x2020
 8000e40:	4822      	ldr	r0, [pc, #136]	; (8000ecc <SetBand+0x990>)
 8000e42:	f7ff fb58 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8000e46:	f244 0140 	movw	r1, #16448	; 0x4040
 8000e4a:	4820      	ldr	r0, [pc, #128]	; (8000ecc <SetBand+0x990>)
 8000e4c:	f7ff fb53 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8000e50:	f248 0180 	movw	r1, #32896	; 0x8080
 8000e54:	481d      	ldr	r0, [pc, #116]	; (8000ecc <SetBand+0x990>)
 8000e56:	f7ff fb4e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 8000e5a:	491d      	ldr	r1, [pc, #116]	; (8000ed0 <SetBand+0x994>)
 8000e5c:	481b      	ldr	r0, [pc, #108]	; (8000ecc <SetBand+0x990>)
 8000e5e:	f7ff fb4a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8000e62:	491c      	ldr	r1, [pc, #112]	; (8000ed4 <SetBand+0x998>)
 8000e64:	4819      	ldr	r0, [pc, #100]	; (8000ecc <SetBand+0x990>)
 8000e66:	f7ff fb46 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 8000e6a:	4913      	ldr	r1, [pc, #76]	; (8000eb8 <SetBand+0x97c>)
 8000e6c:	4817      	ldr	r0, [pc, #92]	; (8000ecc <SetBand+0x990>)
 8000e6e:	f7ff fb42 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8000e72:	4913      	ldr	r1, [pc, #76]	; (8000ec0 <SetBand+0x984>)
 8000e74:	4815      	ldr	r0, [pc, #84]	; (8000ecc <SetBand+0x990>)
 8000e76:	f7ff fb3e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 8000e7a:	4912      	ldr	r1, [pc, #72]	; (8000ec4 <SetBand+0x988>)
 8000e7c:	4813      	ldr	r0, [pc, #76]	; (8000ecc <SetBand+0x990>)
 8000e7e:	f7ff fb3a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8000e82:	4915      	ldr	r1, [pc, #84]	; (8000ed8 <SetBand+0x99c>)
 8000e84:	4811      	ldr	r0, [pc, #68]	; (8000ecc <SetBand+0x990>)
 8000e86:	f7ff fb36 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8000e8a:	4914      	ldr	r1, [pc, #80]	; (8000edc <SetBand+0x9a0>)
 8000e8c:	480f      	ldr	r0, [pc, #60]	; (8000ecc <SetBand+0x990>)
 8000e8e:	f7ff fb32 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((!LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&!(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8000e92:	f240 1101 	movw	r1, #257	; 0x101
 8000e96:	4809      	ldr	r0, [pc, #36]	; (8000ebc <SetBand+0x980>)
 8000e98:	f7ff fb08 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	f040 809c 	bne.w	8000fdc <SetBand+0xaa0>
 8000ea4:	f240 2102 	movw	r1, #514	; 0x202
 8000ea8:	4804      	ldr	r0, [pc, #16]	; (8000ebc <SetBand+0x980>)
 8000eaa:	f7ff faff 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	f040 8093 	bne.w	8000fdc <SetBand+0xaa0>
 8000eb6:	e013      	b.n	8000ee0 <SetBand+0x9a4>
 8000eb8:	04040004 	.word	0x04040004
 8000ebc:	40010800 	.word	0x40010800
 8000ec0:	04080008 	.word	0x04080008
 8000ec4:	04100010 	.word	0x04100010
 8000ec8:	04800080 	.word	0x04800080
 8000ecc:	40010c00 	.word	0x40010c00
 8000ed0:	04010001 	.word	0x04010001
 8000ed4:	04020002 	.word	0x04020002
 8000ed8:	04200020 	.word	0x04200020
 8000edc:	04400040 	.word	0x04400040
					&&!(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8000ee0:	f240 4104 	movw	r1, #1028	; 0x404
 8000ee4:	48c2      	ldr	r0, [pc, #776]	; (80011f0 <SetBand+0xcb4>)
 8000ee6:	f7ff fae1 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d175      	bne.n	8000fdc <SetBand+0xaa0>
 8000ef0:	f640 0108 	movw	r1, #2056	; 0x808
 8000ef4:	48be      	ldr	r0, [pc, #760]	; (80011f0 <SetBand+0xcb4>)
 8000ef6:	f7ff fad9 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d06d      	beq.n	8000fdc <SetBand+0xaa0>
					&&!(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//12
 8000f00:	f241 0110 	movw	r1, #4112	; 0x1010
 8000f04:	48ba      	ldr	r0, [pc, #744]	; (80011f0 <SetBand+0xcb4>)
 8000f06:	f7ff fad1 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d165      	bne.n	8000fdc <SetBand+0xaa0>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 8000f10:	f242 0120 	movw	r1, #8224	; 0x2020
 8000f14:	48b6      	ldr	r0, [pc, #728]	; (80011f0 <SetBand+0xcb4>)
 8000f16:	f7ff faee 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 8000f1a:	f244 0140 	movw	r1, #16448	; 0x4040
 8000f1e:	48b4      	ldr	r0, [pc, #720]	; (80011f0 <SetBand+0xcb4>)
 8000f20:	f7ff fae9 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 8000f24:	f248 0180 	movw	r1, #32896	; 0x8080
 8000f28:	48b1      	ldr	r0, [pc, #708]	; (80011f0 <SetBand+0xcb4>)
 8000f2a:	f7ff fae4 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 8000f2e:	49b1      	ldr	r1, [pc, #708]	; (80011f4 <SetBand+0xcb8>)
 8000f30:	48af      	ldr	r0, [pc, #700]	; (80011f0 <SetBand+0xcb4>)
 8000f32:	f7ff fae0 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 8000f36:	49b0      	ldr	r1, [pc, #704]	; (80011f8 <SetBand+0xcbc>)
 8000f38:	48ad      	ldr	r0, [pc, #692]	; (80011f0 <SetBand+0xcb4>)
 8000f3a:	f7ff fadc 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 8000f3e:	49af      	ldr	r1, [pc, #700]	; (80011fc <SetBand+0xcc0>)
 8000f40:	48ab      	ldr	r0, [pc, #684]	; (80011f0 <SetBand+0xcb4>)
 8000f42:	f7ff fad8 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 8000f46:	49ae      	ldr	r1, [pc, #696]	; (8001200 <SetBand+0xcc4>)
 8000f48:	48a9      	ldr	r0, [pc, #676]	; (80011f0 <SetBand+0xcb4>)
 8000f4a:	f7ff fad4 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 8000f4e:	49ad      	ldr	r1, [pc, #692]	; (8001204 <SetBand+0xcc8>)
 8000f50:	48a7      	ldr	r0, [pc, #668]	; (80011f0 <SetBand+0xcb4>)
 8000f52:	f7ff fad0 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B12_GPIO_Port, B12_Pin);
 8000f56:	49ac      	ldr	r1, [pc, #688]	; (8001208 <SetBand+0xccc>)
 8000f58:	48a5      	ldr	r0, [pc, #660]	; (80011f0 <SetBand+0xcb4>)
 8000f5a:	f7ff fabd 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8000f5e:	f240 1101 	movw	r1, #257	; 0x101
 8000f62:	48aa      	ldr	r0, [pc, #680]	; (800120c <SetBand+0xcd0>)
 8000f64:	f7ff fac7 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8000f68:	f240 2102 	movw	r1, #514	; 0x202
 8000f6c:	48a7      	ldr	r0, [pc, #668]	; (800120c <SetBand+0xcd0>)
 8000f6e:	f7ff fac2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8000f72:	f640 0108 	movw	r1, #2056	; 0x808
 8000f76:	48a5      	ldr	r0, [pc, #660]	; (800120c <SetBand+0xcd0>)
 8000f78:	f7ff fabd 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8000f7c:	f241 0110 	movw	r1, #4112	; 0x1010
 8000f80:	48a2      	ldr	r0, [pc, #648]	; (800120c <SetBand+0xcd0>)
 8000f82:	f7ff fab8 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8000f86:	f242 0120 	movw	r1, #8224	; 0x2020
 8000f8a:	48a0      	ldr	r0, [pc, #640]	; (800120c <SetBand+0xcd0>)
 8000f8c:	f7ff fab3 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8000f90:	f244 0140 	movw	r1, #16448	; 0x4040
 8000f94:	489d      	ldr	r0, [pc, #628]	; (800120c <SetBand+0xcd0>)
 8000f96:	f7ff faae 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8000f9a:	f248 0180 	movw	r1, #32896	; 0x8080
 8000f9e:	489b      	ldr	r0, [pc, #620]	; (800120c <SetBand+0xcd0>)
 8000fa0:	f7ff faa9 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 8000fa4:	4993      	ldr	r1, [pc, #588]	; (80011f4 <SetBand+0xcb8>)
 8000fa6:	4899      	ldr	r0, [pc, #612]	; (800120c <SetBand+0xcd0>)
 8000fa8:	f7ff faa5 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8000fac:	4992      	ldr	r1, [pc, #584]	; (80011f8 <SetBand+0xcbc>)
 8000fae:	4897      	ldr	r0, [pc, #604]	; (800120c <SetBand+0xcd0>)
 8000fb0:	f7ff faa1 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 8000fb4:	4991      	ldr	r1, [pc, #580]	; (80011fc <SetBand+0xcc0>)
 8000fb6:	4895      	ldr	r0, [pc, #596]	; (800120c <SetBand+0xcd0>)
 8000fb8:	f7ff fa9d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8000fbc:	4990      	ldr	r1, [pc, #576]	; (8001200 <SetBand+0xcc4>)
 8000fbe:	4893      	ldr	r0, [pc, #588]	; (800120c <SetBand+0xcd0>)
 8000fc0:	f7ff fa99 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 8000fc4:	498f      	ldr	r1, [pc, #572]	; (8001204 <SetBand+0xcc8>)
 8000fc6:	4891      	ldr	r0, [pc, #580]	; (800120c <SetBand+0xcd0>)
 8000fc8:	f7ff fa95 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8000fcc:	4990      	ldr	r1, [pc, #576]	; (8001210 <SetBand+0xcd4>)
 8000fce:	488f      	ldr	r0, [pc, #572]	; (800120c <SetBand+0xcd0>)
 8000fd0:	f7ff fa91 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8000fd4:	498f      	ldr	r1, [pc, #572]	; (8001214 <SetBand+0xcd8>)
 8000fd6:	488d      	ldr	r0, [pc, #564]	; (800120c <SetBand+0xcd0>)
 8000fd8:	f7ff fa8d 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&!(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8000fdc:	f240 1101 	movw	r1, #257	; 0x101
 8000fe0:	4883      	ldr	r0, [pc, #524]	; (80011f0 <SetBand+0xcb4>)
 8000fe2:	f7ff fa63 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	f000 8086 	beq.w	80010fa <SetBand+0xbbe>
 8000fee:	f240 2102 	movw	r1, #514	; 0x202
 8000ff2:	487f      	ldr	r0, [pc, #508]	; (80011f0 <SetBand+0xcb4>)
 8000ff4:	f7ff fa5a 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d17d      	bne.n	80010fa <SetBand+0xbbe>
					&&!(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8000ffe:	f240 4104 	movw	r1, #1028	; 0x404
 8001002:	487b      	ldr	r0, [pc, #492]	; (80011f0 <SetBand+0xcb4>)
 8001004:	f7ff fa52 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d175      	bne.n	80010fa <SetBand+0xbbe>
 800100e:	f640 0108 	movw	r1, #2056	; 0x808
 8001012:	4877      	ldr	r0, [pc, #476]	; (80011f0 <SetBand+0xcb4>)
 8001014:	f7ff fa4a 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d06d      	beq.n	80010fa <SetBand+0xbbe>
					&&!(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//10
 800101e:	f241 0110 	movw	r1, #4112	; 0x1010
 8001022:	4873      	ldr	r0, [pc, #460]	; (80011f0 <SetBand+0xcb4>)
 8001024:	f7ff fa42 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d165      	bne.n	80010fa <SetBand+0xbbe>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 800102e:	f242 0120 	movw	r1, #8224	; 0x2020
 8001032:	486f      	ldr	r0, [pc, #444]	; (80011f0 <SetBand+0xcb4>)
 8001034:	f7ff fa5f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 8001038:	f244 0140 	movw	r1, #16448	; 0x4040
 800103c:	486c      	ldr	r0, [pc, #432]	; (80011f0 <SetBand+0xcb4>)
 800103e:	f7ff fa5a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 8001042:	f248 0180 	movw	r1, #32896	; 0x8080
 8001046:	486a      	ldr	r0, [pc, #424]	; (80011f0 <SetBand+0xcb4>)
 8001048:	f7ff fa55 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 800104c:	4969      	ldr	r1, [pc, #420]	; (80011f4 <SetBand+0xcb8>)
 800104e:	4868      	ldr	r0, [pc, #416]	; (80011f0 <SetBand+0xcb4>)
 8001050:	f7ff fa51 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 8001054:	4968      	ldr	r1, [pc, #416]	; (80011f8 <SetBand+0xcbc>)
 8001056:	4866      	ldr	r0, [pc, #408]	; (80011f0 <SetBand+0xcb4>)
 8001058:	f7ff fa4d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 800105c:	4967      	ldr	r1, [pc, #412]	; (80011fc <SetBand+0xcc0>)
 800105e:	4864      	ldr	r0, [pc, #400]	; (80011f0 <SetBand+0xcb4>)
 8001060:	f7ff fa49 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 8001064:	4966      	ldr	r1, [pc, #408]	; (8001200 <SetBand+0xcc4>)
 8001066:	4862      	ldr	r0, [pc, #392]	; (80011f0 <SetBand+0xcb4>)
 8001068:	f7ff fa45 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 800106c:	4965      	ldr	r1, [pc, #404]	; (8001204 <SetBand+0xcc8>)
 800106e:	4860      	ldr	r0, [pc, #384]	; (80011f0 <SetBand+0xcb4>)
 8001070:	f7ff fa41 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 8001074:	4964      	ldr	r1, [pc, #400]	; (8001208 <SetBand+0xccc>)
 8001076:	485e      	ldr	r0, [pc, #376]	; (80011f0 <SetBand+0xcb4>)
 8001078:	f7ff fa3d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B10_GPIO_Port, B10_Pin);
 800107c:	f240 1101 	movw	r1, #257	; 0x101
 8001080:	4862      	ldr	r0, [pc, #392]	; (800120c <SetBand+0xcd0>)
 8001082:	f7ff fa29 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8001086:	f240 2102 	movw	r1, #514	; 0x202
 800108a:	4860      	ldr	r0, [pc, #384]	; (800120c <SetBand+0xcd0>)
 800108c:	f7ff fa33 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8001090:	f640 0108 	movw	r1, #2056	; 0x808
 8001094:	485d      	ldr	r0, [pc, #372]	; (800120c <SetBand+0xcd0>)
 8001096:	f7ff fa2e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 800109a:	f241 0110 	movw	r1, #4112	; 0x1010
 800109e:	485b      	ldr	r0, [pc, #364]	; (800120c <SetBand+0xcd0>)
 80010a0:	f7ff fa29 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 80010a4:	f242 0120 	movw	r1, #8224	; 0x2020
 80010a8:	4858      	ldr	r0, [pc, #352]	; (800120c <SetBand+0xcd0>)
 80010aa:	f7ff fa24 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 80010ae:	f244 0140 	movw	r1, #16448	; 0x4040
 80010b2:	4856      	ldr	r0, [pc, #344]	; (800120c <SetBand+0xcd0>)
 80010b4:	f7ff fa1f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 80010b8:	f248 0180 	movw	r1, #32896	; 0x8080
 80010bc:	4853      	ldr	r0, [pc, #332]	; (800120c <SetBand+0xcd0>)
 80010be:	f7ff fa1a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 80010c2:	494c      	ldr	r1, [pc, #304]	; (80011f4 <SetBand+0xcb8>)
 80010c4:	4851      	ldr	r0, [pc, #324]	; (800120c <SetBand+0xcd0>)
 80010c6:	f7ff fa16 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 80010ca:	494b      	ldr	r1, [pc, #300]	; (80011f8 <SetBand+0xcbc>)
 80010cc:	484f      	ldr	r0, [pc, #316]	; (800120c <SetBand+0xcd0>)
 80010ce:	f7ff fa12 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 80010d2:	494a      	ldr	r1, [pc, #296]	; (80011fc <SetBand+0xcc0>)
 80010d4:	484d      	ldr	r0, [pc, #308]	; (800120c <SetBand+0xcd0>)
 80010d6:	f7ff fa0e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 80010da:	4949      	ldr	r1, [pc, #292]	; (8001200 <SetBand+0xcc4>)
 80010dc:	484b      	ldr	r0, [pc, #300]	; (800120c <SetBand+0xcd0>)
 80010de:	f7ff fa0a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 80010e2:	4948      	ldr	r1, [pc, #288]	; (8001204 <SetBand+0xcc8>)
 80010e4:	4849      	ldr	r0, [pc, #292]	; (800120c <SetBand+0xcd0>)
 80010e6:	f7ff fa06 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 80010ea:	4949      	ldr	r1, [pc, #292]	; (8001210 <SetBand+0xcd4>)
 80010ec:	4847      	ldr	r0, [pc, #284]	; (800120c <SetBand+0xcd0>)
 80010ee:	f7ff fa02 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 80010f2:	4948      	ldr	r1, [pc, #288]	; (8001214 <SetBand+0xcd8>)
 80010f4:	4845      	ldr	r0, [pc, #276]	; (800120c <SetBand+0xcd0>)
 80010f6:	f7ff f9fe 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&!(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 80010fa:	f240 1101 	movw	r1, #257	; 0x101
 80010fe:	483c      	ldr	r0, [pc, #240]	; (80011f0 <SetBand+0xcb4>)
 8001100:	f7ff f9d4 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	f000 809e 	beq.w	8001248 <SetBand+0xd0c>
 800110c:	f240 2102 	movw	r1, #514	; 0x202
 8001110:	4837      	ldr	r0, [pc, #220]	; (80011f0 <SetBand+0xcb4>)
 8001112:	f7ff f9cb 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	f040 8095 	bne.w	8001248 <SetBand+0xd0c>
					&&!(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 800111e:	f240 4104 	movw	r1, #1028	; 0x404
 8001122:	4833      	ldr	r0, [pc, #204]	; (80011f0 <SetBand+0xcb4>)
 8001124:	f7ff f9c2 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	f040 808c 	bne.w	8001248 <SetBand+0xd0c>
 8001130:	f640 0108 	movw	r1, #2056	; 0x808
 8001134:	482e      	ldr	r0, [pc, #184]	; (80011f0 <SetBand+0xcb4>)
 8001136:	f7ff f9b9 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	f040 8083 	bne.w	8001248 <SetBand+0xd0c>
					&&(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//6
 8001142:	f241 0110 	movw	r1, #4112	; 0x1010
 8001146:	482a      	ldr	r0, [pc, #168]	; (80011f0 <SetBand+0xcb4>)
 8001148:	f7ff f9b0 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d07a      	beq.n	8001248 <SetBand+0xd0c>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 8001152:	f242 0120 	movw	r1, #8224	; 0x2020
 8001156:	4826      	ldr	r0, [pc, #152]	; (80011f0 <SetBand+0xcb4>)
 8001158:	f7ff f9cd 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 800115c:	f244 0140 	movw	r1, #16448	; 0x4040
 8001160:	4823      	ldr	r0, [pc, #140]	; (80011f0 <SetBand+0xcb4>)
 8001162:	f7ff f9c8 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 8001166:	f248 0180 	movw	r1, #32896	; 0x8080
 800116a:	4821      	ldr	r0, [pc, #132]	; (80011f0 <SetBand+0xcb4>)
 800116c:	f7ff f9c3 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 8001170:	4920      	ldr	r1, [pc, #128]	; (80011f4 <SetBand+0xcb8>)
 8001172:	481f      	ldr	r0, [pc, #124]	; (80011f0 <SetBand+0xcb4>)
 8001174:	f7ff f9bf 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 8001178:	491f      	ldr	r1, [pc, #124]	; (80011f8 <SetBand+0xcbc>)
 800117a:	481d      	ldr	r0, [pc, #116]	; (80011f0 <SetBand+0xcb4>)
 800117c:	f7ff f9bb 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 8001180:	491e      	ldr	r1, [pc, #120]	; (80011fc <SetBand+0xcc0>)
 8001182:	481b      	ldr	r0, [pc, #108]	; (80011f0 <SetBand+0xcb4>)
 8001184:	f7ff f9b7 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 8001188:	491d      	ldr	r1, [pc, #116]	; (8001200 <SetBand+0xcc4>)
 800118a:	4819      	ldr	r0, [pc, #100]	; (80011f0 <SetBand+0xcb4>)
 800118c:	f7ff f9b3 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 8001190:	491c      	ldr	r1, [pc, #112]	; (8001204 <SetBand+0xcc8>)
 8001192:	4817      	ldr	r0, [pc, #92]	; (80011f0 <SetBand+0xcb4>)
 8001194:	f7ff f9af 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 8001198:	491b      	ldr	r1, [pc, #108]	; (8001208 <SetBand+0xccc>)
 800119a:	4815      	ldr	r0, [pc, #84]	; (80011f0 <SetBand+0xcb4>)
 800119c:	f7ff f9ab 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 80011a0:	f240 1101 	movw	r1, #257	; 0x101
 80011a4:	4819      	ldr	r0, [pc, #100]	; (800120c <SetBand+0xcd0>)
 80011a6:	f7ff f9a6 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B6_GPIO_Port, B6_Pin);
 80011aa:	f240 2102 	movw	r1, #514	; 0x202
 80011ae:	4817      	ldr	r0, [pc, #92]	; (800120c <SetBand+0xcd0>)
 80011b0:	f7ff f992 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 80011b4:	f640 0108 	movw	r1, #2056	; 0x808
 80011b8:	4814      	ldr	r0, [pc, #80]	; (800120c <SetBand+0xcd0>)
 80011ba:	f7ff f99c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 80011be:	f241 0110 	movw	r1, #4112	; 0x1010
 80011c2:	4812      	ldr	r0, [pc, #72]	; (800120c <SetBand+0xcd0>)
 80011c4:	f7ff f997 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 80011c8:	f242 0120 	movw	r1, #8224	; 0x2020
 80011cc:	480f      	ldr	r0, [pc, #60]	; (800120c <SetBand+0xcd0>)
 80011ce:	f7ff f992 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 80011d2:	f244 0140 	movw	r1, #16448	; 0x4040
 80011d6:	480d      	ldr	r0, [pc, #52]	; (800120c <SetBand+0xcd0>)
 80011d8:	f7ff f98d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 80011dc:	f248 0180 	movw	r1, #32896	; 0x8080
 80011e0:	480a      	ldr	r0, [pc, #40]	; (800120c <SetBand+0xcd0>)
 80011e2:	f7ff f988 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 80011e6:	4903      	ldr	r1, [pc, #12]	; (80011f4 <SetBand+0xcb8>)
 80011e8:	4808      	ldr	r0, [pc, #32]	; (800120c <SetBand+0xcd0>)
 80011ea:	f7ff f984 	bl	80004f6 <LL_GPIO_ResetOutputPin>
 80011ee:	e013      	b.n	8001218 <SetBand+0xcdc>
 80011f0:	40010800 	.word	0x40010800
 80011f4:	04010001 	.word	0x04010001
 80011f8:	04020002 	.word	0x04020002
 80011fc:	04040004 	.word	0x04040004
 8001200:	04080008 	.word	0x04080008
 8001204:	04100010 	.word	0x04100010
 8001208:	04800080 	.word	0x04800080
 800120c:	40010c00 	.word	0x40010c00
 8001210:	04200020 	.word	0x04200020
 8001214:	04400040 	.word	0x04400040
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8001218:	49c1      	ldr	r1, [pc, #772]	; (8001520 <SetBand+0xfe4>)
 800121a:	48c2      	ldr	r0, [pc, #776]	; (8001524 <SetBand+0xfe8>)
 800121c:	f7ff f96b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 8001220:	49c1      	ldr	r1, [pc, #772]	; (8001528 <SetBand+0xfec>)
 8001222:	48c0      	ldr	r0, [pc, #768]	; (8001524 <SetBand+0xfe8>)
 8001224:	f7ff f967 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8001228:	49c0      	ldr	r1, [pc, #768]	; (800152c <SetBand+0xff0>)
 800122a:	48be      	ldr	r0, [pc, #760]	; (8001524 <SetBand+0xfe8>)
 800122c:	f7ff f963 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 8001230:	49bf      	ldr	r1, [pc, #764]	; (8001530 <SetBand+0xff4>)
 8001232:	48bc      	ldr	r0, [pc, #752]	; (8001524 <SetBand+0xfe8>)
 8001234:	f7ff f95f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8001238:	49be      	ldr	r1, [pc, #760]	; (8001534 <SetBand+0xff8>)
 800123a:	48ba      	ldr	r0, [pc, #744]	; (8001524 <SetBand+0xfe8>)
 800123c:	f7ff f95b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8001240:	49bd      	ldr	r1, [pc, #756]	; (8001538 <SetBand+0xffc>)
 8001242:	48b8      	ldr	r0, [pc, #736]	; (8001524 <SetBand+0xfe8>)
 8001244:	f7ff f957 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((!LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8001248:	f240 1101 	movw	r1, #257	; 0x101
 800124c:	48bb      	ldr	r0, [pc, #748]	; (800153c <SetBand+0x1000>)
 800124e:	f7ff f92d 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	f040 8086 	bne.w	8001366 <SetBand+0xe2a>
 800125a:	f240 2102 	movw	r1, #514	; 0x202
 800125e:	48b7      	ldr	r0, [pc, #732]	; (800153c <SetBand+0x1000>)
 8001260:	f7ff f924 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d07d      	beq.n	8001366 <SetBand+0xe2a>
					&&!(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 800126a:	f240 4104 	movw	r1, #1028	; 0x404
 800126e:	48b3      	ldr	r0, [pc, #716]	; (800153c <SetBand+0x1000>)
 8001270:	f7ff f91c 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d175      	bne.n	8001366 <SetBand+0xe2a>
 800127a:	f640 0108 	movw	r1, #2056	; 0x808
 800127e:	48af      	ldr	r0, [pc, #700]	; (800153c <SetBand+0x1000>)
 8001280:	f7ff f914 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d16d      	bne.n	8001366 <SetBand+0xe2a>
					&&(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//2
 800128a:	f241 0110 	movw	r1, #4112	; 0x1010
 800128e:	48ab      	ldr	r0, [pc, #684]	; (800153c <SetBand+0x1000>)
 8001290:	f7ff f90c 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d065      	beq.n	8001366 <SetBand+0xe2a>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 800129a:	f242 0120 	movw	r1, #8224	; 0x2020
 800129e:	48a7      	ldr	r0, [pc, #668]	; (800153c <SetBand+0x1000>)
 80012a0:	f7ff f929 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 80012a4:	f244 0140 	movw	r1, #16448	; 0x4040
 80012a8:	48a4      	ldr	r0, [pc, #656]	; (800153c <SetBand+0x1000>)
 80012aa:	f7ff f924 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 80012ae:	f248 0180 	movw	r1, #32896	; 0x8080
 80012b2:	48a2      	ldr	r0, [pc, #648]	; (800153c <SetBand+0x1000>)
 80012b4:	f7ff f91f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 80012b8:	49a1      	ldr	r1, [pc, #644]	; (8001540 <SetBand+0x1004>)
 80012ba:	48a0      	ldr	r0, [pc, #640]	; (800153c <SetBand+0x1000>)
 80012bc:	f7ff f91b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 80012c0:	4997      	ldr	r1, [pc, #604]	; (8001520 <SetBand+0xfe4>)
 80012c2:	489e      	ldr	r0, [pc, #632]	; (800153c <SetBand+0x1000>)
 80012c4:	f7ff f917 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 80012c8:	4997      	ldr	r1, [pc, #604]	; (8001528 <SetBand+0xfec>)
 80012ca:	489c      	ldr	r0, [pc, #624]	; (800153c <SetBand+0x1000>)
 80012cc:	f7ff f913 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 80012d0:	4996      	ldr	r1, [pc, #600]	; (800152c <SetBand+0xff0>)
 80012d2:	489a      	ldr	r0, [pc, #616]	; (800153c <SetBand+0x1000>)
 80012d4:	f7ff f90f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 80012d8:	4995      	ldr	r1, [pc, #596]	; (8001530 <SetBand+0xff4>)
 80012da:	4898      	ldr	r0, [pc, #608]	; (800153c <SetBand+0x1000>)
 80012dc:	f7ff f90b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 80012e0:	4998      	ldr	r1, [pc, #608]	; (8001544 <SetBand+0x1008>)
 80012e2:	4896      	ldr	r0, [pc, #600]	; (800153c <SetBand+0x1000>)
 80012e4:	f7ff f907 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 80012e8:	f240 1101 	movw	r1, #257	; 0x101
 80012ec:	488d      	ldr	r0, [pc, #564]	; (8001524 <SetBand+0xfe8>)
 80012ee:	f7ff f902 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 80012f2:	f240 2102 	movw	r1, #514	; 0x202
 80012f6:	488b      	ldr	r0, [pc, #556]	; (8001524 <SetBand+0xfe8>)
 80012f8:	f7ff f8fd 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B2_GPIO_Port, B2_Pin);
 80012fc:	f640 0108 	movw	r1, #2056	; 0x808
 8001300:	4888      	ldr	r0, [pc, #544]	; (8001524 <SetBand+0xfe8>)
 8001302:	f7ff f8e9 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8001306:	f241 0110 	movw	r1, #4112	; 0x1010
 800130a:	4886      	ldr	r0, [pc, #536]	; (8001524 <SetBand+0xfe8>)
 800130c:	f7ff f8f3 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8001310:	f242 0120 	movw	r1, #8224	; 0x2020
 8001314:	4883      	ldr	r0, [pc, #524]	; (8001524 <SetBand+0xfe8>)
 8001316:	f7ff f8ee 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 800131a:	f244 0140 	movw	r1, #16448	; 0x4040
 800131e:	4881      	ldr	r0, [pc, #516]	; (8001524 <SetBand+0xfe8>)
 8001320:	f7ff f8e9 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8001324:	f248 0180 	movw	r1, #32896	; 0x8080
 8001328:	487e      	ldr	r0, [pc, #504]	; (8001524 <SetBand+0xfe8>)
 800132a:	f7ff f8e4 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 800132e:	4984      	ldr	r1, [pc, #528]	; (8001540 <SetBand+0x1004>)
 8001330:	487c      	ldr	r0, [pc, #496]	; (8001524 <SetBand+0xfe8>)
 8001332:	f7ff f8e0 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8001336:	497a      	ldr	r1, [pc, #488]	; (8001520 <SetBand+0xfe4>)
 8001338:	487a      	ldr	r0, [pc, #488]	; (8001524 <SetBand+0xfe8>)
 800133a:	f7ff f8dc 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 800133e:	497a      	ldr	r1, [pc, #488]	; (8001528 <SetBand+0xfec>)
 8001340:	4878      	ldr	r0, [pc, #480]	; (8001524 <SetBand+0xfe8>)
 8001342:	f7ff f8d8 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8001346:	4979      	ldr	r1, [pc, #484]	; (800152c <SetBand+0xff0>)
 8001348:	4876      	ldr	r0, [pc, #472]	; (8001524 <SetBand+0xfe8>)
 800134a:	f7ff f8d4 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 800134e:	4978      	ldr	r1, [pc, #480]	; (8001530 <SetBand+0xff4>)
 8001350:	4874      	ldr	r0, [pc, #464]	; (8001524 <SetBand+0xfe8>)
 8001352:	f7ff f8d0 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8001356:	4977      	ldr	r1, [pc, #476]	; (8001534 <SetBand+0xff8>)
 8001358:	4872      	ldr	r0, [pc, #456]	; (8001524 <SetBand+0xfe8>)
 800135a:	f7ff f8cc 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 800135e:	4976      	ldr	r1, [pc, #472]	; (8001538 <SetBand+0xffc>)
 8001360:	4870      	ldr	r0, [pc, #448]	; (8001524 <SetBand+0xfe8>)
 8001362:	f7ff f8c8 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8001366:	f240 1101 	movw	r1, #257	; 0x101
 800136a:	4874      	ldr	r0, [pc, #464]	; (800153c <SetBand+0x1000>)
 800136c:	f7ff f89e 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	f000 8086 	beq.w	8001484 <SetBand+0xf48>
 8001378:	f240 2102 	movw	r1, #514	; 0x202
 800137c:	486f      	ldr	r0, [pc, #444]	; (800153c <SetBand+0x1000>)
 800137e:	f7ff f895 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d07d      	beq.n	8001484 <SetBand+0xf48>
					&&!(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8001388:	f240 4104 	movw	r1, #1028	; 0x404
 800138c:	486b      	ldr	r0, [pc, #428]	; (800153c <SetBand+0x1000>)
 800138e:	f7ff f88d 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d175      	bne.n	8001484 <SetBand+0xf48>
 8001398:	f640 0108 	movw	r1, #2056	; 0x808
 800139c:	4867      	ldr	r0, [pc, #412]	; (800153c <SetBand+0x1000>)
 800139e:	f7ff f885 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d16d      	bne.n	8001484 <SetBand+0xf48>
					&&(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//222
 80013a8:	f241 0110 	movw	r1, #4112	; 0x1010
 80013ac:	4863      	ldr	r0, [pc, #396]	; (800153c <SetBand+0x1000>)
 80013ae:	f7ff f87d 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d065      	beq.n	8001484 <SetBand+0xf48>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 80013b8:	f242 0120 	movw	r1, #8224	; 0x2020
 80013bc:	485f      	ldr	r0, [pc, #380]	; (800153c <SetBand+0x1000>)
 80013be:	f7ff f89a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 80013c2:	f244 0140 	movw	r1, #16448	; 0x4040
 80013c6:	485d      	ldr	r0, [pc, #372]	; (800153c <SetBand+0x1000>)
 80013c8:	f7ff f895 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 80013cc:	f248 0180 	movw	r1, #32896	; 0x8080
 80013d0:	485a      	ldr	r0, [pc, #360]	; (800153c <SetBand+0x1000>)
 80013d2:	f7ff f890 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 80013d6:	495a      	ldr	r1, [pc, #360]	; (8001540 <SetBand+0x1004>)
 80013d8:	4858      	ldr	r0, [pc, #352]	; (800153c <SetBand+0x1000>)
 80013da:	f7ff f88c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 80013de:	4950      	ldr	r1, [pc, #320]	; (8001520 <SetBand+0xfe4>)
 80013e0:	4856      	ldr	r0, [pc, #344]	; (800153c <SetBand+0x1000>)
 80013e2:	f7ff f888 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 80013e6:	4950      	ldr	r1, [pc, #320]	; (8001528 <SetBand+0xfec>)
 80013e8:	4854      	ldr	r0, [pc, #336]	; (800153c <SetBand+0x1000>)
 80013ea:	f7ff f884 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 80013ee:	494f      	ldr	r1, [pc, #316]	; (800152c <SetBand+0xff0>)
 80013f0:	4852      	ldr	r0, [pc, #328]	; (800153c <SetBand+0x1000>)
 80013f2:	f7ff f880 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 80013f6:	494e      	ldr	r1, [pc, #312]	; (8001530 <SetBand+0xff4>)
 80013f8:	4850      	ldr	r0, [pc, #320]	; (800153c <SetBand+0x1000>)
 80013fa:	f7ff f87c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 80013fe:	4951      	ldr	r1, [pc, #324]	; (8001544 <SetBand+0x1008>)
 8001400:	484e      	ldr	r0, [pc, #312]	; (800153c <SetBand+0x1000>)
 8001402:	f7ff f878 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8001406:	f240 1101 	movw	r1, #257	; 0x101
 800140a:	4846      	ldr	r0, [pc, #280]	; (8001524 <SetBand+0xfe8>)
 800140c:	f7ff f873 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8001410:	f240 2102 	movw	r1, #514	; 0x202
 8001414:	4843      	ldr	r0, [pc, #268]	; (8001524 <SetBand+0xfe8>)
 8001416:	f7ff f86e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 800141a:	f640 0108 	movw	r1, #2056	; 0x808
 800141e:	4841      	ldr	r0, [pc, #260]	; (8001524 <SetBand+0xfe8>)
 8001420:	f7ff f869 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B222_GPIO_Port, B222_Pin);
 8001424:	f241 0110 	movw	r1, #4112	; 0x1010
 8001428:	483e      	ldr	r0, [pc, #248]	; (8001524 <SetBand+0xfe8>)
 800142a:	f7ff f855 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 800142e:	f242 0120 	movw	r1, #8224	; 0x2020
 8001432:	483c      	ldr	r0, [pc, #240]	; (8001524 <SetBand+0xfe8>)
 8001434:	f7ff f85f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8001438:	f244 0140 	movw	r1, #16448	; 0x4040
 800143c:	4839      	ldr	r0, [pc, #228]	; (8001524 <SetBand+0xfe8>)
 800143e:	f7ff f85a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8001442:	f248 0180 	movw	r1, #32896	; 0x8080
 8001446:	4837      	ldr	r0, [pc, #220]	; (8001524 <SetBand+0xfe8>)
 8001448:	f7ff f855 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 800144c:	493c      	ldr	r1, [pc, #240]	; (8001540 <SetBand+0x1004>)
 800144e:	4835      	ldr	r0, [pc, #212]	; (8001524 <SetBand+0xfe8>)
 8001450:	f7ff f851 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8001454:	4932      	ldr	r1, [pc, #200]	; (8001520 <SetBand+0xfe4>)
 8001456:	4833      	ldr	r0, [pc, #204]	; (8001524 <SetBand+0xfe8>)
 8001458:	f7ff f84d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 800145c:	4932      	ldr	r1, [pc, #200]	; (8001528 <SetBand+0xfec>)
 800145e:	4831      	ldr	r0, [pc, #196]	; (8001524 <SetBand+0xfe8>)
 8001460:	f7ff f849 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8001464:	4931      	ldr	r1, [pc, #196]	; (800152c <SetBand+0xff0>)
 8001466:	482f      	ldr	r0, [pc, #188]	; (8001524 <SetBand+0xfe8>)
 8001468:	f7ff f845 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 800146c:	4930      	ldr	r1, [pc, #192]	; (8001530 <SetBand+0xff4>)
 800146e:	482d      	ldr	r0, [pc, #180]	; (8001524 <SetBand+0xfe8>)
 8001470:	f7ff f841 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8001474:	492f      	ldr	r1, [pc, #188]	; (8001534 <SetBand+0xff8>)
 8001476:	482b      	ldr	r0, [pc, #172]	; (8001524 <SetBand+0xfe8>)
 8001478:	f7ff f83d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 800147c:	492e      	ldr	r1, [pc, #184]	; (8001538 <SetBand+0xffc>)
 800147e:	4829      	ldr	r0, [pc, #164]	; (8001524 <SetBand+0xfe8>)
 8001480:	f7ff f839 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if (!(LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&!(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8001484:	f240 1101 	movw	r1, #257	; 0x101
 8001488:	482c      	ldr	r0, [pc, #176]	; (800153c <SetBand+0x1000>)
 800148a:	f7ff f80f 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	f040 809f 	bne.w	80015d4 <SetBand+0x1098>
 8001496:	f240 2102 	movw	r1, #514	; 0x202
 800149a:	4828      	ldr	r0, [pc, #160]	; (800153c <SetBand+0x1000>)
 800149c:	f7ff f806 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	f040 8096 	bne.w	80015d4 <SetBand+0x1098>
					&&(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 80014a8:	f240 4104 	movw	r1, #1028	; 0x404
 80014ac:	4823      	ldr	r0, [pc, #140]	; (800153c <SetBand+0x1000>)
 80014ae:	f7fe fffd 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	f000 808d 	beq.w	80015d4 <SetBand+0x1098>
 80014ba:	f640 0108 	movw	r1, #2056	; 0x808
 80014be:	481f      	ldr	r0, [pc, #124]	; (800153c <SetBand+0x1000>)
 80014c0:	f7fe fff4 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f040 8084 	bne.w	80015d4 <SetBand+0x1098>
					&&(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//432
 80014cc:	f241 0110 	movw	r1, #4112	; 0x1010
 80014d0:	481a      	ldr	r0, [pc, #104]	; (800153c <SetBand+0x1000>)
 80014d2:	f7fe ffeb 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d07b      	beq.n	80015d4 <SetBand+0x1098>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 80014dc:	f242 0120 	movw	r1, #8224	; 0x2020
 80014e0:	4816      	ldr	r0, [pc, #88]	; (800153c <SetBand+0x1000>)
 80014e2:	f7ff f808 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 80014e6:	f244 0140 	movw	r1, #16448	; 0x4040
 80014ea:	4814      	ldr	r0, [pc, #80]	; (800153c <SetBand+0x1000>)
 80014ec:	f7ff f803 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 80014f0:	f248 0180 	movw	r1, #32896	; 0x8080
 80014f4:	4811      	ldr	r0, [pc, #68]	; (800153c <SetBand+0x1000>)
 80014f6:	f7fe fffe 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 80014fa:	4911      	ldr	r1, [pc, #68]	; (8001540 <SetBand+0x1004>)
 80014fc:	480f      	ldr	r0, [pc, #60]	; (800153c <SetBand+0x1000>)
 80014fe:	f7fe fffa 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 8001502:	4907      	ldr	r1, [pc, #28]	; (8001520 <SetBand+0xfe4>)
 8001504:	480d      	ldr	r0, [pc, #52]	; (800153c <SetBand+0x1000>)
 8001506:	f7fe fff6 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 800150a:	4907      	ldr	r1, [pc, #28]	; (8001528 <SetBand+0xfec>)
 800150c:	480b      	ldr	r0, [pc, #44]	; (800153c <SetBand+0x1000>)
 800150e:	f7fe fff2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 8001512:	4906      	ldr	r1, [pc, #24]	; (800152c <SetBand+0xff0>)
 8001514:	4809      	ldr	r0, [pc, #36]	; (800153c <SetBand+0x1000>)
 8001516:	f7fe ffee 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 800151a:	4905      	ldr	r1, [pc, #20]	; (8001530 <SetBand+0xff4>)
 800151c:	e014      	b.n	8001548 <SetBand+0x100c>
 800151e:	bf00      	nop
 8001520:	04020002 	.word	0x04020002
 8001524:	40010c00 	.word	0x40010c00
 8001528:	04040004 	.word	0x04040004
 800152c:	04080008 	.word	0x04080008
 8001530:	04100010 	.word	0x04100010
 8001534:	04200020 	.word	0x04200020
 8001538:	04400040 	.word	0x04400040
 800153c:	40010800 	.word	0x40010800
 8001540:	04010001 	.word	0x04010001
 8001544:	04800080 	.word	0x04800080
 8001548:	48c3      	ldr	r0, [pc, #780]	; (8001858 <SetBand+0x131c>)
 800154a:	f7fe ffd4 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 800154e:	49c3      	ldr	r1, [pc, #780]	; (800185c <SetBand+0x1320>)
 8001550:	48c1      	ldr	r0, [pc, #772]	; (8001858 <SetBand+0x131c>)
 8001552:	f7fe ffd0 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8001556:	f240 1101 	movw	r1, #257	; 0x101
 800155a:	48c1      	ldr	r0, [pc, #772]	; (8001860 <SetBand+0x1324>)
 800155c:	f7fe ffcb 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8001560:	f240 2102 	movw	r1, #514	; 0x202
 8001564:	48be      	ldr	r0, [pc, #760]	; (8001860 <SetBand+0x1324>)
 8001566:	f7fe ffc6 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 800156a:	f640 0108 	movw	r1, #2056	; 0x808
 800156e:	48bc      	ldr	r0, [pc, #752]	; (8001860 <SetBand+0x1324>)
 8001570:	f7fe ffc1 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8001574:	f241 0110 	movw	r1, #4112	; 0x1010
 8001578:	48b9      	ldr	r0, [pc, #740]	; (8001860 <SetBand+0x1324>)
 800157a:	f7fe ffbc 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B432_GPIO_Port, B432_Pin);
 800157e:	f242 0120 	movw	r1, #8224	; 0x2020
 8001582:	48b7      	ldr	r0, [pc, #732]	; (8001860 <SetBand+0x1324>)
 8001584:	f7fe ffa8 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8001588:	f244 0140 	movw	r1, #16448	; 0x4040
 800158c:	48b4      	ldr	r0, [pc, #720]	; (8001860 <SetBand+0x1324>)
 800158e:	f7fe ffb2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8001592:	f248 0180 	movw	r1, #32896	; 0x8080
 8001596:	48b2      	ldr	r0, [pc, #712]	; (8001860 <SetBand+0x1324>)
 8001598:	f7fe ffad 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 800159c:	49b1      	ldr	r1, [pc, #708]	; (8001864 <SetBand+0x1328>)
 800159e:	48b0      	ldr	r0, [pc, #704]	; (8001860 <SetBand+0x1324>)
 80015a0:	f7fe ffa9 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 80015a4:	49b0      	ldr	r1, [pc, #704]	; (8001868 <SetBand+0x132c>)
 80015a6:	48ae      	ldr	r0, [pc, #696]	; (8001860 <SetBand+0x1324>)
 80015a8:	f7fe ffa5 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 80015ac:	49af      	ldr	r1, [pc, #700]	; (800186c <SetBand+0x1330>)
 80015ae:	48ac      	ldr	r0, [pc, #688]	; (8001860 <SetBand+0x1324>)
 80015b0:	f7fe ffa1 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 80015b4:	49ae      	ldr	r1, [pc, #696]	; (8001870 <SetBand+0x1334>)
 80015b6:	48aa      	ldr	r0, [pc, #680]	; (8001860 <SetBand+0x1324>)
 80015b8:	f7fe ff9d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 80015bc:	49ad      	ldr	r1, [pc, #692]	; (8001874 <SetBand+0x1338>)
 80015be:	48a8      	ldr	r0, [pc, #672]	; (8001860 <SetBand+0x1324>)
 80015c0:	f7fe ff99 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 80015c4:	49ac      	ldr	r1, [pc, #688]	; (8001878 <SetBand+0x133c>)
 80015c6:	48a6      	ldr	r0, [pc, #664]	; (8001860 <SetBand+0x1324>)
 80015c8:	f7fe ff95 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 80015cc:	49ab      	ldr	r1, [pc, #684]	; (800187c <SetBand+0x1340>)
 80015ce:	48a4      	ldr	r0, [pc, #656]	; (8001860 <SetBand+0x1324>)
 80015d0:	f7fe ff91 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&!(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 80015d4:	f240 1101 	movw	r1, #257	; 0x101
 80015d8:	489f      	ldr	r0, [pc, #636]	; (8001858 <SetBand+0x131c>)
 80015da:	f7fe ff67 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	f000 8086 	beq.w	80016f2 <SetBand+0x11b6>
 80015e6:	f240 2102 	movw	r1, #514	; 0x202
 80015ea:	489b      	ldr	r0, [pc, #620]	; (8001858 <SetBand+0x131c>)
 80015ec:	f7fe ff5e 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d17d      	bne.n	80016f2 <SetBand+0x11b6>
					&&(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 80015f6:	f240 4104 	movw	r1, #1028	; 0x404
 80015fa:	4897      	ldr	r0, [pc, #604]	; (8001858 <SetBand+0x131c>)
 80015fc:	f7fe ff56 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d075      	beq.n	80016f2 <SetBand+0x11b6>
 8001606:	f640 0108 	movw	r1, #2056	; 0x808
 800160a:	4893      	ldr	r0, [pc, #588]	; (8001858 <SetBand+0x131c>)
 800160c:	f7fe ff4e 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d16d      	bne.n	80016f2 <SetBand+0x11b6>
					&&(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//902
 8001616:	f241 0110 	movw	r1, #4112	; 0x1010
 800161a:	488f      	ldr	r0, [pc, #572]	; (8001858 <SetBand+0x131c>)
 800161c:	f7fe ff46 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d065      	beq.n	80016f2 <SetBand+0x11b6>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 8001626:	f242 0120 	movw	r1, #8224	; 0x2020
 800162a:	488b      	ldr	r0, [pc, #556]	; (8001858 <SetBand+0x131c>)
 800162c:	f7fe ff63 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 8001630:	f244 0140 	movw	r1, #16448	; 0x4040
 8001634:	4888      	ldr	r0, [pc, #544]	; (8001858 <SetBand+0x131c>)
 8001636:	f7fe ff5e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 800163a:	f248 0180 	movw	r1, #32896	; 0x8080
 800163e:	4886      	ldr	r0, [pc, #536]	; (8001858 <SetBand+0x131c>)
 8001640:	f7fe ff59 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 8001644:	4987      	ldr	r1, [pc, #540]	; (8001864 <SetBand+0x1328>)
 8001646:	4884      	ldr	r0, [pc, #528]	; (8001858 <SetBand+0x131c>)
 8001648:	f7fe ff55 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 800164c:	4986      	ldr	r1, [pc, #536]	; (8001868 <SetBand+0x132c>)
 800164e:	4882      	ldr	r0, [pc, #520]	; (8001858 <SetBand+0x131c>)
 8001650:	f7fe ff51 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 8001654:	4985      	ldr	r1, [pc, #532]	; (800186c <SetBand+0x1330>)
 8001656:	4880      	ldr	r0, [pc, #512]	; (8001858 <SetBand+0x131c>)
 8001658:	f7fe ff4d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 800165c:	4984      	ldr	r1, [pc, #528]	; (8001870 <SetBand+0x1334>)
 800165e:	487e      	ldr	r0, [pc, #504]	; (8001858 <SetBand+0x131c>)
 8001660:	f7fe ff49 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 8001664:	4983      	ldr	r1, [pc, #524]	; (8001874 <SetBand+0x1338>)
 8001666:	487c      	ldr	r0, [pc, #496]	; (8001858 <SetBand+0x131c>)
 8001668:	f7fe ff45 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 800166c:	497b      	ldr	r1, [pc, #492]	; (800185c <SetBand+0x1320>)
 800166e:	487a      	ldr	r0, [pc, #488]	; (8001858 <SetBand+0x131c>)
 8001670:	f7fe ff41 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8001674:	f240 1101 	movw	r1, #257	; 0x101
 8001678:	4879      	ldr	r0, [pc, #484]	; (8001860 <SetBand+0x1324>)
 800167a:	f7fe ff3c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 800167e:	f240 2102 	movw	r1, #514	; 0x202
 8001682:	4877      	ldr	r0, [pc, #476]	; (8001860 <SetBand+0x1324>)
 8001684:	f7fe ff37 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8001688:	f640 0108 	movw	r1, #2056	; 0x808
 800168c:	4874      	ldr	r0, [pc, #464]	; (8001860 <SetBand+0x1324>)
 800168e:	f7fe ff32 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8001692:	f241 0110 	movw	r1, #4112	; 0x1010
 8001696:	4872      	ldr	r0, [pc, #456]	; (8001860 <SetBand+0x1324>)
 8001698:	f7fe ff2d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 800169c:	f242 0120 	movw	r1, #8224	; 0x2020
 80016a0:	486f      	ldr	r0, [pc, #444]	; (8001860 <SetBand+0x1324>)
 80016a2:	f7fe ff28 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B902_GPIO_Port, B902_Pin);
 80016a6:	f244 0140 	movw	r1, #16448	; 0x4040
 80016aa:	486d      	ldr	r0, [pc, #436]	; (8001860 <SetBand+0x1324>)
 80016ac:	f7fe ff14 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 80016b0:	f248 0180 	movw	r1, #32896	; 0x8080
 80016b4:	486a      	ldr	r0, [pc, #424]	; (8001860 <SetBand+0x1324>)
 80016b6:	f7fe ff1e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 80016ba:	496a      	ldr	r1, [pc, #424]	; (8001864 <SetBand+0x1328>)
 80016bc:	4868      	ldr	r0, [pc, #416]	; (8001860 <SetBand+0x1324>)
 80016be:	f7fe ff1a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 80016c2:	4969      	ldr	r1, [pc, #420]	; (8001868 <SetBand+0x132c>)
 80016c4:	4866      	ldr	r0, [pc, #408]	; (8001860 <SetBand+0x1324>)
 80016c6:	f7fe ff16 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 80016ca:	4968      	ldr	r1, [pc, #416]	; (800186c <SetBand+0x1330>)
 80016cc:	4864      	ldr	r0, [pc, #400]	; (8001860 <SetBand+0x1324>)
 80016ce:	f7fe ff12 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 80016d2:	4967      	ldr	r1, [pc, #412]	; (8001870 <SetBand+0x1334>)
 80016d4:	4862      	ldr	r0, [pc, #392]	; (8001860 <SetBand+0x1324>)
 80016d6:	f7fe ff0e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 80016da:	4966      	ldr	r1, [pc, #408]	; (8001874 <SetBand+0x1338>)
 80016dc:	4860      	ldr	r0, [pc, #384]	; (8001860 <SetBand+0x1324>)
 80016de:	f7fe ff0a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 80016e2:	4965      	ldr	r1, [pc, #404]	; (8001878 <SetBand+0x133c>)
 80016e4:	485e      	ldr	r0, [pc, #376]	; (8001860 <SetBand+0x1324>)
 80016e6:	f7fe ff06 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 80016ea:	4964      	ldr	r1, [pc, #400]	; (800187c <SetBand+0x1340>)
 80016ec:	485c      	ldr	r0, [pc, #368]	; (8001860 <SetBand+0x1324>)
 80016ee:	f7fe ff02 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if (!(LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 80016f2:	f240 1101 	movw	r1, #257	; 0x101
 80016f6:	4858      	ldr	r0, [pc, #352]	; (8001858 <SetBand+0x131c>)
 80016f8:	f7fe fed8 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f040 8086 	bne.w	8001810 <SetBand+0x12d4>
 8001704:	f240 2102 	movw	r1, #514	; 0x202
 8001708:	4853      	ldr	r0, [pc, #332]	; (8001858 <SetBand+0x131c>)
 800170a:	f7fe fecf 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d07d      	beq.n	8001810 <SetBand+0x12d4>
					&&(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8001714:	f240 4104 	movw	r1, #1028	; 0x404
 8001718:	484f      	ldr	r0, [pc, #316]	; (8001858 <SetBand+0x131c>)
 800171a:	f7fe fec7 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d075      	beq.n	8001810 <SetBand+0x12d4>
 8001724:	f640 0108 	movw	r1, #2056	; 0x808
 8001728:	484b      	ldr	r0, [pc, #300]	; (8001858 <SetBand+0x131c>)
 800172a:	f7fe febf 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d16d      	bne.n	8001810 <SetBand+0x12d4>
					&&(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//1296
 8001734:	f241 0110 	movw	r1, #4112	; 0x1010
 8001738:	4847      	ldr	r0, [pc, #284]	; (8001858 <SetBand+0x131c>)
 800173a:	f7fe feb7 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d065      	beq.n	8001810 <SetBand+0x12d4>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 8001744:	f242 0120 	movw	r1, #8224	; 0x2020
 8001748:	4843      	ldr	r0, [pc, #268]	; (8001858 <SetBand+0x131c>)
 800174a:	f7fe fed4 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 800174e:	f244 0140 	movw	r1, #16448	; 0x4040
 8001752:	4841      	ldr	r0, [pc, #260]	; (8001858 <SetBand+0x131c>)
 8001754:	f7fe fecf 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 8001758:	f248 0180 	movw	r1, #32896	; 0x8080
 800175c:	483e      	ldr	r0, [pc, #248]	; (8001858 <SetBand+0x131c>)
 800175e:	f7fe feca 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 8001762:	4940      	ldr	r1, [pc, #256]	; (8001864 <SetBand+0x1328>)
 8001764:	483c      	ldr	r0, [pc, #240]	; (8001858 <SetBand+0x131c>)
 8001766:	f7fe fec6 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 800176a:	493f      	ldr	r1, [pc, #252]	; (8001868 <SetBand+0x132c>)
 800176c:	483a      	ldr	r0, [pc, #232]	; (8001858 <SetBand+0x131c>)
 800176e:	f7fe fec2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 8001772:	493e      	ldr	r1, [pc, #248]	; (800186c <SetBand+0x1330>)
 8001774:	4838      	ldr	r0, [pc, #224]	; (8001858 <SetBand+0x131c>)
 8001776:	f7fe febe 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 800177a:	493d      	ldr	r1, [pc, #244]	; (8001870 <SetBand+0x1334>)
 800177c:	4836      	ldr	r0, [pc, #216]	; (8001858 <SetBand+0x131c>)
 800177e:	f7fe feba 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 8001782:	493c      	ldr	r1, [pc, #240]	; (8001874 <SetBand+0x1338>)
 8001784:	4834      	ldr	r0, [pc, #208]	; (8001858 <SetBand+0x131c>)
 8001786:	f7fe feb6 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 800178a:	4934      	ldr	r1, [pc, #208]	; (800185c <SetBand+0x1320>)
 800178c:	4832      	ldr	r0, [pc, #200]	; (8001858 <SetBand+0x131c>)
 800178e:	f7fe feb2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8001792:	f240 1101 	movw	r1, #257	; 0x101
 8001796:	4832      	ldr	r0, [pc, #200]	; (8001860 <SetBand+0x1324>)
 8001798:	f7fe fead 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 800179c:	f240 2102 	movw	r1, #514	; 0x202
 80017a0:	482f      	ldr	r0, [pc, #188]	; (8001860 <SetBand+0x1324>)
 80017a2:	f7fe fea8 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 80017a6:	f640 0108 	movw	r1, #2056	; 0x808
 80017aa:	482d      	ldr	r0, [pc, #180]	; (8001860 <SetBand+0x1324>)
 80017ac:	f7fe fea3 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 80017b0:	f241 0110 	movw	r1, #4112	; 0x1010
 80017b4:	482a      	ldr	r0, [pc, #168]	; (8001860 <SetBand+0x1324>)
 80017b6:	f7fe fe9e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 80017ba:	f242 0120 	movw	r1, #8224	; 0x2020
 80017be:	4828      	ldr	r0, [pc, #160]	; (8001860 <SetBand+0x1324>)
 80017c0:	f7fe fe99 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 80017c4:	f244 0140 	movw	r1, #16448	; 0x4040
 80017c8:	4825      	ldr	r0, [pc, #148]	; (8001860 <SetBand+0x1324>)
 80017ca:	f7fe fe94 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B1296_GPIO_Port, B1296_Pin);
 80017ce:	f248 0180 	movw	r1, #32896	; 0x8080
 80017d2:	4823      	ldr	r0, [pc, #140]	; (8001860 <SetBand+0x1324>)
 80017d4:	f7fe fe80 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 80017d8:	4922      	ldr	r1, [pc, #136]	; (8001864 <SetBand+0x1328>)
 80017da:	4821      	ldr	r0, [pc, #132]	; (8001860 <SetBand+0x1324>)
 80017dc:	f7fe fe8b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 80017e0:	4921      	ldr	r1, [pc, #132]	; (8001868 <SetBand+0x132c>)
 80017e2:	481f      	ldr	r0, [pc, #124]	; (8001860 <SetBand+0x1324>)
 80017e4:	f7fe fe87 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 80017e8:	4920      	ldr	r1, [pc, #128]	; (800186c <SetBand+0x1330>)
 80017ea:	481d      	ldr	r0, [pc, #116]	; (8001860 <SetBand+0x1324>)
 80017ec:	f7fe fe83 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 80017f0:	491f      	ldr	r1, [pc, #124]	; (8001870 <SetBand+0x1334>)
 80017f2:	481b      	ldr	r0, [pc, #108]	; (8001860 <SetBand+0x1324>)
 80017f4:	f7fe fe7f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 80017f8:	491e      	ldr	r1, [pc, #120]	; (8001874 <SetBand+0x1338>)
 80017fa:	4819      	ldr	r0, [pc, #100]	; (8001860 <SetBand+0x1324>)
 80017fc:	f7fe fe7b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8001800:	491d      	ldr	r1, [pc, #116]	; (8001878 <SetBand+0x133c>)
 8001802:	4817      	ldr	r0, [pc, #92]	; (8001860 <SetBand+0x1324>)
 8001804:	f7fe fe77 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8001808:	491c      	ldr	r1, [pc, #112]	; (800187c <SetBand+0x1340>)
 800180a:	4815      	ldr	r0, [pc, #84]	; (8001860 <SetBand+0x1324>)
 800180c:	f7fe fe73 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8001810:	f240 1101 	movw	r1, #257	; 0x101
 8001814:	4810      	ldr	r0, [pc, #64]	; (8001858 <SetBand+0x131c>)
 8001816:	f7fe fe49 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	f000 809e 	beq.w	800195e <SetBand+0x1422>
 8001822:	f240 2102 	movw	r1, #514	; 0x202
 8001826:	480c      	ldr	r0, [pc, #48]	; (8001858 <SetBand+0x131c>)
 8001828:	f7fe fe40 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	f000 8095 	beq.w	800195e <SetBand+0x1422>
					&&(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&!(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8001834:	f240 4104 	movw	r1, #1028	; 0x404
 8001838:	4807      	ldr	r0, [pc, #28]	; (8001858 <SetBand+0x131c>)
 800183a:	f7fe fe37 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	f000 808c 	beq.w	800195e <SetBand+0x1422>
 8001846:	f640 0108 	movw	r1, #2056	; 0x808
 800184a:	4803      	ldr	r0, [pc, #12]	; (8001858 <SetBand+0x131c>)
 800184c:	f7fe fe2e 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	e014      	b.n	8001880 <SetBand+0x1344>
 8001856:	bf00      	nop
 8001858:	40010800 	.word	0x40010800
 800185c:	04800080 	.word	0x04800080
 8001860:	40010c00 	.word	0x40010c00
 8001864:	04010001 	.word	0x04010001
 8001868:	04020002 	.word	0x04020002
 800186c:	04040004 	.word	0x04040004
 8001870:	04080008 	.word	0x04080008
 8001874:	04100010 	.word	0x04100010
 8001878:	04200020 	.word	0x04200020
 800187c:	04400040 	.word	0x04400040
 8001880:	d16d      	bne.n	800195e <SetBand+0x1422>
					&&(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//2304
 8001882:	f241 0110 	movw	r1, #4112	; 0x1010
 8001886:	48c1      	ldr	r0, [pc, #772]	; (8001b8c <SetBand+0x1650>)
 8001888:	f7fe fe10 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d065      	beq.n	800195e <SetBand+0x1422>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 8001892:	f242 0120 	movw	r1, #8224	; 0x2020
 8001896:	48bd      	ldr	r0, [pc, #756]	; (8001b8c <SetBand+0x1650>)
 8001898:	f7fe fe2d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 800189c:	f244 0140 	movw	r1, #16448	; 0x4040
 80018a0:	48ba      	ldr	r0, [pc, #744]	; (8001b8c <SetBand+0x1650>)
 80018a2:	f7fe fe28 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 80018a6:	f248 0180 	movw	r1, #32896	; 0x8080
 80018aa:	48b8      	ldr	r0, [pc, #736]	; (8001b8c <SetBand+0x1650>)
 80018ac:	f7fe fe23 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 80018b0:	49b7      	ldr	r1, [pc, #732]	; (8001b90 <SetBand+0x1654>)
 80018b2:	48b6      	ldr	r0, [pc, #728]	; (8001b8c <SetBand+0x1650>)
 80018b4:	f7fe fe1f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 80018b8:	49b6      	ldr	r1, [pc, #728]	; (8001b94 <SetBand+0x1658>)
 80018ba:	48b4      	ldr	r0, [pc, #720]	; (8001b8c <SetBand+0x1650>)
 80018bc:	f7fe fe1b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 80018c0:	49b5      	ldr	r1, [pc, #724]	; (8001b98 <SetBand+0x165c>)
 80018c2:	48b2      	ldr	r0, [pc, #712]	; (8001b8c <SetBand+0x1650>)
 80018c4:	f7fe fe17 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 80018c8:	49b4      	ldr	r1, [pc, #720]	; (8001b9c <SetBand+0x1660>)
 80018ca:	48b0      	ldr	r0, [pc, #704]	; (8001b8c <SetBand+0x1650>)
 80018cc:	f7fe fe13 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 80018d0:	49b3      	ldr	r1, [pc, #716]	; (8001ba0 <SetBand+0x1664>)
 80018d2:	48ae      	ldr	r0, [pc, #696]	; (8001b8c <SetBand+0x1650>)
 80018d4:	f7fe fe0f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 80018d8:	49b2      	ldr	r1, [pc, #712]	; (8001ba4 <SetBand+0x1668>)
 80018da:	48ac      	ldr	r0, [pc, #688]	; (8001b8c <SetBand+0x1650>)
 80018dc:	f7fe fe0b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 80018e0:	f240 1101 	movw	r1, #257	; 0x101
 80018e4:	48b0      	ldr	r0, [pc, #704]	; (8001ba8 <SetBand+0x166c>)
 80018e6:	f7fe fe06 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 80018ea:	f240 2102 	movw	r1, #514	; 0x202
 80018ee:	48ae      	ldr	r0, [pc, #696]	; (8001ba8 <SetBand+0x166c>)
 80018f0:	f7fe fe01 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 80018f4:	f640 0108 	movw	r1, #2056	; 0x808
 80018f8:	48ab      	ldr	r0, [pc, #684]	; (8001ba8 <SetBand+0x166c>)
 80018fa:	f7fe fdfc 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 80018fe:	f241 0110 	movw	r1, #4112	; 0x1010
 8001902:	48a9      	ldr	r0, [pc, #676]	; (8001ba8 <SetBand+0x166c>)
 8001904:	f7fe fdf7 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8001908:	f242 0120 	movw	r1, #8224	; 0x2020
 800190c:	48a6      	ldr	r0, [pc, #664]	; (8001ba8 <SetBand+0x166c>)
 800190e:	f7fe fdf2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8001912:	f244 0140 	movw	r1, #16448	; 0x4040
 8001916:	48a4      	ldr	r0, [pc, #656]	; (8001ba8 <SetBand+0x166c>)
 8001918:	f7fe fded 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 800191c:	f248 0180 	movw	r1, #32896	; 0x8080
 8001920:	48a1      	ldr	r0, [pc, #644]	; (8001ba8 <SetBand+0x166c>)
 8001922:	f7fe fde8 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B2304_GPIO_Port, B2304_Pin);
 8001926:	499a      	ldr	r1, [pc, #616]	; (8001b90 <SetBand+0x1654>)
 8001928:	489f      	ldr	r0, [pc, #636]	; (8001ba8 <SetBand+0x166c>)
 800192a:	f7fe fdd5 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 800192e:	4999      	ldr	r1, [pc, #612]	; (8001b94 <SetBand+0x1658>)
 8001930:	489d      	ldr	r0, [pc, #628]	; (8001ba8 <SetBand+0x166c>)
 8001932:	f7fe fde0 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 8001936:	4998      	ldr	r1, [pc, #608]	; (8001b98 <SetBand+0x165c>)
 8001938:	489b      	ldr	r0, [pc, #620]	; (8001ba8 <SetBand+0x166c>)
 800193a:	f7fe fddc 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 800193e:	4997      	ldr	r1, [pc, #604]	; (8001b9c <SetBand+0x1660>)
 8001940:	4899      	ldr	r0, [pc, #612]	; (8001ba8 <SetBand+0x166c>)
 8001942:	f7fe fdd8 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 8001946:	4996      	ldr	r1, [pc, #600]	; (8001ba0 <SetBand+0x1664>)
 8001948:	4897      	ldr	r0, [pc, #604]	; (8001ba8 <SetBand+0x166c>)
 800194a:	f7fe fdd4 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 800194e:	4997      	ldr	r1, [pc, #604]	; (8001bac <SetBand+0x1670>)
 8001950:	4895      	ldr	r0, [pc, #596]	; (8001ba8 <SetBand+0x166c>)
 8001952:	f7fe fdd0 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8001956:	4996      	ldr	r1, [pc, #600]	; (8001bb0 <SetBand+0x1674>)
 8001958:	4893      	ldr	r0, [pc, #588]	; (8001ba8 <SetBand+0x166c>)
 800195a:	f7fe fdcc 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if (!(LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&!(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 800195e:	f240 1101 	movw	r1, #257	; 0x101
 8001962:	488a      	ldr	r0, [pc, #552]	; (8001b8c <SetBand+0x1650>)
 8001964:	f7fe fda2 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	f040 8086 	bne.w	8001a7c <SetBand+0x1540>
 8001970:	f240 2102 	movw	r1, #514	; 0x202
 8001974:	4885      	ldr	r0, [pc, #532]	; (8001b8c <SetBand+0x1650>)
 8001976:	f7fe fd99 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d17d      	bne.n	8001a7c <SetBand+0x1540>
					&&!(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8001980:	f240 4104 	movw	r1, #1028	; 0x404
 8001984:	4881      	ldr	r0, [pc, #516]	; (8001b8c <SetBand+0x1650>)
 8001986:	f7fe fd91 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d175      	bne.n	8001a7c <SetBand+0x1540>
 8001990:	f640 0108 	movw	r1, #2056	; 0x808
 8001994:	487d      	ldr	r0, [pc, #500]	; (8001b8c <SetBand+0x1650>)
 8001996:	f7fe fd89 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d06d      	beq.n	8001a7c <SetBand+0x1540>
					&&(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//3456
 80019a0:	f241 0110 	movw	r1, #4112	; 0x1010
 80019a4:	4879      	ldr	r0, [pc, #484]	; (8001b8c <SetBand+0x1650>)
 80019a6:	f7fe fd81 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d065      	beq.n	8001a7c <SetBand+0x1540>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 80019b0:	f242 0120 	movw	r1, #8224	; 0x2020
 80019b4:	4875      	ldr	r0, [pc, #468]	; (8001b8c <SetBand+0x1650>)
 80019b6:	f7fe fd9e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 80019ba:	f244 0140 	movw	r1, #16448	; 0x4040
 80019be:	4873      	ldr	r0, [pc, #460]	; (8001b8c <SetBand+0x1650>)
 80019c0:	f7fe fd99 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 80019c4:	f248 0180 	movw	r1, #32896	; 0x8080
 80019c8:	4870      	ldr	r0, [pc, #448]	; (8001b8c <SetBand+0x1650>)
 80019ca:	f7fe fd94 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 80019ce:	4970      	ldr	r1, [pc, #448]	; (8001b90 <SetBand+0x1654>)
 80019d0:	486e      	ldr	r0, [pc, #440]	; (8001b8c <SetBand+0x1650>)
 80019d2:	f7fe fd90 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 80019d6:	496f      	ldr	r1, [pc, #444]	; (8001b94 <SetBand+0x1658>)
 80019d8:	486c      	ldr	r0, [pc, #432]	; (8001b8c <SetBand+0x1650>)
 80019da:	f7fe fd8c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 80019de:	496e      	ldr	r1, [pc, #440]	; (8001b98 <SetBand+0x165c>)
 80019e0:	486a      	ldr	r0, [pc, #424]	; (8001b8c <SetBand+0x1650>)
 80019e2:	f7fe fd88 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 80019e6:	496d      	ldr	r1, [pc, #436]	; (8001b9c <SetBand+0x1660>)
 80019e8:	4868      	ldr	r0, [pc, #416]	; (8001b8c <SetBand+0x1650>)
 80019ea:	f7fe fd84 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 80019ee:	496c      	ldr	r1, [pc, #432]	; (8001ba0 <SetBand+0x1664>)
 80019f0:	4866      	ldr	r0, [pc, #408]	; (8001b8c <SetBand+0x1650>)
 80019f2:	f7fe fd80 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 80019f6:	496b      	ldr	r1, [pc, #428]	; (8001ba4 <SetBand+0x1668>)
 80019f8:	4864      	ldr	r0, [pc, #400]	; (8001b8c <SetBand+0x1650>)
 80019fa:	f7fe fd7c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 80019fe:	f240 1101 	movw	r1, #257	; 0x101
 8001a02:	4869      	ldr	r0, [pc, #420]	; (8001ba8 <SetBand+0x166c>)
 8001a04:	f7fe fd77 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8001a08:	f240 2102 	movw	r1, #514	; 0x202
 8001a0c:	4866      	ldr	r0, [pc, #408]	; (8001ba8 <SetBand+0x166c>)
 8001a0e:	f7fe fd72 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8001a12:	f640 0108 	movw	r1, #2056	; 0x808
 8001a16:	4864      	ldr	r0, [pc, #400]	; (8001ba8 <SetBand+0x166c>)
 8001a18:	f7fe fd6d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8001a1c:	f241 0110 	movw	r1, #4112	; 0x1010
 8001a20:	4861      	ldr	r0, [pc, #388]	; (8001ba8 <SetBand+0x166c>)
 8001a22:	f7fe fd68 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8001a26:	f242 0120 	movw	r1, #8224	; 0x2020
 8001a2a:	485f      	ldr	r0, [pc, #380]	; (8001ba8 <SetBand+0x166c>)
 8001a2c:	f7fe fd63 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8001a30:	f244 0140 	movw	r1, #16448	; 0x4040
 8001a34:	485c      	ldr	r0, [pc, #368]	; (8001ba8 <SetBand+0x166c>)
 8001a36:	f7fe fd5e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8001a3a:	f248 0180 	movw	r1, #32896	; 0x8080
 8001a3e:	485a      	ldr	r0, [pc, #360]	; (8001ba8 <SetBand+0x166c>)
 8001a40:	f7fe fd59 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 8001a44:	4952      	ldr	r1, [pc, #328]	; (8001b90 <SetBand+0x1654>)
 8001a46:	4858      	ldr	r0, [pc, #352]	; (8001ba8 <SetBand+0x166c>)
 8001a48:	f7fe fd55 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8001a4c:	4951      	ldr	r1, [pc, #324]	; (8001b94 <SetBand+0x1658>)
 8001a4e:	4856      	ldr	r0, [pc, #344]	; (8001ba8 <SetBand+0x166c>)
 8001a50:	f7fe fd42 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 8001a54:	4950      	ldr	r1, [pc, #320]	; (8001b98 <SetBand+0x165c>)
 8001a56:	4854      	ldr	r0, [pc, #336]	; (8001ba8 <SetBand+0x166c>)
 8001a58:	f7fe fd4d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8001a5c:	494f      	ldr	r1, [pc, #316]	; (8001b9c <SetBand+0x1660>)
 8001a5e:	4852      	ldr	r0, [pc, #328]	; (8001ba8 <SetBand+0x166c>)
 8001a60:	f7fe fd49 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 8001a64:	494e      	ldr	r1, [pc, #312]	; (8001ba0 <SetBand+0x1664>)
 8001a66:	4850      	ldr	r0, [pc, #320]	; (8001ba8 <SetBand+0x166c>)
 8001a68:	f7fe fd45 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8001a6c:	494f      	ldr	r1, [pc, #316]	; (8001bac <SetBand+0x1670>)
 8001a6e:	484e      	ldr	r0, [pc, #312]	; (8001ba8 <SetBand+0x166c>)
 8001a70:	f7fe fd41 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8001a74:	494e      	ldr	r1, [pc, #312]	; (8001bb0 <SetBand+0x1674>)
 8001a76:	484c      	ldr	r0, [pc, #304]	; (8001ba8 <SetBand+0x166c>)
 8001a78:	f7fe fd3d 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&!(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8001a7c:	f240 1101 	movw	r1, #257	; 0x101
 8001a80:	4842      	ldr	r0, [pc, #264]	; (8001b8c <SetBand+0x1650>)
 8001a82:	f7fe fd13 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	f000 809e 	beq.w	8001bca <SetBand+0x168e>
 8001a8e:	f240 2102 	movw	r1, #514	; 0x202
 8001a92:	483e      	ldr	r0, [pc, #248]	; (8001b8c <SetBand+0x1650>)
 8001a94:	f7fe fd0a 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f040 8095 	bne.w	8001bca <SetBand+0x168e>
					&&!(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8001aa0:	f240 4104 	movw	r1, #1028	; 0x404
 8001aa4:	4839      	ldr	r0, [pc, #228]	; (8001b8c <SetBand+0x1650>)
 8001aa6:	f7fe fd01 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	f040 808c 	bne.w	8001bca <SetBand+0x168e>
 8001ab2:	f640 0108 	movw	r1, #2056	; 0x808
 8001ab6:	4835      	ldr	r0, [pc, #212]	; (8001b8c <SetBand+0x1650>)
 8001ab8:	f7fe fcf8 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	f000 8083 	beq.w	8001bca <SetBand+0x168e>
					&&(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//5760
 8001ac4:	f241 0110 	movw	r1, #4112	; 0x1010
 8001ac8:	4830      	ldr	r0, [pc, #192]	; (8001b8c <SetBand+0x1650>)
 8001aca:	f7fe fcef 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d07a      	beq.n	8001bca <SetBand+0x168e>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 8001ad4:	f242 0120 	movw	r1, #8224	; 0x2020
 8001ad8:	482c      	ldr	r0, [pc, #176]	; (8001b8c <SetBand+0x1650>)
 8001ada:	f7fe fd0c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 8001ade:	f244 0140 	movw	r1, #16448	; 0x4040
 8001ae2:	482a      	ldr	r0, [pc, #168]	; (8001b8c <SetBand+0x1650>)
 8001ae4:	f7fe fd07 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 8001ae8:	f248 0180 	movw	r1, #32896	; 0x8080
 8001aec:	4827      	ldr	r0, [pc, #156]	; (8001b8c <SetBand+0x1650>)
 8001aee:	f7fe fd02 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 8001af2:	4927      	ldr	r1, [pc, #156]	; (8001b90 <SetBand+0x1654>)
 8001af4:	4825      	ldr	r0, [pc, #148]	; (8001b8c <SetBand+0x1650>)
 8001af6:	f7fe fcfe 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 8001afa:	4926      	ldr	r1, [pc, #152]	; (8001b94 <SetBand+0x1658>)
 8001afc:	4823      	ldr	r0, [pc, #140]	; (8001b8c <SetBand+0x1650>)
 8001afe:	f7fe fcfa 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 8001b02:	4925      	ldr	r1, [pc, #148]	; (8001b98 <SetBand+0x165c>)
 8001b04:	4821      	ldr	r0, [pc, #132]	; (8001b8c <SetBand+0x1650>)
 8001b06:	f7fe fcf6 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 8001b0a:	4924      	ldr	r1, [pc, #144]	; (8001b9c <SetBand+0x1660>)
 8001b0c:	481f      	ldr	r0, [pc, #124]	; (8001b8c <SetBand+0x1650>)
 8001b0e:	f7fe fcf2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 8001b12:	4923      	ldr	r1, [pc, #140]	; (8001ba0 <SetBand+0x1664>)
 8001b14:	481d      	ldr	r0, [pc, #116]	; (8001b8c <SetBand+0x1650>)
 8001b16:	f7fe fcee 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 8001b1a:	4922      	ldr	r1, [pc, #136]	; (8001ba4 <SetBand+0x1668>)
 8001b1c:	481b      	ldr	r0, [pc, #108]	; (8001b8c <SetBand+0x1650>)
 8001b1e:	f7fe fcea 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8001b22:	f240 1101 	movw	r1, #257	; 0x101
 8001b26:	4820      	ldr	r0, [pc, #128]	; (8001ba8 <SetBand+0x166c>)
 8001b28:	f7fe fce5 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8001b2c:	f240 2102 	movw	r1, #514	; 0x202
 8001b30:	481d      	ldr	r0, [pc, #116]	; (8001ba8 <SetBand+0x166c>)
 8001b32:	f7fe fce0 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8001b36:	f640 0108 	movw	r1, #2056	; 0x808
 8001b3a:	481b      	ldr	r0, [pc, #108]	; (8001ba8 <SetBand+0x166c>)
 8001b3c:	f7fe fcdb 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8001b40:	f241 0110 	movw	r1, #4112	; 0x1010
 8001b44:	4818      	ldr	r0, [pc, #96]	; (8001ba8 <SetBand+0x166c>)
 8001b46:	f7fe fcd6 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8001b4a:	f242 0120 	movw	r1, #8224	; 0x2020
 8001b4e:	4816      	ldr	r0, [pc, #88]	; (8001ba8 <SetBand+0x166c>)
 8001b50:	f7fe fcd1 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8001b54:	f244 0140 	movw	r1, #16448	; 0x4040
 8001b58:	4813      	ldr	r0, [pc, #76]	; (8001ba8 <SetBand+0x166c>)
 8001b5a:	f7fe fccc 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8001b5e:	f248 0180 	movw	r1, #32896	; 0x8080
 8001b62:	4811      	ldr	r0, [pc, #68]	; (8001ba8 <SetBand+0x166c>)
 8001b64:	f7fe fcc7 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 8001b68:	4909      	ldr	r1, [pc, #36]	; (8001b90 <SetBand+0x1654>)
 8001b6a:	480f      	ldr	r0, [pc, #60]	; (8001ba8 <SetBand+0x166c>)
 8001b6c:	f7fe fcc3 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8001b70:	4908      	ldr	r1, [pc, #32]	; (8001b94 <SetBand+0x1658>)
 8001b72:	480d      	ldr	r0, [pc, #52]	; (8001ba8 <SetBand+0x166c>)
 8001b74:	f7fe fcbf 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B5760_GPIO_Port, B5760_Pin);
 8001b78:	4907      	ldr	r1, [pc, #28]	; (8001b98 <SetBand+0x165c>)
 8001b7a:	480b      	ldr	r0, [pc, #44]	; (8001ba8 <SetBand+0x166c>)
 8001b7c:	f7fe fcac 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8001b80:	4906      	ldr	r1, [pc, #24]	; (8001b9c <SetBand+0x1660>)
 8001b82:	4809      	ldr	r0, [pc, #36]	; (8001ba8 <SetBand+0x166c>)
 8001b84:	f7fe fcb7 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 8001b88:	4905      	ldr	r1, [pc, #20]	; (8001ba0 <SetBand+0x1664>)
 8001b8a:	e013      	b.n	8001bb4 <SetBand+0x1678>
 8001b8c:	40010800 	.word	0x40010800
 8001b90:	04010001 	.word	0x04010001
 8001b94:	04020002 	.word	0x04020002
 8001b98:	04040004 	.word	0x04040004
 8001b9c:	04080008 	.word	0x04080008
 8001ba0:	04100010 	.word	0x04100010
 8001ba4:	04800080 	.word	0x04800080
 8001ba8:	40010c00 	.word	0x40010c00
 8001bac:	04200020 	.word	0x04200020
 8001bb0:	04400040 	.word	0x04400040
 8001bb4:	48c3      	ldr	r0, [pc, #780]	; (8001ec4 <SetBand+0x1988>)
 8001bb6:	f7fe fc9e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8001bba:	49c3      	ldr	r1, [pc, #780]	; (8001ec8 <SetBand+0x198c>)
 8001bbc:	48c1      	ldr	r0, [pc, #772]	; (8001ec4 <SetBand+0x1988>)
 8001bbe:	f7fe fc9a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8001bc2:	49c2      	ldr	r1, [pc, #776]	; (8001ecc <SetBand+0x1990>)
 8001bc4:	48bf      	ldr	r0, [pc, #764]	; (8001ec4 <SetBand+0x1988>)
 8001bc6:	f7fe fc96 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if (!(LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8001bca:	f240 1101 	movw	r1, #257	; 0x101
 8001bce:	48c0      	ldr	r0, [pc, #768]	; (8001ed0 <SetBand+0x1994>)
 8001bd0:	f7fe fc6c 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	f040 8086 	bne.w	8001ce8 <SetBand+0x17ac>
 8001bdc:	f240 2102 	movw	r1, #514	; 0x202
 8001be0:	48bb      	ldr	r0, [pc, #748]	; (8001ed0 <SetBand+0x1994>)
 8001be2:	f7fe fc63 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d07d      	beq.n	8001ce8 <SetBand+0x17ac>
					&&!(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8001bec:	f240 4104 	movw	r1, #1028	; 0x404
 8001bf0:	48b7      	ldr	r0, [pc, #732]	; (8001ed0 <SetBand+0x1994>)
 8001bf2:	f7fe fc5b 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d175      	bne.n	8001ce8 <SetBand+0x17ac>
 8001bfc:	f640 0108 	movw	r1, #2056	; 0x808
 8001c00:	48b3      	ldr	r0, [pc, #716]	; (8001ed0 <SetBand+0x1994>)
 8001c02:	f7fe fc53 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d06d      	beq.n	8001ce8 <SetBand+0x17ac>
					&&(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//10368
 8001c0c:	f241 0110 	movw	r1, #4112	; 0x1010
 8001c10:	48af      	ldr	r0, [pc, #700]	; (8001ed0 <SetBand+0x1994>)
 8001c12:	f7fe fc4b 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d065      	beq.n	8001ce8 <SetBand+0x17ac>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 8001c1c:	f242 0120 	movw	r1, #8224	; 0x2020
 8001c20:	48ab      	ldr	r0, [pc, #684]	; (8001ed0 <SetBand+0x1994>)
 8001c22:	f7fe fc68 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 8001c26:	f244 0140 	movw	r1, #16448	; 0x4040
 8001c2a:	48a9      	ldr	r0, [pc, #676]	; (8001ed0 <SetBand+0x1994>)
 8001c2c:	f7fe fc63 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 8001c30:	f248 0180 	movw	r1, #32896	; 0x8080
 8001c34:	48a6      	ldr	r0, [pc, #664]	; (8001ed0 <SetBand+0x1994>)
 8001c36:	f7fe fc5e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 8001c3a:	49a6      	ldr	r1, [pc, #664]	; (8001ed4 <SetBand+0x1998>)
 8001c3c:	48a4      	ldr	r0, [pc, #656]	; (8001ed0 <SetBand+0x1994>)
 8001c3e:	f7fe fc5a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 8001c42:	49a5      	ldr	r1, [pc, #660]	; (8001ed8 <SetBand+0x199c>)
 8001c44:	48a2      	ldr	r0, [pc, #648]	; (8001ed0 <SetBand+0x1994>)
 8001c46:	f7fe fc56 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 8001c4a:	49a4      	ldr	r1, [pc, #656]	; (8001edc <SetBand+0x19a0>)
 8001c4c:	48a0      	ldr	r0, [pc, #640]	; (8001ed0 <SetBand+0x1994>)
 8001c4e:	f7fe fc52 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 8001c52:	49a3      	ldr	r1, [pc, #652]	; (8001ee0 <SetBand+0x19a4>)
 8001c54:	489e      	ldr	r0, [pc, #632]	; (8001ed0 <SetBand+0x1994>)
 8001c56:	f7fe fc4e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 8001c5a:	49a2      	ldr	r1, [pc, #648]	; (8001ee4 <SetBand+0x19a8>)
 8001c5c:	489c      	ldr	r0, [pc, #624]	; (8001ed0 <SetBand+0x1994>)
 8001c5e:	f7fe fc4a 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 8001c62:	49a1      	ldr	r1, [pc, #644]	; (8001ee8 <SetBand+0x19ac>)
 8001c64:	489a      	ldr	r0, [pc, #616]	; (8001ed0 <SetBand+0x1994>)
 8001c66:	f7fe fc46 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8001c6a:	f240 1101 	movw	r1, #257	; 0x101
 8001c6e:	4895      	ldr	r0, [pc, #596]	; (8001ec4 <SetBand+0x1988>)
 8001c70:	f7fe fc41 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8001c74:	f240 2102 	movw	r1, #514	; 0x202
 8001c78:	4892      	ldr	r0, [pc, #584]	; (8001ec4 <SetBand+0x1988>)
 8001c7a:	f7fe fc3c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8001c7e:	f640 0108 	movw	r1, #2056	; 0x808
 8001c82:	4890      	ldr	r0, [pc, #576]	; (8001ec4 <SetBand+0x1988>)
 8001c84:	f7fe fc37 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8001c88:	f241 0110 	movw	r1, #4112	; 0x1010
 8001c8c:	488d      	ldr	r0, [pc, #564]	; (8001ec4 <SetBand+0x1988>)
 8001c8e:	f7fe fc32 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8001c92:	f242 0120 	movw	r1, #8224	; 0x2020
 8001c96:	488b      	ldr	r0, [pc, #556]	; (8001ec4 <SetBand+0x1988>)
 8001c98:	f7fe fc2d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8001c9c:	f244 0140 	movw	r1, #16448	; 0x4040
 8001ca0:	4888      	ldr	r0, [pc, #544]	; (8001ec4 <SetBand+0x1988>)
 8001ca2:	f7fe fc28 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8001ca6:	f248 0180 	movw	r1, #32896	; 0x8080
 8001caa:	4886      	ldr	r0, [pc, #536]	; (8001ec4 <SetBand+0x1988>)
 8001cac:	f7fe fc23 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 8001cb0:	4988      	ldr	r1, [pc, #544]	; (8001ed4 <SetBand+0x1998>)
 8001cb2:	4884      	ldr	r0, [pc, #528]	; (8001ec4 <SetBand+0x1988>)
 8001cb4:	f7fe fc1f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8001cb8:	4987      	ldr	r1, [pc, #540]	; (8001ed8 <SetBand+0x199c>)
 8001cba:	4882      	ldr	r0, [pc, #520]	; (8001ec4 <SetBand+0x1988>)
 8001cbc:	f7fe fc1b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 8001cc0:	4986      	ldr	r1, [pc, #536]	; (8001edc <SetBand+0x19a0>)
 8001cc2:	4880      	ldr	r0, [pc, #512]	; (8001ec4 <SetBand+0x1988>)
 8001cc4:	f7fe fc17 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8001cc8:	4985      	ldr	r1, [pc, #532]	; (8001ee0 <SetBand+0x19a4>)
 8001cca:	487e      	ldr	r0, [pc, #504]	; (8001ec4 <SetBand+0x1988>)
 8001ccc:	f7fe fc04 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 8001cd0:	4984      	ldr	r1, [pc, #528]	; (8001ee4 <SetBand+0x19a8>)
 8001cd2:	487c      	ldr	r0, [pc, #496]	; (8001ec4 <SetBand+0x1988>)
 8001cd4:	f7fe fc0f 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8001cd8:	497b      	ldr	r1, [pc, #492]	; (8001ec8 <SetBand+0x198c>)
 8001cda:	487a      	ldr	r0, [pc, #488]	; (8001ec4 <SetBand+0x1988>)
 8001cdc:	f7fe fc0b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8001ce0:	497a      	ldr	r1, [pc, #488]	; (8001ecc <SetBand+0x1990>)
 8001ce2:	4878      	ldr	r0, [pc, #480]	; (8001ec4 <SetBand+0x1988>)
 8001ce4:	f7fe fc07 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8001ce8:	f240 1101 	movw	r1, #257	; 0x101
 8001cec:	4878      	ldr	r0, [pc, #480]	; (8001ed0 <SetBand+0x1994>)
 8001cee:	f7fe fbdd 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	f000 8086 	beq.w	8001e06 <SetBand+0x18ca>
 8001cfa:	f240 2102 	movw	r1, #514	; 0x202
 8001cfe:	4874      	ldr	r0, [pc, #464]	; (8001ed0 <SetBand+0x1994>)
 8001d00:	f7fe fbd4 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d07d      	beq.n	8001e06 <SetBand+0x18ca>
					&&!(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8001d0a:	f240 4104 	movw	r1, #1028	; 0x404
 8001d0e:	4870      	ldr	r0, [pc, #448]	; (8001ed0 <SetBand+0x1994>)
 8001d10:	f7fe fbcc 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d175      	bne.n	8001e06 <SetBand+0x18ca>
 8001d1a:	f640 0108 	movw	r1, #2056	; 0x808
 8001d1e:	486c      	ldr	r0, [pc, #432]	; (8001ed0 <SetBand+0x1994>)
 8001d20:	f7fe fbc4 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d06d      	beq.n	8001e06 <SetBand+0x18ca>
					&&(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//24048
 8001d2a:	f241 0110 	movw	r1, #4112	; 0x1010
 8001d2e:	4868      	ldr	r0, [pc, #416]	; (8001ed0 <SetBand+0x1994>)
 8001d30:	f7fe fbbc 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d065      	beq.n	8001e06 <SetBand+0x18ca>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 8001d3a:	f242 0120 	movw	r1, #8224	; 0x2020
 8001d3e:	4864      	ldr	r0, [pc, #400]	; (8001ed0 <SetBand+0x1994>)
 8001d40:	f7fe fbd9 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 8001d44:	f244 0140 	movw	r1, #16448	; 0x4040
 8001d48:	4861      	ldr	r0, [pc, #388]	; (8001ed0 <SetBand+0x1994>)
 8001d4a:	f7fe fbd4 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 8001d4e:	f248 0180 	movw	r1, #32896	; 0x8080
 8001d52:	485f      	ldr	r0, [pc, #380]	; (8001ed0 <SetBand+0x1994>)
 8001d54:	f7fe fbcf 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 8001d58:	495e      	ldr	r1, [pc, #376]	; (8001ed4 <SetBand+0x1998>)
 8001d5a:	485d      	ldr	r0, [pc, #372]	; (8001ed0 <SetBand+0x1994>)
 8001d5c:	f7fe fbcb 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 8001d60:	495d      	ldr	r1, [pc, #372]	; (8001ed8 <SetBand+0x199c>)
 8001d62:	485b      	ldr	r0, [pc, #364]	; (8001ed0 <SetBand+0x1994>)
 8001d64:	f7fe fbc7 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 8001d68:	495c      	ldr	r1, [pc, #368]	; (8001edc <SetBand+0x19a0>)
 8001d6a:	4859      	ldr	r0, [pc, #356]	; (8001ed0 <SetBand+0x1994>)
 8001d6c:	f7fe fbc3 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 8001d70:	495b      	ldr	r1, [pc, #364]	; (8001ee0 <SetBand+0x19a4>)
 8001d72:	4857      	ldr	r0, [pc, #348]	; (8001ed0 <SetBand+0x1994>)
 8001d74:	f7fe fbbf 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 8001d78:	495a      	ldr	r1, [pc, #360]	; (8001ee4 <SetBand+0x19a8>)
 8001d7a:	4855      	ldr	r0, [pc, #340]	; (8001ed0 <SetBand+0x1994>)
 8001d7c:	f7fe fbbb 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 8001d80:	4959      	ldr	r1, [pc, #356]	; (8001ee8 <SetBand+0x19ac>)
 8001d82:	4853      	ldr	r0, [pc, #332]	; (8001ed0 <SetBand+0x1994>)
 8001d84:	f7fe fbb7 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8001d88:	f240 1101 	movw	r1, #257	; 0x101
 8001d8c:	484d      	ldr	r0, [pc, #308]	; (8001ec4 <SetBand+0x1988>)
 8001d8e:	f7fe fbb2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8001d92:	f240 2102 	movw	r1, #514	; 0x202
 8001d96:	484b      	ldr	r0, [pc, #300]	; (8001ec4 <SetBand+0x1988>)
 8001d98:	f7fe fbad 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8001d9c:	f640 0108 	movw	r1, #2056	; 0x808
 8001da0:	4848      	ldr	r0, [pc, #288]	; (8001ec4 <SetBand+0x1988>)
 8001da2:	f7fe fba8 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8001da6:	f241 0110 	movw	r1, #4112	; 0x1010
 8001daa:	4846      	ldr	r0, [pc, #280]	; (8001ec4 <SetBand+0x1988>)
 8001dac:	f7fe fba3 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8001db0:	f242 0120 	movw	r1, #8224	; 0x2020
 8001db4:	4843      	ldr	r0, [pc, #268]	; (8001ec4 <SetBand+0x1988>)
 8001db6:	f7fe fb9e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8001dba:	f244 0140 	movw	r1, #16448	; 0x4040
 8001dbe:	4841      	ldr	r0, [pc, #260]	; (8001ec4 <SetBand+0x1988>)
 8001dc0:	f7fe fb99 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8001dc4:	f248 0180 	movw	r1, #32896	; 0x8080
 8001dc8:	483e      	ldr	r0, [pc, #248]	; (8001ec4 <SetBand+0x1988>)
 8001dca:	f7fe fb94 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 8001dce:	4941      	ldr	r1, [pc, #260]	; (8001ed4 <SetBand+0x1998>)
 8001dd0:	483c      	ldr	r0, [pc, #240]	; (8001ec4 <SetBand+0x1988>)
 8001dd2:	f7fe fb90 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8001dd6:	4940      	ldr	r1, [pc, #256]	; (8001ed8 <SetBand+0x199c>)
 8001dd8:	483a      	ldr	r0, [pc, #232]	; (8001ec4 <SetBand+0x1988>)
 8001dda:	f7fe fb8c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 8001dde:	493f      	ldr	r1, [pc, #252]	; (8001edc <SetBand+0x19a0>)
 8001de0:	4838      	ldr	r0, [pc, #224]	; (8001ec4 <SetBand+0x1988>)
 8001de2:	f7fe fb88 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8001de6:	493e      	ldr	r1, [pc, #248]	; (8001ee0 <SetBand+0x19a4>)
 8001de8:	4836      	ldr	r0, [pc, #216]	; (8001ec4 <SetBand+0x1988>)
 8001dea:	f7fe fb84 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B24048_GPIO_Port, B24048_Pin);
 8001dee:	493d      	ldr	r1, [pc, #244]	; (8001ee4 <SetBand+0x19a8>)
 8001df0:	4834      	ldr	r0, [pc, #208]	; (8001ec4 <SetBand+0x1988>)
 8001df2:	f7fe fb71 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8001df6:	4934      	ldr	r1, [pc, #208]	; (8001ec8 <SetBand+0x198c>)
 8001df8:	4832      	ldr	r0, [pc, #200]	; (8001ec4 <SetBand+0x1988>)
 8001dfa:	f7fe fb7c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8001dfe:	4933      	ldr	r1, [pc, #204]	; (8001ecc <SetBand+0x1990>)
 8001e00:	4830      	ldr	r0, [pc, #192]	; (8001ec4 <SetBand+0x1988>)
 8001e02:	f7fe fb78 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if (!(LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&!(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8001e06:	f240 1101 	movw	r1, #257	; 0x101
 8001e0a:	4831      	ldr	r0, [pc, #196]	; (8001ed0 <SetBand+0x1994>)
 8001e0c:	f7fe fb4e 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f040 809f 	bne.w	8001f56 <SetBand+0x1a1a>
 8001e18:	f240 2102 	movw	r1, #514	; 0x202
 8001e1c:	482c      	ldr	r0, [pc, #176]	; (8001ed0 <SetBand+0x1994>)
 8001e1e:	f7fe fb45 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	f040 8096 	bne.w	8001f56 <SetBand+0x1a1a>
					&&(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8001e2a:	f240 4104 	movw	r1, #1028	; 0x404
 8001e2e:	4828      	ldr	r0, [pc, #160]	; (8001ed0 <SetBand+0x1994>)
 8001e30:	f7fe fb3c 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	f000 808d 	beq.w	8001f56 <SetBand+0x1a1a>
 8001e3c:	f640 0108 	movw	r1, #2056	; 0x808
 8001e40:	4823      	ldr	r0, [pc, #140]	; (8001ed0 <SetBand+0x1994>)
 8001e42:	f7fe fb33 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	f000 8084 	beq.w	8001f56 <SetBand+0x1a1a>
					&&(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//47088
 8001e4e:	f241 0110 	movw	r1, #4112	; 0x1010
 8001e52:	481f      	ldr	r0, [pc, #124]	; (8001ed0 <SetBand+0x1994>)
 8001e54:	f7fe fb2a 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d07b      	beq.n	8001f56 <SetBand+0x1a1a>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 8001e5e:	f242 0120 	movw	r1, #8224	; 0x2020
 8001e62:	481b      	ldr	r0, [pc, #108]	; (8001ed0 <SetBand+0x1994>)
 8001e64:	f7fe fb47 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 8001e68:	f244 0140 	movw	r1, #16448	; 0x4040
 8001e6c:	4818      	ldr	r0, [pc, #96]	; (8001ed0 <SetBand+0x1994>)
 8001e6e:	f7fe fb42 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 8001e72:	f248 0180 	movw	r1, #32896	; 0x8080
 8001e76:	4816      	ldr	r0, [pc, #88]	; (8001ed0 <SetBand+0x1994>)
 8001e78:	f7fe fb3d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 8001e7c:	4915      	ldr	r1, [pc, #84]	; (8001ed4 <SetBand+0x1998>)
 8001e7e:	4814      	ldr	r0, [pc, #80]	; (8001ed0 <SetBand+0x1994>)
 8001e80:	f7fe fb39 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 8001e84:	4914      	ldr	r1, [pc, #80]	; (8001ed8 <SetBand+0x199c>)
 8001e86:	4812      	ldr	r0, [pc, #72]	; (8001ed0 <SetBand+0x1994>)
 8001e88:	f7fe fb35 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 8001e8c:	4913      	ldr	r1, [pc, #76]	; (8001edc <SetBand+0x19a0>)
 8001e8e:	4810      	ldr	r0, [pc, #64]	; (8001ed0 <SetBand+0x1994>)
 8001e90:	f7fe fb31 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 8001e94:	4912      	ldr	r1, [pc, #72]	; (8001ee0 <SetBand+0x19a4>)
 8001e96:	480e      	ldr	r0, [pc, #56]	; (8001ed0 <SetBand+0x1994>)
 8001e98:	f7fe fb2d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 8001e9c:	4911      	ldr	r1, [pc, #68]	; (8001ee4 <SetBand+0x19a8>)
 8001e9e:	480c      	ldr	r0, [pc, #48]	; (8001ed0 <SetBand+0x1994>)
 8001ea0:	f7fe fb29 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 8001ea4:	4910      	ldr	r1, [pc, #64]	; (8001ee8 <SetBand+0x19ac>)
 8001ea6:	480a      	ldr	r0, [pc, #40]	; (8001ed0 <SetBand+0x1994>)
 8001ea8:	f7fe fb25 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8001eac:	f240 1101 	movw	r1, #257	; 0x101
 8001eb0:	4804      	ldr	r0, [pc, #16]	; (8001ec4 <SetBand+0x1988>)
 8001eb2:	f7fe fb20 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8001eb6:	f240 2102 	movw	r1, #514	; 0x202
 8001eba:	4802      	ldr	r0, [pc, #8]	; (8001ec4 <SetBand+0x1988>)
 8001ebc:	f7fe fb1b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
 8001ec0:	e014      	b.n	8001eec <SetBand+0x19b0>
 8001ec2:	bf00      	nop
 8001ec4:	40010c00 	.word	0x40010c00
 8001ec8:	04200020 	.word	0x04200020
 8001ecc:	04400040 	.word	0x04400040
 8001ed0:	40010800 	.word	0x40010800
 8001ed4:	04010001 	.word	0x04010001
 8001ed8:	04020002 	.word	0x04020002
 8001edc:	04040004 	.word	0x04040004
 8001ee0:	04080008 	.word	0x04080008
 8001ee4:	04100010 	.word	0x04100010
 8001ee8:	04800080 	.word	0x04800080
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8001eec:	f640 0108 	movw	r1, #2056	; 0x808
 8001ef0:	48a9      	ldr	r0, [pc, #676]	; (8002198 <SetBand+0x1c5c>)
 8001ef2:	f7fe fb00 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8001ef6:	f241 0110 	movw	r1, #4112	; 0x1010
 8001efa:	48a7      	ldr	r0, [pc, #668]	; (8002198 <SetBand+0x1c5c>)
 8001efc:	f7fe fafb 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 8001f00:	f242 0120 	movw	r1, #8224	; 0x2020
 8001f04:	48a4      	ldr	r0, [pc, #656]	; (8002198 <SetBand+0x1c5c>)
 8001f06:	f7fe faf6 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8001f0a:	f244 0140 	movw	r1, #16448	; 0x4040
 8001f0e:	48a2      	ldr	r0, [pc, #648]	; (8002198 <SetBand+0x1c5c>)
 8001f10:	f7fe faf1 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8001f14:	f248 0180 	movw	r1, #32896	; 0x8080
 8001f18:	489f      	ldr	r0, [pc, #636]	; (8002198 <SetBand+0x1c5c>)
 8001f1a:	f7fe faec 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 8001f1e:	499f      	ldr	r1, [pc, #636]	; (800219c <SetBand+0x1c60>)
 8001f20:	489d      	ldr	r0, [pc, #628]	; (8002198 <SetBand+0x1c5c>)
 8001f22:	f7fe fae8 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8001f26:	499e      	ldr	r1, [pc, #632]	; (80021a0 <SetBand+0x1c64>)
 8001f28:	489b      	ldr	r0, [pc, #620]	; (8002198 <SetBand+0x1c5c>)
 8001f2a:	f7fe fae4 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 8001f2e:	499d      	ldr	r1, [pc, #628]	; (80021a4 <SetBand+0x1c68>)
 8001f30:	4899      	ldr	r0, [pc, #612]	; (8002198 <SetBand+0x1c5c>)
 8001f32:	f7fe fae0 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8001f36:	499c      	ldr	r1, [pc, #624]	; (80021a8 <SetBand+0x1c6c>)
 8001f38:	4897      	ldr	r0, [pc, #604]	; (8002198 <SetBand+0x1c5c>)
 8001f3a:	f7fe fadc 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 8001f3e:	499b      	ldr	r1, [pc, #620]	; (80021ac <SetBand+0x1c70>)
 8001f40:	4895      	ldr	r0, [pc, #596]	; (8002198 <SetBand+0x1c5c>)
 8001f42:	f7fe fad8 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8001f46:	499a      	ldr	r1, [pc, #616]	; (80021b0 <SetBand+0x1c74>)
 8001f48:	4893      	ldr	r0, [pc, #588]	; (8002198 <SetBand+0x1c5c>)
 8001f4a:	f7fe fac5 	bl	80004d8 <LL_GPIO_SetOutputPin>
						LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 8001f4e:	4999      	ldr	r1, [pc, #612]	; (80021b4 <SetBand+0x1c78>)
 8001f50:	4891      	ldr	r0, [pc, #580]	; (8002198 <SetBand+0x1c5c>)
 8001f52:	f7fe fad0 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}
	if ((LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&!(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8001f56:	f240 1101 	movw	r1, #257	; 0x101
 8001f5a:	4897      	ldr	r0, [pc, #604]	; (80021b8 <SetBand+0x1c7c>)
 8001f5c:	f7fe faa6 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f000 8086 	beq.w	8002074 <SetBand+0x1b38>
 8001f68:	f240 2102 	movw	r1, #514	; 0x202
 8001f6c:	4892      	ldr	r0, [pc, #584]	; (80021b8 <SetBand+0x1c7c>)
 8001f6e:	f7fe fa9d 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d17d      	bne.n	8002074 <SetBand+0x1b38>
					&&(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8001f78:	f240 4104 	movw	r1, #1028	; 0x404
 8001f7c:	488e      	ldr	r0, [pc, #568]	; (80021b8 <SetBand+0x1c7c>)
 8001f7e:	f7fe fa95 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d075      	beq.n	8002074 <SetBand+0x1b38>
 8001f88:	f640 0108 	movw	r1, #2056	; 0x808
 8001f8c:	488a      	ldr	r0, [pc, #552]	; (80021b8 <SetBand+0x1c7c>)
 8001f8e:	f7fe fa8d 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d06d      	beq.n	8002074 <SetBand+0x1b38>
					&&(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))														//4
 8001f98:	f241 0110 	movw	r1, #4112	; 0x1010
 8001f9c:	4886      	ldr	r0, [pc, #536]	; (80021b8 <SetBand+0x1c7c>)
 8001f9e:	f7fe fa85 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d065      	beq.n	8002074 <SetBand+0x1b38>
			{
		LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 8001fa8:	f242 0120 	movw	r1, #8224	; 0x2020
 8001fac:	4882      	ldr	r0, [pc, #520]	; (80021b8 <SetBand+0x1c7c>)
 8001fae:	f7fe faa2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 8001fb2:	f244 0140 	movw	r1, #16448	; 0x4040
 8001fb6:	4880      	ldr	r0, [pc, #512]	; (80021b8 <SetBand+0x1c7c>)
 8001fb8:	f7fe fa9d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 8001fbc:	f248 0180 	movw	r1, #32896	; 0x8080
 8001fc0:	487d      	ldr	r0, [pc, #500]	; (80021b8 <SetBand+0x1c7c>)
 8001fc2:	f7fe fa98 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 8001fc6:	4975      	ldr	r1, [pc, #468]	; (800219c <SetBand+0x1c60>)
 8001fc8:	487b      	ldr	r0, [pc, #492]	; (80021b8 <SetBand+0x1c7c>)
 8001fca:	f7fe fa94 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 8001fce:	4974      	ldr	r1, [pc, #464]	; (80021a0 <SetBand+0x1c64>)
 8001fd0:	4879      	ldr	r0, [pc, #484]	; (80021b8 <SetBand+0x1c7c>)
 8001fd2:	f7fe fa90 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 8001fd6:	4973      	ldr	r1, [pc, #460]	; (80021a4 <SetBand+0x1c68>)
 8001fd8:	4877      	ldr	r0, [pc, #476]	; (80021b8 <SetBand+0x1c7c>)
 8001fda:	f7fe fa8c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 8001fde:	4972      	ldr	r1, [pc, #456]	; (80021a8 <SetBand+0x1c6c>)
 8001fe0:	4875      	ldr	r0, [pc, #468]	; (80021b8 <SetBand+0x1c7c>)
 8001fe2:	f7fe fa88 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 8001fe6:	4971      	ldr	r1, [pc, #452]	; (80021ac <SetBand+0x1c70>)
 8001fe8:	4873      	ldr	r0, [pc, #460]	; (80021b8 <SetBand+0x1c7c>)
 8001fea:	f7fe fa84 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 8001fee:	4973      	ldr	r1, [pc, #460]	; (80021bc <SetBand+0x1c80>)
 8001ff0:	4871      	ldr	r0, [pc, #452]	; (80021b8 <SetBand+0x1c7c>)
 8001ff2:	f7fe fa80 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8001ff6:	f240 1101 	movw	r1, #257	; 0x101
 8001ffa:	4867      	ldr	r0, [pc, #412]	; (8002198 <SetBand+0x1c5c>)
 8001ffc:	f7fe fa7b 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 8002000:	f240 2102 	movw	r1, #514	; 0x202
 8002004:	4864      	ldr	r0, [pc, #400]	; (8002198 <SetBand+0x1c5c>)
 8002006:	f7fe fa76 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 800200a:	f640 0108 	movw	r1, #2056	; 0x808
 800200e:	4862      	ldr	r0, [pc, #392]	; (8002198 <SetBand+0x1c5c>)
 8002010:	f7fe fa71 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8002014:	f241 0110 	movw	r1, #4112	; 0x1010
 8002018:	485f      	ldr	r0, [pc, #380]	; (8002198 <SetBand+0x1c5c>)
 800201a:	f7fe fa6c 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 800201e:	f242 0120 	movw	r1, #8224	; 0x2020
 8002022:	485d      	ldr	r0, [pc, #372]	; (8002198 <SetBand+0x1c5c>)
 8002024:	f7fe fa67 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8002028:	f244 0140 	movw	r1, #16448	; 0x4040
 800202c:	485a      	ldr	r0, [pc, #360]	; (8002198 <SetBand+0x1c5c>)
 800202e:	f7fe fa62 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8002032:	f248 0180 	movw	r1, #32896	; 0x8080
 8002036:	4858      	ldr	r0, [pc, #352]	; (8002198 <SetBand+0x1c5c>)
 8002038:	f7fe fa5d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 800203c:	4957      	ldr	r1, [pc, #348]	; (800219c <SetBand+0x1c60>)
 800203e:	4856      	ldr	r0, [pc, #344]	; (8002198 <SetBand+0x1c5c>)
 8002040:	f7fe fa59 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8002044:	4956      	ldr	r1, [pc, #344]	; (80021a0 <SetBand+0x1c64>)
 8002046:	4854      	ldr	r0, [pc, #336]	; (8002198 <SetBand+0x1c5c>)
 8002048:	f7fe fa55 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 800204c:	4955      	ldr	r1, [pc, #340]	; (80021a4 <SetBand+0x1c68>)
 800204e:	4852      	ldr	r0, [pc, #328]	; (8002198 <SetBand+0x1c5c>)
 8002050:	f7fe fa51 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8002054:	4954      	ldr	r1, [pc, #336]	; (80021a8 <SetBand+0x1c6c>)
 8002056:	4850      	ldr	r0, [pc, #320]	; (8002198 <SetBand+0x1c5c>)
 8002058:	f7fe fa4d 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 800205c:	4953      	ldr	r1, [pc, #332]	; (80021ac <SetBand+0x1c70>)
 800205e:	484e      	ldr	r0, [pc, #312]	; (8002198 <SetBand+0x1c5c>)
 8002060:	f7fe fa49 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8002064:	4952      	ldr	r1, [pc, #328]	; (80021b0 <SetBand+0x1c74>)
 8002066:	484c      	ldr	r0, [pc, #304]	; (8002198 <SetBand+0x1c5c>)
 8002068:	f7fe fa45 	bl	80004f6 <LL_GPIO_ResetOutputPin>
						LL_GPIO_SetOutputPin(B4_GPIO_Port, B4_Pin);
 800206c:	4951      	ldr	r1, [pc, #324]	; (80021b4 <SetBand+0x1c78>)
 800206e:	484a      	ldr	r0, [pc, #296]	; (8002198 <SetBand+0x1c5c>)
 8002070:	f7fe fa32 	bl	80004d8 <LL_GPIO_SetOutputPin>

			}
	if ((LL_GPIO_IsInputPinSet(Bit0_GPIO_Port, Bit0_Pin))&&(LL_GPIO_IsInputPinSet(Bit1_GPIO_Port, Bit1_Pin))
 8002074:	f240 1101 	movw	r1, #257	; 0x101
 8002078:	484f      	ldr	r0, [pc, #316]	; (80021b8 <SetBand+0x1c7c>)
 800207a:	f7fe fa17 	bl	80004ac <LL_GPIO_IsInputPinSet>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	f000 8086 	beq.w	8002192 <SetBand+0x1c56>
 8002086:	f240 2102 	movw	r1, #514	; 0x202
 800208a:	484b      	ldr	r0, [pc, #300]	; (80021b8 <SetBand+0x1c7c>)
 800208c:	f7fe fa0e 	bl	80004ac <LL_GPIO_IsInputPinSet>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d07d      	beq.n	8002192 <SetBand+0x1c56>
						&&(LL_GPIO_IsInputPinSet(Bit2_GPIO_Port, Bit2_Pin))&&(LL_GPIO_IsInputPinSet(Bit3_GPIO_Port, Bit3_Pin))
 8002096:	f240 4104 	movw	r1, #1028	; 0x404
 800209a:	4847      	ldr	r0, [pc, #284]	; (80021b8 <SetBand+0x1c7c>)
 800209c:	f7fe fa06 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d075      	beq.n	8002192 <SetBand+0x1c56>
 80020a6:	f640 0108 	movw	r1, #2056	; 0x808
 80020aa:	4843      	ldr	r0, [pc, #268]	; (80021b8 <SetBand+0x1c7c>)
 80020ac:	f7fe f9fe 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d06d      	beq.n	8002192 <SetBand+0x1c56>
						&&(LL_GPIO_IsInputPinSet(Bit4_GPIO_Port, Bit4_Pin)))
 80020b6:	f241 0110 	movw	r1, #4112	; 0x1010
 80020ba:	483f      	ldr	r0, [pc, #252]	; (80021b8 <SetBand+0x1c7c>)
 80020bc:	f7fe f9f6 	bl	80004ac <LL_GPIO_IsInputPinSet>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d065      	beq.n	8002192 <SetBand+0x1c56>
			{
				LL_GPIO_ResetOutputPin(B160_GPIO_Port, B160_Pin);
 80020c6:	f242 0120 	movw	r1, #8224	; 0x2020
 80020ca:	483b      	ldr	r0, [pc, #236]	; (80021b8 <SetBand+0x1c7c>)
 80020cc:	f7fe fa13 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B80_GPIO_Port, B80_Pin);
 80020d0:	f244 0140 	movw	r1, #16448	; 0x4040
 80020d4:	4838      	ldr	r0, [pc, #224]	; (80021b8 <SetBand+0x1c7c>)
 80020d6:	f7fe fa0e 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B60_GPIO_Port, B60_Pin);
 80020da:	f248 0180 	movw	r1, #32896	; 0x8080
 80020de:	4836      	ldr	r0, [pc, #216]	; (80021b8 <SetBand+0x1c7c>)
 80020e0:	f7fe fa09 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B40_GPIO_Port, B40_Pin);
 80020e4:	492d      	ldr	r1, [pc, #180]	; (800219c <SetBand+0x1c60>)
 80020e6:	4834      	ldr	r0, [pc, #208]	; (80021b8 <SetBand+0x1c7c>)
 80020e8:	f7fe fa05 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B30_GPIO_Port, B30_Pin);
 80020ec:	492c      	ldr	r1, [pc, #176]	; (80021a0 <SetBand+0x1c64>)
 80020ee:	4832      	ldr	r0, [pc, #200]	; (80021b8 <SetBand+0x1c7c>)
 80020f0:	f7fe fa01 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B20_GPIO_Port, B20_Pin);
 80020f4:	492b      	ldr	r1, [pc, #172]	; (80021a4 <SetBand+0x1c68>)
 80020f6:	4830      	ldr	r0, [pc, #192]	; (80021b8 <SetBand+0x1c7c>)
 80020f8:	f7fe f9fd 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B17_GPIO_Port, B17_Pin);
 80020fc:	492a      	ldr	r1, [pc, #168]	; (80021a8 <SetBand+0x1c6c>)
 80020fe:	482e      	ldr	r0, [pc, #184]	; (80021b8 <SetBand+0x1c7c>)
 8002100:	f7fe f9f9 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B15_GPIO_Port, B15_Pin);
 8002104:	4929      	ldr	r1, [pc, #164]	; (80021ac <SetBand+0x1c70>)
 8002106:	482c      	ldr	r0, [pc, #176]	; (80021b8 <SetBand+0x1c7c>)
 8002108:	f7fe f9f5 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B12_GPIO_Port, B12_Pin);
 800210c:	492b      	ldr	r1, [pc, #172]	; (80021bc <SetBand+0x1c80>)
 800210e:	482a      	ldr	r0, [pc, #168]	; (80021b8 <SetBand+0x1c7c>)
 8002110:	f7fe f9f1 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B10_GPIO_Port, B10_Pin);
 8002114:	f240 1101 	movw	r1, #257	; 0x101
 8002118:	481f      	ldr	r0, [pc, #124]	; (8002198 <SetBand+0x1c5c>)
 800211a:	f7fe f9ec 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B6_GPIO_Port, B6_Pin);
 800211e:	f240 2102 	movw	r1, #514	; 0x202
 8002122:	481d      	ldr	r0, [pc, #116]	; (8002198 <SetBand+0x1c5c>)
 8002124:	f7fe f9e7 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B2_GPIO_Port, B2_Pin);
 8002128:	f640 0108 	movw	r1, #2056	; 0x808
 800212c:	481a      	ldr	r0, [pc, #104]	; (8002198 <SetBand+0x1c5c>)
 800212e:	f7fe f9e2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B222_GPIO_Port, B222_Pin);
 8002132:	f241 0110 	movw	r1, #4112	; 0x1010
 8002136:	4818      	ldr	r0, [pc, #96]	; (8002198 <SetBand+0x1c5c>)
 8002138:	f7fe f9dd 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B432_GPIO_Port, B432_Pin);
 800213c:	f242 0120 	movw	r1, #8224	; 0x2020
 8002140:	4815      	ldr	r0, [pc, #84]	; (8002198 <SetBand+0x1c5c>)
 8002142:	f7fe f9d8 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B902_GPIO_Port, B902_Pin);
 8002146:	f244 0140 	movw	r1, #16448	; 0x4040
 800214a:	4813      	ldr	r0, [pc, #76]	; (8002198 <SetBand+0x1c5c>)
 800214c:	f7fe f9d3 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B1296_GPIO_Port, B1296_Pin);
 8002150:	f248 0180 	movw	r1, #32896	; 0x8080
 8002154:	4810      	ldr	r0, [pc, #64]	; (8002198 <SetBand+0x1c5c>)
 8002156:	f7fe f9ce 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B2304_GPIO_Port, B2304_Pin);
 800215a:	4910      	ldr	r1, [pc, #64]	; (800219c <SetBand+0x1c60>)
 800215c:	480e      	ldr	r0, [pc, #56]	; (8002198 <SetBand+0x1c5c>)
 800215e:	f7fe f9ca 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B3456_GPIO_Port, B3456_Pin);
 8002162:	490f      	ldr	r1, [pc, #60]	; (80021a0 <SetBand+0x1c64>)
 8002164:	480c      	ldr	r0, [pc, #48]	; (8002198 <SetBand+0x1c5c>)
 8002166:	f7fe f9c6 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B5760_GPIO_Port, B5760_Pin);
 800216a:	490e      	ldr	r1, [pc, #56]	; (80021a4 <SetBand+0x1c68>)
 800216c:	480a      	ldr	r0, [pc, #40]	; (8002198 <SetBand+0x1c5c>)
 800216e:	f7fe f9c2 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B10368_GPIO_Port, B10368_Pin);
 8002172:	490d      	ldr	r1, [pc, #52]	; (80021a8 <SetBand+0x1c6c>)
 8002174:	4808      	ldr	r0, [pc, #32]	; (8002198 <SetBand+0x1c5c>)
 8002176:	f7fe f9be 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B24048_GPIO_Port, B24048_Pin);
 800217a:	490c      	ldr	r1, [pc, #48]	; (80021ac <SetBand+0x1c70>)
 800217c:	4806      	ldr	r0, [pc, #24]	; (8002198 <SetBand+0x1c5c>)
 800217e:	f7fe f9ba 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B47088_GPIO_Port, B47088_Pin);
 8002182:	490b      	ldr	r1, [pc, #44]	; (80021b0 <SetBand+0x1c74>)
 8002184:	4804      	ldr	r0, [pc, #16]	; (8002198 <SetBand+0x1c5c>)
 8002186:	f7fe f9b6 	bl	80004f6 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(B4_GPIO_Port, B4_Pin);
 800218a:	490a      	ldr	r1, [pc, #40]	; (80021b4 <SetBand+0x1c78>)
 800218c:	4802      	ldr	r0, [pc, #8]	; (8002198 <SetBand+0x1c5c>)
 800218e:	f7fe f9b2 	bl	80004f6 <LL_GPIO_ResetOutputPin>

			}

}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	40010c00 	.word	0x40010c00
 800219c:	04010001 	.word	0x04010001
 80021a0:	04020002 	.word	0x04020002
 80021a4:	04040004 	.word	0x04040004
 80021a8:	04080008 	.word	0x04080008
 80021ac:	04100010 	.word	0x04100010
 80021b0:	04200020 	.word	0x04200020
 80021b4:	04400040 	.word	0x04400040
 80021b8:	40010800 	.word	0x40010800
 80021bc:	04800080 	.word	0x04800080

080021c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
 80021c4:	2001      	movs	r0, #1
 80021c6:	f7fe f91b 	bl	8000400 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80021ca:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80021ce:	f7fe f8ff 	bl	80003d0 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021d2:	2003      	movs	r0, #3
 80021d4:	f7fe f848 	bl	8000268 <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  LL_GPIO_AF_Remap_SWJ_NOJTAG();
 80021d8:	f7fe f99c 	bl	8000514 <LL_GPIO_AF_Remap_SWJ_NOJTAG>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021dc:	f000 f812 	bl	8002204 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021e0:	f7fd ffdc 	bl	800019c <MX_GPIO_Init>
  MX_TIM4_Init();
 80021e4:	f000 f9ca 	bl	800257c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM4);
 80021e8:	4805      	ldr	r0, [pc, #20]	; (8002200 <main+0x40>)
 80021ea:	f7fe f941 	bl	8000470 <LL_TIM_EnableCounter>
  LL_TIM_EnableIT_UPDATE(TIM4);
 80021ee:	4804      	ldr	r0, [pc, #16]	; (8002200 <main+0x40>)
 80021f0:	f7fe f94d 	bl	800048e <LL_TIM_EnableIT_UPDATE>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SetBand();
 80021f4:	f7fe f9a2 	bl	800053c <SetBand>
	  LL_mDelay(100);
 80021f8:	2064      	movs	r0, #100	; 0x64
 80021fa:	f000 fbfb 	bl	80029f4 <LL_mDelay>
	  SetBand();
 80021fe:	e7f9      	b.n	80021f4 <main+0x34>
 8002200:	40000800 	.word	0x40000800

08002204 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8002208:	2000      	movs	r0, #0
 800220a:	f7fe f911 	bl	8000430 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 800220e:	bf00      	nop
 8002210:	f7fe f922 	bl	8000458 <LL_FLASH_GetLatency>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1fa      	bne.n	8002210 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 800221a:	2010      	movs	r0, #16
 800221c:	f7fe f868 	bl	80002f0 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8002220:	f7fe f846 	bl	80002b0 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8002224:	bf00      	nop
 8002226:	f7fe f851 	bl	80002cc <LL_RCC_HSI_IsReady>
 800222a:	4603      	mov	r3, r0
 800222c:	2b01      	cmp	r3, #1
 800222e:	d1fa      	bne.n	8002226 <SystemClock_Config+0x22>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002230:	2000      	movs	r0, #0
 8002232:	f7fe f891 	bl	8000358 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8002236:	2000      	movs	r0, #0
 8002238:	f7fe f8a2 	bl	8000380 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800223c:	2000      	movs	r0, #0
 800223e:	f7fe f8b3 	bl	80003a8 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8002242:	2000      	movs	r0, #0
 8002244:	f7fe f868 	bl	8000318 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8002248:	bf00      	nop
 800224a:	f7fe f879 	bl	8000340 <LL_RCC_GetSysClkSource>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d1fa      	bne.n	800224a <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 8002254:	4803      	ldr	r0, [pc, #12]	; (8002264 <SystemClock_Config+0x60>)
 8002256:	f000 fbbf 	bl	80029d8 <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 800225a:	4802      	ldr	r0, [pc, #8]	; (8002264 <SystemClock_Config+0x60>)
 800225c:	f000 fbee 	bl	8002a3c <LL_SetSystemCoreClock>
}
 8002260:	bf00      	nop
 8002262:	bd80      	pop	{r7, pc}
 8002264:	007a1200 	.word	0x007a1200

08002268 <LL_TIM_ClearFlag_UPDATE>:
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f06f 0201 	mvn.w	r2, #1
 8002276:	611a      	str	r2, [r3, #16]
}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	bc80      	pop	{r7}
 8002280:	4770      	bx	lr

08002282 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8002282:	b480      	push	{r7}
 8002284:	b083      	sub	sp, #12
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	2b01      	cmp	r3, #1
 8002294:	d101      	bne.n	800229a <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8002296:	2301      	movs	r3, #1
 8002298:	e000      	b.n	800229c <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bc80      	pop	{r7}
 80022a4:	4770      	bx	lr

080022a6 <LL_GPIO_TogglePin>:
{
 80022a6:	b480      	push	{r7}
 80022a8:	b083      	sub	sp, #12
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
 80022ae:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	68da      	ldr	r2, [r3, #12]
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	0a1b      	lsrs	r3, r3, #8
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	405a      	eors	r2, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	60da      	str	r2, [r3, #12]
}
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bc80      	pop	{r7}
 80022c8:	4770      	bx	lr

080022ca <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022ca:	b480      	push	{r7}
 80022cc:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80022ce:	bf00      	nop
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bc80      	pop	{r7}
 80022d4:	4770      	bx	lr

080022d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022d6:	b480      	push	{r7}
 80022d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022da:	e7fe      	b.n	80022da <HardFault_Handler+0x4>

080022dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022e0:	e7fe      	b.n	80022e0 <MemManage_Handler+0x4>

080022e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022e2:	b480      	push	{r7}
 80022e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022e6:	e7fe      	b.n	80022e6 <BusFault_Handler+0x4>

080022e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022ec:	e7fe      	b.n	80022ec <UsageFault_Handler+0x4>

080022ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022ee:	b480      	push	{r7}
 80022f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bc80      	pop	{r7}
 80022f8:	4770      	bx	lr

080022fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022fa:	b480      	push	{r7}
 80022fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022fe:	bf00      	nop
 8002300:	46bd      	mov	sp, r7
 8002302:	bc80      	pop	{r7}
 8002304:	4770      	bx	lr

08002306 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002306:	b480      	push	{r7}
 8002308:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800230a:	bf00      	nop
 800230c:	46bd      	mov	sp, r7
 800230e:	bc80      	pop	{r7}
 8002310:	4770      	bx	lr

08002312 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002312:	b480      	push	{r7}
 8002314:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002316:	bf00      	nop
 8002318:	46bd      	mov	sp, r7
 800231a:	bc80      	pop	{r7}
 800231c:	4770      	bx	lr
	...

08002320 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	if (LL_TIM_IsActiveFlag_UPDATE(TIM4)){
 8002324:	4807      	ldr	r0, [pc, #28]	; (8002344 <TIM4_IRQHandler+0x24>)
 8002326:	f7ff ffac 	bl	8002282 <LL_TIM_IsActiveFlag_UPDATE>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d006      	beq.n	800233e <TIM4_IRQHandler+0x1e>
			LL_TIM_ClearFlag_UPDATE(TIM4);
 8002330:	4804      	ldr	r0, [pc, #16]	; (8002344 <TIM4_IRQHandler+0x24>)
 8002332:	f7ff ff99 	bl	8002268 <LL_TIM_ClearFlag_UPDATE>
			LL_GPIO_TogglePin(GPIOC, LED_Pin);
 8002336:	4904      	ldr	r1, [pc, #16]	; (8002348 <TIM4_IRQHandler+0x28>)
 8002338:	4804      	ldr	r0, [pc, #16]	; (800234c <TIM4_IRQHandler+0x2c>)
 800233a:	f7ff ffb4 	bl	80022a6 <LL_GPIO_TogglePin>
	}
  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800233e:	bf00      	nop
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40000800 	.word	0x40000800
 8002348:	04200020 	.word	0x04200020
 800234c:	40011000 	.word	0x40011000

08002350 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002354:	4b15      	ldr	r3, [pc, #84]	; (80023ac <SystemInit+0x5c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a14      	ldr	r2, [pc, #80]	; (80023ac <SystemInit+0x5c>)
 800235a:	f043 0301 	orr.w	r3, r3, #1
 800235e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002360:	4b12      	ldr	r3, [pc, #72]	; (80023ac <SystemInit+0x5c>)
 8002362:	685a      	ldr	r2, [r3, #4]
 8002364:	4911      	ldr	r1, [pc, #68]	; (80023ac <SystemInit+0x5c>)
 8002366:	4b12      	ldr	r3, [pc, #72]	; (80023b0 <SystemInit+0x60>)
 8002368:	4013      	ands	r3, r2
 800236a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800236c:	4b0f      	ldr	r3, [pc, #60]	; (80023ac <SystemInit+0x5c>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a0e      	ldr	r2, [pc, #56]	; (80023ac <SystemInit+0x5c>)
 8002372:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002376:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800237a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800237c:	4b0b      	ldr	r3, [pc, #44]	; (80023ac <SystemInit+0x5c>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a0a      	ldr	r2, [pc, #40]	; (80023ac <SystemInit+0x5c>)
 8002382:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002386:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002388:	4b08      	ldr	r3, [pc, #32]	; (80023ac <SystemInit+0x5c>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	4a07      	ldr	r2, [pc, #28]	; (80023ac <SystemInit+0x5c>)
 800238e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002392:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002394:	4b05      	ldr	r3, [pc, #20]	; (80023ac <SystemInit+0x5c>)
 8002396:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800239a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800239c:	4b05      	ldr	r3, [pc, #20]	; (80023b4 <SystemInit+0x64>)
 800239e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80023a2:	609a      	str	r2, [r3, #8]
#endif 
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr
 80023ac:	40021000 	.word	0x40021000
 80023b0:	f8ff0000 	.word	0xf8ff0000
 80023b4:	e000ed00 	.word	0xe000ed00

080023b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023bc:	4b04      	ldr	r3, [pc, #16]	; (80023d0 <__NVIC_GetPriorityGrouping+0x18>)
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	0a1b      	lsrs	r3, r3, #8
 80023c2:	f003 0307 	and.w	r3, r3, #7
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	e000ed00 	.word	0xe000ed00

080023d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	4603      	mov	r3, r0
 80023dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	db0b      	blt.n	80023fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023e6:	79fb      	ldrb	r3, [r7, #7]
 80023e8:	f003 021f 	and.w	r2, r3, #31
 80023ec:	4906      	ldr	r1, [pc, #24]	; (8002408 <__NVIC_EnableIRQ+0x34>)
 80023ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f2:	095b      	lsrs	r3, r3, #5
 80023f4:	2001      	movs	r0, #1
 80023f6:	fa00 f202 	lsl.w	r2, r0, r2
 80023fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023fe:	bf00      	nop
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	bc80      	pop	{r7}
 8002406:	4770      	bx	lr
 8002408:	e000e100 	.word	0xe000e100

0800240c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	6039      	str	r1, [r7, #0]
 8002416:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241c:	2b00      	cmp	r3, #0
 800241e:	db0a      	blt.n	8002436 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	b2da      	uxtb	r2, r3
 8002424:	490c      	ldr	r1, [pc, #48]	; (8002458 <__NVIC_SetPriority+0x4c>)
 8002426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242a:	0112      	lsls	r2, r2, #4
 800242c:	b2d2      	uxtb	r2, r2
 800242e:	440b      	add	r3, r1
 8002430:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002434:	e00a      	b.n	800244c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	b2da      	uxtb	r2, r3
 800243a:	4908      	ldr	r1, [pc, #32]	; (800245c <__NVIC_SetPriority+0x50>)
 800243c:	79fb      	ldrb	r3, [r7, #7]
 800243e:	f003 030f 	and.w	r3, r3, #15
 8002442:	3b04      	subs	r3, #4
 8002444:	0112      	lsls	r2, r2, #4
 8002446:	b2d2      	uxtb	r2, r2
 8002448:	440b      	add	r3, r1
 800244a:	761a      	strb	r2, [r3, #24]
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	bc80      	pop	{r7}
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	e000e100 	.word	0xe000e100
 800245c:	e000ed00 	.word	0xe000ed00

08002460 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002460:	b480      	push	{r7}
 8002462:	b089      	sub	sp, #36	; 0x24
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f003 0307 	and.w	r3, r3, #7
 8002472:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	f1c3 0307 	rsb	r3, r3, #7
 800247a:	2b04      	cmp	r3, #4
 800247c:	bf28      	it	cs
 800247e:	2304      	movcs	r3, #4
 8002480:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	3304      	adds	r3, #4
 8002486:	2b06      	cmp	r3, #6
 8002488:	d902      	bls.n	8002490 <NVIC_EncodePriority+0x30>
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	3b03      	subs	r3, #3
 800248e:	e000      	b.n	8002492 <NVIC_EncodePriority+0x32>
 8002490:	2300      	movs	r3, #0
 8002492:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002494:	f04f 32ff 	mov.w	r2, #4294967295
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	43da      	mvns	r2, r3
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	401a      	ands	r2, r3
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024a8:	f04f 31ff 	mov.w	r1, #4294967295
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	fa01 f303 	lsl.w	r3, r1, r3
 80024b2:	43d9      	mvns	r1, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024b8:	4313      	orrs	r3, r2
         );
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3724      	adds	r7, #36	; 0x24
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr

080024c4 <LL_APB1_GRP1_EnableClock>:
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80024cc:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80024ce:	69da      	ldr	r2, [r3, #28]
 80024d0:	4907      	ldr	r1, [pc, #28]	; (80024f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80024d8:	4b05      	ldr	r3, [pc, #20]	; (80024f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80024da:	69da      	ldr	r2, [r3, #28]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	4013      	ands	r3, r2
 80024e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024e2:	68fb      	ldr	r3, [r7, #12]
}
 80024e4:	bf00      	nop
 80024e6:	3714      	adds	r7, #20
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bc80      	pop	{r7}
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	40021000 	.word	0x40021000

080024f4 <LL_TIM_EnableARRPreload>:
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	601a      	str	r2, [r3, #0]
}
 8002508:	bf00      	nop
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	bc80      	pop	{r7}
 8002510:	4770      	bx	lr

08002512 <LL_TIM_SetClockSource>:
{
 8002512:	b480      	push	{r7}
 8002514:	b083      	sub	sp, #12
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
 800251a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002524:	f023 0307 	bic.w	r3, r3, #7
 8002528:	683a      	ldr	r2, [r7, #0]
 800252a:	431a      	orrs	r2, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	609a      	str	r2, [r3, #8]
}
 8002530:	bf00      	nop
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	bc80      	pop	{r7}
 8002538:	4770      	bx	lr

0800253a <LL_TIM_SetTriggerOutput>:
{
 800253a:	b480      	push	{r7}
 800253c:	b083      	sub	sp, #12
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
 8002542:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	431a      	orrs	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	605a      	str	r2, [r3, #4]
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr

0800255e <LL_TIM_DisableMasterSlaveMode>:
{
 800255e:	b480      	push	{r7}
 8002560:	b083      	sub	sp, #12
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	609a      	str	r2, [r3, #8]
}
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr

0800257c <MX_TIM4_Init>:

/* USER CODE END 0 */

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002582:	1d3b      	adds	r3, r7, #4
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	605a      	str	r2, [r3, #4]
 800258a:	609a      	str	r2, [r3, #8]
 800258c:	60da      	str	r2, [r3, #12]
 800258e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8002590:	2004      	movs	r0, #4
 8002592:	f7ff ff97 	bl	80024c4 <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002596:	f7ff ff0f 	bl	80023b8 <__NVIC_GetPriorityGrouping>
 800259a:	4603      	mov	r3, r0
 800259c:	2200      	movs	r2, #0
 800259e:	2100      	movs	r1, #0
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff ff5d 	bl	8002460 <NVIC_EncodePriority>
 80025a6:	4603      	mov	r3, r0
 80025a8:	4619      	mov	r1, r3
 80025aa:	201e      	movs	r0, #30
 80025ac:	f7ff ff2e 	bl	800240c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 80025b0:	201e      	movs	r0, #30
 80025b2:	f7ff ff0f 	bl	80023d4 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 7999;
 80025b6:	f641 733f 	movw	r3, #7999	; 0x1f3f
 80025ba:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80025bc:	2300      	movs	r3, #0
 80025be:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 1000;
 80025c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025c4:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80025c6:	2300      	movs	r3, #0
 80025c8:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80025ca:	1d3b      	adds	r3, r7, #4
 80025cc:	4619      	mov	r1, r3
 80025ce:	480a      	ldr	r0, [pc, #40]	; (80025f8 <MX_TIM4_Init+0x7c>)
 80025d0:	f000 f98a 	bl	80028e8 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM4);
 80025d4:	4808      	ldr	r0, [pc, #32]	; (80025f8 <MX_TIM4_Init+0x7c>)
 80025d6:	f7ff ff8d 	bl	80024f4 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 80025da:	2100      	movs	r1, #0
 80025dc:	4806      	ldr	r0, [pc, #24]	; (80025f8 <MX_TIM4_Init+0x7c>)
 80025de:	f7ff ff98 	bl	8002512 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 80025e2:	2100      	movs	r1, #0
 80025e4:	4804      	ldr	r0, [pc, #16]	; (80025f8 <MX_TIM4_Init+0x7c>)
 80025e6:	f7ff ffa8 	bl	800253a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 80025ea:	4803      	ldr	r0, [pc, #12]	; (80025f8 <MX_TIM4_Init+0x7c>)
 80025ec:	f7ff ffb7 	bl	800255e <LL_TIM_DisableMasterSlaveMode>

}
 80025f0:	bf00      	nop
 80025f2:	3718      	adds	r7, #24
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	40000800 	.word	0x40000800

080025fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80025fc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80025fe:	e003      	b.n	8002608 <LoopCopyDataInit>

08002600 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002600:	4b0b      	ldr	r3, [pc, #44]	; (8002630 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002602:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002604:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002606:	3104      	adds	r1, #4

08002608 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002608:	480a      	ldr	r0, [pc, #40]	; (8002634 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800260a:	4b0b      	ldr	r3, [pc, #44]	; (8002638 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800260c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800260e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002610:	d3f6      	bcc.n	8002600 <CopyDataInit>
  ldr r2, =_sbss
 8002612:	4a0a      	ldr	r2, [pc, #40]	; (800263c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002614:	e002      	b.n	800261c <LoopFillZerobss>

08002616 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002616:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002618:	f842 3b04 	str.w	r3, [r2], #4

0800261c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800261c:	4b08      	ldr	r3, [pc, #32]	; (8002640 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800261e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002620:	d3f9      	bcc.n	8002616 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002622:	f7ff fe95 	bl	8002350 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002626:	f000 fa17 	bl	8002a58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800262a:	f7ff fdc9 	bl	80021c0 <main>
  bx lr
 800262e:	4770      	bx	lr
  ldr r3, =_sidata
 8002630:	08002ac0 	.word	0x08002ac0
  ldr r0, =_sdata
 8002634:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002638:	20000004 	.word	0x20000004
  ldr r2, =_sbss
 800263c:	20000004 	.word	0x20000004
  ldr r3, = _ebss
 8002640:	20000020 	.word	0x20000020

08002644 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002644:	e7fe      	b.n	8002644 <ADC1_2_IRQHandler>

08002646 <LL_GPIO_SetPinMode>:
{
 8002646:	b490      	push	{r4, r7}
 8002648:	b088      	sub	sp, #32
 800264a:	af00      	add	r7, sp, #0
 800264c:	60f8      	str	r0, [r7, #12]
 800264e:	60b9      	str	r1, [r7, #8]
 8002650:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	461a      	mov	r2, r3
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	0e1b      	lsrs	r3, r3, #24
 800265a:	4413      	add	r3, r2
 800265c:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 800265e:	6822      	ldr	r2, [r4, #0]
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	fa93 f3a3 	rbit	r3, r3
 800266a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	fab3 f383 	clz	r3, r3
 8002672:	b2db      	uxtb	r3, r3
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	210f      	movs	r1, #15
 8002678:	fa01 f303 	lsl.w	r3, r1, r3
 800267c:	43db      	mvns	r3, r3
 800267e:	401a      	ands	r2, r3
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	fa93 f3a3 	rbit	r3, r3
 800268a:	61bb      	str	r3, [r7, #24]
  return result;
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	fab3 f383 	clz	r3, r3
 8002692:	b2db      	uxtb	r3, r3
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	6879      	ldr	r1, [r7, #4]
 8002698:	fa01 f303 	lsl.w	r3, r1, r3
 800269c:	4313      	orrs	r3, r2
 800269e:	6023      	str	r3, [r4, #0]
}
 80026a0:	bf00      	nop
 80026a2:	3720      	adds	r7, #32
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bc90      	pop	{r4, r7}
 80026a8:	4770      	bx	lr

080026aa <LL_GPIO_SetPinSpeed>:
{
 80026aa:	b490      	push	{r4, r7}
 80026ac:	b088      	sub	sp, #32
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	60f8      	str	r0, [r7, #12]
 80026b2:	60b9      	str	r1, [r7, #8]
 80026b4:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	461a      	mov	r2, r3
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	0e1b      	lsrs	r3, r3, #24
 80026be:	4413      	add	r3, r2
 80026c0:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 80026c2:	6822      	ldr	r2, [r4, #0]
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	fa93 f3a3 	rbit	r3, r3
 80026ce:	613b      	str	r3, [r7, #16]
  return result;
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	fab3 f383 	clz	r3, r3
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	2103      	movs	r1, #3
 80026dc:	fa01 f303 	lsl.w	r3, r1, r3
 80026e0:	43db      	mvns	r3, r3
 80026e2:	401a      	ands	r2, r3
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	fa93 f3a3 	rbit	r3, r3
 80026ee:	61bb      	str	r3, [r7, #24]
  return result;
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	fab3 f383 	clz	r3, r3
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	6879      	ldr	r1, [r7, #4]
 80026fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002700:	4313      	orrs	r3, r2
 8002702:	6023      	str	r3, [r4, #0]
}
 8002704:	bf00      	nop
 8002706:	3720      	adds	r7, #32
 8002708:	46bd      	mov	sp, r7
 800270a:	bc90      	pop	{r4, r7}
 800270c:	4770      	bx	lr

0800270e <LL_GPIO_SetPinOutputType>:
{
 800270e:	b490      	push	{r4, r7}
 8002710:	b088      	sub	sp, #32
 8002712:	af00      	add	r7, sp, #0
 8002714:	60f8      	str	r0, [r7, #12]
 8002716:	60b9      	str	r1, [r7, #8]
 8002718:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	461a      	mov	r2, r3
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	0e1b      	lsrs	r3, r3, #24
 8002722:	4413      	add	r3, r2
 8002724:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8002726:	6822      	ldr	r2, [r4, #0]
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	fa93 f3a3 	rbit	r3, r3
 8002732:	613b      	str	r3, [r7, #16]
  return result;
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	fab3 f383 	clz	r3, r3
 800273a:	b2db      	uxtb	r3, r3
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	2104      	movs	r1, #4
 8002740:	fa01 f303 	lsl.w	r3, r1, r3
 8002744:	43db      	mvns	r3, r3
 8002746:	401a      	ands	r2, r3
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	fa93 f3a3 	rbit	r3, r3
 8002752:	61bb      	str	r3, [r7, #24]
  return result;
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	fab3 f383 	clz	r3, r3
 800275a:	b2db      	uxtb	r3, r3
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	6879      	ldr	r1, [r7, #4]
 8002760:	fa01 f303 	lsl.w	r3, r1, r3
 8002764:	4313      	orrs	r3, r2
 8002766:	6023      	str	r3, [r4, #0]
}
 8002768:	bf00      	nop
 800276a:	3720      	adds	r7, #32
 800276c:	46bd      	mov	sp, r7
 800276e:	bc90      	pop	{r4, r7}
 8002770:	4770      	bx	lr

08002772 <LL_GPIO_SetPinPull>:
{
 8002772:	b480      	push	{r7}
 8002774:	b087      	sub	sp, #28
 8002776:	af00      	add	r7, sp, #0
 8002778:	60f8      	str	r0, [r7, #12]
 800277a:	60b9      	str	r1, [r7, #8]
 800277c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	68da      	ldr	r2, [r3, #12]
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	0a1b      	lsrs	r3, r3, #8
 8002786:	43db      	mvns	r3, r3
 8002788:	401a      	ands	r2, r3
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	0a1b      	lsrs	r3, r3, #8
 800278e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	fa93 f3a3 	rbit	r3, r3
 8002796:	613b      	str	r3, [r7, #16]
  return result;
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	fab3 f383 	clz	r3, r3
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	4619      	mov	r1, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	408b      	lsls	r3, r1
 80027a6:	431a      	orrs	r2, r3
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	60da      	str	r2, [r3, #12]
}
 80027ac:	bf00      	nop
 80027ae:	371c      	adds	r7, #28
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bc80      	pop	{r7}
 80027b4:	4770      	bx	lr

080027b6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b088      	sub	sp, #32
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
 80027be:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	021b      	lsls	r3, r3, #8
 80027c6:	0c1b      	lsrs	r3, r3, #16
 80027c8:	617b      	str	r3, [r7, #20]
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	fa93 f3a3 	rbit	r3, r3
 80027d4:	60fb      	str	r3, [r7, #12]
  return result;
 80027d6:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 80027d8:	fab3 f383 	clz	r3, r3
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 80027e0:	e040      	b.n	8002864 <LL_GPIO_Init+0xae>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 80027e2:	2201      	movs	r2, #1
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	409a      	lsls	r2, r3
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	4013      	ands	r3, r2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d036      	beq.n	800285e <LL_GPIO_Init+0xa8>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	2b07      	cmp	r3, #7
 80027f4:	d806      	bhi.n	8002804 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 80027f6:	f240 1201 	movw	r2, #257	; 0x101
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	61bb      	str	r3, [r7, #24]
 8002802:	e008      	b.n	8002816 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	3b08      	subs	r3, #8
 8002808:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002814:	61bb      	str	r3, [r7, #24]
      /* Check Pin Mode and Pin Pull parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	461a      	mov	r2, r3
 800281c:	69b9      	ldr	r1, [r7, #24]
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f7ff ff11 	bl	8002646 <LL_GPIO_SetPinMode>

      /* Pull-up Pull-down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	691b      	ldr	r3, [r3, #16]
 8002828:	461a      	mov	r2, r3
 800282a:	69b9      	ldr	r1, [r7, #24]
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f7ff ffa0 	bl	8002772 <LL_GPIO_SetPinPull>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	2b01      	cmp	r3, #1
 8002838:	d003      	beq.n	8002842 <LL_GPIO_Init+0x8c>
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	2b09      	cmp	r3, #9
 8002840:	d10d      	bne.n	800285e <LL_GPIO_Init+0xa8>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	461a      	mov	r2, r3
 8002848:	69b9      	ldr	r1, [r7, #24]
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f7ff ff2d 	bl	80026aa <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	461a      	mov	r2, r3
 8002856:	69b9      	ldr	r1, [r7, #24]
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	f7ff ff58 	bl	800270e <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	3301      	adds	r3, #1
 8002862:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 8002864:	697a      	ldr	r2, [r7, #20]
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	fa22 f303 	lsr.w	r3, r2, r3
 800286c:	2b00      	cmp	r3, #0
 800286e:	d1b8      	bne.n	80027e2 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	3720      	adds	r7, #32
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <LL_TIM_SetPrescaler>:
{
 800287a:	b480      	push	{r7}
 800287c:	b083      	sub	sp, #12
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
 8002882:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	629a      	str	r2, [r3, #40]	; 0x28
}
 800288a:	bf00      	nop
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	bc80      	pop	{r7}
 8002892:	4770      	bx	lr

08002894 <LL_TIM_SetAutoReload>:
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr

080028ae <LL_TIM_SetRepetitionCounter>:
{
 80028ae:	b480      	push	{r7}
 80028b0:	b083      	sub	sp, #12
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
 80028b6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	683a      	ldr	r2, [r7, #0]
 80028bc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80028be:	bf00      	nop
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr

080028c8 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	695b      	ldr	r3, [r3, #20]
 80028d4:	f043 0201 	orr.w	r2, r3, #1
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	615a      	str	r2, [r3, #20]
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bc80      	pop	{r7}
 80028e4:	4770      	bx	lr
	...

080028e8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a27      	ldr	r2, [pc, #156]	; (8002998 <LL_TIM_Init+0xb0>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d00b      	beq.n	8002918 <LL_TIM_Init+0x30>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002906:	d007      	beq.n	8002918 <LL_TIM_Init+0x30>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a24      	ldr	r2, [pc, #144]	; (800299c <LL_TIM_Init+0xb4>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d003      	beq.n	8002918 <LL_TIM_Init+0x30>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a23      	ldr	r2, [pc, #140]	; (80029a0 <LL_TIM_Init+0xb8>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d106      	bne.n	8002926 <LL_TIM_Init+0x3e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	4313      	orrs	r3, r2
 8002924:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a1b      	ldr	r2, [pc, #108]	; (8002998 <LL_TIM_Init+0xb0>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d00b      	beq.n	8002946 <LL_TIM_Init+0x5e>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002934:	d007      	beq.n	8002946 <LL_TIM_Init+0x5e>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a18      	ldr	r2, [pc, #96]	; (800299c <LL_TIM_Init+0xb4>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d003      	beq.n	8002946 <LL_TIM_Init+0x5e>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a17      	ldr	r2, [pc, #92]	; (80029a0 <LL_TIM_Init+0xb8>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d106      	bne.n	8002954 <LL_TIM_Init+0x6c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	4313      	orrs	r3, r2
 8002952:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	4619      	mov	r1, r3
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f7ff ff97 	bl	8002894 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	881b      	ldrh	r3, [r3, #0]
 800296a:	4619      	mov	r1, r3
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f7ff ff84 	bl	800287a <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4a08      	ldr	r2, [pc, #32]	; (8002998 <LL_TIM_Init+0xb0>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d105      	bne.n	8002986 <LL_TIM_Init+0x9e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	7c1b      	ldrb	r3, [r3, #16]
 800297e:	4619      	mov	r1, r3
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f7ff ff94 	bl	80028ae <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f7ff ff9e 	bl	80028c8 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	40012c00 	.word	0x40012c00
 800299c:	40000400 	.word	0x40000400
 80029a0:	40000800 	.word	0x40000800

080029a4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b6:	4a07      	ldr	r2, [pc, #28]	; (80029d4 <LL_InitTick+0x30>)
 80029b8:	3b01      	subs	r3, #1
 80029ba:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80029bc:	4b05      	ldr	r3, [pc, #20]	; (80029d4 <LL_InitTick+0x30>)
 80029be:	2200      	movs	r2, #0
 80029c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029c2:	4b04      	ldr	r3, [pc, #16]	; (80029d4 <LL_InitTick+0x30>)
 80029c4:	2205      	movs	r2, #5
 80029c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80029c8:	bf00      	nop
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bc80      	pop	{r7}
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	e000e010 	.word	0xe000e010

080029d8 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80029e0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f7ff ffdd 	bl	80029a4 <LL_InitTick>
}
 80029ea:	bf00      	nop
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
	...

080029f4 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80029fc:	4b0e      	ldr	r3, [pc, #56]	; (8002a38 <LL_mDelay+0x44>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8002a02:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a0a:	d00c      	beq.n	8002a26 <LL_mDelay+0x32>
  {
    Delay++;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8002a12:	e008      	b.n	8002a26 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002a14:	4b08      	ldr	r3, [pc, #32]	; (8002a38 <LL_mDelay+0x44>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d002      	beq.n	8002a26 <LL_mDelay+0x32>
    {
      Delay--;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	3b01      	subs	r3, #1
 8002a24:	607b      	str	r3, [r7, #4]
  while (Delay)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1f3      	bne.n	8002a14 <LL_mDelay+0x20>
    }
  }
}
 8002a2c:	bf00      	nop
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bc80      	pop	{r7}
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	e000e010 	.word	0xe000e010

08002a3c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002a44:	4a03      	ldr	r2, [pc, #12]	; (8002a54 <LL_SetSystemCoreClock+0x18>)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6013      	str	r3, [r2, #0]
}
 8002a4a:	bf00      	nop
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bc80      	pop	{r7}
 8002a52:	4770      	bx	lr
 8002a54:	20000000 	.word	0x20000000

08002a58 <__libc_init_array>:
 8002a58:	b570      	push	{r4, r5, r6, lr}
 8002a5a:	2500      	movs	r5, #0
 8002a5c:	4e0c      	ldr	r6, [pc, #48]	; (8002a90 <__libc_init_array+0x38>)
 8002a5e:	4c0d      	ldr	r4, [pc, #52]	; (8002a94 <__libc_init_array+0x3c>)
 8002a60:	1ba4      	subs	r4, r4, r6
 8002a62:	10a4      	asrs	r4, r4, #2
 8002a64:	42a5      	cmp	r5, r4
 8002a66:	d109      	bne.n	8002a7c <__libc_init_array+0x24>
 8002a68:	f000 f81a 	bl	8002aa0 <_init>
 8002a6c:	2500      	movs	r5, #0
 8002a6e:	4e0a      	ldr	r6, [pc, #40]	; (8002a98 <__libc_init_array+0x40>)
 8002a70:	4c0a      	ldr	r4, [pc, #40]	; (8002a9c <__libc_init_array+0x44>)
 8002a72:	1ba4      	subs	r4, r4, r6
 8002a74:	10a4      	asrs	r4, r4, #2
 8002a76:	42a5      	cmp	r5, r4
 8002a78:	d105      	bne.n	8002a86 <__libc_init_array+0x2e>
 8002a7a:	bd70      	pop	{r4, r5, r6, pc}
 8002a7c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a80:	4798      	blx	r3
 8002a82:	3501      	adds	r5, #1
 8002a84:	e7ee      	b.n	8002a64 <__libc_init_array+0xc>
 8002a86:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a8a:	4798      	blx	r3
 8002a8c:	3501      	adds	r5, #1
 8002a8e:	e7f2      	b.n	8002a76 <__libc_init_array+0x1e>
 8002a90:	08002ab8 	.word	0x08002ab8
 8002a94:	08002ab8 	.word	0x08002ab8
 8002a98:	08002ab8 	.word	0x08002ab8
 8002a9c:	08002abc 	.word	0x08002abc

08002aa0 <_init>:
 8002aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aa2:	bf00      	nop
 8002aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aa6:	bc08      	pop	{r3}
 8002aa8:	469e      	mov	lr, r3
 8002aaa:	4770      	bx	lr

08002aac <_fini>:
 8002aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aae:	bf00      	nop
 8002ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ab2:	bc08      	pop	{r3}
 8002ab4:	469e      	mov	lr, r3
 8002ab6:	4770      	bx	lr
