TimeQuest Timing Analyzer report for g07_stack
Sun Mar 12 15:43:48 2017
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clk'
 26. Fast Model Hold: 'clk'
 27. Fast Model Minimum Pulse Width: 'clk'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; g07_stack                                          ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C20F484C7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 159.01 MHz ; 159.01 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -5.289 ; -1542.856     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.445 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.814 ; -465.535              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.289 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.091     ; 6.236      ;
; -5.289 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 6.236      ;
; -5.289 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.091     ; 6.236      ;
; -5.289 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.091     ; 6.236      ;
; -5.289 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.091     ; 6.236      ;
; -5.289 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.091     ; 6.236      ;
; -5.289 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg5  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.091     ; 6.236      ;
; -5.289 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 6.236      ;
; -5.289 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 6.236      ;
; -5.289 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 6.236      ;
; -5.289 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 6.236      ;
; -5.289 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg5  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 6.236      ;
; -5.184 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst52|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.068     ; 6.154      ;
; -5.184 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst52|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.068     ; 6.154      ;
; -5.184 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst52|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.068     ; 6.154      ;
; -5.184 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst52|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.068     ; 6.154      ;
; -5.184 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst52|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.068     ; 6.154      ;
; -5.184 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg5  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst52|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.068     ; 6.154      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[4]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[3]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[5]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[1]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[0]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[4]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[4]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[4]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[4]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[4]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[3]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[3]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[3]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[3]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[3]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[5]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[5]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[5]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[5]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[5]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[1]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[1]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[1]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[1]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[1]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[0]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[0]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[0]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[0]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.045 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[0]   ; clk          ; clk         ; 1.000        ; -0.088     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[5] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[2] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[0] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[5] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[5] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[5] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[5] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[5] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[2] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[2] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[2] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[2] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[2] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[0] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[0] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[0] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[0] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -5.038 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[0] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.995      ;
; -4.980 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.941      ;
; -4.980 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.941      ;
; -4.980 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.941      ;
; -4.980 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[2]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.941      ;
; -4.980 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[1]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.941      ;
; -4.980 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.941      ;
; -4.980 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.941      ;
; -4.980 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.941      ;
; -4.980 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.941      ;
; -4.980 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.941      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; g07_testbed:inst|g07_debounder:gen|inst                                                 ; g07_testbed:inst|g07_debounder:gen|inst                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g07_testbed:inst|g07_debounder:gen|inst7                                                ; g07_testbed:inst|g07_debounder:gen|inst7                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.620 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[4]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[4]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.906      ;
; 0.630 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[5]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[5]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[2]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[2]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[1]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[1]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.918      ;
; 0.635 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst41|dffs[2]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst40|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.921      ;
; 0.637 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.923      ;
; 0.642 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[3]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[3]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.928      ;
; 0.655 ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]     ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.941      ;
; 0.775 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[4]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[4]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.061      ;
; 0.775 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst51|dffs[2]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst50|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.061      ;
; 0.775 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst41|dffs[1]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst40|dffs[1]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.061      ;
; 0.777 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst40|dffs[4]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst41|dffs[4]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.063      ;
; 0.777 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[1]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[1]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.063      ;
; 0.778 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[0]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[0]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.064      ;
; 0.780 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst51|dffs[4]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst50|dffs[4]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.066      ;
; 0.781 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[4]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[4]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.067      ;
; 0.781 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[0]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[0]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.067      ;
; 0.782 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst2|dffs[1]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst3|dffs[1]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.068      ;
; 0.783 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[5]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:Ricky|dffs[5]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.069      ;
; 0.783 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF10|dffs[0]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst30|dffs[0]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.069      ;
; 0.784 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[2]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.070      ;
; 0.786 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[3]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[3]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.786 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Ricky|dffs[5]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[5]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.787 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[1]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[1]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.073      ;
; 0.789 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[1]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[1]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.075      ;
; 0.793 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[5]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[5]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.079      ;
; 0.793 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[2]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[2]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.079      ;
; 0.832 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst100|dffs[4]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Donna|dffs[4]                                   ; clk          ; clk         ; 0.000        ; -0.009     ; 1.109      ;
; 0.865 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst101|dffs[0]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[0]                                 ; clk          ; clk         ; 0.000        ; 0.001      ; 1.152      ;
; 0.872 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[4]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[4]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.158      ;
; 0.872 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst101|dffs[4]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[4]                                 ; clk          ; clk         ; 0.000        ; 0.001      ; 1.159      ;
; 0.873 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst18|dffs[4]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst17|dffs[4]                                  ; clk          ; clk         ; 0.000        ; -0.006     ; 1.153      ;
; 0.886 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst73|dffs[3]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.172      ;
; 0.901 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Donna|dffs[1]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst100|dffs[1]                                 ; clk          ; clk         ; 0.000        ; 0.009      ; 1.196      ;
; 0.965 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[5]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst52|dffs[5]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.251      ;
; 0.966 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.252      ;
; 0.967 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst113|dffs[0]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[0]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.253      ;
; 0.970 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst3|dffs[3]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst2|dffs[3]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.256      ;
; 0.971 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[3]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[3]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.257      ;
; 0.971 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[1]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[1]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.257      ;
; 0.973 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[5]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[5]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[5]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[5]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF10|dffs[2]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst30|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.259      ;
; 0.974 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst50|dffs[4]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst51|dffs[4]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF10|dffs[4]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst30|dffs[4]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst2|dffs[3]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst3|dffs[3]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst50|dffs[5]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst51|dffs[5]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[2]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst113|dffs[2]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst50|dffs[2]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst51|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[1]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[1]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[0]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[0]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst30|dffs[0]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF10|dffs[0]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.260      ;
; 0.975 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]  ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst3|dffs[4]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst2|dffs[4]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[3]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[3]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[5]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[5]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]  ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]  ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst30|dffs[3]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF10|dffs[3]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]  ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[3]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[3]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[2]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[2]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst2|dffs[2]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst3|dffs[2]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.263      ;
; 0.978 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[4]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[4]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst41|dffs[4]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst40|dffs[4]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst40|dffs[2]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst41|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[1]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[1]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[1]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[1]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[0]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[0]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.979 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[3]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[3]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst40|dffs[5]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst41|dffs[5]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[2]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:Ricky|dffs[2]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst100|dffs[0]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Donna|dffs[0]                                   ; clk          ; clk         ; 0.000        ; -0.009     ; 1.256      ;
; 0.980 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst2|dffs[4]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst3|dffs[4]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[0]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:Ricky|dffs[0]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 0.981 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.267      ;
; 0.982 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.268      ;
; 0.982 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[2]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.268      ;
; 0.982 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Ricky|dffs[2]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.268      ;
; 0.982 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst3|dffs[1]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst2|dffs[1]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.268      ;
; 0.982 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst100|dffs[0]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst101|dffs[0]                                 ; clk          ; clk         ; 0.000        ; -0.009     ; 1.259      ;
; 0.982 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst52|dffs[5]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[5]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.268      ;
; 0.983 ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]     ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.269      ;
; 0.983 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst50|dffs[3]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst51|dffs[3]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.269      ;
; 0.983 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst30|dffs[1]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF10|dffs[1]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.269      ;
; 0.984 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst73|dffs[3]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[0]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[0]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.270      ;
; 0.985 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]  ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[5]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[5]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[0]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[0]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.271      ;
; 0.986 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[5]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[5]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.272      ;
; 0.987 ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]     ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.273      ;
; 0.987 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[4]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[4]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.273      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|inst                                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|inst                                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|inst7                                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|inst7                                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[15]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[15]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[17]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[17]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[18]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[18]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[1]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[1]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[20]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[20]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[22]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[22]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23]                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[2]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[2]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[4]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[4]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[6]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[6]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[8]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[8]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[0]                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[0]                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[1]                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[1]                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[2]                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[2]                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[3]                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[3]                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[4]                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[4]                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[5]                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; addr[*]   ; clk        ; 1.916 ; 1.916 ; Rise       ; clk             ;
;  addr[0]  ; clk        ; 1.916 ; 1.916 ; Rise       ; clk             ;
;  addr[1]  ; clk        ; 0.736 ; 0.736 ; Rise       ; clk             ;
;  addr[2]  ; clk        ; 0.258 ; 0.258 ; Rise       ; clk             ;
;  addr[3]  ; clk        ; 0.757 ; 0.757 ; Rise       ; clk             ;
;  addr[4]  ; clk        ; 0.697 ; 0.697 ; Rise       ; clk             ;
;  addr[5]  ; clk        ; 0.352 ; 0.352 ; Rise       ; clk             ;
; button    ; clk        ; 5.127 ; 5.127 ; Rise       ; clk             ;
; mode[*]   ; clk        ; 5.409 ; 5.409 ; Rise       ; clk             ;
;  mode[0]  ; clk        ; 5.409 ; 5.409 ; Rise       ; clk             ;
;  mode[1]  ; clk        ; 4.103 ; 4.103 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; addr[*]   ; clk        ; 0.561  ; 0.561  ; Rise       ; clk             ;
;  addr[0]  ; clk        ; -0.080 ; -0.080 ; Rise       ; clk             ;
;  addr[1]  ; clk        ; -0.445 ; -0.445 ; Rise       ; clk             ;
;  addr[2]  ; clk        ; 0.048  ; 0.048  ; Rise       ; clk             ;
;  addr[3]  ; clk        ; 0.287  ; 0.287  ; Rise       ; clk             ;
;  addr[4]  ; clk        ; -0.084 ; -0.084 ; Rise       ; clk             ;
;  addr[5]  ; clk        ; 0.561  ; 0.561  ; Rise       ; clk             ;
; button    ; clk        ; -4.879 ; -4.879 ; Rise       ; clk             ;
; mode[*]   ; clk        ; 0.037  ; 0.037  ; Rise       ; clk             ;
;  mode[0]  ; clk        ; -0.061 ; -0.061 ; Rise       ; clk             ;
;  mode[1]  ; clk        ; 0.037  ; 0.037  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; empty     ; clk        ; 9.891  ; 9.891  ; Rise       ; clk             ;
; full      ; clk        ; 10.778 ; 10.778 ; Rise       ; clk             ;
; led1[*]   ; clk        ; 21.371 ; 21.371 ; Rise       ; clk             ;
;  led1[0]  ; clk        ; 21.176 ; 21.176 ; Rise       ; clk             ;
;  led1[1]  ; clk        ; 21.371 ; 21.371 ; Rise       ; clk             ;
;  led1[2]  ; clk        ; 21.368 ; 21.368 ; Rise       ; clk             ;
;  led1[3]  ; clk        ; 21.158 ; 21.158 ; Rise       ; clk             ;
;  led1[4]  ; clk        ; 19.985 ; 19.985 ; Rise       ; clk             ;
;  led1[5]  ; clk        ; 20.846 ; 20.846 ; Rise       ; clk             ;
;  led1[6]  ; clk        ; 21.203 ; 21.203 ; Rise       ; clk             ;
; led2[*]   ; clk        ; 18.079 ; 18.079 ; Rise       ; clk             ;
;  led2[0]  ; clk        ; 18.005 ; 18.005 ; Rise       ; clk             ;
;  led2[2]  ; clk        ; 17.715 ; 17.715 ; Rise       ; clk             ;
;  led2[3]  ; clk        ; 17.723 ; 17.723 ; Rise       ; clk             ;
;  led2[4]  ; clk        ; 18.079 ; 18.079 ; Rise       ; clk             ;
;  led2[5]  ; clk        ; 18.068 ; 18.068 ; Rise       ; clk             ;
;  led2[6]  ; clk        ; 17.956 ; 17.956 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; empty     ; clk        ; 9.134  ; 9.134  ; Rise       ; clk             ;
; full      ; clk        ; 10.436 ; 10.436 ; Rise       ; clk             ;
; led1[*]   ; clk        ; 11.804 ; 11.804 ; Rise       ; clk             ;
;  led1[0]  ; clk        ; 12.793 ; 12.793 ; Rise       ; clk             ;
;  led1[1]  ; clk        ; 12.990 ; 12.990 ; Rise       ; clk             ;
;  led1[2]  ; clk        ; 12.988 ; 12.988 ; Rise       ; clk             ;
;  led1[3]  ; clk        ; 12.817 ; 12.817 ; Rise       ; clk             ;
;  led1[4]  ; clk        ; 11.804 ; 11.804 ; Rise       ; clk             ;
;  led1[5]  ; clk        ; 12.462 ; 12.462 ; Rise       ; clk             ;
;  led1[6]  ; clk        ; 12.820 ; 12.820 ; Rise       ; clk             ;
; led2[*]   ; clk        ; 11.544 ; 11.544 ; Rise       ; clk             ;
;  led2[0]  ; clk        ; 11.835 ; 11.835 ; Rise       ; clk             ;
;  led2[2]  ; clk        ; 11.544 ; 11.544 ; Rise       ; clk             ;
;  led2[3]  ; clk        ; 11.553 ; 11.553 ; Rise       ; clk             ;
;  led2[4]  ; clk        ; 11.905 ; 11.905 ; Rise       ; clk             ;
;  led2[5]  ; clk        ; 11.895 ; 11.895 ; Rise       ; clk             ;
;  led2[6]  ; clk        ; 11.783 ; 11.783 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; addr[0]    ; led1[0]     ; 21.039 ; 21.039 ; 21.039 ; 21.039 ;
; addr[0]    ; led1[1]     ; 21.234 ; 21.234 ; 21.234 ; 21.234 ;
; addr[0]    ; led1[2]     ; 21.231 ; 21.231 ; 21.231 ; 21.231 ;
; addr[0]    ; led1[3]     ; 21.021 ; 21.021 ; 21.021 ; 21.021 ;
; addr[0]    ; led1[4]     ; 19.848 ; 19.848 ; 19.848 ; 19.848 ;
; addr[0]    ; led1[5]     ; 20.709 ; 20.709 ; 20.709 ; 20.709 ;
; addr[0]    ; led1[6]     ; 21.066 ; 21.066 ; 21.066 ; 21.066 ;
; addr[0]    ; led2[0]     ; 17.868 ; 17.868 ; 17.868 ; 17.868 ;
; addr[0]    ; led2[2]     ; 17.578 ; 17.578 ; 17.578 ; 17.578 ;
; addr[0]    ; led2[3]     ; 17.586 ; 17.586 ; 17.586 ; 17.586 ;
; addr[0]    ; led2[4]     ; 17.942 ; 17.942 ; 17.942 ; 17.942 ;
; addr[0]    ; led2[5]     ; 17.931 ; 17.931 ; 17.931 ; 17.931 ;
; addr[0]    ; led2[6]     ; 17.748 ; 17.819 ; 17.819 ; 17.748 ;
; addr[1]    ; led1[0]     ; 20.752 ; 20.752 ; 20.752 ; 20.752 ;
; addr[1]    ; led1[1]     ; 20.947 ; 20.947 ; 20.947 ; 20.947 ;
; addr[1]    ; led1[2]     ; 20.944 ; 20.944 ; 20.944 ; 20.944 ;
; addr[1]    ; led1[3]     ; 20.734 ; 20.734 ; 20.734 ; 20.734 ;
; addr[1]    ; led1[4]     ; 19.561 ; 19.561 ; 19.561 ; 19.561 ;
; addr[1]    ; led1[5]     ; 20.422 ; 20.422 ; 20.422 ; 20.422 ;
; addr[1]    ; led1[6]     ; 20.779 ; 20.779 ; 20.779 ; 20.779 ;
; addr[1]    ; led2[0]     ; 17.581 ; 17.581 ; 17.581 ; 17.581 ;
; addr[1]    ; led2[2]     ; 17.291 ; 17.291 ; 17.291 ; 17.291 ;
; addr[1]    ; led2[3]     ; 17.299 ; 17.299 ; 17.299 ; 17.299 ;
; addr[1]    ; led2[4]     ; 17.655 ; 17.655 ; 17.655 ; 17.655 ;
; addr[1]    ; led2[5]     ; 17.644 ; 17.644 ; 17.644 ; 17.644 ;
; addr[1]    ; led2[6]     ; 17.532 ; 17.532 ; 17.532 ; 17.532 ;
; addr[2]    ; led1[0]     ; 18.953 ; 18.953 ; 18.953 ; 18.953 ;
; addr[2]    ; led1[1]     ; 19.148 ; 19.148 ; 19.148 ; 19.148 ;
; addr[2]    ; led1[2]     ; 19.145 ; 19.145 ; 19.145 ; 19.145 ;
; addr[2]    ; led1[3]     ; 18.935 ; 18.935 ; 18.935 ; 18.935 ;
; addr[2]    ; led1[4]     ; 17.762 ; 17.762 ; 17.762 ; 17.762 ;
; addr[2]    ; led1[5]     ; 18.623 ; 18.623 ; 18.623 ; 18.623 ;
; addr[2]    ; led1[6]     ; 18.980 ; 18.980 ; 18.980 ; 18.980 ;
; addr[2]    ; led2[0]     ; 15.782 ; 15.782 ; 15.782 ; 15.782 ;
; addr[2]    ; led2[2]     ; 15.492 ; 15.492 ; 15.492 ; 15.492 ;
; addr[2]    ; led2[3]     ; 15.500 ; 15.500 ; 15.500 ; 15.500 ;
; addr[2]    ; led2[4]     ; 15.856 ; 15.856 ; 15.856 ; 15.856 ;
; addr[2]    ; led2[5]     ; 15.845 ; 15.845 ; 15.845 ; 15.845 ;
; addr[2]    ; led2[6]     ; 15.733 ; 15.132 ; 15.132 ; 15.733 ;
; addr[3]    ; led1[0]     ; 17.408 ; 17.408 ; 17.408 ; 17.408 ;
; addr[3]    ; led1[1]     ; 17.603 ; 17.603 ; 17.603 ; 17.603 ;
; addr[3]    ; led1[2]     ; 17.600 ; 17.600 ; 17.600 ; 17.600 ;
; addr[3]    ; led1[3]     ; 17.390 ; 17.390 ; 17.390 ; 17.390 ;
; addr[3]    ; led1[4]     ; 16.217 ; 16.217 ; 16.217 ; 16.217 ;
; addr[3]    ; led1[5]     ; 17.078 ; 17.078 ; 17.078 ; 17.078 ;
; addr[3]    ; led1[6]     ; 17.435 ; 17.435 ; 17.435 ; 17.435 ;
; addr[3]    ; led2[0]     ; 14.237 ; 14.237 ; 14.237 ; 14.237 ;
; addr[3]    ; led2[2]     ; 13.947 ; 13.947 ; 13.947 ; 13.947 ;
; addr[3]    ; led2[3]     ; 13.955 ; 13.955 ; 13.955 ; 13.955 ;
; addr[3]    ; led2[4]     ; 14.311 ; 14.311 ; 14.311 ; 14.311 ;
; addr[3]    ; led2[5]     ; 14.300 ; 14.300 ; 14.300 ; 14.300 ;
; addr[3]    ; led2[6]     ; 14.188 ; 14.188 ; 14.188 ; 14.188 ;
; addr[4]    ; led1[0]     ; 18.425 ; 18.425 ; 18.425 ; 18.425 ;
; addr[4]    ; led1[1]     ; 18.620 ; 18.620 ; 18.620 ; 18.620 ;
; addr[4]    ; led1[2]     ; 18.617 ; 18.617 ; 18.617 ; 18.617 ;
; addr[4]    ; led1[3]     ; 18.407 ; 18.407 ; 18.407 ; 18.407 ;
; addr[4]    ; led1[4]     ; 17.234 ; 17.234 ; 17.234 ; 17.234 ;
; addr[4]    ; led1[5]     ; 18.095 ; 18.095 ; 18.095 ; 18.095 ;
; addr[4]    ; led1[6]     ; 18.452 ; 18.452 ; 18.452 ; 18.452 ;
; addr[4]    ; led2[0]     ; 15.254 ; 15.254 ; 15.254 ; 15.254 ;
; addr[4]    ; led2[2]     ; 14.964 ; 14.964 ; 14.964 ; 14.964 ;
; addr[4]    ; led2[3]     ; 14.972 ; 14.972 ; 14.972 ; 14.972 ;
; addr[4]    ; led2[4]     ; 15.328 ; 15.328 ; 15.328 ; 15.328 ;
; addr[4]    ; led2[5]     ; 15.317 ; 15.317 ; 15.317 ; 15.317 ;
; addr[4]    ; led2[6]     ; 15.205 ; 13.937 ; 13.937 ; 15.205 ;
; addr[5]    ; led1[0]     ; 17.613 ; 17.613 ; 17.613 ; 17.613 ;
; addr[5]    ; led1[1]     ; 17.808 ; 17.808 ; 17.808 ; 17.808 ;
; addr[5]    ; led1[2]     ; 17.805 ; 17.805 ; 17.805 ; 17.805 ;
; addr[5]    ; led1[3]     ; 17.595 ; 17.595 ; 17.595 ; 17.595 ;
; addr[5]    ; led1[4]     ; 16.422 ; 16.422 ; 16.422 ; 16.422 ;
; addr[5]    ; led1[5]     ; 17.283 ; 17.283 ; 17.283 ; 17.283 ;
; addr[5]    ; led1[6]     ; 17.640 ; 17.640 ; 17.640 ; 17.640 ;
; addr[5]    ; led2[0]     ; 14.442 ; 14.442 ; 14.442 ; 14.442 ;
; addr[5]    ; led2[2]     ; 14.152 ; 14.152 ; 14.152 ; 14.152 ;
; addr[5]    ; led2[3]     ; 14.160 ; 14.160 ; 14.160 ; 14.160 ;
; addr[5]    ; led2[4]     ; 14.516 ; 14.516 ; 14.516 ; 14.516 ;
; addr[5]    ; led2[5]     ; 14.505 ; 14.505 ; 14.505 ; 14.505 ;
; addr[5]    ; led2[6]     ; 14.393 ; 13.027 ; 13.027 ; 14.393 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; addr[0]    ; led1[0]     ; 12.654 ; 12.654 ; 12.654 ; 12.654 ;
; addr[0]    ; led1[1]     ; 12.849 ; 12.849 ; 12.849 ; 12.849 ;
; addr[0]    ; led1[2]     ; 12.846 ; 12.846 ; 12.846 ; 12.846 ;
; addr[0]    ; led1[3]     ; 12.636 ; 12.636 ; 12.636 ; 12.636 ;
; addr[0]    ; led1[4]     ; 11.463 ; 11.463 ; 11.463 ; 11.463 ;
; addr[0]    ; led1[5]     ; 12.324 ; 12.324 ; 12.324 ; 12.324 ;
; addr[0]    ; led1[6]     ; 12.681 ; 12.681 ; 12.681 ; 12.681 ;
; addr[0]    ; led2[0]     ; 11.604 ; 11.604 ; 11.604 ; 11.604 ;
; addr[0]    ; led2[2]     ; 11.344 ; 11.344 ; 11.344 ; 11.344 ;
; addr[0]    ; led2[3]     ; 11.322 ; 11.322 ; 11.322 ; 11.322 ;
; addr[0]    ; led2[4]     ; 11.691 ; 11.691 ; 11.691 ; 11.691 ;
; addr[0]    ; led2[5]     ; 11.701 ; 11.701 ; 11.701 ; 11.701 ;
; addr[0]    ; led2[6]     ; 11.506 ; 11.506 ; 11.506 ; 11.506 ;
; addr[1]    ; led1[0]     ; 13.150 ; 13.150 ; 13.150 ; 13.150 ;
; addr[1]    ; led1[1]     ; 13.347 ; 13.347 ; 13.347 ; 13.347 ;
; addr[1]    ; led1[2]     ; 13.345 ; 13.345 ; 13.345 ; 13.345 ;
; addr[1]    ; led1[3]     ; 13.174 ; 13.174 ; 13.174 ; 13.174 ;
; addr[1]    ; led1[4]     ; 12.161 ; 12.161 ; 12.161 ; 12.161 ;
; addr[1]    ; led1[5]     ; 12.819 ; 12.819 ; 12.819 ; 12.819 ;
; addr[1]    ; led1[6]     ; 13.177 ; 13.177 ; 13.177 ; 13.177 ;
; addr[1]    ; led2[0]     ; 11.145 ; 11.145 ; 11.145 ; 11.145 ;
; addr[1]    ; led2[2]     ; 10.885 ; 10.885 ; 10.885 ; 10.885 ;
; addr[1]    ; led2[3]     ; 10.863 ; 10.863 ; 10.863 ; 10.863 ;
; addr[1]    ; led2[4]     ; 11.232 ; 11.232 ; 11.232 ; 11.232 ;
; addr[1]    ; led2[5]     ; 11.242 ; 11.242 ; 11.242 ; 11.242 ;
; addr[1]    ; led2[6]     ; 11.047 ; 11.047 ; 11.047 ; 11.047 ;
; addr[2]    ; led1[0]     ; 11.088 ; 11.088 ; 11.088 ; 11.088 ;
; addr[2]    ; led1[1]     ; 11.286 ; 11.286 ; 11.286 ; 11.286 ;
; addr[2]    ; led1[2]     ; 11.283 ; 11.283 ; 11.283 ; 11.283 ;
; addr[2]    ; led1[3]     ; 11.108 ; 11.108 ; 11.108 ; 11.108 ;
; addr[2]    ; led1[4]     ; 10.086 ; 10.086 ; 10.086 ; 10.086 ;
; addr[2]    ; led1[5]     ; 10.759 ; 10.759 ; 10.759 ; 10.759 ;
; addr[2]    ; led1[6]     ; 11.117 ; 11.117 ; 11.117 ; 11.117 ;
; addr[2]    ; led2[0]     ; 9.915  ; 9.915  ; 9.915  ; 9.915  ;
; addr[2]    ; led2[2]     ; 9.624  ; 9.624  ; 9.624  ; 9.624  ;
; addr[2]    ; led2[3]     ; 9.633  ; 9.633  ; 9.633  ; 9.633  ;
; addr[2]    ; led2[4]     ; 9.985  ; 9.985  ; 9.985  ; 9.985  ;
; addr[2]    ; led2[5]     ; 9.975  ; 9.975  ; 9.975  ; 9.975  ;
; addr[2]    ; led2[6]     ; 9.863  ; 10.115 ; 10.115 ; 9.863  ;
; addr[3]    ; led1[0]     ; 10.742 ; 10.742 ; 10.742 ; 10.742 ;
; addr[3]    ; led1[1]     ; 10.938 ; 10.938 ; 10.938 ; 10.938 ;
; addr[3]    ; led1[2]     ; 10.936 ; 10.936 ; 10.936 ; 10.936 ;
; addr[3]    ; led1[3]     ; 10.768 ; 10.768 ; 10.768 ; 10.768 ;
; addr[3]    ; led1[4]     ; 9.695  ; 9.695  ; 9.695  ; 9.695  ;
; addr[3]    ; led1[5]     ; 10.414 ; 10.414 ; 10.414 ; 10.414 ;
; addr[3]    ; led1[6]     ; 10.770 ; 10.770 ; 10.770 ; 10.770 ;
; addr[3]    ; led2[0]     ; 9.209  ; 9.209  ; 9.209  ; 9.209  ;
; addr[3]    ; led2[2]     ; 8.918  ; 8.918  ; 8.918  ; 8.918  ;
; addr[3]    ; led2[3]     ; 8.927  ; 8.927  ; 8.927  ; 8.927  ;
; addr[3]    ; led2[4]     ; 9.279  ; 9.279  ; 9.279  ; 9.279  ;
; addr[3]    ; led2[5]     ; 9.269  ; 9.269  ; 9.269  ; 9.269  ;
; addr[3]    ; led2[6]     ; 9.498  ; 9.157  ; 9.157  ; 9.498  ;
; addr[4]    ; led1[0]     ; 10.598 ; 10.598 ; 10.598 ; 10.598 ;
; addr[4]    ; led1[1]     ; 10.794 ; 10.794 ; 10.794 ; 10.794 ;
; addr[4]    ; led1[2]     ; 10.792 ; 10.792 ; 10.792 ; 10.792 ;
; addr[4]    ; led1[3]     ; 10.624 ; 10.624 ; 10.624 ; 10.624 ;
; addr[4]    ; led1[4]     ; 9.861  ; 9.861  ; 9.861  ; 9.861  ;
; addr[4]    ; led1[5]     ; 10.270 ; 10.270 ; 10.270 ; 10.270 ;
; addr[4]    ; led1[6]     ; 10.626 ; 10.626 ; 10.626 ; 10.626 ;
; addr[4]    ; led2[0]     ; 9.380  ; 9.380  ; 9.380  ; 9.380  ;
; addr[4]    ; led2[2]     ; 9.089  ; 9.089  ; 9.089  ; 9.089  ;
; addr[4]    ; led2[3]     ; 9.098  ; 9.098  ; 9.098  ; 9.098  ;
; addr[4]    ; led2[4]     ; 9.450  ; 9.450  ; 9.450  ; 9.450  ;
; addr[4]    ; led2[5]     ; 9.440  ; 9.440  ; 9.440  ; 9.440  ;
; addr[4]    ; led2[6]     ; 9.490  ; 9.328  ; 9.328  ; 9.490  ;
; addr[5]    ; led1[0]     ; 11.125 ; 11.125 ; 11.125 ; 11.125 ;
; addr[5]    ; led1[1]     ; 11.322 ; 11.322 ; 11.322 ; 11.322 ;
; addr[5]    ; led1[2]     ; 11.320 ; 11.320 ; 11.320 ; 11.320 ;
; addr[5]    ; led1[3]     ; 11.149 ; 11.149 ; 11.149 ; 11.149 ;
; addr[5]    ; led1[4]     ; 10.136 ; 10.136 ; 10.136 ; 10.136 ;
; addr[5]    ; led1[5]     ; 10.794 ; 10.794 ; 10.794 ; 10.794 ;
; addr[5]    ; led1[6]     ; 11.152 ; 11.152 ; 11.152 ; 11.152 ;
; addr[5]    ; led2[0]     ; 9.802  ; 9.802  ; 9.802  ; 9.802  ;
; addr[5]    ; led2[2]     ; 9.542  ; 9.542  ; 9.542  ; 9.542  ;
; addr[5]    ; led2[3]     ; 9.520  ; 9.520  ; 9.520  ; 9.520  ;
; addr[5]    ; led2[4]     ; 9.889  ; 9.889  ; 9.889  ; 9.889  ;
; addr[5]    ; led2[5]     ; 9.899  ; 9.899  ; 9.899  ; 9.899  ;
; addr[5]    ; led2[6]     ; 9.704  ; 9.704  ; 9.704  ; 9.704  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.163 ; -615.049      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.423 ; -379.532              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.163 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.078     ; 3.117      ;
; -2.163 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.078     ; 3.117      ;
; -2.163 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.078     ; 3.117      ;
; -2.163 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.078     ; 3.117      ;
; -2.163 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.078     ; 3.117      ;
; -2.163 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.078     ; 3.117      ;
; -2.163 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg5  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.078     ; 3.117      ;
; -2.163 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.078     ; 3.117      ;
; -2.163 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.078     ; 3.117      ;
; -2.163 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.078     ; 3.117      ;
; -2.163 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.078     ; 3.117      ;
; -2.163 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg5  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.078     ; 3.117      ;
; -2.104 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst52|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.076      ;
; -2.104 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst52|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.076      ;
; -2.104 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst52|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.076      ;
; -2.104 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst52|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.076      ;
; -2.104 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst52|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.076      ;
; -2.104 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg5  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst52|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.076      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[4]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[3]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[5]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[1]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[0]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[4]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[4]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[4]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[4]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[4]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[3]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[3]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[3]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[3]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[3]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[5]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[5]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[5]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[5]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[5]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[1]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[1]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[1]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[1]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[1]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[0]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[0]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[0]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[0]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.075 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF40|dffs[0]   ; clk          ; clk         ; 1.000        ; -0.075     ; 3.032      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[3] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[5] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[2] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[1] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[0] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[3] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[3] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[3] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[3] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[3] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[5] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[5] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[5] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[5] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[5] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[2] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[2] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[2] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[2] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[2] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[1] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[1] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[1] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[1] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[1] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[0] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[0] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[0] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[0] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.068 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst131|dffs[0] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.031      ;
; -2.041 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst94|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.088     ; 2.985      ;
; -2.041 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst94|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.088     ; 2.985      ;
; -2.041 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst94|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.088     ; 2.985      ;
; -2.041 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst94|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.088     ; 2.985      ;
; -2.041 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst94|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.088     ; 2.985      ;
; -2.041 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst94|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.088     ; 2.985      ;
; -2.039 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.006      ;
; -2.039 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.006      ;
; -2.039 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.006      ;
; -2.039 ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[2]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.006      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; g07_testbed:inst|g07_debounder:gen|inst                                                 ; g07_testbed:inst|g07_debounder:gen|inst                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g07_testbed:inst|g07_debounder:gen|inst7                                                ; g07_testbed:inst|g07_debounder:gen|inst7                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[4]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[4]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.244 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[5]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[5]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[1]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[1]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[2]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[2]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst41|dffs[2]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst40|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[3]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[3]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
; 0.258 ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]     ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.410      ;
; 0.291 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[4]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[4]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst40|dffs[4]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst41|dffs[4]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst41|dffs[1]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst40|dffs[1]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[0]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[0]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.445      ;
; 0.294 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst51|dffs[2]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst50|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst2|dffs[1]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst3|dffs[1]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst51|dffs[4]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst50|dffs[4]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.447      ;
; 0.295 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF10|dffs[0]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst30|dffs[0]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.447      ;
; 0.297 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Ricky|dffs[5]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[5]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.449      ;
; 0.297 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[1]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[1]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.449      ;
; 0.298 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[3]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[3]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.450      ;
; 0.298 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[2]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.450      ;
; 0.298 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[1]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[1]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.450      ;
; 0.300 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[4]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[4]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.452      ;
; 0.300 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[5]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:Ricky|dffs[5]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.452      ;
; 0.300 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[0]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[0]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.452      ;
; 0.302 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[1]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[1]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.454      ;
; 0.306 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[2]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[2]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.458      ;
; 0.307 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[5]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[5]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.459      ;
; 0.326 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst101|dffs[0]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[0]                                 ; clk          ; clk         ; 0.000        ; 0.002      ; 0.480      ;
; 0.331 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst101|dffs[4]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[4]                                 ; clk          ; clk         ; 0.000        ; 0.002      ; 0.485      ;
; 0.332 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[4]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[4]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.484      ;
; 0.334 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst18|dffs[4]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst17|dffs[4]                                  ; clk          ; clk         ; 0.000        ; -0.005     ; 0.481      ;
; 0.338 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst100|dffs[4]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Donna|dffs[4]                                   ; clk          ; clk         ; 0.000        ; -0.009     ; 0.481      ;
; 0.340 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst73|dffs[3]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.492      ;
; 0.343 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Donna|dffs[1]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst100|dffs[1]                                 ; clk          ; clk         ; 0.000        ; 0.009      ; 0.504      ;
; 0.357 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst3|dffs[3]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst2|dffs[3]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[1]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[1]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[3]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[3]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[5]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[5]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst50|dffs[4]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst51|dffs[4]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF10|dffs[4]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst30|dffs[4]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst2|dffs[3]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst3|dffs[3]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[5]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[5]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst50|dffs[5]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst51|dffs[5]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[0]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[0]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]  ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[3]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[3]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[0]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[0]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]  ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[3]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[3]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst30|dffs[3]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF10|dffs[3]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[2]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[2]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst50|dffs[2]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst51|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst40|dffs[2]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst41|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF10|dffs[2]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst30|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]  ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[2]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:Ricky|dffs[2]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]  ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[3]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[3]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[5]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[5]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[2]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[1]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[1]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]  ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst3|dffs[4]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst2|dffs[4]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[4]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[4]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[4]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[4]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst50|dffs[3]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst51|dffs[3]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Ricky|dffs[2]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[2]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[1]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[1]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst129|dffs[1]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[1]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst30|dffs[0]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF10|dffs[0]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]     ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst73|dffs[3]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst74|dffs[3]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst40|dffs[5]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst41|dffs[5]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[0]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst72|dffs[0]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[0]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[0]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst2|dffs[4]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst3|dffs[4]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst41|dffs[4]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst40|dffs[4]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[2]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[2]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst30|dffs[1]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF10|dffs[1]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst3|dffs[1]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst2|dffs[1]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19] ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]     ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst39|dffs[0]                                  ; g07_testbed:inst|g07_stack:stack|lpm_ff:Ricky|dffs[0]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst2|dffs[2]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst3|dffs[2]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[5]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[5]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[5]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[5]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst102|dffs[2]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:Cyrus|dffs[2]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[1]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst128|dffs[1]                                 ; clk          ; clk         ; 0.000        ; 0.001      ; 0.524      ;
; 0.372 ; g07_testbed:inst|g07_stack:stack|lpm_ff:DFF20|dffs[4]                                   ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst61|dffs[4]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[2]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[2]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst123|dffs[1]                                 ; g07_testbed:inst|g07_stack:stack|lpm_ff:inst122|dffs[1]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a32~porta_address_reg5 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|inst                                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|inst                                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|inst7                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|inst7                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[15]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[15]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[17]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[17]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[18]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[18]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[1]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[1]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[20]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[20]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[22]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[22]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[2]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[2]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[4]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[4]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[6]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[6]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[8]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[8]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_debounder:gen|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[0]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[0]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[1]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[1]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[2]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[2]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[3]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[3]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[4]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[4]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g07_testbed:inst|g07_stack:stack|lpm_ff:Bubbles|dffs[5]                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; addr[*]   ; clk        ; 0.366  ; 0.366  ; Rise       ; clk             ;
;  addr[0]  ; clk        ; 0.366  ; 0.366  ; Rise       ; clk             ;
;  addr[1]  ; clk        ; -0.182 ; -0.182 ; Rise       ; clk             ;
;  addr[2]  ; clk        ; -0.385 ; -0.385 ; Rise       ; clk             ;
;  addr[3]  ; clk        ; -0.218 ; -0.218 ; Rise       ; clk             ;
;  addr[4]  ; clk        ; -0.257 ; -0.257 ; Rise       ; clk             ;
;  addr[5]  ; clk        ; -0.385 ; -0.385 ; Rise       ; clk             ;
; button    ; clk        ; 2.299  ; 2.299  ; Rise       ; clk             ;
; mode[*]   ; clk        ; 1.767  ; 1.767  ; Rise       ; clk             ;
;  mode[0]  ; clk        ; 1.767  ; 1.767  ; Rise       ; clk             ;
;  mode[1]  ; clk        ; 1.206  ; 1.206  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; addr[*]   ; clk        ; 0.764  ; 0.764  ; Rise       ; clk             ;
;  addr[0]  ; clk        ; 0.437  ; 0.437  ; Rise       ; clk             ;
;  addr[1]  ; clk        ; 0.325  ; 0.325  ; Rise       ; clk             ;
;  addr[2]  ; clk        ; 0.539  ; 0.539  ; Rise       ; clk             ;
;  addr[3]  ; clk        ; 0.664  ; 0.664  ; Rise       ; clk             ;
;  addr[4]  ; clk        ; 0.513  ; 0.513  ; Rise       ; clk             ;
;  addr[5]  ; clk        ; 0.764  ; 0.764  ; Rise       ; clk             ;
; button    ; clk        ; -2.179 ; -2.179 ; Rise       ; clk             ;
; mode[*]   ; clk        ; 0.510  ; 0.510  ; Rise       ; clk             ;
;  mode[0]  ; clk        ; 0.464  ; 0.464  ; Rise       ; clk             ;
;  mode[1]  ; clk        ; 0.510  ; 0.510  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; empty     ; clk        ; 4.940 ; 4.940 ; Rise       ; clk             ;
; full      ; clk        ; 5.334 ; 5.334 ; Rise       ; clk             ;
; led1[*]   ; clk        ; 9.171 ; 9.171 ; Rise       ; clk             ;
;  led1[0]  ; clk        ; 9.027 ; 9.027 ; Rise       ; clk             ;
;  led1[1]  ; clk        ; 9.171 ; 9.171 ; Rise       ; clk             ;
;  led1[2]  ; clk        ; 9.170 ; 9.170 ; Rise       ; clk             ;
;  led1[3]  ; clk        ; 9.035 ; 9.035 ; Rise       ; clk             ;
;  led1[4]  ; clk        ; 8.566 ; 8.566 ; Rise       ; clk             ;
;  led1[5]  ; clk        ; 8.904 ; 8.904 ; Rise       ; clk             ;
;  led1[6]  ; clk        ; 9.047 ; 9.047 ; Rise       ; clk             ;
; led2[*]   ; clk        ; 7.923 ; 7.923 ; Rise       ; clk             ;
;  led2[0]  ; clk        ; 7.863 ; 7.863 ; Rise       ; clk             ;
;  led2[2]  ; clk        ; 7.778 ; 7.778 ; Rise       ; clk             ;
;  led2[3]  ; clk        ; 7.778 ; 7.778 ; Rise       ; clk             ;
;  led2[4]  ; clk        ; 7.923 ; 7.923 ; Rise       ; clk             ;
;  led2[5]  ; clk        ; 7.912 ; 7.912 ; Rise       ; clk             ;
;  led2[6]  ; clk        ; 7.867 ; 7.867 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; empty     ; clk        ; 4.694 ; 4.694 ; Rise       ; clk             ;
; full      ; clk        ; 5.207 ; 5.207 ; Rise       ; clk             ;
; led1[*]   ; clk        ; 5.511 ; 5.511 ; Rise       ; clk             ;
;  led1[0]  ; clk        ; 5.903 ; 5.903 ; Rise       ; clk             ;
;  led1[1]  ; clk        ; 6.054 ; 6.054 ; Rise       ; clk             ;
;  led1[2]  ; clk        ; 6.053 ; 6.053 ; Rise       ; clk             ;
;  led1[3]  ; clk        ; 5.925 ; 5.925 ; Rise       ; clk             ;
;  led1[4]  ; clk        ; 5.511 ; 5.511 ; Rise       ; clk             ;
;  led1[5]  ; clk        ; 5.787 ; 5.787 ; Rise       ; clk             ;
;  led1[6]  ; clk        ; 5.931 ; 5.931 ; Rise       ; clk             ;
; led2[*]   ; clk        ; 5.432 ; 5.432 ; Rise       ; clk             ;
;  led2[0]  ; clk        ; 5.520 ; 5.520 ; Rise       ; clk             ;
;  led2[2]  ; clk        ; 5.432 ; 5.432 ; Rise       ; clk             ;
;  led2[3]  ; clk        ; 5.435 ; 5.435 ; Rise       ; clk             ;
;  led2[4]  ; clk        ; 5.577 ; 5.577 ; Rise       ; clk             ;
;  led2[5]  ; clk        ; 5.569 ; 5.569 ; Rise       ; clk             ;
;  led2[6]  ; clk        ; 5.522 ; 5.522 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; addr[0]    ; led1[0]     ; 8.533 ; 8.533 ; 8.533 ; 8.533 ;
; addr[0]    ; led1[1]     ; 8.677 ; 8.677 ; 8.677 ; 8.677 ;
; addr[0]    ; led1[2]     ; 8.676 ; 8.676 ; 8.676 ; 8.676 ;
; addr[0]    ; led1[3]     ; 8.541 ; 8.541 ; 8.541 ; 8.541 ;
; addr[0]    ; led1[4]     ; 8.072 ; 8.072 ; 8.072 ; 8.072 ;
; addr[0]    ; led1[5]     ; 8.410 ; 8.410 ; 8.410 ; 8.410 ;
; addr[0]    ; led1[6]     ; 8.553 ; 8.553 ; 8.553 ; 8.553 ;
; addr[0]    ; led2[0]     ; 7.369 ; 7.369 ; 7.369 ; 7.369 ;
; addr[0]    ; led2[2]     ; 7.284 ; 7.284 ; 7.284 ; 7.284 ;
; addr[0]    ; led2[3]     ; 7.284 ; 7.284 ; 7.284 ; 7.284 ;
; addr[0]    ; led2[4]     ; 7.429 ; 7.429 ; 7.429 ; 7.429 ;
; addr[0]    ; led2[5]     ; 7.418 ; 7.418 ; 7.418 ; 7.418 ;
; addr[0]    ; led2[6]     ; 7.370 ; 7.373 ; 7.373 ; 7.370 ;
; addr[1]    ; led1[0]     ; 8.435 ; 8.435 ; 8.435 ; 8.435 ;
; addr[1]    ; led1[1]     ; 8.579 ; 8.579 ; 8.579 ; 8.579 ;
; addr[1]    ; led1[2]     ; 8.578 ; 8.578 ; 8.578 ; 8.578 ;
; addr[1]    ; led1[3]     ; 8.443 ; 8.443 ; 8.443 ; 8.443 ;
; addr[1]    ; led1[4]     ; 7.974 ; 7.974 ; 7.974 ; 7.974 ;
; addr[1]    ; led1[5]     ; 8.312 ; 8.312 ; 8.312 ; 8.312 ;
; addr[1]    ; led1[6]     ; 8.455 ; 8.455 ; 8.455 ; 8.455 ;
; addr[1]    ; led2[0]     ; 7.271 ; 7.271 ; 7.271 ; 7.271 ;
; addr[1]    ; led2[2]     ; 7.186 ; 7.186 ; 7.186 ; 7.186 ;
; addr[1]    ; led2[3]     ; 7.186 ; 7.186 ; 7.186 ; 7.186 ;
; addr[1]    ; led2[4]     ; 7.331 ; 7.331 ; 7.331 ; 7.331 ;
; addr[1]    ; led2[5]     ; 7.320 ; 7.320 ; 7.320 ; 7.320 ;
; addr[1]    ; led2[6]     ; 7.275 ; 7.275 ; 7.275 ; 7.275 ;
; addr[2]    ; led1[0]     ; 7.618 ; 7.618 ; 7.618 ; 7.618 ;
; addr[2]    ; led1[1]     ; 7.762 ; 7.762 ; 7.762 ; 7.762 ;
; addr[2]    ; led1[2]     ; 7.761 ; 7.761 ; 7.761 ; 7.761 ;
; addr[2]    ; led1[3]     ; 7.626 ; 7.626 ; 7.626 ; 7.626 ;
; addr[2]    ; led1[4]     ; 7.157 ; 7.157 ; 7.157 ; 7.157 ;
; addr[2]    ; led1[5]     ; 7.495 ; 7.495 ; 7.495 ; 7.495 ;
; addr[2]    ; led1[6]     ; 7.638 ; 7.638 ; 7.638 ; 7.638 ;
; addr[2]    ; led2[0]     ; 6.454 ; 6.454 ; 6.454 ; 6.454 ;
; addr[2]    ; led2[2]     ; 6.369 ; 6.369 ; 6.369 ; 6.369 ;
; addr[2]    ; led2[3]     ; 6.369 ; 6.369 ; 6.369 ; 6.369 ;
; addr[2]    ; led2[4]     ; 6.514 ; 6.514 ; 6.514 ; 6.514 ;
; addr[2]    ; led2[5]     ; 6.503 ; 6.503 ; 6.503 ; 6.503 ;
; addr[2]    ; led2[6]     ; 6.458 ; 6.188 ; 6.188 ; 6.458 ;
; addr[3]    ; led1[0]     ; 7.008 ; 7.008 ; 7.008 ; 7.008 ;
; addr[3]    ; led1[1]     ; 7.152 ; 7.152 ; 7.152 ; 7.152 ;
; addr[3]    ; led1[2]     ; 7.151 ; 7.151 ; 7.151 ; 7.151 ;
; addr[3]    ; led1[3]     ; 7.016 ; 7.016 ; 7.016 ; 7.016 ;
; addr[3]    ; led1[4]     ; 6.547 ; 6.547 ; 6.547 ; 6.547 ;
; addr[3]    ; led1[5]     ; 6.885 ; 6.885 ; 6.885 ; 6.885 ;
; addr[3]    ; led1[6]     ; 7.028 ; 7.028 ; 7.028 ; 7.028 ;
; addr[3]    ; led2[0]     ; 5.844 ; 5.844 ; 5.844 ; 5.844 ;
; addr[3]    ; led2[2]     ; 5.759 ; 5.759 ; 5.759 ; 5.759 ;
; addr[3]    ; led2[3]     ; 5.759 ; 5.759 ; 5.759 ; 5.759 ;
; addr[3]    ; led2[4]     ; 5.904 ; 5.904 ; 5.904 ; 5.904 ;
; addr[3]    ; led2[5]     ; 5.893 ; 5.893 ; 5.893 ; 5.893 ;
; addr[3]    ; led2[6]     ; 5.848 ; 5.848 ; 5.848 ; 5.848 ;
; addr[4]    ; led1[0]     ; 7.450 ; 7.450 ; 7.450 ; 7.450 ;
; addr[4]    ; led1[1]     ; 7.594 ; 7.594 ; 7.594 ; 7.594 ;
; addr[4]    ; led1[2]     ; 7.593 ; 7.593 ; 7.593 ; 7.593 ;
; addr[4]    ; led1[3]     ; 7.458 ; 7.458 ; 7.458 ; 7.458 ;
; addr[4]    ; led1[4]     ; 6.989 ; 6.989 ; 6.989 ; 6.989 ;
; addr[4]    ; led1[5]     ; 7.327 ; 7.327 ; 7.327 ; 7.327 ;
; addr[4]    ; led1[6]     ; 7.470 ; 7.470 ; 7.470 ; 7.470 ;
; addr[4]    ; led2[0]     ; 6.286 ; 6.286 ; 6.286 ; 6.286 ;
; addr[4]    ; led2[2]     ; 6.201 ; 6.201 ; 6.201 ; 6.201 ;
; addr[4]    ; led2[3]     ; 6.201 ; 6.201 ; 6.201 ; 6.201 ;
; addr[4]    ; led2[4]     ; 6.346 ; 6.346 ; 6.346 ; 6.346 ;
; addr[4]    ; led2[5]     ; 6.335 ; 6.335 ; 6.335 ; 6.335 ;
; addr[4]    ; led2[6]     ; 6.290 ; 5.775 ; 5.775 ; 6.290 ;
; addr[5]    ; led1[0]     ; 7.126 ; 7.126 ; 7.126 ; 7.126 ;
; addr[5]    ; led1[1]     ; 7.270 ; 7.270 ; 7.270 ; 7.270 ;
; addr[5]    ; led1[2]     ; 7.269 ; 7.269 ; 7.269 ; 7.269 ;
; addr[5]    ; led1[3]     ; 7.134 ; 7.134 ; 7.134 ; 7.134 ;
; addr[5]    ; led1[4]     ; 6.665 ; 6.665 ; 6.665 ; 6.665 ;
; addr[5]    ; led1[5]     ; 7.003 ; 7.003 ; 7.003 ; 7.003 ;
; addr[5]    ; led1[6]     ; 7.146 ; 7.146 ; 7.146 ; 7.146 ;
; addr[5]    ; led2[0]     ; 5.962 ; 5.962 ; 5.962 ; 5.962 ;
; addr[5]    ; led2[2]     ; 5.877 ; 5.877 ; 5.877 ; 5.877 ;
; addr[5]    ; led2[3]     ; 5.877 ; 5.877 ; 5.877 ; 5.877 ;
; addr[5]    ; led2[4]     ; 6.022 ; 6.022 ; 6.022 ; 6.022 ;
; addr[5]    ; led2[5]     ; 6.011 ; 6.011 ; 6.011 ; 6.011 ;
; addr[5]    ; led2[6]     ; 5.966 ; 5.406 ; 5.406 ; 5.966 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; addr[0]    ; led1[0]     ; 5.360 ; 5.360 ; 5.360 ; 5.360 ;
; addr[0]    ; led1[1]     ; 5.504 ; 5.504 ; 5.504 ; 5.504 ;
; addr[0]    ; led1[2]     ; 5.503 ; 5.503 ; 5.503 ; 5.503 ;
; addr[0]    ; led1[3]     ; 5.368 ; 5.368 ; 5.368 ; 5.368 ;
; addr[0]    ; led1[4]     ; 4.899 ; 4.899 ; 4.899 ; 4.899 ;
; addr[0]    ; led1[5]     ; 5.237 ; 5.237 ; 5.237 ; 5.237 ;
; addr[0]    ; led1[6]     ; 5.380 ; 5.380 ; 5.380 ; 5.380 ;
; addr[0]    ; led2[0]     ; 4.944 ; 4.944 ; 4.944 ; 4.944 ;
; addr[0]    ; led2[2]     ; 4.857 ; 4.857 ; 4.857 ; 4.857 ;
; addr[0]    ; led2[3]     ; 4.859 ; 4.859 ; 4.859 ; 4.859 ;
; addr[0]    ; led2[4]     ; 4.988 ; 4.988 ; 4.988 ; 4.988 ;
; addr[0]    ; led2[5]     ; 4.997 ; 4.997 ; 4.997 ; 4.997 ;
; addr[0]    ; led2[6]     ; 4.932 ; 4.932 ; 4.932 ; 4.932 ;
; addr[1]    ; led1[0]     ; 5.573 ; 5.573 ; 5.573 ; 5.573 ;
; addr[1]    ; led1[1]     ; 5.724 ; 5.724 ; 5.724 ; 5.724 ;
; addr[1]    ; led1[2]     ; 5.723 ; 5.723 ; 5.723 ; 5.723 ;
; addr[1]    ; led1[3]     ; 5.595 ; 5.595 ; 5.595 ; 5.595 ;
; addr[1]    ; led1[4]     ; 5.181 ; 5.181 ; 5.181 ; 5.181 ;
; addr[1]    ; led1[5]     ; 5.457 ; 5.457 ; 5.457 ; 5.457 ;
; addr[1]    ; led1[6]     ; 5.601 ; 5.601 ; 5.601 ; 5.601 ;
; addr[1]    ; led2[0]     ; 4.803 ; 4.803 ; 4.803 ; 4.803 ;
; addr[1]    ; led2[2]     ; 4.716 ; 4.716 ; 4.716 ; 4.716 ;
; addr[1]    ; led2[3]     ; 4.718 ; 4.718 ; 4.718 ; 4.718 ;
; addr[1]    ; led2[4]     ; 4.847 ; 4.847 ; 4.847 ; 4.847 ;
; addr[1]    ; led2[5]     ; 4.856 ; 4.856 ; 4.856 ; 4.856 ;
; addr[1]    ; led2[6]     ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; addr[2]    ; led1[0]     ; 4.740 ; 4.740 ; 4.740 ; 4.740 ;
; addr[2]    ; led1[1]     ; 4.891 ; 4.891 ; 4.891 ; 4.891 ;
; addr[2]    ; led1[2]     ; 4.887 ; 4.887 ; 4.887 ; 4.887 ;
; addr[2]    ; led1[3]     ; 4.764 ; 4.764 ; 4.764 ; 4.764 ;
; addr[2]    ; led1[4]     ; 4.342 ; 4.342 ; 4.342 ; 4.342 ;
; addr[2]    ; led1[5]     ; 4.621 ; 4.621 ; 4.621 ; 4.621 ;
; addr[2]    ; led1[6]     ; 4.765 ; 4.765 ; 4.765 ; 4.765 ;
; addr[2]    ; led2[0]     ; 4.318 ; 4.318 ; 4.318 ; 4.318 ;
; addr[2]    ; led2[2]     ; 4.230 ; 4.230 ; 4.230 ; 4.230 ;
; addr[2]    ; led2[3]     ; 4.233 ; 4.233 ; 4.233 ; 4.233 ;
; addr[2]    ; led2[4]     ; 4.375 ; 4.375 ; 4.375 ; 4.375 ;
; addr[2]    ; led2[5]     ; 4.367 ; 4.367 ; 4.367 ; 4.367 ;
; addr[2]    ; led2[6]     ; 4.320 ; 4.422 ; 4.422 ; 4.320 ;
; addr[3]    ; led1[0]     ; 4.599 ; 4.599 ; 4.599 ; 4.599 ;
; addr[3]    ; led1[1]     ; 4.748 ; 4.748 ; 4.748 ; 4.748 ;
; addr[3]    ; led1[2]     ; 4.746 ; 4.746 ; 4.746 ; 4.746 ;
; addr[3]    ; led1[3]     ; 4.622 ; 4.622 ; 4.622 ; 4.622 ;
; addr[3]    ; led1[4]     ; 4.161 ; 4.161 ; 4.161 ; 4.161 ;
; addr[3]    ; led1[5]     ; 4.481 ; 4.481 ; 4.481 ; 4.481 ;
; addr[3]    ; led1[6]     ; 4.626 ; 4.626 ; 4.626 ; 4.626 ;
; addr[3]    ; led2[0]     ; 4.069 ; 4.069 ; 4.069 ; 4.069 ;
; addr[3]    ; led2[2]     ; 3.981 ; 3.981 ; 3.981 ; 3.981 ;
; addr[3]    ; led2[3]     ; 3.984 ; 3.984 ; 3.984 ; 3.984 ;
; addr[3]    ; led2[4]     ; 4.126 ; 4.126 ; 4.126 ; 4.126 ;
; addr[3]    ; led2[5]     ; 4.118 ; 4.118 ; 4.118 ; 4.118 ;
; addr[3]    ; led2[6]     ; 4.182 ; 4.071 ; 4.071 ; 4.182 ;
; addr[4]    ; led1[0]     ; 4.547 ; 4.547 ; 4.547 ; 4.547 ;
; addr[4]    ; led1[1]     ; 4.696 ; 4.696 ; 4.696 ; 4.696 ;
; addr[4]    ; led1[2]     ; 4.694 ; 4.694 ; 4.694 ; 4.694 ;
; addr[4]    ; led1[3]     ; 4.570 ; 4.570 ; 4.570 ; 4.570 ;
; addr[4]    ; led1[4]     ; 4.241 ; 4.241 ; 4.241 ; 4.241 ;
; addr[4]    ; led1[5]     ; 4.429 ; 4.429 ; 4.429 ; 4.429 ;
; addr[4]    ; led1[6]     ; 4.574 ; 4.574 ; 4.574 ; 4.574 ;
; addr[4]    ; led2[0]     ; 4.121 ; 4.121 ; 4.121 ; 4.121 ;
; addr[4]    ; led2[2]     ; 4.033 ; 4.033 ; 4.033 ; 4.033 ;
; addr[4]    ; led2[3]     ; 4.036 ; 4.036 ; 4.036 ; 4.036 ;
; addr[4]    ; led2[4]     ; 4.178 ; 4.178 ; 4.178 ; 4.178 ;
; addr[4]    ; led2[5]     ; 4.170 ; 4.170 ; 4.170 ; 4.170 ;
; addr[4]    ; led2[6]     ; 4.139 ; 4.123 ; 4.123 ; 4.139 ;
; addr[5]    ; led1[0]     ; 4.708 ; 4.708 ; 4.708 ; 4.708 ;
; addr[5]    ; led1[1]     ; 4.859 ; 4.859 ; 4.859 ; 4.859 ;
; addr[5]    ; led1[2]     ; 4.858 ; 4.858 ; 4.858 ; 4.858 ;
; addr[5]    ; led1[3]     ; 4.730 ; 4.730 ; 4.730 ; 4.730 ;
; addr[5]    ; led1[4]     ; 4.316 ; 4.316 ; 4.316 ; 4.316 ;
; addr[5]    ; led1[5]     ; 4.592 ; 4.592 ; 4.592 ; 4.592 ;
; addr[5]    ; led1[6]     ; 4.736 ; 4.736 ; 4.736 ; 4.736 ;
; addr[5]    ; led2[0]     ; 4.237 ; 4.237 ; 4.237 ; 4.237 ;
; addr[5]    ; led2[2]     ; 4.150 ; 4.150 ; 4.150 ; 4.150 ;
; addr[5]    ; led2[3]     ; 4.152 ; 4.152 ; 4.152 ; 4.152 ;
; addr[5]    ; led2[4]     ; 4.281 ; 4.281 ; 4.281 ; 4.281 ;
; addr[5]    ; led2[5]     ; 4.290 ; 4.290 ; 4.290 ; 4.290 ;
; addr[5]    ; led2[6]     ; 4.225 ; 4.225 ; 4.225 ; 4.225 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.289    ; 0.215 ; N/A      ; N/A     ; -1.814              ;
;  clk             ; -5.289    ; 0.215 ; N/A      ; N/A     ; -1.814              ;
; Design-wide TNS  ; -1542.856 ; 0.0   ; 0.0      ; 0.0     ; -465.535            ;
;  clk             ; -1542.856 ; 0.000 ; N/A      ; N/A     ; -465.535            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; addr[*]   ; clk        ; 1.916 ; 1.916 ; Rise       ; clk             ;
;  addr[0]  ; clk        ; 1.916 ; 1.916 ; Rise       ; clk             ;
;  addr[1]  ; clk        ; 0.736 ; 0.736 ; Rise       ; clk             ;
;  addr[2]  ; clk        ; 0.258 ; 0.258 ; Rise       ; clk             ;
;  addr[3]  ; clk        ; 0.757 ; 0.757 ; Rise       ; clk             ;
;  addr[4]  ; clk        ; 0.697 ; 0.697 ; Rise       ; clk             ;
;  addr[5]  ; clk        ; 0.352 ; 0.352 ; Rise       ; clk             ;
; button    ; clk        ; 5.127 ; 5.127 ; Rise       ; clk             ;
; mode[*]   ; clk        ; 5.409 ; 5.409 ; Rise       ; clk             ;
;  mode[0]  ; clk        ; 5.409 ; 5.409 ; Rise       ; clk             ;
;  mode[1]  ; clk        ; 4.103 ; 4.103 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; addr[*]   ; clk        ; 0.764  ; 0.764  ; Rise       ; clk             ;
;  addr[0]  ; clk        ; 0.437  ; 0.437  ; Rise       ; clk             ;
;  addr[1]  ; clk        ; 0.325  ; 0.325  ; Rise       ; clk             ;
;  addr[2]  ; clk        ; 0.539  ; 0.539  ; Rise       ; clk             ;
;  addr[3]  ; clk        ; 0.664  ; 0.664  ; Rise       ; clk             ;
;  addr[4]  ; clk        ; 0.513  ; 0.513  ; Rise       ; clk             ;
;  addr[5]  ; clk        ; 0.764  ; 0.764  ; Rise       ; clk             ;
; button    ; clk        ; -2.179 ; -2.179 ; Rise       ; clk             ;
; mode[*]   ; clk        ; 0.510  ; 0.510  ; Rise       ; clk             ;
;  mode[0]  ; clk        ; 0.464  ; 0.464  ; Rise       ; clk             ;
;  mode[1]  ; clk        ; 0.510  ; 0.510  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; empty     ; clk        ; 9.891  ; 9.891  ; Rise       ; clk             ;
; full      ; clk        ; 10.778 ; 10.778 ; Rise       ; clk             ;
; led1[*]   ; clk        ; 21.371 ; 21.371 ; Rise       ; clk             ;
;  led1[0]  ; clk        ; 21.176 ; 21.176 ; Rise       ; clk             ;
;  led1[1]  ; clk        ; 21.371 ; 21.371 ; Rise       ; clk             ;
;  led1[2]  ; clk        ; 21.368 ; 21.368 ; Rise       ; clk             ;
;  led1[3]  ; clk        ; 21.158 ; 21.158 ; Rise       ; clk             ;
;  led1[4]  ; clk        ; 19.985 ; 19.985 ; Rise       ; clk             ;
;  led1[5]  ; clk        ; 20.846 ; 20.846 ; Rise       ; clk             ;
;  led1[6]  ; clk        ; 21.203 ; 21.203 ; Rise       ; clk             ;
; led2[*]   ; clk        ; 18.079 ; 18.079 ; Rise       ; clk             ;
;  led2[0]  ; clk        ; 18.005 ; 18.005 ; Rise       ; clk             ;
;  led2[2]  ; clk        ; 17.715 ; 17.715 ; Rise       ; clk             ;
;  led2[3]  ; clk        ; 17.723 ; 17.723 ; Rise       ; clk             ;
;  led2[4]  ; clk        ; 18.079 ; 18.079 ; Rise       ; clk             ;
;  led2[5]  ; clk        ; 18.068 ; 18.068 ; Rise       ; clk             ;
;  led2[6]  ; clk        ; 17.956 ; 17.956 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; empty     ; clk        ; 4.694 ; 4.694 ; Rise       ; clk             ;
; full      ; clk        ; 5.207 ; 5.207 ; Rise       ; clk             ;
; led1[*]   ; clk        ; 5.511 ; 5.511 ; Rise       ; clk             ;
;  led1[0]  ; clk        ; 5.903 ; 5.903 ; Rise       ; clk             ;
;  led1[1]  ; clk        ; 6.054 ; 6.054 ; Rise       ; clk             ;
;  led1[2]  ; clk        ; 6.053 ; 6.053 ; Rise       ; clk             ;
;  led1[3]  ; clk        ; 5.925 ; 5.925 ; Rise       ; clk             ;
;  led1[4]  ; clk        ; 5.511 ; 5.511 ; Rise       ; clk             ;
;  led1[5]  ; clk        ; 5.787 ; 5.787 ; Rise       ; clk             ;
;  led1[6]  ; clk        ; 5.931 ; 5.931 ; Rise       ; clk             ;
; led2[*]   ; clk        ; 5.432 ; 5.432 ; Rise       ; clk             ;
;  led2[0]  ; clk        ; 5.520 ; 5.520 ; Rise       ; clk             ;
;  led2[2]  ; clk        ; 5.432 ; 5.432 ; Rise       ; clk             ;
;  led2[3]  ; clk        ; 5.435 ; 5.435 ; Rise       ; clk             ;
;  led2[4]  ; clk        ; 5.577 ; 5.577 ; Rise       ; clk             ;
;  led2[5]  ; clk        ; 5.569 ; 5.569 ; Rise       ; clk             ;
;  led2[6]  ; clk        ; 5.522 ; 5.522 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; addr[0]    ; led1[0]     ; 21.039 ; 21.039 ; 21.039 ; 21.039 ;
; addr[0]    ; led1[1]     ; 21.234 ; 21.234 ; 21.234 ; 21.234 ;
; addr[0]    ; led1[2]     ; 21.231 ; 21.231 ; 21.231 ; 21.231 ;
; addr[0]    ; led1[3]     ; 21.021 ; 21.021 ; 21.021 ; 21.021 ;
; addr[0]    ; led1[4]     ; 19.848 ; 19.848 ; 19.848 ; 19.848 ;
; addr[0]    ; led1[5]     ; 20.709 ; 20.709 ; 20.709 ; 20.709 ;
; addr[0]    ; led1[6]     ; 21.066 ; 21.066 ; 21.066 ; 21.066 ;
; addr[0]    ; led2[0]     ; 17.868 ; 17.868 ; 17.868 ; 17.868 ;
; addr[0]    ; led2[2]     ; 17.578 ; 17.578 ; 17.578 ; 17.578 ;
; addr[0]    ; led2[3]     ; 17.586 ; 17.586 ; 17.586 ; 17.586 ;
; addr[0]    ; led2[4]     ; 17.942 ; 17.942 ; 17.942 ; 17.942 ;
; addr[0]    ; led2[5]     ; 17.931 ; 17.931 ; 17.931 ; 17.931 ;
; addr[0]    ; led2[6]     ; 17.748 ; 17.819 ; 17.819 ; 17.748 ;
; addr[1]    ; led1[0]     ; 20.752 ; 20.752 ; 20.752 ; 20.752 ;
; addr[1]    ; led1[1]     ; 20.947 ; 20.947 ; 20.947 ; 20.947 ;
; addr[1]    ; led1[2]     ; 20.944 ; 20.944 ; 20.944 ; 20.944 ;
; addr[1]    ; led1[3]     ; 20.734 ; 20.734 ; 20.734 ; 20.734 ;
; addr[1]    ; led1[4]     ; 19.561 ; 19.561 ; 19.561 ; 19.561 ;
; addr[1]    ; led1[5]     ; 20.422 ; 20.422 ; 20.422 ; 20.422 ;
; addr[1]    ; led1[6]     ; 20.779 ; 20.779 ; 20.779 ; 20.779 ;
; addr[1]    ; led2[0]     ; 17.581 ; 17.581 ; 17.581 ; 17.581 ;
; addr[1]    ; led2[2]     ; 17.291 ; 17.291 ; 17.291 ; 17.291 ;
; addr[1]    ; led2[3]     ; 17.299 ; 17.299 ; 17.299 ; 17.299 ;
; addr[1]    ; led2[4]     ; 17.655 ; 17.655 ; 17.655 ; 17.655 ;
; addr[1]    ; led2[5]     ; 17.644 ; 17.644 ; 17.644 ; 17.644 ;
; addr[1]    ; led2[6]     ; 17.532 ; 17.532 ; 17.532 ; 17.532 ;
; addr[2]    ; led1[0]     ; 18.953 ; 18.953 ; 18.953 ; 18.953 ;
; addr[2]    ; led1[1]     ; 19.148 ; 19.148 ; 19.148 ; 19.148 ;
; addr[2]    ; led1[2]     ; 19.145 ; 19.145 ; 19.145 ; 19.145 ;
; addr[2]    ; led1[3]     ; 18.935 ; 18.935 ; 18.935 ; 18.935 ;
; addr[2]    ; led1[4]     ; 17.762 ; 17.762 ; 17.762 ; 17.762 ;
; addr[2]    ; led1[5]     ; 18.623 ; 18.623 ; 18.623 ; 18.623 ;
; addr[2]    ; led1[6]     ; 18.980 ; 18.980 ; 18.980 ; 18.980 ;
; addr[2]    ; led2[0]     ; 15.782 ; 15.782 ; 15.782 ; 15.782 ;
; addr[2]    ; led2[2]     ; 15.492 ; 15.492 ; 15.492 ; 15.492 ;
; addr[2]    ; led2[3]     ; 15.500 ; 15.500 ; 15.500 ; 15.500 ;
; addr[2]    ; led2[4]     ; 15.856 ; 15.856 ; 15.856 ; 15.856 ;
; addr[2]    ; led2[5]     ; 15.845 ; 15.845 ; 15.845 ; 15.845 ;
; addr[2]    ; led2[6]     ; 15.733 ; 15.132 ; 15.132 ; 15.733 ;
; addr[3]    ; led1[0]     ; 17.408 ; 17.408 ; 17.408 ; 17.408 ;
; addr[3]    ; led1[1]     ; 17.603 ; 17.603 ; 17.603 ; 17.603 ;
; addr[3]    ; led1[2]     ; 17.600 ; 17.600 ; 17.600 ; 17.600 ;
; addr[3]    ; led1[3]     ; 17.390 ; 17.390 ; 17.390 ; 17.390 ;
; addr[3]    ; led1[4]     ; 16.217 ; 16.217 ; 16.217 ; 16.217 ;
; addr[3]    ; led1[5]     ; 17.078 ; 17.078 ; 17.078 ; 17.078 ;
; addr[3]    ; led1[6]     ; 17.435 ; 17.435 ; 17.435 ; 17.435 ;
; addr[3]    ; led2[0]     ; 14.237 ; 14.237 ; 14.237 ; 14.237 ;
; addr[3]    ; led2[2]     ; 13.947 ; 13.947 ; 13.947 ; 13.947 ;
; addr[3]    ; led2[3]     ; 13.955 ; 13.955 ; 13.955 ; 13.955 ;
; addr[3]    ; led2[4]     ; 14.311 ; 14.311 ; 14.311 ; 14.311 ;
; addr[3]    ; led2[5]     ; 14.300 ; 14.300 ; 14.300 ; 14.300 ;
; addr[3]    ; led2[6]     ; 14.188 ; 14.188 ; 14.188 ; 14.188 ;
; addr[4]    ; led1[0]     ; 18.425 ; 18.425 ; 18.425 ; 18.425 ;
; addr[4]    ; led1[1]     ; 18.620 ; 18.620 ; 18.620 ; 18.620 ;
; addr[4]    ; led1[2]     ; 18.617 ; 18.617 ; 18.617 ; 18.617 ;
; addr[4]    ; led1[3]     ; 18.407 ; 18.407 ; 18.407 ; 18.407 ;
; addr[4]    ; led1[4]     ; 17.234 ; 17.234 ; 17.234 ; 17.234 ;
; addr[4]    ; led1[5]     ; 18.095 ; 18.095 ; 18.095 ; 18.095 ;
; addr[4]    ; led1[6]     ; 18.452 ; 18.452 ; 18.452 ; 18.452 ;
; addr[4]    ; led2[0]     ; 15.254 ; 15.254 ; 15.254 ; 15.254 ;
; addr[4]    ; led2[2]     ; 14.964 ; 14.964 ; 14.964 ; 14.964 ;
; addr[4]    ; led2[3]     ; 14.972 ; 14.972 ; 14.972 ; 14.972 ;
; addr[4]    ; led2[4]     ; 15.328 ; 15.328 ; 15.328 ; 15.328 ;
; addr[4]    ; led2[5]     ; 15.317 ; 15.317 ; 15.317 ; 15.317 ;
; addr[4]    ; led2[6]     ; 15.205 ; 13.937 ; 13.937 ; 15.205 ;
; addr[5]    ; led1[0]     ; 17.613 ; 17.613 ; 17.613 ; 17.613 ;
; addr[5]    ; led1[1]     ; 17.808 ; 17.808 ; 17.808 ; 17.808 ;
; addr[5]    ; led1[2]     ; 17.805 ; 17.805 ; 17.805 ; 17.805 ;
; addr[5]    ; led1[3]     ; 17.595 ; 17.595 ; 17.595 ; 17.595 ;
; addr[5]    ; led1[4]     ; 16.422 ; 16.422 ; 16.422 ; 16.422 ;
; addr[5]    ; led1[5]     ; 17.283 ; 17.283 ; 17.283 ; 17.283 ;
; addr[5]    ; led1[6]     ; 17.640 ; 17.640 ; 17.640 ; 17.640 ;
; addr[5]    ; led2[0]     ; 14.442 ; 14.442 ; 14.442 ; 14.442 ;
; addr[5]    ; led2[2]     ; 14.152 ; 14.152 ; 14.152 ; 14.152 ;
; addr[5]    ; led2[3]     ; 14.160 ; 14.160 ; 14.160 ; 14.160 ;
; addr[5]    ; led2[4]     ; 14.516 ; 14.516 ; 14.516 ; 14.516 ;
; addr[5]    ; led2[5]     ; 14.505 ; 14.505 ; 14.505 ; 14.505 ;
; addr[5]    ; led2[6]     ; 14.393 ; 13.027 ; 13.027 ; 14.393 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; addr[0]    ; led1[0]     ; 5.360 ; 5.360 ; 5.360 ; 5.360 ;
; addr[0]    ; led1[1]     ; 5.504 ; 5.504 ; 5.504 ; 5.504 ;
; addr[0]    ; led1[2]     ; 5.503 ; 5.503 ; 5.503 ; 5.503 ;
; addr[0]    ; led1[3]     ; 5.368 ; 5.368 ; 5.368 ; 5.368 ;
; addr[0]    ; led1[4]     ; 4.899 ; 4.899 ; 4.899 ; 4.899 ;
; addr[0]    ; led1[5]     ; 5.237 ; 5.237 ; 5.237 ; 5.237 ;
; addr[0]    ; led1[6]     ; 5.380 ; 5.380 ; 5.380 ; 5.380 ;
; addr[0]    ; led2[0]     ; 4.944 ; 4.944 ; 4.944 ; 4.944 ;
; addr[0]    ; led2[2]     ; 4.857 ; 4.857 ; 4.857 ; 4.857 ;
; addr[0]    ; led2[3]     ; 4.859 ; 4.859 ; 4.859 ; 4.859 ;
; addr[0]    ; led2[4]     ; 4.988 ; 4.988 ; 4.988 ; 4.988 ;
; addr[0]    ; led2[5]     ; 4.997 ; 4.997 ; 4.997 ; 4.997 ;
; addr[0]    ; led2[6]     ; 4.932 ; 4.932 ; 4.932 ; 4.932 ;
; addr[1]    ; led1[0]     ; 5.573 ; 5.573 ; 5.573 ; 5.573 ;
; addr[1]    ; led1[1]     ; 5.724 ; 5.724 ; 5.724 ; 5.724 ;
; addr[1]    ; led1[2]     ; 5.723 ; 5.723 ; 5.723 ; 5.723 ;
; addr[1]    ; led1[3]     ; 5.595 ; 5.595 ; 5.595 ; 5.595 ;
; addr[1]    ; led1[4]     ; 5.181 ; 5.181 ; 5.181 ; 5.181 ;
; addr[1]    ; led1[5]     ; 5.457 ; 5.457 ; 5.457 ; 5.457 ;
; addr[1]    ; led1[6]     ; 5.601 ; 5.601 ; 5.601 ; 5.601 ;
; addr[1]    ; led2[0]     ; 4.803 ; 4.803 ; 4.803 ; 4.803 ;
; addr[1]    ; led2[2]     ; 4.716 ; 4.716 ; 4.716 ; 4.716 ;
; addr[1]    ; led2[3]     ; 4.718 ; 4.718 ; 4.718 ; 4.718 ;
; addr[1]    ; led2[4]     ; 4.847 ; 4.847 ; 4.847 ; 4.847 ;
; addr[1]    ; led2[5]     ; 4.856 ; 4.856 ; 4.856 ; 4.856 ;
; addr[1]    ; led2[6]     ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; addr[2]    ; led1[0]     ; 4.740 ; 4.740 ; 4.740 ; 4.740 ;
; addr[2]    ; led1[1]     ; 4.891 ; 4.891 ; 4.891 ; 4.891 ;
; addr[2]    ; led1[2]     ; 4.887 ; 4.887 ; 4.887 ; 4.887 ;
; addr[2]    ; led1[3]     ; 4.764 ; 4.764 ; 4.764 ; 4.764 ;
; addr[2]    ; led1[4]     ; 4.342 ; 4.342 ; 4.342 ; 4.342 ;
; addr[2]    ; led1[5]     ; 4.621 ; 4.621 ; 4.621 ; 4.621 ;
; addr[2]    ; led1[6]     ; 4.765 ; 4.765 ; 4.765 ; 4.765 ;
; addr[2]    ; led2[0]     ; 4.318 ; 4.318 ; 4.318 ; 4.318 ;
; addr[2]    ; led2[2]     ; 4.230 ; 4.230 ; 4.230 ; 4.230 ;
; addr[2]    ; led2[3]     ; 4.233 ; 4.233 ; 4.233 ; 4.233 ;
; addr[2]    ; led2[4]     ; 4.375 ; 4.375 ; 4.375 ; 4.375 ;
; addr[2]    ; led2[5]     ; 4.367 ; 4.367 ; 4.367 ; 4.367 ;
; addr[2]    ; led2[6]     ; 4.320 ; 4.422 ; 4.422 ; 4.320 ;
; addr[3]    ; led1[0]     ; 4.599 ; 4.599 ; 4.599 ; 4.599 ;
; addr[3]    ; led1[1]     ; 4.748 ; 4.748 ; 4.748 ; 4.748 ;
; addr[3]    ; led1[2]     ; 4.746 ; 4.746 ; 4.746 ; 4.746 ;
; addr[3]    ; led1[3]     ; 4.622 ; 4.622 ; 4.622 ; 4.622 ;
; addr[3]    ; led1[4]     ; 4.161 ; 4.161 ; 4.161 ; 4.161 ;
; addr[3]    ; led1[5]     ; 4.481 ; 4.481 ; 4.481 ; 4.481 ;
; addr[3]    ; led1[6]     ; 4.626 ; 4.626 ; 4.626 ; 4.626 ;
; addr[3]    ; led2[0]     ; 4.069 ; 4.069 ; 4.069 ; 4.069 ;
; addr[3]    ; led2[2]     ; 3.981 ; 3.981 ; 3.981 ; 3.981 ;
; addr[3]    ; led2[3]     ; 3.984 ; 3.984 ; 3.984 ; 3.984 ;
; addr[3]    ; led2[4]     ; 4.126 ; 4.126 ; 4.126 ; 4.126 ;
; addr[3]    ; led2[5]     ; 4.118 ; 4.118 ; 4.118 ; 4.118 ;
; addr[3]    ; led2[6]     ; 4.182 ; 4.071 ; 4.071 ; 4.182 ;
; addr[4]    ; led1[0]     ; 4.547 ; 4.547 ; 4.547 ; 4.547 ;
; addr[4]    ; led1[1]     ; 4.696 ; 4.696 ; 4.696 ; 4.696 ;
; addr[4]    ; led1[2]     ; 4.694 ; 4.694 ; 4.694 ; 4.694 ;
; addr[4]    ; led1[3]     ; 4.570 ; 4.570 ; 4.570 ; 4.570 ;
; addr[4]    ; led1[4]     ; 4.241 ; 4.241 ; 4.241 ; 4.241 ;
; addr[4]    ; led1[5]     ; 4.429 ; 4.429 ; 4.429 ; 4.429 ;
; addr[4]    ; led1[6]     ; 4.574 ; 4.574 ; 4.574 ; 4.574 ;
; addr[4]    ; led2[0]     ; 4.121 ; 4.121 ; 4.121 ; 4.121 ;
; addr[4]    ; led2[2]     ; 4.033 ; 4.033 ; 4.033 ; 4.033 ;
; addr[4]    ; led2[3]     ; 4.036 ; 4.036 ; 4.036 ; 4.036 ;
; addr[4]    ; led2[4]     ; 4.178 ; 4.178 ; 4.178 ; 4.178 ;
; addr[4]    ; led2[5]     ; 4.170 ; 4.170 ; 4.170 ; 4.170 ;
; addr[4]    ; led2[6]     ; 4.139 ; 4.123 ; 4.123 ; 4.139 ;
; addr[5]    ; led1[0]     ; 4.708 ; 4.708 ; 4.708 ; 4.708 ;
; addr[5]    ; led1[1]     ; 4.859 ; 4.859 ; 4.859 ; 4.859 ;
; addr[5]    ; led1[2]     ; 4.858 ; 4.858 ; 4.858 ; 4.858 ;
; addr[5]    ; led1[3]     ; 4.730 ; 4.730 ; 4.730 ; 4.730 ;
; addr[5]    ; led1[4]     ; 4.316 ; 4.316 ; 4.316 ; 4.316 ;
; addr[5]    ; led1[5]     ; 4.592 ; 4.592 ; 4.592 ; 4.592 ;
; addr[5]    ; led1[6]     ; 4.736 ; 4.736 ; 4.736 ; 4.736 ;
; addr[5]    ; led2[0]     ; 4.237 ; 4.237 ; 4.237 ; 4.237 ;
; addr[5]    ; led2[2]     ; 4.150 ; 4.150 ; 4.150 ; 4.150 ;
; addr[5]    ; led2[3]     ; 4.152 ; 4.152 ; 4.152 ; 4.152 ;
; addr[5]    ; led2[4]     ; 4.281 ; 4.281 ; 4.281 ; 4.281 ;
; addr[5]    ; led2[5]     ; 4.290 ; 4.290 ; 4.290 ; 4.290 ;
; addr[5]    ; led2[6]     ; 4.225 ; 4.225 ; 4.225 ; 4.225 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 9247     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 9247     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 1045  ; 1045 ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 4144  ; 4144 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Mar 12 15:43:47 2017
Info: Command: quartus_sta g07_stack -c g07_stack
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'g07_stack.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.289
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.289     -1542.856 clk 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814      -465.535 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.163
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.163      -615.049 clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -379.532 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 306 megabytes
    Info: Processing ended: Sun Mar 12 15:43:48 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


