
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2507.625 ; gain = 0.000 ; free physical = 1412 ; free virtual = 3921
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.100010 which will be rounded to 0.100 to ensure it is an integer multiple of 1 picosecond [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'design_1_proc_sys_reset_0_0'. The XDC file /home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'design_1_proc_sys_reset_0_0'. The XDC file /home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc will not be read for any cell of this module.
Parsing XDC File [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'design_1_proc_sys_reset_0_2'. The XDC file /home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'design_1_proc_sys_reset_0_2'. The XDC file /home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc will not be read for any cell of this module.
Parsing XDC File [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xdc] for cell 'design_1_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xdc] for cell 'design_1_i/axi_intc_0/U0'
Parsing XDC File [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0_clocks.xdc] for cell 'design_1_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/tindz/custom/custom.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0_clocks.xdc] for cell 'design_1_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2912.977 ; gain = 0.000 ; free physical = 1044 ; free virtual = 3623
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2912.977 ; gain = 628.828 ; free physical = 1044 ; free virtual = 3623
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2912.977 ; gain = 0.000 ; free physical = 1007 ; free virtual = 3589

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 3657160a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2912.977 ; gain = 0.000 ; free physical = 1006 ; free virtual = 3588

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 25 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7cbba955

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2994.523 ; gain = 0.000 ; free physical = 856 ; free virtual = 3437
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 271 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cabe956c

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2994.523 ; gain = 0.000 ; free physical = 856 ; free virtual = 3437
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 9 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: adc22fd8

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2994.523 ; gain = 0.000 ; free physical = 856 ; free virtual = 3437
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: adc22fd8

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2994.523 ; gain = 0.000 ; free physical = 856 ; free virtual = 3437
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: adc22fd8

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2994.523 ; gain = 0.000 ; free physical = 856 ; free virtual = 3437
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: adc22fd8

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2994.523 ; gain = 0.000 ; free physical = 856 ; free virtual = 3437
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             271  |                                              0  |
|  Constant propagation         |               0  |               9  |                                              0  |
|  Sweep                        |               0  |               2  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.523 ; gain = 0.000 ; free physical = 856 ; free virtual = 3437
Ending Logic Optimization Task | Checksum: d745b0c3

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2994.523 ; gain = 0.000 ; free physical = 856 ; free virtual = 3437

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d745b0c3

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2994.523 ; gain = 0.000 ; free physical = 856 ; free virtual = 3437

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d745b0c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.523 ; gain = 0.000 ; free physical = 856 ; free virtual = 3437

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.523 ; gain = 0.000 ; free physical = 856 ; free virtual = 3437
Ending Netlist Obfuscation Task | Checksum: d745b0c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.523 ; gain = 0.000 ; free physical = 856 ; free virtual = 3437
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/tindz/custom/custom.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tindz/custom/custom.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 4437.422 ; gain = 1434.895 ; free physical = 268 ; free virtual = 2564
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
WARNING: [Vivado_Tcl 4-1400] -ultrathreads option currently only supported on multi-SLR devices. Continuing placement in regular mode.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 255 ; free virtual = 2552
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ac1f5510

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 255 ; free virtual = 2552
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 255 ; free virtual = 2552

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a94324cf

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.48 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 249 ; free virtual = 2551

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27716d289

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 299 ; free virtual = 2554

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27716d289

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 299 ; free virtual = 2554
Phase 1 Placer Initialization | Checksum: 27716d289

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 299 ; free virtual = 2554

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 27b6010d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 290 ; free virtual = 2546

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 27b6010d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 281 ; free virtual = 2539

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 27b6010d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 241 ; free virtual = 2499

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 277099061

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 241 ; free virtual = 2499

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 277099061

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 241 ; free virtual = 2499
Phase 2.1.1 Partition Driven Placement | Checksum: 277099061

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 242 ; free virtual = 2501
Phase 2.1 Floorplanning | Checksum: 29d21688c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 242 ; free virtual = 2501

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 29d21688c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4437.422 ; gain = 0.000 ; free physical = 242 ; free virtual = 2501

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 8 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 3 existing cells and moved 0 existing cell
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 284 ; free virtual = 2513

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     3  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1ac7e5089

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 284 ; free virtual = 2512
Phase 2.3 Global Placement Core | Checksum: 24965ffc9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 269 ; free virtual = 2498
Phase 2 Global Placement | Checksum: 24965ffc9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 270 ; free virtual = 2499

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1eab7f045

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 272 ; free virtual = 2501

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 115bd275f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 264 ; free virtual = 2493

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 13b0e2fbf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 249 ; free virtual = 2479

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1f3de3b27

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 271 ; free virtual = 2485

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 19045600f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 247 ; free virtual = 2461
Phase 3.3 Small Shape DP | Checksum: 270dda723

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 290 ; free virtual = 2469

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1f30e8e1f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 290 ; free virtual = 2469

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1c8916a37

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 290 ; free virtual = 2469
Phase 3 Detail Placement | Checksum: 1c8916a37

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 290 ; free virtual = 2469

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1eeae498c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.367 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b25fe2b3

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 294 ; free virtual = 2473
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 176d36763

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 294 ; free virtual = 2473
Phase 4.1.1.1 BUFG Insertion | Checksum: 1eeae498c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 294 ; free virtual = 2473
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.367. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 294 ; free virtual = 2473
Phase 4.1 Post Commit Optimization | Checksum: 246f06969

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 294 ; free virtual = 2473
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 278 ; free virtual = 2457

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26f18e5d1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 282 ; free virtual = 2461

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26f18e5d1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 282 ; free virtual = 2461
Phase 4.3 Placer Reporting | Checksum: 26f18e5d1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 282 ; free virtual = 2461

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 282 ; free virtual = 2461

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 282 ; free virtual = 2461
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 266476699

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 282 ; free virtual = 2461
Ending Placer Task | Checksum: 16b0408e0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 282 ; free virtual = 2461
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 4444.449 ; gain = 7.027 ; free physical = 367 ; free virtual = 2546
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 360 ; free virtual = 2545
INFO: [Common 17-1381] The checkpoint '/home/tindz/custom/custom.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 333 ; free virtual = 2514
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 349 ; free virtual = 2531
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 2 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 343 ; free virtual = 2531
INFO: [Common 17-1381] The checkpoint '/home/tindz/custom/custom.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6774c28c ConstDB: 0 ShapeSum: db66c9ec RouteDB: 28287c68

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 195 ; free virtual = 2383
Phase 1 Build RT Design | Checksum: 1424b4b12

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 192 ; free virtual = 2382
Post Restoration Checksum: NetGraph: ff8afe7d NumContArr: b65dedce Constraints: 2ce07908 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1e2c96553

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 133 ; free virtual = 2323

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e2c96553

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 133 ; free virtual = 2323

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 153e58c89

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 306 ; free virtual = 2361

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e09c5548

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 317 ; free virtual = 2366
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.500  | TNS=0.000  | WHS=-0.027 | THS=-0.127 |

Phase 2 Router Initialization | Checksum: 1a23368a0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 316 ; free virtual = 2363

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1042
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 866
  Number of Partially Routed Nets     = 176
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a23368a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 319 ; free virtual = 2359
Phase 3 Initial Routing | Checksum: 21ef04873

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 300 ; free virtual = 2327

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.184  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 158916281

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 307 ; free virtual = 2324

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 15d2dba07

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 309 ; free virtual = 2322
Phase 4 Rip-up And Reroute | Checksum: 15d2dba07

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 308 ; free virtual = 2322

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15d2dba07

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 312 ; free virtual = 2326

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15d2dba07

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 312 ; free virtual = 2326
Phase 5 Delay and Skew Optimization | Checksum: 15d2dba07

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 312 ; free virtual = 2326

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e479deb1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 311 ; free virtual = 2325
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.184  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 210f40726

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 311 ; free virtual = 2325
Phase 6 Post Hold Fix | Checksum: 210f40726

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 311 ; free virtual = 2325

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0550298 %
  Global Horizontal Routing Utilization  = 0.0505503 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18853c0c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 313 ; free virtual = 2324

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18853c0c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 312 ; free virtual = 2323

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18853c0c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 313 ; free virtual = 2321

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.184  | TNS=0.000  | WHS=0.006  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18853c0c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 317 ; free virtual = 2325
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 404 ; free virtual = 2412

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 2 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 404 ; free virtual = 2412
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4444.449 ; gain = 0.000 ; free physical = 396 ; free virtual = 2409
INFO: [Common 17-1381] The checkpoint '/home/tindz/custom/custom.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tindz/custom/custom.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tindz/custom/custom.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 2 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/tindz/custom/custom.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Aug 21 07:59:10 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4493.477 ; gain = 0.000 ; free physical = 372 ; free virtual = 2321
INFO: [Common 17-206] Exiting Vivado at Sun Aug 21 07:59:10 2022...
