<html>
    <head>
    <style>
    table {border-collapse:collapse; table-layout:fixed; width:310px;}
    table td {border: none solid black; width:100px; word-wrap:break-word;}
    th {  background: #eee; }
    </style>
    </head>
    <body>
    <table style="text-align:left; width: 100%; border:1px solid #CCC;border:none;">
    <tr>
    
    <td align="left">
    <a href="http://www.ti.com/">
    <img alt="" src="data:image/gif;base64,R0lGODlhiAEyANUAAP///wAAAO0gJEBAQL+/v39/fxAQEO/v75+fn8/Pz9/f3/aPkTAwMCAgIHBwcI+Pj2BgYK+vr/rHyFBQUP7x8e4uMv3j5PR0dvJYW/m5uvNmafBKTe88P/zV1virrfedn/WChAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACwAAAAAiAEyAAAG/0CAcEgsGo/IpHLJbDqf0Kh0Sq1ar9isdsvter/gsHhMLpvPUslizW5L0PC4fE6v28ELgX7PX9z/gIGCg4RXeXyIfoWLjI2Oj2KHiHuKQxV7GpCam5ydhZKTApUAFn2ep6ipql6gk6MZfG+rs7S1tkStibh8FLe+v8CPuaZDHm3ByMnKdMOUy8/Q0WbNiBKlzpehslATAd7f4OHgDr/i3gPS6YzUfACwexnX2lEH5vbhDb8HEOEP6v+E2OnZAACUhXfzoCAAZ2DAAHMODYBLoA8cA4AYAwkUcAEAhj0VCobSs80JAwMPFBCp9+0iEQUFDJAr9w1dxpt1Nn4AkE0ABv+PIwWUbGKAohFwNosQcOkLKc6ncjZKoGCq56ShVZwOSUCgq9evXw8AABtWiAKyKotw7Zo2iQIEBQo8oHjAqBOtY7/aJbLWq9itcAsgUKnAbl+yYA8cQFy2yFm0asEqePy1rZHFkjEzrizkMIEjlNnm3fzVSILAcwHUtdMs5BAJfDIQ4eBKC14ADu6FQwCAgbkGRhFI/GaA90uLSQg8xNftbxO8w79FMMKPuNEIDcQ5zKdad78E2b1PMA5AeLjiRap7K74wHIQk6tcjSBBdt8tu4AoYaf8NAQHv4EwnxFLiMNANayP9NIRBQ1A1SUdZ3DYWgAFMMGB9TA34DQTODVH/QDh7DcGfPQI+V9MQByy3XogAPLCiELnpRtGI3rmkom4D/HVAeAEY0OEQLnpjVALiWIZifUUJkSKFacXYn2nS4UahNzPRKE6JXlAgwZZcdrnlBSONogFIRMA2SQW9YCEhANENANYDy6UVAUMdfhjAe0fwSKURCgyHklcOhIeniecQMSdDRipQ6ITeNOAfARE4MJw//DTwQFf49RgBAQjgp5KdVHaFgKTgDOpkUkf1SMSNAcxURJAnegjOo11FKpF+3YXzWRESGSBEdgNcSgCPDHT1gG/5KLqesAQE6s2gXpgZ1LSyDUGbHgoK0QyEV6ypIq5KoTSEkxUO8V8ADPwo/8Sh0fn66jcsusgdoQGgeq5FPy5anY9FHJAbOgakK+uiQizkz70B9KvnwPUmQTAArPJbhJ4NM4wqigPMK06SqzZMJLTfEsFPAqCy+OG8Xsgz7UgebAmAg3r4weVHI3GbVawdewOuWiXuGKBq4bEoBH4jkieEikjQJ/QRtyHcUhGLLnexiAEMWyfOQhRgIcJGkLsrqFMP8fBD9fljqHZEgJ0EeeZIfHTDWhcRMhETFID0EUqHAebKKwMgrQAZwNx3t1i/rbMTRBLnrzdm8+mNhTxamHMAjff7RNOP1wdt1N/syicARqrtGKPeGAFq1VkXTsTY9aqIMsQBNKAiqqIv4f8NA7615NxD6Cgm9zc7q7Yk40ioy4UFVvGNCEEG/T2tmqrPTUSxR5yee9hCBDkduZaR2wAEg1GBeQAFJP6Nq5y35EAERlavuobfUAfOX7Wniirvh3pDXuJ2Y11/wRc7h89wxjskSE9k4GiAA8J3hg4kT3l66MiY9BCSjegBeg8z3J2+8oBueO53iEpCdtxlPsoRwWnEGY/xHIa1c+mHRsZZlJUaBb4k/M9c4FBLqSzGwvs1jEdJqc7wKpa6230lAjEJoMc09zbsHRCHbVNhGTqwAQgiYifX8gkAJsg3DBJxCKwSxwdfUrbk7EkIuYtdEci1scrZroWHa1E4pkOw+Ij/owFY4uEREBaXuMRHYEX8ItS+WMARfYYl75ld2ryjRJuUkHywcyLwkGDH8xgtDBSoohVJIjg/ZHFwVvCWd8Y4OXStsDptgRXqiIAAioUjeCx8mAuHEJ+iPCwmuskjAG4Iv3s0oABXy+DqCNmwA0TnPXaiiCIZZo9GUm1WBTzCE4nwAFfOaooPXJmWYiM4UN5MmE+cEykLJg5XreR2x9nQESIVRm+0j2lwhOQQMtUjYUYqjQk03ftI1zZY8lIIrLPJ6RQALA3SrnAKYIAzgXQeQYJxkkpgZ9tW2IW9QZADItmDBZz3PMKBE6KsfGefYodPUgZJdg6JiOKUQIBqXpMJ/+Pb2QHwKcwTkqpzRfgn11SjSmjtcp8ACKhZEugNAS0zkFM7zSAvVklJxrEJBCiAnnT5BZXxLRNcFAAAOmBFL05tmklYDgHos9LpUcg441RSGmEJT1k+VUkU6x1V4YrTRdaUn0Qglzn/GVRiBhEfD70lUIc5NXo6VIOwXEwSZgrSMdBMeTvpAJc6IISNWjQoXjUCWJXkHDvhSZWS68w5+kjaNnXnknaV5xvdqtqt1AcdBODYEZw0Rp3m8EgT0aPj/DoEZX2jcUf96V2VBFCHMnaf01QUahnG1i94IBQaAEHysEKErPKhAheolkcdutmZmi1xbrtR46ozzvioxDfNdf/SclPFWraW0CYSWW+mQmTb+KWWiPkLwDvbAzJirmd3/gNqK4sbtgEeFnZvHUJ23DiuKJnhsQKoAGVfpskLKuGTeuCAB7iwprXu0TcqOS6WRrqeEEvkdVDcU4zcFK7/0steCX5mxfAzgRDxB8X/HFG/yiiE6DDASGQNAJai2cv+ChadfMoNru4aZKe2tsH1GmNsXWwGC1xLwkRA3h4mfIRuVmDDXGBJo9jbo5SmdDiSq06GYIQv/JhzkP/NbwPq5gB8rrdfyHmmT6m5KFXOuQAQ0BMpnbRmZhpJlQbYVX7rFZc6F26EE3OnWZHM5paYeQBpJMyYk3bXNO4ZAHKms53/4UABD3zAAkaQxAZQfYS/XSBNW0gATSeQlgQY9h4IiEAa8XhCmvpYlwdQJbpQaMkm6DocNQZ1dArwTgDww5HeMUAe31Kf8q3EPC0Zox0hQBHs4Mg5CsgUramWlAOcjnwKOAC2xQMAWX9j3EdYSFLPzWw86wY9gaCAVTBwgTas4bFg7oIDLu0Q4wyc4AivMcJXhfBLmwbhDnBAShxdk3o3oeHkIPidJ5CUCUQgAYFGygPUhQCI86XhRjh2owSk7gnoac6XLLmZjZborSB8Pg1H+GcOntI7w6lrN6fOxPE5AIsLwoJ6CDhUls50W1g1KKNoutSnforLjoQgVM+61jXxW/SrbP3rYC+E1RGB0bCb/ex16Dom0M72tp+BGlF3u9znroUKIyITdM+73quQyVBgfe+ADzwTKADhPcBa8IhP/BA+gOGdKP7xis8AG7QL+cpb/vKYz7zmN6+KIAAAOw=="/>
    </a>
    </td>
    </tr>
    <tr><td align="center"><h1>Closed Defects in Release</td></tr>
    </table>
    <table style="text-align: left; width: 100%;" border="1" cellpadding="2" cellspacing="2">
    <thead>
    <tr>
    <th align="center">ID</th>
    <th align="center">Summary</th>
    <th align="center">State</th>
    <th align="center">Reported In Release</th>
    <th align="center">Target Release</th>
    <th align="center">Workaround</th>
    <th align="center">Release Notes</th>
    </tr>
    </thead><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-3801?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-3801</a></td>
        <td>Linker crashes with INTERNAL ERROR (unhandled exception)</td>
        <td>Fixed</td>
        <td>ARM_16.9.4.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td> </td>
        <td>The linker experiences a segmentation fault when there is a reference from a debug section to a symbol without a section (for example, an absolute symbol).</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-3711?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-3711</a></td>
        <td>Uses of __strex intrinsics are deleted</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td> </td>
        <td>The compiler supports synchronization primitive intrinsics, but always deletes calls to __strex, __strexb, __strexh, and __strexd.
</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-3650?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-3650</a></td>
        <td>Linker crashes when printing module list to map file</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td>Add linker option --mapfile_contents=all,nomodules</td>
        <td>When creating a linker map file, and a summary of modules is written to the linker map file, and the entry point is undefined, the linker may crash.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-3617?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-3617</a></td>
        <td>gmtime incorrect when invoked in timezones east of GMT</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td>Set the timezone to 0 (UTC) until the fix is in place</td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-3597?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-3597</a></td>
        <td>ELF header field e_phoff should be 0 when no program header is present</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td> </td>
        <td>ELF header field e_phoff should be 0 when no program header is present, and ELF header field e_shoff should be 0 when no section headers are present.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-3591?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-3591</a></td>
        <td>When using fill value, linker may crash or hang</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td>Upgrade to 17.6.0.STS or higher</td>
        <td>When using a fill value on a memory range, the linker may get into a corrupted state and either crash or enter an infinite loop.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2373?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2373</a></td>
        <td>Internal linker error triggered by function alias</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td> </td>
        <td>Linker sometimes generates "Assertion failed" message and aborts.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2320?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2320</a></td>
        <td>ARM compiler fails to truncate scaled offset to byte</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td>Compile with --opt_level=off. This is not an optimization bug; however, the bug does not manifest at --opt_level=off.</td>
        <td>The compiler matches X[(unsigned char)(Y >> 16)] with an indexed addressing mode, but it can't because that doesn't truncate the array index to 8 bits.
</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2286?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2286</a></td>
        <td>palign(8) of .init_array messes up __TI_INITARRAY_Limit address</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.4.LTS</td>
        <td>In the linker command file, replace
 .init_array > FLASH, palign(8), fill = 0xffffffff
with the following GROUP statement:
GROUP
{
    .init_array
} > FLASH, palign(8)

The palign(8) on GROUP will ensure that any required padding is added after .init_array. However, both the size of .init_array and the value of __TI_INITARRAY_Limit remain unchanged.</td>
        <td>Applying palign(8) to .init_array caused __TI_INIT_ARRAY_Limit to be set to the end of .init_array including the padding. This broke RTS startup code responsible for calling constructors because the table of constructors now includes invalid data. This bug has been fixed and __TI_INIT_ARRAY_Limit is no longer affected by padding.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2257?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2257</a></td>
        <td>Using --no_stm may discard regsave debugging information</td>
        <td>Fixed</td>
        <td></td>
        <td>ARM_16.9.6.LTS</td>
        <td>Don't use --no_stm unless you are sure it is necessary</td>
        <td>When using the --no_stm silicon workaround option for Cortex-R4, some debugging information may be lost, leading to the debugger having trouble unwinding functions, and thus being unable to show the call stack.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2238?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2238</a></td>
        <td>Compiler incorrectly emits MISRA 10.1 for function argument</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td> </td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2214?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2214</a></td>
        <td>Compiler optimizes away function which calls assert</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.4.LTS</td>
        <td>Make sure there is some other visible effect in the function -- a call, a use of a volatile variable, something like that.</td>
        <td>A function whose only visible effect is to call assert() may be optimised away at --opt_level=0 or higher.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2209?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2209</a></td>
        <td>Link error with gcc debug information</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.4.LTS</td>
        <td>None</td>
        <td>When linking against GCC code, a project failed to build due to a relocation error, generating the message "fatal error #10232". Specifically, the problem was caused by debug information left in the GCC object file for eliminated comdat sections.  GCC puts debug information into a common section called .debug_info. Once the comdat section was eliminated, the debug symbol pointed to a deleted section, causing an error in the TI linker.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2143?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2143</a></td>
        <td>Anonymous struct in union causes type merging failure at -O4</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.4.LTS</td>
        <td>Do not use anonymous structs or unions; give all struct members a name, even if it is never used.</td>
        <td>Anonymous structs and unions are a GCC extension. They are members of a parent structure and have no names. You access the elements inside them as if they were direct members of the parent class.  If you have an anonymous struct or union inside a union and you use -O4 optimization, you may get the mistaken error "symbol so-and-so redeclared with incompatible type" at link time.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2119?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2119</a></td>
        <td>Stack usage assistant call graph misses callee relationship for some direct calls</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.3.LTS</td>
        <td> </td>
        <td>The Object File Display utility failed to detect function callees when generating call graph information for functions that contain nested blocks.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2113?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2113</a></td>
        <td>Hex utility mishandles space in directory name of output file</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.4.LTS</td>
        <td>Use directory names without spaces for output files.</td>
        <td>The hex utility did not correctly handle spaces in output directory and file names.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2098?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2098</a></td>
        <td>Temp filename collisions on Windows with many parallel invocations</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.3.LTS</td>
        <td> </td>
        <td>In some cases with a large number of compilations in parallel on Windows, the compiler could create temporary files with colliding names, resulting in strange compilation failures.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2060?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2060</a></td>
        <td>Even though option --buffer_diagnostics is not used, compiler issues diagnostic that says it is deprecated</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.3.LTS</td>
        <td>None</td>
        <td>The --buffer_diagnostics compiler option was deprecated as of MCU compilers v16.6.0.STS because this setting became the default behavior for the compiler.  However, the option was passed to the linker and the linker issued a remark stating the option was deprecated.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2053?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2053</a></td>
        <td>Compiler incorrectly reorders struct assign for small, volatile structs with bit-fields</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.2.LTS</td>
        <td>Use optimization level 0 or off (option --opt_level)</td>
        <td>For a very specific optimization, the optimizer may drop a volatile qualifier from a struct assignment.  In some cases, the compiler may later perform an incorrect optimization, most commonly incorrectly reordering volatile assignments.

This bug can only happen in a function compiled with optimization level 1 or higher which contains both of the following: 1) A struct assign where the destination is volatile, and the source is a known constant, and the struct contains a bit-field, and the struct is of size "int" or smaller.  2) Any bit-field access (read or write) other than as part of a struct assign or initialization expression.  That is, the name of the bit-field is present in the access expression.  Note that the optimizer can create this situation by inlining functions, so 1 and 2 might be in different functions in the source code.

Consider a tree x = y where x and y are of type struct S. If the value of y is known at compile time (e.g. a const value), the optimizer will try to turn the struct constant into an integer constant (possibly combining bit-fields) and rewrite the tree to look like this: "(unsigned *)x = 32;" However, if y is volatile, that should be "*(volatile unsigned *)x = 32;" Because the access is not volatile, instruction scheduling could cause this instruction to drift past nearby volatile accesses.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2050?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2050</a></td>
        <td>Use of -o4 causes linker XML map file to have missing input_file entries</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.2.LTS</td>
        <td> </td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2047?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2047</a></td>
        <td>CMSIS Core v5 is not compliant with TI ARM Compiler</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.2.LTS</td>
        <td>The __INLINE macro in the TI compiler RTS linkage.h is no longer used and can be removed.</td>
        <td>CMSIS v5 defines the macro __INLINE, which interferes with the TI compiler RTS definition of the same macro in linkage.h.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2025?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2025</a></td>
        <td>Linker crash message incorrectly suggests submitting a preprocessed file</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.3.LTS</td>
        <td> </td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-2010?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-2010</a></td>
        <td>Decomp error involving packed class</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.2.LTS</td>
        <td> </td>
        <td>Fixed an issue that could result in a "Decomposition error" abort of the compiler.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-1979?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-1979</a></td>
        <td>Statements before declarations with no white space (aggravated by macros) may cause incorrect parser error</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td>Do not start any statement in the left-most column
Rearrange your code so that there are no statements before declarations.</td>
        <td>C99 and C++ allow statements before declarations in functions.  This is not allowed by the C89 language, but as an extension, the TI compiler allows such statements in relaxed mode.  However, in certain circumstances, the compiler may emit the 'error: expected "}"' for otherwise legal code which has statements before declarations.

This problem can only occur in relaxed C89 mode (which is the default mode), and 1) you have a function with statements that start in the left-most column, or 2) you use macros where the macro body contains C code with statements before declarations.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-1976?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-1976</a></td>
        <td>Value of __cplusplus is wrong</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.2.LTS</td>
        <td>If possible, use the -ps or --strict_ansi options. This mode will use the strict definition of __cplusplus, which is 199711L.</td>
        <td>Our parser mimicked G++ behavior for the value of this macro in relaxed ANSI mode.  This reproduced a bug in G++ versions v.4.7 and v.4.3 that has since been fixed.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-1703?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-1703</a></td>
        <td>Designated initializer plus struct hack hangs compiler</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.1.LTS</td>
        <td>Avoiding using string constants to initialize objects with flexible array members. Instead, use a brace-initialized array. For example:

struct { int a; char b[]; } mystruct = {0, {'h', 'e', 'l', 'l', 'o'} };</td>
        <td>Fixed a compiler hang caused by initializing flexible array members with string constants.

struct {int a; char b[]; } mystruct = {0, "hello"} /* Would cause the compiler to hang and/or crash */</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-1656?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-1656</a></td>
        <td>Using --gen_profile_info does not work with -o4</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.4.LTS</td>
        <td>Lower the optimization level to -o3.</td>
        <td>Previously, link time optimization failed when profiling options --gen_profile_info and use_profile_info were specified in combination with the --opt_level=4 option. The errors were because profiling options were not supported when used in combination with --opt_level=4.

Application profiling during whole program optimization is now supported. Profiling options --gen_profile_info and --use_profile_info may now be combined with --opt_level=4.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-1640?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-1640</a></td>
        <td>MISRA 19.1 misreported: #include statements should only be preceded by other preprocessor directives</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.1.LTS</td>
        <td>No practical workaround</td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-1639?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-1639</a></td>
        <td>MISRA-C:2004 17.6/R false positive when assigning local struct member to static struct member</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.4.LTS</td>
        <td> </td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-1634?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-1634</a></td>
        <td>MISRA 7.1 misreported: octal tokens in token paste</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.1.LTS</td>
        <td>No practical workaround</td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-1632?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-1632</a></td>
        <td>MISRA 15.2 misreported: switch clause unconditional break</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.1.LTS</td>
        <td>Put an explicit break at the end of the compound statement</td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-1555?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-1555</a></td>
        <td>Incorrect result for ullong expression passed to abs</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.1.LTS</td>
        <td>Use llabs instead of abs</td>
        <td>abs(x-y) may compute an incorrect result when x and y are unsigned long long variables.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-1517?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-1517</a></td>
        <td>#pragma FUNCTION_OPTIONS meaningless unless at least -o0 is used</td>
        <td>Fixed</td>
        <td></td>
        <td>ARM_16.9.0.LTS</td>
        <td> </td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-1429?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-1429</a></td>
        <td>Software pipelined loop generates different results than loop not pipelined</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.0.LTS</td>
        <td>Avoid unsigned expressions in subscripts or in computing subscripts, or compile with -o1 or -o0.</td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/SDSCM00052814?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>SDSCM00052814</a></td>
        <td>TMS570LC4357 ECC algorithm not supported</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.1.LTS</td>
        <td>There is a backdoor in the implementation that you can use to realize this new algorithm.  Use this algorithm specification:

ECC {
algo_name : address_mask = 0xffffffff
            hamming_mask = /* address */
                           0x53aaa750, 0xeb45d688,
                           0xa6d54da8, 0x9e353c68,
                           0x7e0cfc18, 0xfe03fc00,
                           0x01fffc00, 0xfe0003f8,
                           /* upper */
                           0x2E4B2E4B, 0x57155715,
                           0x99A699A6, 0xE338E338,
                           0xFCC0FCC0, 0x00FF00FF,
                           0xFF0000FF, 0xFF0000FF,
                           /* lower */
                           0xD1B4D1B4, 0x57155715,
                           0x99A699A6, 0xE338E338,
                           0xFCC0FCC0, 0x00FF00FF,
                           0xFF0000FF, 0x00FFFF00,
            parity_mask = 0x0c
            mirroring = F021
}

If you value your sanity, do not ask where the constants come from.</td>
        <td>Some devices, such as TMS570LC4357 Hercules, have a FLASH bank in high memory, and ECC uses the high bits of the address in the ECC calculation.  Therefore, we need to extend the participating address bits mask in the linker-generated ECC handling.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-1333?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-1333</a></td>
        <td>Structure assignment causes compiler to fail with INTERNAL ERROR: Decomposition error</td>
        <td>Fixed</td>
        <td></td>
        <td>ARM_16.9.0.LTS</td>
        <td>Replace struct assignments involving packed structures with a memcpy() call to copy the contents of the RHS of the struct assign to the LHS.</td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-1312?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-1312</a></td>
        <td>RTS header errno.h no longer defines POSIX macros like EFAULT</td>
        <td>Fixed</td>
        <td></td>
        <td>ARM_16.9.1.LTS</td>
        <td> </td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/CODEGEN-1287?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>CODEGEN-1287</a></td>
        <td>Compiler and documentation disagree on default for --enum_type</td>
        <td>Fixed</td>
        <td></td>
        <td>ARM_16.9.0.LTS</td>
        <td> </td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/SDSCM00040386?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>SDSCM00040386</a></td>
        <td>Remove -olength option from hex utility's help summary and Users Guides</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.0.LTS</td>
        <td> </td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/SDSCM00052902?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>SDSCM00052902</a></td>
        <td>Assembler incorrectly issues error message: Address must be of a non-global defined in the current section</td>
        <td>Fixed</td>
        <td></td>
        <td>ARM_16.9.0.LTS</td>
        <td>The suggested workaround is to go back to 15.12.3.LTS until the next ARM compiler release is available.

Alternately, alter the code such that the target label is a non-global symbol defined in the same section as the branch.  If the symbol must be global, add a second non-global label such as fake_label and change the branch to "B fake_label".</td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/SDSCM00052734?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>SDSCM00052734</a></td>
        <td>Internal error in trampoline generation when user defines data symbol named "signal"</td>
        <td>Fixed</td>
        <td></td>
        <td>ARM_16.9.0.LTS</td>
        <td>It is a user error to have two different objects in the system with the same name.  Rename one of the objects.</td>
        <td> </td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/SDSCM00051485?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>SDSCM00051485</a></td>
        <td>Incorrect reordering of nested op= with ++</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.0.LTS</td>
        <td>Don't embed "X op= Y++" under another assignment operator.</td>
        <td>An expression like "a += b += c++" will produce the wrong answer.  The problem is specific to sub-expressions of the form "X op= Y++" that occur under another assignment operator.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/SDSCM00051067?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>SDSCM00051067</a></td>
        <td>Width-modified LDR/STREX instructions should be rejected on V6</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td> </td>
        <td>While LDREX and STREX are available on v6, all of the other EX instructions aren't available until v6k, which we do not support. For TI hardware, we begin to support these instructions in v7. The assembler should reject the instructions LDREXH, LDREXB, LDREXD, STREXH, STREXB, and STREXD for v6, including v6M0. We already treat CLREX correct and reject it for v6.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/SDSCM00051066?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>SDSCM00051066</a></td>
        <td>Should reject MLS on pre-Thumb-2 devices</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td> </td>
        <td>MLS is a Thumb2 instruction; it should be rejected on earlier architectures, including Cortex-M0</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/SDSCM00046352?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>SDSCM00046352</a></td>
        <td>Disassembler fails to emit certain instructions in UAL form</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td> </td>
        <td>For certain instructions combining the S flag and a condition code, UAL requires the S to appear before the condition code, but the disassembler puts it afterward, in the pre-UAL style.
</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/SDSCM00043334?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>SDSCM00043334</a></td>
        <td>Should reject illegal MOVS instruction which cannot set status</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td> </td>
        <td>The assembler accepts instructions like "MOVS R0, R10" in thumb mode, but should not.  There is no instruction which can perform this move while setting the status bits.</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/SDSCM00037227?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>SDSCM00037227</a></td>
        <td>Bad disassembly for VMRS APSR_nzcv, FPSCR</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td> </td>
        <td>The ARM disassembler mistakenly disassembles "VMRS APSR_nzcv, FPSCR" as "VMRS PC, FPSCR"</td>
        </tr><tr>
        <td><a href=https://cqweb.ext.ti.com/cqweb/restapi/SDO-Web/SDOWP/RECORD/SDSCM00037086?format=HTML&noframes=true&recordType=IncidentReport&loginId=readonly&password=readonly>SDSCM00037086</a></td>
        <td>ARM assembler allows incorrect VFP registers for some instructions on D16 VFP architectures</td>
        <td>Fixed</td>
        <td>ARM_16.9.0.LTS</td>
        <td>ARM_16.9.6.LTS</td>
        <td> </td>
        <td>For devices with VFP D16, the assembler should not allow instructions using registers D16-D31, but it does.</td>
        </tr></table>
    <br>
    <b>Generated on Mon Oct 23 17:13:43 2017 </b>
    </body>
    </html>
