# Multiplication-through-repeated-Addition(MTRA)
# MTRA Datapath

This repository contains Verilog modules for an MTRA datapath.

## Module List

- `MTRA_datapath.v`: Main datapath module
- `reg1.v`: Register 1 module
- `reg2.v`: Register 2 module
- `counter.v`: Counter module
- `add.v`: Adder module
- `eqz.v`: Comparator module

## Description

The `MTRA_datapath` module connects the other modules to create a datapath for MTRA operations.

### MTRA Datapath
![image](https://github.com/Nirvan-Mishra-09/Multiplication-through-repeated-Addition/assets/127642231/49463a28-a23d-4ff0-b897-dd6929a53dad)
