-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
-- Date        : Sun Jul 13 18:52:14 2025
-- Host        : nisitha-laptop running 64-bit Ubuntu 22.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/dbfs_converter_0_sim_netlist.vhdl
-- Design      : dbfs_converter_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dbfs_converter_0_dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \log_sum_reg_2618_pp0_iter15_reg_reg[33]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    log_sum_reg_2618_pp0_iter15_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    a_reg_2628_pp0_iter14_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dbfs_converter_0_dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud : entity is "dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud";
end dbfs_converter_0_dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud;

architecture STRUCTURE of dbfs_converter_0_dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud is
  signal \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \q0[0]_i_1_n_0\ : STD_LOGIC;
  signal \q0[10]_i_1_n_0\ : STD_LOGIC;
  signal \q0[11]_i_1_n_0\ : STD_LOGIC;
  signal \q0[12]_i_1_n_0\ : STD_LOGIC;
  signal \q0[13]_i_1_n_0\ : STD_LOGIC;
  signal \q0[14]_i_1_n_0\ : STD_LOGIC;
  signal \q0[15]_i_1_n_0\ : STD_LOGIC;
  signal \q0[16]_i_1_n_0\ : STD_LOGIC;
  signal \q0[17]_i_1_n_0\ : STD_LOGIC;
  signal \q0[18]_i_1_n_0\ : STD_LOGIC;
  signal \q0[19]_i_1_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1_n_0\ : STD_LOGIC;
  signal \q0[20]_i_1_n_0\ : STD_LOGIC;
  signal \q0[22]_i_1_n_0\ : STD_LOGIC;
  signal \q0[23]_i_1_n_0\ : STD_LOGIC;
  signal \q0[24]_i_1_n_0\ : STD_LOGIC;
  signal \q0[25]_i_1_n_0\ : STD_LOGIC;
  signal \q0[26]_i_1_n_0\ : STD_LOGIC;
  signal \q0[27]_i_1_n_0\ : STD_LOGIC;
  signal \q0[29]_i_1_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1_n_0\ : STD_LOGIC;
  signal \q0[30]_i_1_n_0\ : STD_LOGIC;
  signal \q0[31]_i_1_n_0\ : STD_LOGIC;
  signal \q0[32]_i_1_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1_n_0\ : STD_LOGIC;
  signal \q0[8]_i_1_n_0\ : STD_LOGIC;
  signal \q0[9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \q0[10]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q0[11]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q0[12]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q0[13]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q0[14]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \q0[15]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \q0[16]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q0[17]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q0[18]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q0[19]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \q0[20]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \q0[22]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q0[23]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q0[24]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q0[25]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q0[26]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \q0[27]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q0[30]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \q0[31]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \q0[32]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \q0[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q0[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q0[5]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q0[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q0[8]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q0[9]_i_1\ : label is "soft_lutpair6";
begin
  log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(32 downto 0) <= \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(32 downto 0);
\q0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6236"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(1),
      I3 => a_reg_2628_pp0_iter14_reg(0),
      O => \q0[0]_i_1_n_0\
    );
\q0[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0F4"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(1),
      I3 => a_reg_2628_pp0_iter14_reg(0),
      O => \q0[10]_i_1_n_0\
    );
\q0[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC66"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(0),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[11]_i_1_n_0\
    );
\q0[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"862A"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(1),
      I3 => a_reg_2628_pp0_iter14_reg(0),
      O => \q0[12]_i_1_n_0\
    );
\q0[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF80"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(0),
      I2 => a_reg_2628_pp0_iter14_reg(2),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[13]_i_1_n_0\
    );
\q0[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0878"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(0),
      I1 => a_reg_2628_pp0_iter14_reg(3),
      I2 => a_reg_2628_pp0_iter14_reg(2),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[14]_i_1_n_0\
    );
\q0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E06"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(1),
      I3 => a_reg_2628_pp0_iter14_reg(0),
      O => \q0[15]_i_1_n_0\
    );
\q0[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF60"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(0),
      I1 => a_reg_2628_pp0_iter14_reg(1),
      I2 => a_reg_2628_pp0_iter14_reg(3),
      I3 => a_reg_2628_pp0_iter14_reg(2),
      O => \q0[16]_i_1_n_0\
    );
\q0[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEC2"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(0),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[17]_i_1_n_0\
    );
\q0[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2488"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(0),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[18]_i_1_n_0\
    );
\q0[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4A02"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(0),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[19]_i_1_n_0\
    );
\q0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF30"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(1),
      I2 => a_reg_2628_pp0_iter14_reg(2),
      I3 => a_reg_2628_pp0_iter14_reg(0),
      O => \q0[1]_i_1_n_0\
    );
\q0[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"800A"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(0),
      I2 => a_reg_2628_pp0_iter14_reg(2),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[20]_i_1_n_0\
    );
\q0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(2),
      I1 => a_reg_2628_pp0_iter14_reg(0),
      I2 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[22]_i_1_n_0\
    );
\q0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(2),
      I1 => a_reg_2628_pp0_iter14_reg(0),
      I2 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[23]_i_1_n_0\
    );
\q0[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C6A"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(1),
      I3 => a_reg_2628_pp0_iter14_reg(0),
      O => \q0[24]_i_1_n_0\
    );
\q0[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"680A"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(0),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[25]_i_1_n_0\
    );
\q0[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A228"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(1),
      I3 => a_reg_2628_pp0_iter14_reg(0),
      O => \q0[26]_i_1_n_0\
    );
\q0[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(0),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[27]_i_1_n_0\
    );
\q0[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(0),
      O => \q0[29]_i_1_n_0\
    );
\q0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2CB6"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(1),
      I3 => a_reg_2628_pp0_iter14_reg(0),
      O => \q0[2]_i_1_n_0\
    );
\q0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(0),
      I1 => a_reg_2628_pp0_iter14_reg(3),
      I2 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[30]_i_1_n_0\
    );
\q0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(1),
      I1 => a_reg_2628_pp0_iter14_reg(0),
      I2 => a_reg_2628_pp0_iter14_reg(3),
      I3 => a_reg_2628_pp0_iter14_reg(2),
      O => \q0[31]_i_1_n_0\
    );
\q0[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(0),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[32]_i_1_n_0\
    );
\q0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5970"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(1),
      I3 => a_reg_2628_pp0_iter14_reg(0),
      O => \q0[3]_i_1_n_0\
    );
\q0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDCA"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(0),
      I2 => a_reg_2628_pp0_iter14_reg(2),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[4]_i_1_n_0\
    );
\q0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9936"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(0),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[5]_i_1_n_0\
    );
\q0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"06B4"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(1),
      I3 => a_reg_2628_pp0_iter14_reg(0),
      O => \q0[6]_i_1_n_0\
    );
\q0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60BA"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(0),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[7]_i_1_n_0\
    );
\q0[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5518"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(0),
      I2 => a_reg_2628_pp0_iter14_reg(2),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[8]_i_1_n_0\
    );
\q0[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8D4"
    )
        port map (
      I0 => a_reg_2628_pp0_iter14_reg(3),
      I1 => a_reg_2628_pp0_iter14_reg(2),
      I2 => a_reg_2628_pp0_iter14_reg(0),
      I3 => a_reg_2628_pp0_iter14_reg(1),
      O => \q0[9]_i_1_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[0]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[10]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[11]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[12]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[13]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[14]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[15]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[16]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[17]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[18]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[19]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[1]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[20]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => a_reg_2628_pp0_iter14_reg(1),
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[22]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[23]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[24]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[25]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[26]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[27]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => a_reg_2628_pp0_iter14_reg(3),
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[29]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[2]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[30]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[31]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(31),
      R => '0'
    );
\q0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[32]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(32),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[3]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[4]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[5]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[6]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[7]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[8]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => \q0[9]_i_1_n_0\,
      Q => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(9),
      R => '0'
    );
tmp_product_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(3),
      I1 => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(32),
      I2 => log_sum_reg_2618_pp0_iter15_reg(2),
      I3 => log_sum_reg_2618_pp0_iter15_reg(4),
      O => \log_sum_reg_2618_pp0_iter15_reg_reg[33]\(1)
    );
tmp_product_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EF0F0E1"
    )
        port map (
      I0 => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(31),
      I1 => log_sum_reg_2618_pp0_iter15_reg(1),
      I2 => log_sum_reg_2618_pp0_iter15_reg(3),
      I3 => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(32),
      I4 => log_sum_reg_2618_pp0_iter15_reg(2),
      O => \log_sum_reg_2618_pp0_iter15_reg_reg[33]\(0)
    );
tmp_product_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => Q(1),
      I1 => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(31),
      I2 => log_sum_reg_2618_pp0_iter15_reg(1),
      I3 => Q(0),
      I4 => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(30),
      I5 => log_sum_reg_2618_pp0_iter15_reg(0),
      O => S(0)
    );
tmp_product_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(1),
      I1 => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(31),
      I2 => log_sum_reg_2618_pp0_iter15_reg(2),
      I3 => \^log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0\(32),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dbfs_converter_0_dbfs_converter_mul_30ns_6ns_36_2_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    sub_ln158_fu_2201_p2 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    select_ln156_reg_2655_pp0_iter9_reg : in STD_LOGIC_VECTOR ( 38 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    buff0_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dbfs_converter_0_dbfs_converter_mul_30ns_6ns_36_2_1 : entity is "dbfs_converter_mul_30ns_6ns_36_2_1";
end dbfs_converter_0_dbfs_converter_mul_30ns_6ns_36_2_1;

architecture STRUCTURE of dbfs_converter_0_dbfs_converter_mul_30ns_6ns_36_2_1 is
  signal buff0_reg_i_10_n_0 : STD_LOGIC;
  signal buff0_reg_i_11_n_0 : STD_LOGIC;
  signal buff0_reg_i_12_n_0 : STD_LOGIC;
  signal buff0_reg_i_13_n_0 : STD_LOGIC;
  signal buff0_reg_i_14_n_0 : STD_LOGIC;
  signal buff0_reg_i_15_n_0 : STD_LOGIC;
  signal buff0_reg_i_16_n_0 : STD_LOGIC;
  signal buff0_reg_i_17_n_0 : STD_LOGIC;
  signal buff0_reg_i_18_n_0 : STD_LOGIC;
  signal buff0_reg_i_19_n_0 : STD_LOGIC;
  signal buff0_reg_i_1_n_2 : STD_LOGIC;
  signal buff0_reg_i_1_n_3 : STD_LOGIC;
  signal buff0_reg_i_20_n_0 : STD_LOGIC;
  signal buff0_reg_i_21_n_0 : STD_LOGIC;
  signal buff0_reg_i_22_n_0 : STD_LOGIC;
  signal buff0_reg_i_23_n_0 : STD_LOGIC;
  signal buff0_reg_i_24_n_0 : STD_LOGIC;
  signal buff0_reg_i_25_n_0 : STD_LOGIC;
  signal buff0_reg_i_26_n_0 : STD_LOGIC;
  signal buff0_reg_i_27_n_0 : STD_LOGIC;
  signal buff0_reg_i_28_n_0 : STD_LOGIC;
  signal buff0_reg_i_29_n_0 : STD_LOGIC;
  signal buff0_reg_i_2_n_0 : STD_LOGIC;
  signal buff0_reg_i_2_n_1 : STD_LOGIC;
  signal buff0_reg_i_2_n_2 : STD_LOGIC;
  signal buff0_reg_i_2_n_3 : STD_LOGIC;
  signal buff0_reg_i_30_n_0 : STD_LOGIC;
  signal buff0_reg_i_31_n_0 : STD_LOGIC;
  signal buff0_reg_i_32_n_0 : STD_LOGIC;
  signal buff0_reg_i_33_n_0 : STD_LOGIC;
  signal buff0_reg_i_34_n_0 : STD_LOGIC;
  signal buff0_reg_i_35_n_0 : STD_LOGIC;
  signal buff0_reg_i_36_n_0 : STD_LOGIC;
  signal buff0_reg_i_37_n_0 : STD_LOGIC;
  signal buff0_reg_i_38_n_0 : STD_LOGIC;
  signal buff0_reg_i_39_n_0 : STD_LOGIC;
  signal buff0_reg_i_3_n_0 : STD_LOGIC;
  signal buff0_reg_i_3_n_1 : STD_LOGIC;
  signal buff0_reg_i_3_n_2 : STD_LOGIC;
  signal buff0_reg_i_3_n_3 : STD_LOGIC;
  signal buff0_reg_i_40_n_0 : STD_LOGIC;
  signal buff0_reg_i_41_n_0 : STD_LOGIC;
  signal buff0_reg_i_42_n_0 : STD_LOGIC;
  signal buff0_reg_i_43_n_0 : STD_LOGIC;
  signal buff0_reg_i_44_n_0 : STD_LOGIC;
  signal buff0_reg_i_45_n_0 : STD_LOGIC;
  signal buff0_reg_i_46_n_0 : STD_LOGIC;
  signal buff0_reg_i_47_n_0 : STD_LOGIC;
  signal buff0_reg_i_48_n_0 : STD_LOGIC;
  signal buff0_reg_i_49_n_0 : STD_LOGIC;
  signal buff0_reg_i_4_n_0 : STD_LOGIC;
  signal buff0_reg_i_4_n_1 : STD_LOGIC;
  signal buff0_reg_i_4_n_2 : STD_LOGIC;
  signal buff0_reg_i_4_n_3 : STD_LOGIC;
  signal buff0_reg_i_50_n_0 : STD_LOGIC;
  signal buff0_reg_i_51_n_0 : STD_LOGIC;
  signal buff0_reg_i_52_n_0 : STD_LOGIC;
  signal buff0_reg_i_53_n_0 : STD_LOGIC;
  signal buff0_reg_i_53_n_1 : STD_LOGIC;
  signal buff0_reg_i_53_n_2 : STD_LOGIC;
  signal buff0_reg_i_53_n_3 : STD_LOGIC;
  signal buff0_reg_i_54_n_0 : STD_LOGIC;
  signal buff0_reg_i_55_n_0 : STD_LOGIC;
  signal buff0_reg_i_56_n_0 : STD_LOGIC;
  signal buff0_reg_i_57_n_0 : STD_LOGIC;
  signal buff0_reg_i_58_n_0 : STD_LOGIC;
  signal buff0_reg_i_59_n_0 : STD_LOGIC;
  signal buff0_reg_i_5_n_0 : STD_LOGIC;
  signal buff0_reg_i_5_n_1 : STD_LOGIC;
  signal buff0_reg_i_5_n_2 : STD_LOGIC;
  signal buff0_reg_i_5_n_3 : STD_LOGIC;
  signal buff0_reg_i_60_n_0 : STD_LOGIC;
  signal buff0_reg_i_61_n_0 : STD_LOGIC;
  signal buff0_reg_i_62_n_0 : STD_LOGIC;
  signal buff0_reg_i_62_n_1 : STD_LOGIC;
  signal buff0_reg_i_62_n_2 : STD_LOGIC;
  signal buff0_reg_i_62_n_3 : STD_LOGIC;
  signal buff0_reg_i_63_n_0 : STD_LOGIC;
  signal buff0_reg_i_64_n_0 : STD_LOGIC;
  signal buff0_reg_i_65_n_0 : STD_LOGIC;
  signal buff0_reg_i_66_n_0 : STD_LOGIC;
  signal buff0_reg_i_67_n_0 : STD_LOGIC;
  signal buff0_reg_i_68_n_0 : STD_LOGIC;
  signal buff0_reg_i_69_n_0 : STD_LOGIC;
  signal buff0_reg_i_6_n_0 : STD_LOGIC;
  signal buff0_reg_i_6_n_1 : STD_LOGIC;
  signal buff0_reg_i_6_n_2 : STD_LOGIC;
  signal buff0_reg_i_6_n_3 : STD_LOGIC;
  signal buff0_reg_i_70_n_0 : STD_LOGIC;
  signal buff0_reg_i_70_n_1 : STD_LOGIC;
  signal buff0_reg_i_70_n_2 : STD_LOGIC;
  signal buff0_reg_i_70_n_3 : STD_LOGIC;
  signal buff0_reg_i_71_n_0 : STD_LOGIC;
  signal buff0_reg_i_72_n_0 : STD_LOGIC;
  signal buff0_reg_i_73_n_0 : STD_LOGIC;
  signal buff0_reg_i_74_n_0 : STD_LOGIC;
  signal buff0_reg_i_75_n_0 : STD_LOGIC;
  signal buff0_reg_i_76_n_0 : STD_LOGIC;
  signal buff0_reg_i_77_n_0 : STD_LOGIC;
  signal buff0_reg_i_78_n_0 : STD_LOGIC;
  signal buff0_reg_i_7_n_0 : STD_LOGIC;
  signal buff0_reg_i_7_n_1 : STD_LOGIC;
  signal buff0_reg_i_7_n_2 : STD_LOGIC;
  signal buff0_reg_i_7_n_3 : STD_LOGIC;
  signal buff0_reg_i_8_n_0 : STD_LOGIC;
  signal buff0_reg_i_9_n_0 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_i_1_n_0 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_i_1_n_1 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_i_1_n_2 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_i_1_n_3 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_i_2_n_0 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_i_3_n_0 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_i_4_n_0 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_i_5_n_0 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_i_6_n_0 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_i_7_n_0 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_i_8_n_0 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_i_9_n_0 : STD_LOGIC;
  signal \^sub_ln158_fu_2201_p2\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_buff0_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_buff0_reg_i_53_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_i_62_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_buff0_reg_i_70_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of buff0_reg_i_1 : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of buff0_reg_i_12 : label is "lutpair101";
  attribute HLUTNM of buff0_reg_i_15 : label is "lutpair85";
  attribute HLUTNM of buff0_reg_i_16 : label is "lutpair84";
  attribute ADDER_THRESHOLD of buff0_reg_i_2 : label is 35;
  attribute HLUTNM of buff0_reg_i_20 : label is "lutpair85";
  attribute HLUTNM of buff0_reg_i_21 : label is "lutpair79";
  attribute HLUTNM of buff0_reg_i_22 : label is "lutpair78";
  attribute HLUTNM of buff0_reg_i_23 : label is "lutpair77";
  attribute HLUTNM of buff0_reg_i_24 : label is "lutpair76";
  attribute HLUTNM of buff0_reg_i_25 : label is "lutpair80";
  attribute HLUTNM of buff0_reg_i_26 : label is "lutpair79";
  attribute HLUTNM of buff0_reg_i_27 : label is "lutpair78";
  attribute HLUTNM of buff0_reg_i_28 : label is "lutpair77";
  attribute HLUTNM of buff0_reg_i_29 : label is "lutpair75";
  attribute ADDER_THRESHOLD of buff0_reg_i_3 : label is 35;
  attribute HLUTNM of buff0_reg_i_30 : label is "lutpair74";
  attribute HLUTNM of buff0_reg_i_31 : label is "lutpair73";
  attribute HLUTNM of buff0_reg_i_32 : label is "lutpair72";
  attribute HLUTNM of buff0_reg_i_33 : label is "lutpair76";
  attribute HLUTNM of buff0_reg_i_34 : label is "lutpair75";
  attribute HLUTNM of buff0_reg_i_35 : label is "lutpair74";
  attribute HLUTNM of buff0_reg_i_36 : label is "lutpair73";
  attribute HLUTNM of buff0_reg_i_37 : label is "lutpair71";
  attribute HLUTNM of buff0_reg_i_38 : label is "lutpair70";
  attribute HLUTNM of buff0_reg_i_39 : label is "lutpair69";
  attribute ADDER_THRESHOLD of buff0_reg_i_4 : label is 35;
  attribute HLUTNM of buff0_reg_i_40 : label is "lutpair68";
  attribute HLUTNM of buff0_reg_i_41 : label is "lutpair72";
  attribute HLUTNM of buff0_reg_i_42 : label is "lutpair71";
  attribute HLUTNM of buff0_reg_i_43 : label is "lutpair70";
  attribute HLUTNM of buff0_reg_i_44 : label is "lutpair69";
  attribute HLUTNM of buff0_reg_i_45 : label is "lutpair67";
  attribute HLUTNM of buff0_reg_i_46 : label is "lutpair66";
  attribute HLUTNM of buff0_reg_i_47 : label is "lutpair65";
  attribute HLUTNM of buff0_reg_i_48 : label is "lutpair64";
  attribute HLUTNM of buff0_reg_i_49 : label is "lutpair68";
  attribute ADDER_THRESHOLD of buff0_reg_i_5 : label is 35;
  attribute HLUTNM of buff0_reg_i_50 : label is "lutpair67";
  attribute HLUTNM of buff0_reg_i_51 : label is "lutpair66";
  attribute HLUTNM of buff0_reg_i_52 : label is "lutpair65";
  attribute ADDER_THRESHOLD of buff0_reg_i_53 : label is 35;
  attribute HLUTNM of buff0_reg_i_54 : label is "lutpair63";
  attribute HLUTNM of buff0_reg_i_55 : label is "lutpair62";
  attribute HLUTNM of buff0_reg_i_56 : label is "lutpair61";
  attribute HLUTNM of buff0_reg_i_57 : label is "lutpair60";
  attribute HLUTNM of buff0_reg_i_58 : label is "lutpair64";
  attribute HLUTNM of buff0_reg_i_59 : label is "lutpair63";
  attribute ADDER_THRESHOLD of buff0_reg_i_6 : label is 35;
  attribute HLUTNM of buff0_reg_i_60 : label is "lutpair62";
  attribute HLUTNM of buff0_reg_i_61 : label is "lutpair61";
  attribute ADDER_THRESHOLD of buff0_reg_i_62 : label is 35;
  attribute HLUTNM of buff0_reg_i_63 : label is "lutpair59";
  attribute HLUTNM of buff0_reg_i_64 : label is "lutpair58";
  attribute HLUTNM of buff0_reg_i_66 : label is "lutpair60";
  attribute HLUTNM of buff0_reg_i_67 : label is "lutpair59";
  attribute HLUTNM of buff0_reg_i_68 : label is "lutpair58";
  attribute ADDER_THRESHOLD of buff0_reg_i_7 : label is 35;
  attribute ADDER_THRESHOLD of buff0_reg_i_70 : label is 35;
  attribute HLUTNM of buff0_reg_i_8 : label is "lutpair101";
  attribute ADDER_THRESHOLD of mul_ln158_1_reg_2702_reg_i_1 : label is 35;
  attribute HLUTNM of mul_ln158_1_reg_2702_reg_i_2 : label is "lutpair83";
  attribute HLUTNM of mul_ln158_1_reg_2702_reg_i_3 : label is "lutpair82";
  attribute HLUTNM of mul_ln158_1_reg_2702_reg_i_4 : label is "lutpair81";
  attribute HLUTNM of mul_ln158_1_reg_2702_reg_i_5 : label is "lutpair80";
  attribute HLUTNM of mul_ln158_1_reg_2702_reg_i_6 : label is "lutpair84";
  attribute HLUTNM of mul_ln158_1_reg_2702_reg_i_7 : label is "lutpair83";
  attribute HLUTNM of mul_ln158_1_reg_2702_reg_i_8 : label is "lutpair82";
  attribute HLUTNM of mul_ln158_1_reg_2702_reg_i_9 : label is "lutpair81";
begin
  sub_ln158_fu_2201_p2(29 downto 0) <= \^sub_ln158_fu_2201_p2\(29 downto 0);
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^sub_ln158_fu_2201_p2\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000000",
      B(5 downto 0) => \^sub_ln158_fu_2201_p2\(29 downto 24),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16 downto 0) => D(16 downto 0),
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff0_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => buff0_reg_i_2_n_0,
      CO(3 downto 2) => NLW_buff0_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => buff0_reg_i_1_n_2,
      CO(0) => buff0_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => buff0_reg_i_8_n_0,
      DI(0) => buff0_reg_i_9_n_0,
      O(3) => NLW_buff0_reg_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => \^sub_ln158_fu_2201_p2\(29 downto 27),
      S(3) => '0',
      S(2) => buff0_reg_i_10_n_0,
      S(1) => buff0_reg_i_11_n_0,
      S(0) => buff0_reg_i_12_n_0
    );
buff0_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => Q(33),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(38),
      I2 => P(24),
      I3 => select_ln156_reg_2655_pp0_iter9_reg(37),
      O => buff0_reg_i_10_n_0
    );
buff0_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => buff0_reg_i_8_n_0,
      I1 => P(24),
      I2 => select_ln156_reg_2655_pp0_iter9_reg(38),
      I3 => Q(33),
      O => buff0_reg_i_11_n_0
    );
buff0_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => Q(32),
      I1 => P(23),
      I2 => Q(31),
      I3 => P(22),
      O => buff0_reg_i_12_n_0
    );
buff0_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(30),
      I1 => P(21),
      O => buff0_reg_i_13_n_0
    );
buff0_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(20),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(37),
      I2 => Q(29),
      O => buff0_reg_i_14_n_0
    );
buff0_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(19),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(36),
      I2 => Q(28),
      O => buff0_reg_i_15_n_0
    );
buff0_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(18),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(35),
      I2 => Q(27),
      O => buff0_reg_i_16_n_0
    );
buff0_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => Q(30),
      I1 => P(21),
      I2 => P(22),
      I3 => Q(31),
      O => buff0_reg_i_17_n_0
    );
buff0_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => Q(29),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(37),
      I2 => P(20),
      I3 => P(21),
      I4 => Q(30),
      O => buff0_reg_i_18_n_0
    );
buff0_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => buff0_reg_i_15_n_0,
      I1 => P(20),
      I2 => select_ln156_reg_2655_pp0_iter9_reg(37),
      I3 => Q(29),
      O => buff0_reg_i_19_n_0
    );
buff0_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => mul_ln158_1_reg_2702_reg_i_1_n_0,
      CO(3) => buff0_reg_i_2_n_0,
      CO(2) => buff0_reg_i_2_n_1,
      CO(1) => buff0_reg_i_2_n_2,
      CO(0) => buff0_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => buff0_reg_i_13_n_0,
      DI(2) => buff0_reg_i_14_n_0,
      DI(1) => buff0_reg_i_15_n_0,
      DI(0) => buff0_reg_i_16_n_0,
      O(3 downto 0) => \^sub_ln158_fu_2201_p2\(26 downto 23),
      S(3) => buff0_reg_i_17_n_0,
      S(2) => buff0_reg_i_18_n_0,
      S(1) => buff0_reg_i_19_n_0,
      S(0) => buff0_reg_i_20_n_0
    );
buff0_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(19),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(36),
      I2 => Q(28),
      I3 => buff0_reg_i_16_n_0,
      O => buff0_reg_i_20_n_0
    );
buff0_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(13),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(30),
      I2 => Q(22),
      O => buff0_reg_i_21_n_0
    );
buff0_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(12),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(29),
      I2 => Q(21),
      O => buff0_reg_i_22_n_0
    );
buff0_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(11),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(28),
      I2 => Q(20),
      O => buff0_reg_i_23_n_0
    );
buff0_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(10),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(27),
      I2 => Q(19),
      O => buff0_reg_i_24_n_0
    );
buff0_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(14),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(31),
      I2 => Q(23),
      I3 => buff0_reg_i_21_n_0,
      O => buff0_reg_i_25_n_0
    );
buff0_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(13),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(30),
      I2 => Q(22),
      I3 => buff0_reg_i_22_n_0,
      O => buff0_reg_i_26_n_0
    );
buff0_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(12),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(29),
      I2 => Q(21),
      I3 => buff0_reg_i_23_n_0,
      O => buff0_reg_i_27_n_0
    );
buff0_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(11),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(28),
      I2 => Q(20),
      I3 => buff0_reg_i_24_n_0,
      O => buff0_reg_i_28_n_0
    );
buff0_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(9),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(26),
      I2 => Q(18),
      O => buff0_reg_i_29_n_0
    );
buff0_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => buff0_reg_i_4_n_0,
      CO(3) => buff0_reg_i_3_n_0,
      CO(2) => buff0_reg_i_3_n_1,
      CO(1) => buff0_reg_i_3_n_2,
      CO(0) => buff0_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => buff0_reg_i_21_n_0,
      DI(2) => buff0_reg_i_22_n_0,
      DI(1) => buff0_reg_i_23_n_0,
      DI(0) => buff0_reg_i_24_n_0,
      O(3 downto 0) => \^sub_ln158_fu_2201_p2\(18 downto 15),
      S(3) => buff0_reg_i_25_n_0,
      S(2) => buff0_reg_i_26_n_0,
      S(1) => buff0_reg_i_27_n_0,
      S(0) => buff0_reg_i_28_n_0
    );
buff0_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(8),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(25),
      I2 => Q(17),
      O => buff0_reg_i_30_n_0
    );
buff0_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(7),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(24),
      I2 => Q(16),
      O => buff0_reg_i_31_n_0
    );
buff0_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(6),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(23),
      I2 => Q(15),
      O => buff0_reg_i_32_n_0
    );
buff0_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(10),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(27),
      I2 => Q(19),
      I3 => buff0_reg_i_29_n_0,
      O => buff0_reg_i_33_n_0
    );
buff0_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(9),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(26),
      I2 => Q(18),
      I3 => buff0_reg_i_30_n_0,
      O => buff0_reg_i_34_n_0
    );
buff0_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(8),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(25),
      I2 => Q(17),
      I3 => buff0_reg_i_31_n_0,
      O => buff0_reg_i_35_n_0
    );
buff0_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(7),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(24),
      I2 => Q(16),
      I3 => buff0_reg_i_32_n_0,
      O => buff0_reg_i_36_n_0
    );
buff0_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(5),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(22),
      I2 => Q(14),
      O => buff0_reg_i_37_n_0
    );
buff0_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(4),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(21),
      I2 => Q(13),
      O => buff0_reg_i_38_n_0
    );
buff0_reg_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(3),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(20),
      I2 => Q(12),
      O => buff0_reg_i_39_n_0
    );
buff0_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => buff0_reg_i_5_n_0,
      CO(3) => buff0_reg_i_4_n_0,
      CO(2) => buff0_reg_i_4_n_1,
      CO(1) => buff0_reg_i_4_n_2,
      CO(0) => buff0_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => buff0_reg_i_29_n_0,
      DI(2) => buff0_reg_i_30_n_0,
      DI(1) => buff0_reg_i_31_n_0,
      DI(0) => buff0_reg_i_32_n_0,
      O(3 downto 0) => \^sub_ln158_fu_2201_p2\(14 downto 11),
      S(3) => buff0_reg_i_33_n_0,
      S(2) => buff0_reg_i_34_n_0,
      S(1) => buff0_reg_i_35_n_0,
      S(0) => buff0_reg_i_36_n_0
    );
buff0_reg_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(2),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(19),
      I2 => Q(11),
      O => buff0_reg_i_40_n_0
    );
buff0_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(6),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(23),
      I2 => Q(15),
      I3 => buff0_reg_i_37_n_0,
      O => buff0_reg_i_41_n_0
    );
buff0_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(5),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(22),
      I2 => Q(14),
      I3 => buff0_reg_i_38_n_0,
      O => buff0_reg_i_42_n_0
    );
buff0_reg_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(4),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(21),
      I2 => Q(13),
      I3 => buff0_reg_i_39_n_0,
      O => buff0_reg_i_43_n_0
    );
buff0_reg_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(3),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(20),
      I2 => Q(12),
      I3 => buff0_reg_i_40_n_0,
      O => buff0_reg_i_44_n_0
    );
buff0_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(1),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(18),
      I2 => Q(10),
      O => buff0_reg_i_45_n_0
    );
buff0_reg_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(0),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(17),
      I2 => Q(9),
      O => buff0_reg_i_46_n_0
    );
buff0_reg_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => buff0_reg_0(16),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(16),
      I2 => Q(8),
      O => buff0_reg_i_47_n_0
    );
buff0_reg_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => buff0_reg_0(15),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(15),
      I2 => Q(7),
      O => buff0_reg_i_48_n_0
    );
buff0_reg_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(2),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(19),
      I2 => Q(11),
      I3 => buff0_reg_i_45_n_0,
      O => buff0_reg_i_49_n_0
    );
buff0_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => buff0_reg_i_6_n_0,
      CO(3) => buff0_reg_i_5_n_0,
      CO(2) => buff0_reg_i_5_n_1,
      CO(1) => buff0_reg_i_5_n_2,
      CO(0) => buff0_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => buff0_reg_i_37_n_0,
      DI(2) => buff0_reg_i_38_n_0,
      DI(1) => buff0_reg_i_39_n_0,
      DI(0) => buff0_reg_i_40_n_0,
      O(3 downto 0) => \^sub_ln158_fu_2201_p2\(10 downto 7),
      S(3) => buff0_reg_i_41_n_0,
      S(2) => buff0_reg_i_42_n_0,
      S(1) => buff0_reg_i_43_n_0,
      S(0) => buff0_reg_i_44_n_0
    );
buff0_reg_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(1),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(18),
      I2 => Q(10),
      I3 => buff0_reg_i_46_n_0,
      O => buff0_reg_i_50_n_0
    );
buff0_reg_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(0),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(17),
      I2 => Q(9),
      I3 => buff0_reg_i_47_n_0,
      O => buff0_reg_i_51_n_0
    );
buff0_reg_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => buff0_reg_0(16),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(16),
      I2 => Q(8),
      I3 => buff0_reg_i_48_n_0,
      O => buff0_reg_i_52_n_0
    );
buff0_reg_i_53: unisim.vcomponents.CARRY4
     port map (
      CI => buff0_reg_i_62_n_0,
      CO(3) => buff0_reg_i_53_n_0,
      CO(2) => buff0_reg_i_53_n_1,
      CO(1) => buff0_reg_i_53_n_2,
      CO(0) => buff0_reg_i_53_n_3,
      CYINIT => '0',
      DI(3) => buff0_reg_i_63_n_0,
      DI(2) => buff0_reg_i_64_n_0,
      DI(1) => buff0_reg_i_65_n_0,
      DI(0) => Q(0),
      O(3 downto 0) => NLW_buff0_reg_i_53_O_UNCONNECTED(3 downto 0),
      S(3) => buff0_reg_i_66_n_0,
      S(2) => buff0_reg_i_67_n_0,
      S(1) => buff0_reg_i_68_n_0,
      S(0) => buff0_reg_i_69_n_0
    );
buff0_reg_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => buff0_reg_0(14),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(14),
      I2 => Q(6),
      O => buff0_reg_i_54_n_0
    );
buff0_reg_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => buff0_reg_0(13),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(13),
      I2 => Q(5),
      O => buff0_reg_i_55_n_0
    );
buff0_reg_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => buff0_reg_0(12),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(12),
      I2 => Q(4),
      O => buff0_reg_i_56_n_0
    );
buff0_reg_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => buff0_reg_0(11),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(11),
      I2 => Q(3),
      O => buff0_reg_i_57_n_0
    );
buff0_reg_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => buff0_reg_0(15),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(15),
      I2 => Q(7),
      I3 => buff0_reg_i_54_n_0,
      O => buff0_reg_i_58_n_0
    );
buff0_reg_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => buff0_reg_0(14),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(14),
      I2 => Q(6),
      I3 => buff0_reg_i_55_n_0,
      O => buff0_reg_i_59_n_0
    );
buff0_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => buff0_reg_i_7_n_0,
      CO(3) => buff0_reg_i_6_n_0,
      CO(2) => buff0_reg_i_6_n_1,
      CO(1) => buff0_reg_i_6_n_2,
      CO(0) => buff0_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => buff0_reg_i_45_n_0,
      DI(2) => buff0_reg_i_46_n_0,
      DI(1) => buff0_reg_i_47_n_0,
      DI(0) => buff0_reg_i_48_n_0,
      O(3 downto 0) => \^sub_ln158_fu_2201_p2\(6 downto 3),
      S(3) => buff0_reg_i_49_n_0,
      S(2) => buff0_reg_i_50_n_0,
      S(1) => buff0_reg_i_51_n_0,
      S(0) => buff0_reg_i_52_n_0
    );
buff0_reg_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => buff0_reg_0(13),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(13),
      I2 => Q(5),
      I3 => buff0_reg_i_56_n_0,
      O => buff0_reg_i_60_n_0
    );
buff0_reg_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => buff0_reg_0(12),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(12),
      I2 => Q(4),
      I3 => buff0_reg_i_57_n_0,
      O => buff0_reg_i_61_n_0
    );
buff0_reg_i_62: unisim.vcomponents.CARRY4
     port map (
      CI => buff0_reg_i_70_n_0,
      CO(3) => buff0_reg_i_62_n_0,
      CO(2) => buff0_reg_i_62_n_1,
      CO(1) => buff0_reg_i_62_n_2,
      CO(0) => buff0_reg_i_62_n_3,
      CYINIT => '0',
      DI(3 downto 0) => select_ln156_reg_2655_pp0_iter9_reg(7 downto 4),
      O(3 downto 0) => NLW_buff0_reg_i_62_O_UNCONNECTED(3 downto 0),
      S(3) => buff0_reg_i_71_n_0,
      S(2) => buff0_reg_i_72_n_0,
      S(1) => buff0_reg_i_73_n_0,
      S(0) => buff0_reg_i_74_n_0
    );
buff0_reg_i_63: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => buff0_reg_0(10),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(10),
      I2 => Q(2),
      O => buff0_reg_i_63_n_0
    );
buff0_reg_i_64: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => buff0_reg_0(9),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(9),
      I2 => Q(1),
      O => buff0_reg_i_64_n_0
    );
buff0_reg_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(1),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(9),
      I2 => buff0_reg_0(9),
      O => buff0_reg_i_65_n_0
    );
buff0_reg_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => buff0_reg_0(11),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(11),
      I2 => Q(3),
      I3 => buff0_reg_i_63_n_0,
      O => buff0_reg_i_66_n_0
    );
buff0_reg_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => buff0_reg_0(10),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(10),
      I2 => Q(2),
      I3 => buff0_reg_i_64_n_0,
      O => buff0_reg_i_67_n_0
    );
buff0_reg_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => buff0_reg_0(9),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(9),
      I2 => Q(1),
      I3 => buff0_reg_0(8),
      I4 => select_ln156_reg_2655_pp0_iter9_reg(8),
      O => buff0_reg_i_68_n_0
    );
buff0_reg_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => select_ln156_reg_2655_pp0_iter9_reg(8),
      I1 => buff0_reg_0(8),
      I2 => Q(0),
      O => buff0_reg_i_69_n_0
    );
buff0_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => buff0_reg_i_53_n_0,
      CO(3) => buff0_reg_i_7_n_0,
      CO(2) => buff0_reg_i_7_n_1,
      CO(1) => buff0_reg_i_7_n_2,
      CO(0) => buff0_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => buff0_reg_i_54_n_0,
      DI(2) => buff0_reg_i_55_n_0,
      DI(1) => buff0_reg_i_56_n_0,
      DI(0) => buff0_reg_i_57_n_0,
      O(3 downto 1) => \^sub_ln158_fu_2201_p2\(2 downto 0),
      O(0) => NLW_buff0_reg_i_7_O_UNCONNECTED(0),
      S(3) => buff0_reg_i_58_n_0,
      S(2) => buff0_reg_i_59_n_0,
      S(1) => buff0_reg_i_60_n_0,
      S(0) => buff0_reg_i_61_n_0
    );
buff0_reg_i_70: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => buff0_reg_i_70_n_0,
      CO(2) => buff0_reg_i_70_n_1,
      CO(1) => buff0_reg_i_70_n_2,
      CO(0) => buff0_reg_i_70_n_3,
      CYINIT => '1',
      DI(3 downto 0) => select_ln156_reg_2655_pp0_iter9_reg(3 downto 0),
      O(3 downto 0) => NLW_buff0_reg_i_70_O_UNCONNECTED(3 downto 0),
      S(3) => buff0_reg_i_75_n_0,
      S(2) => buff0_reg_i_76_n_0,
      S(1) => buff0_reg_i_77_n_0,
      S(0) => buff0_reg_i_78_n_0
    );
buff0_reg_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => buff0_reg_0(7),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(7),
      O => buff0_reg_i_71_n_0
    );
buff0_reg_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => buff0_reg_0(6),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(6),
      O => buff0_reg_i_72_n_0
    );
buff0_reg_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => buff0_reg_0(5),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(5),
      O => buff0_reg_i_73_n_0
    );
buff0_reg_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => buff0_reg_0(4),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(4),
      O => buff0_reg_i_74_n_0
    );
buff0_reg_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => buff0_reg_0(3),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(3),
      O => buff0_reg_i_75_n_0
    );
buff0_reg_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => buff0_reg_0(2),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(2),
      O => buff0_reg_i_76_n_0
    );
buff0_reg_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => buff0_reg_0(1),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(1),
      O => buff0_reg_i_77_n_0
    );
buff0_reg_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => buff0_reg_0(0),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(0),
      O => buff0_reg_i_78_n_0
    );
buff0_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(32),
      I1 => P(23),
      O => buff0_reg_i_8_n_0
    );
buff0_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(31),
      I1 => P(22),
      O => buff0_reg_i_9_n_0
    );
mul_ln158_1_reg_2702_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => buff0_reg_i_3_n_0,
      CO(3) => mul_ln158_1_reg_2702_reg_i_1_n_0,
      CO(2) => mul_ln158_1_reg_2702_reg_i_1_n_1,
      CO(1) => mul_ln158_1_reg_2702_reg_i_1_n_2,
      CO(0) => mul_ln158_1_reg_2702_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => mul_ln158_1_reg_2702_reg_i_2_n_0,
      DI(2) => mul_ln158_1_reg_2702_reg_i_3_n_0,
      DI(1) => mul_ln158_1_reg_2702_reg_i_4_n_0,
      DI(0) => mul_ln158_1_reg_2702_reg_i_5_n_0,
      O(3 downto 0) => \^sub_ln158_fu_2201_p2\(22 downto 19),
      S(3) => mul_ln158_1_reg_2702_reg_i_6_n_0,
      S(2) => mul_ln158_1_reg_2702_reg_i_7_n_0,
      S(1) => mul_ln158_1_reg_2702_reg_i_8_n_0,
      S(0) => mul_ln158_1_reg_2702_reg_i_9_n_0
    );
mul_ln158_1_reg_2702_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(17),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(34),
      I2 => Q(26),
      O => mul_ln158_1_reg_2702_reg_i_2_n_0
    );
mul_ln158_1_reg_2702_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(16),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(33),
      I2 => Q(25),
      O => mul_ln158_1_reg_2702_reg_i_3_n_0
    );
mul_ln158_1_reg_2702_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(15),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(32),
      I2 => Q(24),
      O => mul_ln158_1_reg_2702_reg_i_4_n_0
    );
mul_ln158_1_reg_2702_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => P(14),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(31),
      I2 => Q(23),
      O => mul_ln158_1_reg_2702_reg_i_5_n_0
    );
mul_ln158_1_reg_2702_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(18),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(35),
      I2 => Q(27),
      I3 => mul_ln158_1_reg_2702_reg_i_2_n_0,
      O => mul_ln158_1_reg_2702_reg_i_6_n_0
    );
mul_ln158_1_reg_2702_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(17),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(34),
      I2 => Q(26),
      I3 => mul_ln158_1_reg_2702_reg_i_3_n_0,
      O => mul_ln158_1_reg_2702_reg_i_7_n_0
    );
mul_ln158_1_reg_2702_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(16),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(33),
      I2 => Q(25),
      I3 => mul_ln158_1_reg_2702_reg_i_4_n_0,
      O => mul_ln158_1_reg_2702_reg_i_8_n_0
    );
mul_ln158_1_reg_2702_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => P(15),
      I1 => select_ln156_reg_2655_pp0_iter9_reg(32),
      I2 => Q(24),
      I3 => mul_ln158_1_reg_2702_reg_i_5_n_0,
      O => mul_ln158_1_reg_2702_reg_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dbfs_converter_0_dbfs_converter_mul_37s_43ns_79_3_1 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    buff0_reg_0 : out STD_LOGIC_VECTOR ( 42 downto 0 );
    ap_clk : in STD_LOGIC;
    log_base_fu_2393_p2 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    log_sum_reg_2618_pp0_iter15_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dbfs_converter_0_dbfs_converter_mul_37s_43ns_79_3_1 : entity is "dbfs_converter_mul_37s_43ns_79_3_1";
end dbfs_converter_0_dbfs_converter_mul_37s_43ns_79_3_1;

architecture STRUCTURE of dbfs_converter_0_dbfs_converter_mul_37s_43ns_79_3_1 is
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[16]__1_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_n_100\ : STD_LOGIC;
  signal \buff0_reg__0_n_101\ : STD_LOGIC;
  signal \buff0_reg__0_n_102\ : STD_LOGIC;
  signal \buff0_reg__0_n_103\ : STD_LOGIC;
  signal \buff0_reg__0_n_104\ : STD_LOGIC;
  signal \buff0_reg__0_n_105\ : STD_LOGIC;
  signal \buff0_reg__0_n_58\ : STD_LOGIC;
  signal \buff0_reg__0_n_59\ : STD_LOGIC;
  signal \buff0_reg__0_n_60\ : STD_LOGIC;
  signal \buff0_reg__0_n_61\ : STD_LOGIC;
  signal \buff0_reg__0_n_62\ : STD_LOGIC;
  signal \buff0_reg__0_n_63\ : STD_LOGIC;
  signal \buff0_reg__0_n_64\ : STD_LOGIC;
  signal \buff0_reg__0_n_65\ : STD_LOGIC;
  signal \buff0_reg__0_n_66\ : STD_LOGIC;
  signal \buff0_reg__0_n_67\ : STD_LOGIC;
  signal \buff0_reg__0_n_68\ : STD_LOGIC;
  signal \buff0_reg__0_n_69\ : STD_LOGIC;
  signal \buff0_reg__0_n_70\ : STD_LOGIC;
  signal \buff0_reg__0_n_71\ : STD_LOGIC;
  signal \buff0_reg__0_n_72\ : STD_LOGIC;
  signal \buff0_reg__0_n_73\ : STD_LOGIC;
  signal \buff0_reg__0_n_74\ : STD_LOGIC;
  signal \buff0_reg__0_n_75\ : STD_LOGIC;
  signal \buff0_reg__0_n_76\ : STD_LOGIC;
  signal \buff0_reg__0_n_77\ : STD_LOGIC;
  signal \buff0_reg__0_n_78\ : STD_LOGIC;
  signal \buff0_reg__0_n_79\ : STD_LOGIC;
  signal \buff0_reg__0_n_80\ : STD_LOGIC;
  signal \buff0_reg__0_n_81\ : STD_LOGIC;
  signal \buff0_reg__0_n_82\ : STD_LOGIC;
  signal \buff0_reg__0_n_83\ : STD_LOGIC;
  signal \buff0_reg__0_n_84\ : STD_LOGIC;
  signal \buff0_reg__0_n_85\ : STD_LOGIC;
  signal \buff0_reg__0_n_86\ : STD_LOGIC;
  signal \buff0_reg__0_n_87\ : STD_LOGIC;
  signal \buff0_reg__0_n_88\ : STD_LOGIC;
  signal \buff0_reg__0_n_89\ : STD_LOGIC;
  signal \buff0_reg__0_n_90\ : STD_LOGIC;
  signal \buff0_reg__0_n_91\ : STD_LOGIC;
  signal \buff0_reg__0_n_92\ : STD_LOGIC;
  signal \buff0_reg__0_n_93\ : STD_LOGIC;
  signal \buff0_reg__0_n_94\ : STD_LOGIC;
  signal \buff0_reg__0_n_95\ : STD_LOGIC;
  signal \buff0_reg__0_n_96\ : STD_LOGIC;
  signal \buff0_reg__0_n_97\ : STD_LOGIC;
  signal \buff0_reg__0_n_98\ : STD_LOGIC;
  signal \buff0_reg__0_n_99\ : STD_LOGIC;
  signal \buff0_reg__1_n_100\ : STD_LOGIC;
  signal \buff0_reg__1_n_101\ : STD_LOGIC;
  signal \buff0_reg__1_n_102\ : STD_LOGIC;
  signal \buff0_reg__1_n_103\ : STD_LOGIC;
  signal \buff0_reg__1_n_104\ : STD_LOGIC;
  signal \buff0_reg__1_n_105\ : STD_LOGIC;
  signal \buff0_reg__1_n_58\ : STD_LOGIC;
  signal \buff0_reg__1_n_59\ : STD_LOGIC;
  signal \buff0_reg__1_n_60\ : STD_LOGIC;
  signal \buff0_reg__1_n_61\ : STD_LOGIC;
  signal \buff0_reg__1_n_62\ : STD_LOGIC;
  signal \buff0_reg__1_n_63\ : STD_LOGIC;
  signal \buff0_reg__1_n_64\ : STD_LOGIC;
  signal \buff0_reg__1_n_65\ : STD_LOGIC;
  signal \buff0_reg__1_n_66\ : STD_LOGIC;
  signal \buff0_reg__1_n_67\ : STD_LOGIC;
  signal \buff0_reg__1_n_68\ : STD_LOGIC;
  signal \buff0_reg__1_n_69\ : STD_LOGIC;
  signal \buff0_reg__1_n_70\ : STD_LOGIC;
  signal \buff0_reg__1_n_71\ : STD_LOGIC;
  signal \buff0_reg__1_n_72\ : STD_LOGIC;
  signal \buff0_reg__1_n_73\ : STD_LOGIC;
  signal \buff0_reg__1_n_74\ : STD_LOGIC;
  signal \buff0_reg__1_n_75\ : STD_LOGIC;
  signal \buff0_reg__1_n_76\ : STD_LOGIC;
  signal \buff0_reg__1_n_77\ : STD_LOGIC;
  signal \buff0_reg__1_n_78\ : STD_LOGIC;
  signal \buff0_reg__1_n_79\ : STD_LOGIC;
  signal \buff0_reg__1_n_80\ : STD_LOGIC;
  signal \buff0_reg__1_n_81\ : STD_LOGIC;
  signal \buff0_reg__1_n_82\ : STD_LOGIC;
  signal \buff0_reg__1_n_83\ : STD_LOGIC;
  signal \buff0_reg__1_n_84\ : STD_LOGIC;
  signal \buff0_reg__1_n_85\ : STD_LOGIC;
  signal \buff0_reg__1_n_86\ : STD_LOGIC;
  signal \buff0_reg__1_n_87\ : STD_LOGIC;
  signal \buff0_reg__1_n_88\ : STD_LOGIC;
  signal \buff0_reg__1_n_89\ : STD_LOGIC;
  signal \buff0_reg__1_n_90\ : STD_LOGIC;
  signal \buff0_reg__1_n_91\ : STD_LOGIC;
  signal \buff0_reg__1_n_92\ : STD_LOGIC;
  signal \buff0_reg__1_n_93\ : STD_LOGIC;
  signal \buff0_reg__1_n_94\ : STD_LOGIC;
  signal \buff0_reg__1_n_95\ : STD_LOGIC;
  signal \buff0_reg__1_n_96\ : STD_LOGIC;
  signal \buff0_reg__1_n_97\ : STD_LOGIC;
  signal \buff0_reg__1_n_98\ : STD_LOGIC;
  signal \buff0_reg__1_n_99\ : STD_LOGIC;
  signal \buff0_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[10]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[11]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[14]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[15]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[16]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[7]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[8]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[9]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_10_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_12_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_13_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_14_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_15_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_16_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_18_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_19_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_20_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_21_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_23_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_24_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_25_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_26_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_28_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_29_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_30_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_31_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_32_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_33_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_34_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_8_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[39]_i_9_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[43]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[43]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[43]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[43]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[43]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[43]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[43]_i_8_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[43]_i_9_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[47]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[47]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[47]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[47]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[47]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[47]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[47]_i_8_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[47]_i_9_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[51]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[51]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[51]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[51]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[51]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[51]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[51]_i_8_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[51]_i_9_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[55]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[55]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[55]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[55]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[55]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[55]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[55]_i_8_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[55]_i_9_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[59]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[59]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[59]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[59]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[59]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[59]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[59]_i_8_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[59]_i_9_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[63]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[63]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[63]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[63]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[63]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[63]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[63]_i_8_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[63]_i_9_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[67]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[67]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[67]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[67]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[67]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[67]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[67]_i_8_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[67]_i_9_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[71]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[71]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[71]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[71]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[71]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[71]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[71]_i_8_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[71]_i_9_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[75]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[75]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[75]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[75]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[75]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[75]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[75]_i_8_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[75]_i_9_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[78]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[78]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[78]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[78]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757[78]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_11_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_11_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_11_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_11_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_17_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_17_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_17_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_17_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_22_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_22_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_22_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_22_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_27_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_27_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_27_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_27_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_2_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[39]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[71]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[71]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[71]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[71]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[75]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[75]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[75]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[75]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[78]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln970_reg_2757_reg[78]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_109\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_58\ : STD_LOGIC;
  signal \tmp_product__1_n_59\ : STD_LOGIC;
  signal \tmp_product__1_n_60\ : STD_LOGIC;
  signal \tmp_product__1_n_61\ : STD_LOGIC;
  signal \tmp_product__1_n_62\ : STD_LOGIC;
  signal \tmp_product__1_n_63\ : STD_LOGIC;
  signal \tmp_product__1_n_64\ : STD_LOGIC;
  signal \tmp_product__1_n_65\ : STD_LOGIC;
  signal \tmp_product__1_n_66\ : STD_LOGIC;
  signal \tmp_product__1_n_67\ : STD_LOGIC;
  signal \tmp_product__1_n_68\ : STD_LOGIC;
  signal \tmp_product__1_n_69\ : STD_LOGIC;
  signal \tmp_product__1_n_70\ : STD_LOGIC;
  signal \tmp_product__1_n_71\ : STD_LOGIC;
  signal \tmp_product__1_n_72\ : STD_LOGIC;
  signal \tmp_product__1_n_73\ : STD_LOGIC;
  signal \tmp_product__1_n_74\ : STD_LOGIC;
  signal \tmp_product__1_n_75\ : STD_LOGIC;
  signal \tmp_product__1_n_76\ : STD_LOGIC;
  signal \tmp_product__1_n_77\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_94\ : STD_LOGIC;
  signal \tmp_product__1_n_95\ : STD_LOGIC;
  signal \tmp_product__1_n_96\ : STD_LOGIC;
  signal \tmp_product__1_n_97\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff0_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff0_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff0_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff0_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff0_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln970_reg_2757_reg[39]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln970_reg_2757_reg[39]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln970_reg_2757_reg[39]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln970_reg_2757_reg[39]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln970_reg_2757_reg[39]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln970_reg_2757_reg[78]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln970_reg_2757_reg[78]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 20x10 6}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x10 6}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 6}}";
  attribute HLUTNM : string;
  attribute HLUTNM of \mul_ln970_reg_2757[39]_i_10\ : label is "lutpair31";
  attribute HLUTNM of \mul_ln970_reg_2757[39]_i_13\ : label is "lutpair30";
  attribute HLUTNM of \mul_ln970_reg_2757[39]_i_3\ : label is "lutpair33";
  attribute HLUTNM of \mul_ln970_reg_2757[39]_i_4\ : label is "lutpair32";
  attribute HLUTNM of \mul_ln970_reg_2757[39]_i_5\ : label is "lutpair31";
  attribute HLUTNM of \mul_ln970_reg_2757[39]_i_6\ : label is "lutpair30";
  attribute HLUTNM of \mul_ln970_reg_2757[39]_i_7\ : label is "lutpair34";
  attribute HLUTNM of \mul_ln970_reg_2757[39]_i_8\ : label is "lutpair33";
  attribute HLUTNM of \mul_ln970_reg_2757[39]_i_9\ : label is "lutpair32";
  attribute HLUTNM of \mul_ln970_reg_2757[43]_i_2\ : label is "lutpair37";
  attribute HLUTNM of \mul_ln970_reg_2757[43]_i_3\ : label is "lutpair36";
  attribute HLUTNM of \mul_ln970_reg_2757[43]_i_4\ : label is "lutpair35";
  attribute HLUTNM of \mul_ln970_reg_2757[43]_i_5\ : label is "lutpair34";
  attribute HLUTNM of \mul_ln970_reg_2757[43]_i_6\ : label is "lutpair38";
  attribute HLUTNM of \mul_ln970_reg_2757[43]_i_7\ : label is "lutpair37";
  attribute HLUTNM of \mul_ln970_reg_2757[43]_i_8\ : label is "lutpair36";
  attribute HLUTNM of \mul_ln970_reg_2757[43]_i_9\ : label is "lutpair35";
  attribute HLUTNM of \mul_ln970_reg_2757[47]_i_2\ : label is "lutpair41";
  attribute HLUTNM of \mul_ln970_reg_2757[47]_i_3\ : label is "lutpair40";
  attribute HLUTNM of \mul_ln970_reg_2757[47]_i_4\ : label is "lutpair39";
  attribute HLUTNM of \mul_ln970_reg_2757[47]_i_5\ : label is "lutpair38";
  attribute HLUTNM of \mul_ln970_reg_2757[47]_i_6\ : label is "lutpair42";
  attribute HLUTNM of \mul_ln970_reg_2757[47]_i_7\ : label is "lutpair41";
  attribute HLUTNM of \mul_ln970_reg_2757[47]_i_8\ : label is "lutpair40";
  attribute HLUTNM of \mul_ln970_reg_2757[47]_i_9\ : label is "lutpair39";
  attribute HLUTNM of \mul_ln970_reg_2757[51]_i_2\ : label is "lutpair45";
  attribute HLUTNM of \mul_ln970_reg_2757[51]_i_3\ : label is "lutpair44";
  attribute HLUTNM of \mul_ln970_reg_2757[51]_i_4\ : label is "lutpair43";
  attribute HLUTNM of \mul_ln970_reg_2757[51]_i_5\ : label is "lutpair42";
  attribute HLUTNM of \mul_ln970_reg_2757[51]_i_6\ : label is "lutpair46";
  attribute HLUTNM of \mul_ln970_reg_2757[51]_i_7\ : label is "lutpair45";
  attribute HLUTNM of \mul_ln970_reg_2757[51]_i_8\ : label is "lutpair44";
  attribute HLUTNM of \mul_ln970_reg_2757[51]_i_9\ : label is "lutpair43";
  attribute HLUTNM of \mul_ln970_reg_2757[55]_i_2\ : label is "lutpair49";
  attribute HLUTNM of \mul_ln970_reg_2757[55]_i_3\ : label is "lutpair48";
  attribute HLUTNM of \mul_ln970_reg_2757[55]_i_4\ : label is "lutpair47";
  attribute HLUTNM of \mul_ln970_reg_2757[55]_i_5\ : label is "lutpair46";
  attribute HLUTNM of \mul_ln970_reg_2757[55]_i_6\ : label is "lutpair50";
  attribute HLUTNM of \mul_ln970_reg_2757[55]_i_7\ : label is "lutpair49";
  attribute HLUTNM of \mul_ln970_reg_2757[55]_i_8\ : label is "lutpair48";
  attribute HLUTNM of \mul_ln970_reg_2757[55]_i_9\ : label is "lutpair47";
  attribute HLUTNM of \mul_ln970_reg_2757[59]_i_2\ : label is "lutpair53";
  attribute HLUTNM of \mul_ln970_reg_2757[59]_i_3\ : label is "lutpair52";
  attribute HLUTNM of \mul_ln970_reg_2757[59]_i_4\ : label is "lutpair51";
  attribute HLUTNM of \mul_ln970_reg_2757[59]_i_5\ : label is "lutpair50";
  attribute HLUTNM of \mul_ln970_reg_2757[59]_i_6\ : label is "lutpair54";
  attribute HLUTNM of \mul_ln970_reg_2757[59]_i_7\ : label is "lutpair53";
  attribute HLUTNM of \mul_ln970_reg_2757[59]_i_8\ : label is "lutpair52";
  attribute HLUTNM of \mul_ln970_reg_2757[59]_i_9\ : label is "lutpair51";
  attribute HLUTNM of \mul_ln970_reg_2757[63]_i_2\ : label is "lutpair57";
  attribute HLUTNM of \mul_ln970_reg_2757[63]_i_3\ : label is "lutpair56";
  attribute HLUTNM of \mul_ln970_reg_2757[63]_i_4\ : label is "lutpair55";
  attribute HLUTNM of \mul_ln970_reg_2757[63]_i_5\ : label is "lutpair54";
  attribute HLUTNM of \mul_ln970_reg_2757[63]_i_7\ : label is "lutpair57";
  attribute HLUTNM of \mul_ln970_reg_2757[63]_i_8\ : label is "lutpair56";
  attribute HLUTNM of \mul_ln970_reg_2757[63]_i_9\ : label is "lutpair55";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[39]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[39]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[39]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[39]_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[39]_i_27\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[67]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[71]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[75]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln970_reg_2757_reg[78]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 20x18 6}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 20x18 6}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 6}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => log_base_fu_2393_p2(36),
      A(28) => log_base_fu_2393_p2(36),
      A(27) => log_base_fu_2393_p2(36),
      A(26) => log_base_fu_2393_p2(36),
      A(25) => log_base_fu_2393_p2(36),
      A(24) => log_base_fu_2393_p2(36),
      A(23) => log_base_fu_2393_p2(36),
      A(22) => log_base_fu_2393_p2(36),
      A(21) => log_base_fu_2393_p2(36),
      A(20) => log_base_fu_2393_p2(36),
      A(19 downto 0) => log_base_fu_2393_p2(36 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011011110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_106,
      PCIN(46) => tmp_product_n_107,
      PCIN(45) => tmp_product_n_108,
      PCIN(44) => tmp_product_n_109,
      PCIN(43) => tmp_product_n_110,
      PCIN(42) => tmp_product_n_111,
      PCIN(41) => tmp_product_n_112,
      PCIN(40) => tmp_product_n_113,
      PCIN(39) => tmp_product_n_114,
      PCIN(38) => tmp_product_n_115,
      PCIN(37) => tmp_product_n_116,
      PCIN(36) => tmp_product_n_117,
      PCIN(35) => tmp_product_n_118,
      PCIN(34) => tmp_product_n_119,
      PCIN(33) => tmp_product_n_120,
      PCIN(32) => tmp_product_n_121,
      PCIN(31) => tmp_product_n_122,
      PCIN(30) => tmp_product_n_123,
      PCIN(29) => tmp_product_n_124,
      PCIN(28) => tmp_product_n_125,
      PCIN(27) => tmp_product_n_126,
      PCIN(26) => tmp_product_n_127,
      PCIN(25) => tmp_product_n_128,
      PCIN(24) => tmp_product_n_129,
      PCIN(23) => tmp_product_n_130,
      PCIN(22) => tmp_product_n_131,
      PCIN(21) => tmp_product_n_132,
      PCIN(20) => tmp_product_n_133,
      PCIN(19) => tmp_product_n_134,
      PCIN(18) => tmp_product_n_135,
      PCIN(17) => tmp_product_n_136,
      PCIN(16) => tmp_product_n_137,
      PCIN(15) => tmp_product_n_138,
      PCIN(14) => tmp_product_n_139,
      PCIN(13) => tmp_product_n_140,
      PCIN(12) => tmp_product_n_141,
      PCIN(11) => tmp_product_n_142,
      PCIN(10) => tmp_product_n_143,
      PCIN(9) => tmp_product_n_144,
      PCIN(8) => tmp_product_n_145,
      PCIN(7) => tmp_product_n_146,
      PCIN(6) => tmp_product_n_147,
      PCIN(5) => tmp_product_n_148,
      PCIN(4) => tmp_product_n_149,
      PCIN(3) => tmp_product_n_150,
      PCIN(2) => tmp_product_n_151,
      PCIN(1) => tmp_product_n_152,
      PCIN(0) => tmp_product_n_153,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \buff0_reg_n_0_[0]\,
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => \buff0_reg_n_0_[10]\,
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => \buff0_reg_n_0_[11]\,
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => \buff0_reg[12]__0_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_92,
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => \buff0_reg[13]__0_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_91,
      Q => \buff0_reg_n_0_[14]\,
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => \buff0_reg[14]__0_n_0\,
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_90,
      Q => \buff0_reg_n_0_[15]\,
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => \buff0_reg[15]__0_n_0\,
      R => '0'
    );
\buff0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_89,
      Q => \buff0_reg_n_0_[16]\,
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[16]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__1_n_89\,
      Q => \buff0_reg[16]__1_n_0\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \buff0_reg_n_0_[1]\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => \buff0_reg_n_0_[2]\,
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => \buff0_reg_n_0_[3]\,
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => \buff0_reg_n_0_[4]\,
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => \buff0_reg_n_0_[5]\,
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => \buff0_reg_n_0_[6]\,
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => \buff0_reg_n_0_[7]\,
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => \buff0_reg_n_0_[8]\,
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => \buff0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
\buff0_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => log_base_fu_2393_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff0_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011011110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff0_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff0_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff0_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff0_reg__0_n_58\,
      P(46) => \buff0_reg__0_n_59\,
      P(45) => \buff0_reg__0_n_60\,
      P(44) => \buff0_reg__0_n_61\,
      P(43) => \buff0_reg__0_n_62\,
      P(42) => \buff0_reg__0_n_63\,
      P(41) => \buff0_reg__0_n_64\,
      P(40) => \buff0_reg__0_n_65\,
      P(39) => \buff0_reg__0_n_66\,
      P(38) => \buff0_reg__0_n_67\,
      P(37) => \buff0_reg__0_n_68\,
      P(36) => \buff0_reg__0_n_69\,
      P(35) => \buff0_reg__0_n_70\,
      P(34) => \buff0_reg__0_n_71\,
      P(33) => \buff0_reg__0_n_72\,
      P(32) => \buff0_reg__0_n_73\,
      P(31) => \buff0_reg__0_n_74\,
      P(30) => \buff0_reg__0_n_75\,
      P(29) => \buff0_reg__0_n_76\,
      P(28) => \buff0_reg__0_n_77\,
      P(27) => \buff0_reg__0_n_78\,
      P(26) => \buff0_reg__0_n_79\,
      P(25) => \buff0_reg__0_n_80\,
      P(24) => \buff0_reg__0_n_81\,
      P(23) => \buff0_reg__0_n_82\,
      P(22) => \buff0_reg__0_n_83\,
      P(21) => \buff0_reg__0_n_84\,
      P(20) => \buff0_reg__0_n_85\,
      P(19) => \buff0_reg__0_n_86\,
      P(18) => \buff0_reg__0_n_87\,
      P(17) => \buff0_reg__0_n_88\,
      P(16) => \buff0_reg__0_n_89\,
      P(15) => \buff0_reg__0_n_90\,
      P(14) => \buff0_reg__0_n_91\,
      P(13) => \buff0_reg__0_n_92\,
      P(12) => \buff0_reg__0_n_93\,
      P(11) => \buff0_reg__0_n_94\,
      P(10) => \buff0_reg__0_n_95\,
      P(9) => \buff0_reg__0_n_96\,
      P(8) => \buff0_reg__0_n_97\,
      P(7) => \buff0_reg__0_n_98\,
      P(6) => \buff0_reg__0_n_99\,
      P(5) => \buff0_reg__0_n_100\,
      P(4) => \buff0_reg__0_n_101\,
      P(3) => \buff0_reg__0_n_102\,
      P(2) => \buff0_reg__0_n_103\,
      P(1) => \buff0_reg__0_n_104\,
      P(0) => \buff0_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff0_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff0_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => log_base_fu_2393_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff0_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011011110110001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff0_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff0_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff0_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff0_reg__1_n_58\,
      P(46) => \buff0_reg__1_n_59\,
      P(45) => \buff0_reg__1_n_60\,
      P(44) => \buff0_reg__1_n_61\,
      P(43) => \buff0_reg__1_n_62\,
      P(42) => \buff0_reg__1_n_63\,
      P(41) => \buff0_reg__1_n_64\,
      P(40) => \buff0_reg__1_n_65\,
      P(39) => \buff0_reg__1_n_66\,
      P(38) => \buff0_reg__1_n_67\,
      P(37) => \buff0_reg__1_n_68\,
      P(36) => \buff0_reg__1_n_69\,
      P(35) => \buff0_reg__1_n_70\,
      P(34) => \buff0_reg__1_n_71\,
      P(33) => \buff0_reg__1_n_72\,
      P(32) => \buff0_reg__1_n_73\,
      P(31) => \buff0_reg__1_n_74\,
      P(30) => \buff0_reg__1_n_75\,
      P(29) => \buff0_reg__1_n_76\,
      P(28) => \buff0_reg__1_n_77\,
      P(27) => \buff0_reg__1_n_78\,
      P(26) => \buff0_reg__1_n_79\,
      P(25) => \buff0_reg__1_n_80\,
      P(24) => \buff0_reg__1_n_81\,
      P(23) => \buff0_reg__1_n_82\,
      P(22) => \buff0_reg__1_n_83\,
      P(21) => \buff0_reg__1_n_84\,
      P(20) => \buff0_reg__1_n_85\,
      P(19) => \buff0_reg__1_n_86\,
      P(18) => \buff0_reg__1_n_87\,
      P(17) => \buff0_reg__1_n_88\,
      P(16) => \buff0_reg__1_n_89\,
      P(15) => \buff0_reg__1_n_90\,
      P(14) => \buff0_reg__1_n_91\,
      P(13) => \buff0_reg__1_n_92\,
      P(12) => \buff0_reg__1_n_93\,
      P(11) => \buff0_reg__1_n_94\,
      P(10) => \buff0_reg__1_n_95\,
      P(9) => \buff0_reg__1_n_96\,
      P(8) => \buff0_reg__1_n_97\,
      P(7) => \buff0_reg__1_n_98\,
      P(6) => \buff0_reg__1_n_99\,
      P(5) => \buff0_reg__1_n_100\,
      P(4) => \buff0_reg__1_n_101\,
      P(3) => \buff0_reg__1_n_102\,
      P(2) => \buff0_reg__1_n_103\,
      P(1) => \buff0_reg__1_n_104\,
      P(0) => \buff0_reg__1_n_105\,
      PATTERNBDETECT => \NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_106\,
      PCIN(46) => \tmp_product__1_n_107\,
      PCIN(45) => \tmp_product__1_n_108\,
      PCIN(44) => \tmp_product__1_n_109\,
      PCIN(43) => \tmp_product__1_n_110\,
      PCIN(42) => \tmp_product__1_n_111\,
      PCIN(41) => \tmp_product__1_n_112\,
      PCIN(40) => \tmp_product__1_n_113\,
      PCIN(39) => \tmp_product__1_n_114\,
      PCIN(38) => \tmp_product__1_n_115\,
      PCIN(37) => \tmp_product__1_n_116\,
      PCIN(36) => \tmp_product__1_n_117\,
      PCIN(35) => \tmp_product__1_n_118\,
      PCIN(34) => \tmp_product__1_n_119\,
      PCIN(33) => \tmp_product__1_n_120\,
      PCIN(32) => \tmp_product__1_n_121\,
      PCIN(31) => \tmp_product__1_n_122\,
      PCIN(30) => \tmp_product__1_n_123\,
      PCIN(29) => \tmp_product__1_n_124\,
      PCIN(28) => \tmp_product__1_n_125\,
      PCIN(27) => \tmp_product__1_n_126\,
      PCIN(26) => \tmp_product__1_n_127\,
      PCIN(25) => \tmp_product__1_n_128\,
      PCIN(24) => \tmp_product__1_n_129\,
      PCIN(23) => \tmp_product__1_n_130\,
      PCIN(22) => \tmp_product__1_n_131\,
      PCIN(21) => \tmp_product__1_n_132\,
      PCIN(20) => \tmp_product__1_n_133\,
      PCIN(19) => \tmp_product__1_n_134\,
      PCIN(18) => \tmp_product__1_n_135\,
      PCIN(17) => \tmp_product__1_n_136\,
      PCIN(16) => \tmp_product__1_n_137\,
      PCIN(15) => \tmp_product__1_n_138\,
      PCIN(14) => \tmp_product__1_n_139\,
      PCIN(13) => \tmp_product__1_n_140\,
      PCIN(12) => \tmp_product__1_n_141\,
      PCIN(11) => \tmp_product__1_n_142\,
      PCIN(10) => \tmp_product__1_n_143\,
      PCIN(9) => \tmp_product__1_n_144\,
      PCIN(8) => \tmp_product__1_n_145\,
      PCIN(7) => \tmp_product__1_n_146\,
      PCIN(6) => \tmp_product__1_n_147\,
      PCIN(5) => \tmp_product__1_n_148\,
      PCIN(4) => \tmp_product__1_n_149\,
      PCIN(3) => \tmp_product__1_n_150\,
      PCIN(2) => \tmp_product__1_n_151\,
      PCIN(1) => \tmp_product__1_n_152\,
      PCIN(0) => \tmp_product__1_n_153\,
      PCOUT(47 downto 0) => \NLW_buff0_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED\
    );
\mul_ln970_reg_2757[39]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[2]\,
      I1 => \buff0_reg__0_n_103\,
      I2 => \buff0_reg__1_n_86\,
      I3 => \mul_ln970_reg_2757[39]_i_6_n_0\,
      O => \mul_ln970_reg_2757[39]_i_10_n_0\
    );
\mul_ln970_reg_2757[39]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg__1_n_87\,
      I1 => \buff0_reg_n_0_[1]\,
      I2 => \buff0_reg__0_n_104\,
      O => \mul_ln970_reg_2757[39]_i_12_n_0\
    );
\mul_ln970_reg_2757[39]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0_reg_n_0_[1]\,
      I1 => \buff0_reg__0_n_104\,
      I2 => \buff0_reg__1_n_87\,
      I3 => \buff0_reg__0_n_105\,
      I4 => \buff0_reg_n_0_[0]\,
      O => \mul_ln970_reg_2757[39]_i_13_n_0\
    );
\mul_ln970_reg_2757[39]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg_n_0_[0]\,
      I1 => \buff0_reg__0_n_105\,
      I2 => \buff0_reg__1_n_88\,
      O => \mul_ln970_reg_2757[39]_i_14_n_0\
    );
\mul_ln970_reg_2757[39]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_89\,
      I1 => \buff0_reg[16]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_15_n_0\
    );
\mul_ln970_reg_2757[39]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_90\,
      I1 => \buff0_reg[15]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_16_n_0\
    );
\mul_ln970_reg_2757[39]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_91\,
      I1 => \buff0_reg[14]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_18_n_0\
    );
\mul_ln970_reg_2757[39]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_92\,
      I1 => \buff0_reg[13]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_19_n_0\
    );
\mul_ln970_reg_2757[39]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_93\,
      I1 => \buff0_reg[12]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_20_n_0\
    );
\mul_ln970_reg_2757[39]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_94\,
      I1 => \buff0_reg[11]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_21_n_0\
    );
\mul_ln970_reg_2757[39]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_95\,
      I1 => \buff0_reg[10]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_23_n_0\
    );
\mul_ln970_reg_2757[39]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_96\,
      I1 => \buff0_reg[9]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_24_n_0\
    );
\mul_ln970_reg_2757[39]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_97\,
      I1 => \buff0_reg[8]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_25_n_0\
    );
\mul_ln970_reg_2757[39]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_98\,
      I1 => \buff0_reg[7]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_26_n_0\
    );
\mul_ln970_reg_2757[39]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_99\,
      I1 => \buff0_reg[6]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_28_n_0\
    );
\mul_ln970_reg_2757[39]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_100\,
      I1 => \buff0_reg[5]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_29_n_0\
    );
\mul_ln970_reg_2757[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[4]\,
      I1 => \buff0_reg__0_n_101\,
      I2 => \buff0_reg__1_n_84\,
      O => \mul_ln970_reg_2757[39]_i_3_n_0\
    );
\mul_ln970_reg_2757[39]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_101\,
      I1 => \buff0_reg[4]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_30_n_0\
    );
\mul_ln970_reg_2757[39]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_102\,
      I1 => \buff0_reg[3]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_31_n_0\
    );
\mul_ln970_reg_2757[39]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_103\,
      I1 => \buff0_reg[2]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_32_n_0\
    );
\mul_ln970_reg_2757[39]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_104\,
      I1 => \buff0_reg[1]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_33_n_0\
    );
\mul_ln970_reg_2757[39]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg__1_n_105\,
      I1 => \buff0_reg[0]__0_n_0\,
      O => \mul_ln970_reg_2757[39]_i_34_n_0\
    );
\mul_ln970_reg_2757[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[3]\,
      I1 => \buff0_reg__0_n_102\,
      I2 => \buff0_reg__1_n_85\,
      O => \mul_ln970_reg_2757[39]_i_4_n_0\
    );
\mul_ln970_reg_2757[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[2]\,
      I1 => \buff0_reg__0_n_103\,
      I2 => \buff0_reg__1_n_86\,
      O => \mul_ln970_reg_2757[39]_i_5_n_0\
    );
\mul_ln970_reg_2757[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[1]\,
      I1 => \buff0_reg__0_n_104\,
      I2 => \buff0_reg__1_n_87\,
      O => \mul_ln970_reg_2757[39]_i_6_n_0\
    );
\mul_ln970_reg_2757[39]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[5]\,
      I1 => \buff0_reg__0_n_100\,
      I2 => \buff0_reg__1_n_83\,
      I3 => \mul_ln970_reg_2757[39]_i_3_n_0\,
      O => \mul_ln970_reg_2757[39]_i_7_n_0\
    );
\mul_ln970_reg_2757[39]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[4]\,
      I1 => \buff0_reg__0_n_101\,
      I2 => \buff0_reg__1_n_84\,
      I3 => \mul_ln970_reg_2757[39]_i_4_n_0\,
      O => \mul_ln970_reg_2757[39]_i_8_n_0\
    );
\mul_ln970_reg_2757[39]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[3]\,
      I1 => \buff0_reg__0_n_102\,
      I2 => \buff0_reg__1_n_85\,
      I3 => \mul_ln970_reg_2757[39]_i_5_n_0\,
      O => \mul_ln970_reg_2757[39]_i_9_n_0\
    );
\mul_ln970_reg_2757[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[8]\,
      I1 => \buff0_reg__0_n_97\,
      I2 => \buff0_reg__1_n_80\,
      O => \mul_ln970_reg_2757[43]_i_2_n_0\
    );
\mul_ln970_reg_2757[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[7]\,
      I1 => \buff0_reg__0_n_98\,
      I2 => \buff0_reg__1_n_81\,
      O => \mul_ln970_reg_2757[43]_i_3_n_0\
    );
\mul_ln970_reg_2757[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[6]\,
      I1 => \buff0_reg__0_n_99\,
      I2 => \buff0_reg__1_n_82\,
      O => \mul_ln970_reg_2757[43]_i_4_n_0\
    );
\mul_ln970_reg_2757[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[5]\,
      I1 => \buff0_reg__0_n_100\,
      I2 => \buff0_reg__1_n_83\,
      O => \mul_ln970_reg_2757[43]_i_5_n_0\
    );
\mul_ln970_reg_2757[43]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[9]\,
      I1 => \buff0_reg__0_n_96\,
      I2 => \buff0_reg__1_n_79\,
      I3 => \mul_ln970_reg_2757[43]_i_2_n_0\,
      O => \mul_ln970_reg_2757[43]_i_6_n_0\
    );
\mul_ln970_reg_2757[43]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[8]\,
      I1 => \buff0_reg__0_n_97\,
      I2 => \buff0_reg__1_n_80\,
      I3 => \mul_ln970_reg_2757[43]_i_3_n_0\,
      O => \mul_ln970_reg_2757[43]_i_7_n_0\
    );
\mul_ln970_reg_2757[43]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[7]\,
      I1 => \buff0_reg__0_n_98\,
      I2 => \buff0_reg__1_n_81\,
      I3 => \mul_ln970_reg_2757[43]_i_4_n_0\,
      O => \mul_ln970_reg_2757[43]_i_8_n_0\
    );
\mul_ln970_reg_2757[43]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[6]\,
      I1 => \buff0_reg__0_n_99\,
      I2 => \buff0_reg__1_n_82\,
      I3 => \mul_ln970_reg_2757[43]_i_5_n_0\,
      O => \mul_ln970_reg_2757[43]_i_9_n_0\
    );
\mul_ln970_reg_2757[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[12]\,
      I1 => \buff0_reg__0_n_93\,
      I2 => \buff0_reg__1_n_76\,
      O => \mul_ln970_reg_2757[47]_i_2_n_0\
    );
\mul_ln970_reg_2757[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[11]\,
      I1 => \buff0_reg__0_n_94\,
      I2 => \buff0_reg__1_n_77\,
      O => \mul_ln970_reg_2757[47]_i_3_n_0\
    );
\mul_ln970_reg_2757[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[10]\,
      I1 => \buff0_reg__0_n_95\,
      I2 => \buff0_reg__1_n_78\,
      O => \mul_ln970_reg_2757[47]_i_4_n_0\
    );
\mul_ln970_reg_2757[47]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[9]\,
      I1 => \buff0_reg__0_n_96\,
      I2 => \buff0_reg__1_n_79\,
      O => \mul_ln970_reg_2757[47]_i_5_n_0\
    );
\mul_ln970_reg_2757[47]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[13]\,
      I1 => \buff0_reg__0_n_92\,
      I2 => \buff0_reg__1_n_75\,
      I3 => \mul_ln970_reg_2757[47]_i_2_n_0\,
      O => \mul_ln970_reg_2757[47]_i_6_n_0\
    );
\mul_ln970_reg_2757[47]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[12]\,
      I1 => \buff0_reg__0_n_93\,
      I2 => \buff0_reg__1_n_76\,
      I3 => \mul_ln970_reg_2757[47]_i_3_n_0\,
      O => \mul_ln970_reg_2757[47]_i_7_n_0\
    );
\mul_ln970_reg_2757[47]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[11]\,
      I1 => \buff0_reg__0_n_94\,
      I2 => \buff0_reg__1_n_77\,
      I3 => \mul_ln970_reg_2757[47]_i_4_n_0\,
      O => \mul_ln970_reg_2757[47]_i_8_n_0\
    );
\mul_ln970_reg_2757[47]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[10]\,
      I1 => \buff0_reg__0_n_95\,
      I2 => \buff0_reg__1_n_78\,
      I3 => \mul_ln970_reg_2757[47]_i_5_n_0\,
      O => \mul_ln970_reg_2757[47]_i_9_n_0\
    );
\mul_ln970_reg_2757[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[16]\,
      I1 => \buff0_reg__0_n_89\,
      I2 => \buff0_reg__1_n_72\,
      O => \mul_ln970_reg_2757[51]_i_2_n_0\
    );
\mul_ln970_reg_2757[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[15]\,
      I1 => \buff0_reg__0_n_90\,
      I2 => \buff0_reg__1_n_73\,
      O => \mul_ln970_reg_2757[51]_i_3_n_0\
    );
\mul_ln970_reg_2757[51]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[14]\,
      I1 => \buff0_reg__0_n_91\,
      I2 => \buff0_reg__1_n_74\,
      O => \mul_ln970_reg_2757[51]_i_4_n_0\
    );
\mul_ln970_reg_2757[51]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \buff0_reg_n_0_[13]\,
      I1 => \buff0_reg__0_n_92\,
      I2 => \buff0_reg__1_n_75\,
      O => \mul_ln970_reg_2757[51]_i_5_n_0\
    );
\mul_ln970_reg_2757[51]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => \buff0_reg__0_n_88\,
      I2 => \buff0_reg__1_n_71\,
      I3 => \mul_ln970_reg_2757[51]_i_2_n_0\,
      O => \mul_ln970_reg_2757[51]_i_6_n_0\
    );
\mul_ln970_reg_2757[51]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[16]\,
      I1 => \buff0_reg__0_n_89\,
      I2 => \buff0_reg__1_n_72\,
      I3 => \mul_ln970_reg_2757[51]_i_3_n_0\,
      O => \mul_ln970_reg_2757[51]_i_7_n_0\
    );
\mul_ln970_reg_2757[51]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[15]\,
      I1 => \buff0_reg__0_n_90\,
      I2 => \buff0_reg__1_n_73\,
      I3 => \mul_ln970_reg_2757[51]_i_4_n_0\,
      O => \mul_ln970_reg_2757[51]_i_8_n_0\
    );
\mul_ln970_reg_2757[51]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0_reg_n_0_[14]\,
      I1 => \buff0_reg__0_n_91\,
      I2 => \buff0_reg__1_n_74\,
      I3 => \mul_ln970_reg_2757[51]_i_5_n_0\,
      O => \mul_ln970_reg_2757[51]_i_9_n_0\
    );
\mul_ln970_reg_2757[55]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => \buff0_reg__0_n_85\,
      I2 => \buff0_reg__1_n_68\,
      O => \mul_ln970_reg_2757[55]_i_2_n_0\
    );
\mul_ln970_reg_2757[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => \buff0_reg__0_n_86\,
      I2 => \buff0_reg__1_n_69\,
      O => \mul_ln970_reg_2757[55]_i_3_n_0\
    );
\mul_ln970_reg_2757[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => \buff0_reg__0_n_87\,
      I2 => \buff0_reg__1_n_70\,
      O => \mul_ln970_reg_2757[55]_i_4_n_0\
    );
\mul_ln970_reg_2757[55]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => \buff0_reg__0_n_88\,
      I2 => \buff0_reg__1_n_71\,
      O => \mul_ln970_reg_2757[55]_i_5_n_0\
    );
\mul_ln970_reg_2757[55]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => \buff0_reg__0_n_84\,
      I2 => \buff0_reg__1_n_67\,
      I3 => \mul_ln970_reg_2757[55]_i_2_n_0\,
      O => \mul_ln970_reg_2757[55]_i_6_n_0\
    );
\mul_ln970_reg_2757[55]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => \buff0_reg__0_n_85\,
      I2 => \buff0_reg__1_n_68\,
      I3 => \mul_ln970_reg_2757[55]_i_3_n_0\,
      O => \mul_ln970_reg_2757[55]_i_7_n_0\
    );
\mul_ln970_reg_2757[55]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => \buff0_reg__0_n_86\,
      I2 => \buff0_reg__1_n_69\,
      I3 => \mul_ln970_reg_2757[55]_i_4_n_0\,
      O => \mul_ln970_reg_2757[55]_i_8_n_0\
    );
\mul_ln970_reg_2757[55]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => \buff0_reg__0_n_87\,
      I2 => \buff0_reg__1_n_70\,
      I3 => \mul_ln970_reg_2757[55]_i_5_n_0\,
      O => \mul_ln970_reg_2757[55]_i_9_n_0\
    );
\mul_ln970_reg_2757[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => \buff0_reg__0_n_81\,
      I2 => \buff0_reg__1_n_64\,
      O => \mul_ln970_reg_2757[59]_i_2_n_0\
    );
\mul_ln970_reg_2757[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => \buff0_reg__0_n_82\,
      I2 => \buff0_reg__1_n_65\,
      O => \mul_ln970_reg_2757[59]_i_3_n_0\
    );
\mul_ln970_reg_2757[59]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => \buff0_reg__0_n_83\,
      I2 => \buff0_reg__1_n_66\,
      O => \mul_ln970_reg_2757[59]_i_4_n_0\
    );
\mul_ln970_reg_2757[59]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => \buff0_reg__0_n_84\,
      I2 => \buff0_reg__1_n_67\,
      O => \mul_ln970_reg_2757[59]_i_5_n_0\
    );
\mul_ln970_reg_2757[59]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => \buff0_reg__0_n_80\,
      I2 => \buff0_reg__1_n_63\,
      I3 => \mul_ln970_reg_2757[59]_i_2_n_0\,
      O => \mul_ln970_reg_2757[59]_i_6_n_0\
    );
\mul_ln970_reg_2757[59]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => \buff0_reg__0_n_81\,
      I2 => \buff0_reg__1_n_64\,
      I3 => \mul_ln970_reg_2757[59]_i_3_n_0\,
      O => \mul_ln970_reg_2757[59]_i_7_n_0\
    );
\mul_ln970_reg_2757[59]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => \buff0_reg__0_n_82\,
      I2 => \buff0_reg__1_n_65\,
      I3 => \mul_ln970_reg_2757[59]_i_4_n_0\,
      O => \mul_ln970_reg_2757[59]_i_8_n_0\
    );
\mul_ln970_reg_2757[59]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => \buff0_reg__0_n_83\,
      I2 => \buff0_reg__1_n_66\,
      I3 => \mul_ln970_reg_2757[59]_i_5_n_0\,
      O => \mul_ln970_reg_2757[59]_i_9_n_0\
    );
\mul_ln970_reg_2757[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => \buff0_reg__0_n_77\,
      I2 => \buff0_reg__1_n_60\,
      O => \mul_ln970_reg_2757[63]_i_2_n_0\
    );
\mul_ln970_reg_2757[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => \buff0_reg__0_n_78\,
      I2 => \buff0_reg__1_n_61\,
      O => \mul_ln970_reg_2757[63]_i_3_n_0\
    );
\mul_ln970_reg_2757[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => \buff0_reg__0_n_79\,
      I2 => \buff0_reg__1_n_62\,
      O => \mul_ln970_reg_2757[63]_i_4_n_0\
    );
\mul_ln970_reg_2757[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => \buff0_reg__0_n_80\,
      I2 => \buff0_reg__1_n_63\,
      O => \mul_ln970_reg_2757[63]_i_5_n_0\
    );
\mul_ln970_reg_2757[63]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mul_ln970_reg_2757[63]_i_2_n_0\,
      I1 => \buff0_reg__0_n_76\,
      I2 => buff0_reg_n_93,
      I3 => \buff0_reg__1_n_59\,
      O => \mul_ln970_reg_2757[63]_i_6_n_0\
    );
\mul_ln970_reg_2757[63]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => \buff0_reg__0_n_77\,
      I2 => \buff0_reg__1_n_60\,
      I3 => \mul_ln970_reg_2757[63]_i_3_n_0\,
      O => \mul_ln970_reg_2757[63]_i_7_n_0\
    );
\mul_ln970_reg_2757[63]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => \buff0_reg__0_n_78\,
      I2 => \buff0_reg__1_n_61\,
      I3 => \mul_ln970_reg_2757[63]_i_4_n_0\,
      O => \mul_ln970_reg_2757[63]_i_8_n_0\
    );
\mul_ln970_reg_2757[63]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => \buff0_reg__0_n_79\,
      I2 => \buff0_reg__1_n_62\,
      I3 => \mul_ln970_reg_2757[63]_i_5_n_0\,
      O => \mul_ln970_reg_2757[63]_i_9_n_0\
    );
\mul_ln970_reg_2757[67]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => \buff0_reg__0_n_74\,
      I2 => buff0_reg_n_90,
      I3 => \buff0_reg__0_n_73\,
      O => \mul_ln970_reg_2757[67]_i_2_n_0\
    );
\mul_ln970_reg_2757[67]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => \buff0_reg__0_n_75\,
      I2 => buff0_reg_n_91,
      I3 => \buff0_reg__0_n_74\,
      O => \mul_ln970_reg_2757[67]_i_3_n_0\
    );
\mul_ln970_reg_2757[67]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => \buff0_reg__0_n_75\,
      I2 => \buff0_reg__1_n_58\,
      O => \mul_ln970_reg_2757[67]_i_4_n_0\
    );
\mul_ln970_reg_2757[67]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg__1_n_58\,
      I1 => \buff0_reg__0_n_75\,
      I2 => buff0_reg_n_92,
      O => \mul_ln970_reg_2757[67]_i_5_n_0\
    );
\mul_ln970_reg_2757[67]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \buff0_reg__0_n_74\,
      I1 => buff0_reg_n_91,
      I2 => \buff0_reg__0_n_72\,
      I3 => buff0_reg_n_89,
      I4 => \buff0_reg__0_n_73\,
      I5 => buff0_reg_n_90,
      O => \mul_ln970_reg_2757[67]_i_6_n_0\
    );
\mul_ln970_reg_2757[67]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \buff0_reg__0_n_75\,
      I1 => buff0_reg_n_92,
      I2 => \buff0_reg__0_n_73\,
      I3 => buff0_reg_n_90,
      I4 => \buff0_reg__0_n_74\,
      I5 => buff0_reg_n_91,
      O => \mul_ln970_reg_2757[67]_i_7_n_0\
    );
\mul_ln970_reg_2757[67]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"693C3C96"
    )
        port map (
      I0 => \buff0_reg__1_n_58\,
      I1 => \buff0_reg__0_n_74\,
      I2 => buff0_reg_n_91,
      I3 => \buff0_reg__0_n_75\,
      I4 => buff0_reg_n_92,
      O => \mul_ln970_reg_2757[67]_i_8_n_0\
    );
\mul_ln970_reg_2757[67]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0_reg__1_n_58\,
      I1 => \buff0_reg__0_n_75\,
      I2 => buff0_reg_n_92,
      I3 => \buff0_reg__1_n_59\,
      I4 => \buff0_reg__0_n_76\,
      I5 => buff0_reg_n_93,
      O => \mul_ln970_reg_2757[67]_i_9_n_0\
    );
\mul_ln970_reg_2757[71]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => buff0_reg_n_87,
      I1 => \buff0_reg__0_n_70\,
      I2 => buff0_reg_n_86,
      I3 => \buff0_reg__0_n_69\,
      O => \mul_ln970_reg_2757[71]_i_2_n_0\
    );
\mul_ln970_reg_2757[71]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => buff0_reg_n_88,
      I1 => \buff0_reg__0_n_71\,
      I2 => buff0_reg_n_87,
      I3 => \buff0_reg__0_n_70\,
      O => \mul_ln970_reg_2757[71]_i_3_n_0\
    );
\mul_ln970_reg_2757[71]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => buff0_reg_n_89,
      I1 => \buff0_reg__0_n_72\,
      I2 => buff0_reg_n_88,
      I3 => \buff0_reg__0_n_71\,
      O => \mul_ln970_reg_2757[71]_i_4_n_0\
    );
\mul_ln970_reg_2757[71]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => buff0_reg_n_90,
      I1 => \buff0_reg__0_n_73\,
      I2 => buff0_reg_n_89,
      I3 => \buff0_reg__0_n_72\,
      O => \mul_ln970_reg_2757[71]_i_5_n_0\
    );
\mul_ln970_reg_2757[71]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \buff0_reg__0_n_70\,
      I1 => buff0_reg_n_87,
      I2 => \buff0_reg__0_n_68\,
      I3 => buff0_reg_n_85,
      I4 => \buff0_reg__0_n_69\,
      I5 => buff0_reg_n_86,
      O => \mul_ln970_reg_2757[71]_i_6_n_0\
    );
\mul_ln970_reg_2757[71]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \buff0_reg__0_n_71\,
      I1 => buff0_reg_n_88,
      I2 => \buff0_reg__0_n_69\,
      I3 => buff0_reg_n_86,
      I4 => \buff0_reg__0_n_70\,
      I5 => buff0_reg_n_87,
      O => \mul_ln970_reg_2757[71]_i_7_n_0\
    );
\mul_ln970_reg_2757[71]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \buff0_reg__0_n_72\,
      I1 => buff0_reg_n_89,
      I2 => \buff0_reg__0_n_70\,
      I3 => buff0_reg_n_87,
      I4 => \buff0_reg__0_n_71\,
      I5 => buff0_reg_n_88,
      O => \mul_ln970_reg_2757[71]_i_8_n_0\
    );
\mul_ln970_reg_2757[71]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \buff0_reg__0_n_73\,
      I1 => buff0_reg_n_90,
      I2 => \buff0_reg__0_n_71\,
      I3 => buff0_reg_n_88,
      I4 => \buff0_reg__0_n_72\,
      I5 => buff0_reg_n_89,
      O => \mul_ln970_reg_2757[71]_i_9_n_0\
    );
\mul_ln970_reg_2757[75]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => buff0_reg_n_83,
      I1 => \buff0_reg__0_n_66\,
      I2 => buff0_reg_n_82,
      I3 => \buff0_reg__0_n_65\,
      O => \mul_ln970_reg_2757[75]_i_2_n_0\
    );
\mul_ln970_reg_2757[75]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => buff0_reg_n_84,
      I1 => \buff0_reg__0_n_67\,
      I2 => buff0_reg_n_83,
      I3 => \buff0_reg__0_n_66\,
      O => \mul_ln970_reg_2757[75]_i_3_n_0\
    );
\mul_ln970_reg_2757[75]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => buff0_reg_n_85,
      I1 => \buff0_reg__0_n_68\,
      I2 => buff0_reg_n_84,
      I3 => \buff0_reg__0_n_67\,
      O => \mul_ln970_reg_2757[75]_i_4_n_0\
    );
\mul_ln970_reg_2757[75]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => buff0_reg_n_86,
      I1 => \buff0_reg__0_n_69\,
      I2 => buff0_reg_n_85,
      I3 => \buff0_reg__0_n_68\,
      O => \mul_ln970_reg_2757[75]_i_5_n_0\
    );
\mul_ln970_reg_2757[75]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \buff0_reg__0_n_66\,
      I1 => buff0_reg_n_83,
      I2 => \buff0_reg__0_n_64\,
      I3 => buff0_reg_n_81,
      I4 => \buff0_reg__0_n_65\,
      I5 => buff0_reg_n_82,
      O => \mul_ln970_reg_2757[75]_i_6_n_0\
    );
\mul_ln970_reg_2757[75]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \buff0_reg__0_n_67\,
      I1 => buff0_reg_n_84,
      I2 => \buff0_reg__0_n_65\,
      I3 => buff0_reg_n_82,
      I4 => \buff0_reg__0_n_66\,
      I5 => buff0_reg_n_83,
      O => \mul_ln970_reg_2757[75]_i_7_n_0\
    );
\mul_ln970_reg_2757[75]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \buff0_reg__0_n_68\,
      I1 => buff0_reg_n_85,
      I2 => \buff0_reg__0_n_66\,
      I3 => buff0_reg_n_83,
      I4 => \buff0_reg__0_n_67\,
      I5 => buff0_reg_n_84,
      O => \mul_ln970_reg_2757[75]_i_8_n_0\
    );
\mul_ln970_reg_2757[75]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \buff0_reg__0_n_69\,
      I1 => buff0_reg_n_86,
      I2 => \buff0_reg__0_n_67\,
      I3 => buff0_reg_n_84,
      I4 => \buff0_reg__0_n_68\,
      I5 => buff0_reg_n_85,
      O => \mul_ln970_reg_2757[75]_i_9_n_0\
    );
\mul_ln970_reg_2757[78]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => buff0_reg_n_81,
      I1 => \buff0_reg__0_n_64\,
      I2 => buff0_reg_n_80,
      I3 => \buff0_reg__0_n_63\,
      O => \mul_ln970_reg_2757[78]_i_2_n_0\
    );
\mul_ln970_reg_2757[78]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => buff0_reg_n_82,
      I1 => \buff0_reg__0_n_65\,
      I2 => buff0_reg_n_81,
      I3 => \buff0_reg__0_n_64\,
      O => \mul_ln970_reg_2757[78]_i_3_n_0\
    );
\mul_ln970_reg_2757[78]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \buff0_reg__0_n_63\,
      I1 => buff0_reg_n_80,
      I2 => \buff0_reg__0_n_61\,
      I3 => buff0_reg_n_78,
      I4 => \buff0_reg__0_n_62\,
      I5 => buff0_reg_n_79,
      O => \mul_ln970_reg_2757[78]_i_4_n_0\
    );
\mul_ln970_reg_2757[78]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \buff0_reg__0_n_64\,
      I1 => buff0_reg_n_81,
      I2 => \buff0_reg__0_n_62\,
      I3 => buff0_reg_n_79,
      I4 => \buff0_reg__0_n_63\,
      I5 => buff0_reg_n_80,
      O => \mul_ln970_reg_2757[78]_i_5_n_0\
    );
\mul_ln970_reg_2757[78]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \buff0_reg__0_n_65\,
      I1 => buff0_reg_n_82,
      I2 => \buff0_reg__0_n_63\,
      I3 => buff0_reg_n_80,
      I4 => \buff0_reg__0_n_64\,
      I5 => buff0_reg_n_81,
      O => \mul_ln970_reg_2757[78]_i_6_n_0\
    );
\mul_ln970_reg_2757_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[39]_i_2_n_0\,
      CO(3) => \mul_ln970_reg_2757_reg[39]_i_1_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[39]_i_1_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[39]_i_1_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln970_reg_2757[39]_i_3_n_0\,
      DI(2) => \mul_ln970_reg_2757[39]_i_4_n_0\,
      DI(1) => \mul_ln970_reg_2757[39]_i_5_n_0\,
      DI(0) => \mul_ln970_reg_2757[39]_i_6_n_0\,
      O(3 downto 0) => buff0_reg_0(3 downto 0),
      S(3) => \mul_ln970_reg_2757[39]_i_7_n_0\,
      S(2) => \mul_ln970_reg_2757[39]_i_8_n_0\,
      S(1) => \mul_ln970_reg_2757[39]_i_9_n_0\,
      S(0) => \mul_ln970_reg_2757[39]_i_10_n_0\
    );
\mul_ln970_reg_2757_reg[39]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[39]_i_17_n_0\,
      CO(3) => \mul_ln970_reg_2757_reg[39]_i_11_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[39]_i_11_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[39]_i_11_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[39]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg__1_n_91\,
      DI(2) => \buff0_reg__1_n_92\,
      DI(1) => \buff0_reg__1_n_93\,
      DI(0) => \buff0_reg__1_n_94\,
      O(3 downto 0) => \NLW_mul_ln970_reg_2757_reg[39]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \mul_ln970_reg_2757[39]_i_18_n_0\,
      S(2) => \mul_ln970_reg_2757[39]_i_19_n_0\,
      S(1) => \mul_ln970_reg_2757[39]_i_20_n_0\,
      S(0) => \mul_ln970_reg_2757[39]_i_21_n_0\
    );
\mul_ln970_reg_2757_reg[39]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[39]_i_22_n_0\,
      CO(3) => \mul_ln970_reg_2757_reg[39]_i_17_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[39]_i_17_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[39]_i_17_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[39]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg__1_n_95\,
      DI(2) => \buff0_reg__1_n_96\,
      DI(1) => \buff0_reg__1_n_97\,
      DI(0) => \buff0_reg__1_n_98\,
      O(3 downto 0) => \NLW_mul_ln970_reg_2757_reg[39]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \mul_ln970_reg_2757[39]_i_23_n_0\,
      S(2) => \mul_ln970_reg_2757[39]_i_24_n_0\,
      S(1) => \mul_ln970_reg_2757[39]_i_25_n_0\,
      S(0) => \mul_ln970_reg_2757[39]_i_26_n_0\
    );
\mul_ln970_reg_2757_reg[39]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[39]_i_11_n_0\,
      CO(3) => \mul_ln970_reg_2757_reg[39]_i_2_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[39]_i_2_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[39]_i_2_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[39]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln970_reg_2757[39]_i_12_n_0\,
      DI(2) => \buff0_reg__1_n_88\,
      DI(1) => \buff0_reg__1_n_89\,
      DI(0) => \buff0_reg__1_n_90\,
      O(3 downto 0) => \NLW_mul_ln970_reg_2757_reg[39]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \mul_ln970_reg_2757[39]_i_13_n_0\,
      S(2) => \mul_ln970_reg_2757[39]_i_14_n_0\,
      S(1) => \mul_ln970_reg_2757[39]_i_15_n_0\,
      S(0) => \mul_ln970_reg_2757[39]_i_16_n_0\
    );
\mul_ln970_reg_2757_reg[39]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[39]_i_27_n_0\,
      CO(3) => \mul_ln970_reg_2757_reg[39]_i_22_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[39]_i_22_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[39]_i_22_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[39]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg__1_n_99\,
      DI(2) => \buff0_reg__1_n_100\,
      DI(1) => \buff0_reg__1_n_101\,
      DI(0) => \buff0_reg__1_n_102\,
      O(3 downto 0) => \NLW_mul_ln970_reg_2757_reg[39]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \mul_ln970_reg_2757[39]_i_28_n_0\,
      S(2) => \mul_ln970_reg_2757[39]_i_29_n_0\,
      S(1) => \mul_ln970_reg_2757[39]_i_30_n_0\,
      S(0) => \mul_ln970_reg_2757[39]_i_31_n_0\
    );
\mul_ln970_reg_2757_reg[39]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln970_reg_2757_reg[39]_i_27_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[39]_i_27_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[39]_i_27_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[39]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg__1_n_103\,
      DI(2) => \buff0_reg__1_n_104\,
      DI(1) => \buff0_reg__1_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_mul_ln970_reg_2757_reg[39]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \mul_ln970_reg_2757[39]_i_32_n_0\,
      S(2) => \mul_ln970_reg_2757[39]_i_33_n_0\,
      S(1) => \mul_ln970_reg_2757[39]_i_34_n_0\,
      S(0) => \buff0_reg[16]__1_n_0\
    );
\mul_ln970_reg_2757_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[39]_i_1_n_0\,
      CO(3) => \mul_ln970_reg_2757_reg[43]_i_1_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[43]_i_1_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[43]_i_1_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln970_reg_2757[43]_i_2_n_0\,
      DI(2) => \mul_ln970_reg_2757[43]_i_3_n_0\,
      DI(1) => \mul_ln970_reg_2757[43]_i_4_n_0\,
      DI(0) => \mul_ln970_reg_2757[43]_i_5_n_0\,
      O(3 downto 0) => buff0_reg_0(7 downto 4),
      S(3) => \mul_ln970_reg_2757[43]_i_6_n_0\,
      S(2) => \mul_ln970_reg_2757[43]_i_7_n_0\,
      S(1) => \mul_ln970_reg_2757[43]_i_8_n_0\,
      S(0) => \mul_ln970_reg_2757[43]_i_9_n_0\
    );
\mul_ln970_reg_2757_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[43]_i_1_n_0\,
      CO(3) => \mul_ln970_reg_2757_reg[47]_i_1_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[47]_i_1_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[47]_i_1_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln970_reg_2757[47]_i_2_n_0\,
      DI(2) => \mul_ln970_reg_2757[47]_i_3_n_0\,
      DI(1) => \mul_ln970_reg_2757[47]_i_4_n_0\,
      DI(0) => \mul_ln970_reg_2757[47]_i_5_n_0\,
      O(3 downto 0) => buff0_reg_0(11 downto 8),
      S(3) => \mul_ln970_reg_2757[47]_i_6_n_0\,
      S(2) => \mul_ln970_reg_2757[47]_i_7_n_0\,
      S(1) => \mul_ln970_reg_2757[47]_i_8_n_0\,
      S(0) => \mul_ln970_reg_2757[47]_i_9_n_0\
    );
\mul_ln970_reg_2757_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[47]_i_1_n_0\,
      CO(3) => \mul_ln970_reg_2757_reg[51]_i_1_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[51]_i_1_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[51]_i_1_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln970_reg_2757[51]_i_2_n_0\,
      DI(2) => \mul_ln970_reg_2757[51]_i_3_n_0\,
      DI(1) => \mul_ln970_reg_2757[51]_i_4_n_0\,
      DI(0) => \mul_ln970_reg_2757[51]_i_5_n_0\,
      O(3 downto 0) => buff0_reg_0(15 downto 12),
      S(3) => \mul_ln970_reg_2757[51]_i_6_n_0\,
      S(2) => \mul_ln970_reg_2757[51]_i_7_n_0\,
      S(1) => \mul_ln970_reg_2757[51]_i_8_n_0\,
      S(0) => \mul_ln970_reg_2757[51]_i_9_n_0\
    );
\mul_ln970_reg_2757_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[51]_i_1_n_0\,
      CO(3) => \mul_ln970_reg_2757_reg[55]_i_1_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[55]_i_1_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[55]_i_1_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln970_reg_2757[55]_i_2_n_0\,
      DI(2) => \mul_ln970_reg_2757[55]_i_3_n_0\,
      DI(1) => \mul_ln970_reg_2757[55]_i_4_n_0\,
      DI(0) => \mul_ln970_reg_2757[55]_i_5_n_0\,
      O(3 downto 0) => buff0_reg_0(19 downto 16),
      S(3) => \mul_ln970_reg_2757[55]_i_6_n_0\,
      S(2) => \mul_ln970_reg_2757[55]_i_7_n_0\,
      S(1) => \mul_ln970_reg_2757[55]_i_8_n_0\,
      S(0) => \mul_ln970_reg_2757[55]_i_9_n_0\
    );
\mul_ln970_reg_2757_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[55]_i_1_n_0\,
      CO(3) => \mul_ln970_reg_2757_reg[59]_i_1_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[59]_i_1_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[59]_i_1_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[59]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln970_reg_2757[59]_i_2_n_0\,
      DI(2) => \mul_ln970_reg_2757[59]_i_3_n_0\,
      DI(1) => \mul_ln970_reg_2757[59]_i_4_n_0\,
      DI(0) => \mul_ln970_reg_2757[59]_i_5_n_0\,
      O(3 downto 0) => buff0_reg_0(23 downto 20),
      S(3) => \mul_ln970_reg_2757[59]_i_6_n_0\,
      S(2) => \mul_ln970_reg_2757[59]_i_7_n_0\,
      S(1) => \mul_ln970_reg_2757[59]_i_8_n_0\,
      S(0) => \mul_ln970_reg_2757[59]_i_9_n_0\
    );
\mul_ln970_reg_2757_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[59]_i_1_n_0\,
      CO(3) => \mul_ln970_reg_2757_reg[63]_i_1_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[63]_i_1_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[63]_i_1_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln970_reg_2757[63]_i_2_n_0\,
      DI(2) => \mul_ln970_reg_2757[63]_i_3_n_0\,
      DI(1) => \mul_ln970_reg_2757[63]_i_4_n_0\,
      DI(0) => \mul_ln970_reg_2757[63]_i_5_n_0\,
      O(3 downto 0) => buff0_reg_0(27 downto 24),
      S(3) => \mul_ln970_reg_2757[63]_i_6_n_0\,
      S(2) => \mul_ln970_reg_2757[63]_i_7_n_0\,
      S(1) => \mul_ln970_reg_2757[63]_i_8_n_0\,
      S(0) => \mul_ln970_reg_2757[63]_i_9_n_0\
    );
\mul_ln970_reg_2757_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[63]_i_1_n_0\,
      CO(3) => \mul_ln970_reg_2757_reg[67]_i_1_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[67]_i_1_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[67]_i_1_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[67]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln970_reg_2757[67]_i_2_n_0\,
      DI(2) => \mul_ln970_reg_2757[67]_i_3_n_0\,
      DI(1) => \mul_ln970_reg_2757[67]_i_4_n_0\,
      DI(0) => \mul_ln970_reg_2757[67]_i_5_n_0\,
      O(3 downto 0) => buff0_reg_0(31 downto 28),
      S(3) => \mul_ln970_reg_2757[67]_i_6_n_0\,
      S(2) => \mul_ln970_reg_2757[67]_i_7_n_0\,
      S(1) => \mul_ln970_reg_2757[67]_i_8_n_0\,
      S(0) => \mul_ln970_reg_2757[67]_i_9_n_0\
    );
\mul_ln970_reg_2757_reg[71]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[67]_i_1_n_0\,
      CO(3) => \mul_ln970_reg_2757_reg[71]_i_1_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[71]_i_1_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[71]_i_1_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[71]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln970_reg_2757[71]_i_2_n_0\,
      DI(2) => \mul_ln970_reg_2757[71]_i_3_n_0\,
      DI(1) => \mul_ln970_reg_2757[71]_i_4_n_0\,
      DI(0) => \mul_ln970_reg_2757[71]_i_5_n_0\,
      O(3 downto 0) => buff0_reg_0(35 downto 32),
      S(3) => \mul_ln970_reg_2757[71]_i_6_n_0\,
      S(2) => \mul_ln970_reg_2757[71]_i_7_n_0\,
      S(1) => \mul_ln970_reg_2757[71]_i_8_n_0\,
      S(0) => \mul_ln970_reg_2757[71]_i_9_n_0\
    );
\mul_ln970_reg_2757_reg[75]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[71]_i_1_n_0\,
      CO(3) => \mul_ln970_reg_2757_reg[75]_i_1_n_0\,
      CO(2) => \mul_ln970_reg_2757_reg[75]_i_1_n_1\,
      CO(1) => \mul_ln970_reg_2757_reg[75]_i_1_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[75]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln970_reg_2757[75]_i_2_n_0\,
      DI(2) => \mul_ln970_reg_2757[75]_i_3_n_0\,
      DI(1) => \mul_ln970_reg_2757[75]_i_4_n_0\,
      DI(0) => \mul_ln970_reg_2757[75]_i_5_n_0\,
      O(3 downto 0) => buff0_reg_0(39 downto 36),
      S(3) => \mul_ln970_reg_2757[75]_i_6_n_0\,
      S(2) => \mul_ln970_reg_2757[75]_i_7_n_0\,
      S(1) => \mul_ln970_reg_2757[75]_i_8_n_0\,
      S(0) => \mul_ln970_reg_2757[75]_i_9_n_0\
    );
\mul_ln970_reg_2757_reg[78]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln970_reg_2757_reg[75]_i_1_n_0\,
      CO(3 downto 2) => \NLW_mul_ln970_reg_2757_reg[78]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln970_reg_2757_reg[78]_i_1_n_2\,
      CO(0) => \mul_ln970_reg_2757_reg[78]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln970_reg_2757[78]_i_2_n_0\,
      DI(0) => \mul_ln970_reg_2757[78]_i_3_n_0\,
      O(3) => \NLW_mul_ln970_reg_2757_reg[78]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => buff0_reg_0(42 downto 40),
      S(3) => '0',
      S(2) => \mul_ln970_reg_2757[78]_i_4_n_0\,
      S(1) => \mul_ln970_reg_2757[78]_i_5_n_0\,
      S(0) => \mul_ln970_reg_2757[78]_i_6_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => log_base_fu_2393_p2(36),
      A(28) => log_base_fu_2393_p2(36),
      A(27) => log_base_fu_2393_p2(36),
      A(26) => log_base_fu_2393_p2(36),
      A(25) => log_base_fu_2393_p2(36),
      A(24) => log_base_fu_2393_p2(36),
      A(23) => log_base_fu_2393_p2(36),
      A(22) => log_base_fu_2393_p2(36),
      A(21) => log_base_fu_2393_p2(36),
      A(20) => log_base_fu_2393_p2(36),
      A(19 downto 0) => log_base_fu_2393_p2(36 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011011110110001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => log_base_fu_2393_p2(36),
      A(28) => log_base_fu_2393_p2(36),
      A(27) => log_base_fu_2393_p2(36),
      A(26) => log_base_fu_2393_p2(36),
      A(25) => log_base_fu_2393_p2(36),
      A(24) => log_base_fu_2393_p2(36),
      A(23) => log_base_fu_2393_p2(36),
      A(22) => log_base_fu_2393_p2(36),
      A(21) => log_base_fu_2393_p2(36),
      A(20) => log_base_fu_2393_p2(36),
      A(19 downto 0) => log_base_fu_2393_p2(36 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001010010011011101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
\tmp_product__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => log_base_fu_2393_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001010010011011101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_58\,
      P(46) => \tmp_product__1_n_59\,
      P(45) => \tmp_product__1_n_60\,
      P(44) => \tmp_product__1_n_61\,
      P(43) => \tmp_product__1_n_62\,
      P(42) => \tmp_product__1_n_63\,
      P(41) => \tmp_product__1_n_64\,
      P(40) => \tmp_product__1_n_65\,
      P(39) => \tmp_product__1_n_66\,
      P(38) => \tmp_product__1_n_67\,
      P(37) => \tmp_product__1_n_68\,
      P(36) => \tmp_product__1_n_69\,
      P(35) => \tmp_product__1_n_70\,
      P(34) => \tmp_product__1_n_71\,
      P(33) => \tmp_product__1_n_72\,
      P(32) => \tmp_product__1_n_73\,
      P(31) => \tmp_product__1_n_74\,
      P(30) => \tmp_product__1_n_75\,
      P(29) => \tmp_product__1_n_76\,
      P(28) => \tmp_product__1_n_77\,
      P(27) => \tmp_product__1_n_78\,
      P(26) => \tmp_product__1_n_79\,
      P(25) => \tmp_product__1_n_80\,
      P(24) => \tmp_product__1_n_81\,
      P(23) => \tmp_product__1_n_82\,
      P(22) => \tmp_product__1_n_83\,
      P(21) => \tmp_product__1_n_84\,
      P(20) => \tmp_product__1_n_85\,
      P(19) => \tmp_product__1_n_86\,
      P(18) => \tmp_product__1_n_87\,
      P(17) => \tmp_product__1_n_88\,
      P(16) => \tmp_product__1_n_89\,
      P(15) => \tmp_product__1_n_90\,
      P(14) => \tmp_product__1_n_91\,
      P(13) => \tmp_product__1_n_92\,
      P(12) => \tmp_product__1_n_93\,
      P(11) => \tmp_product__1_n_94\,
      P(10) => \tmp_product__1_n_95\,
      P(9) => \tmp_product__1_n_96\,
      P(8) => \tmp_product__1_n_97\,
      P(7) => \tmp_product__1_n_98\,
      P(6) => \tmp_product__1_n_99\,
      P(5) => \tmp_product__1_n_100\,
      P(4) => \tmp_product__1_n_101\,
      P(3) => \tmp_product__1_n_102\,
      P(2) => \tmp_product__1_n_103\,
      P(1) => \tmp_product__1_n_104\,
      P(0) => \tmp_product__1_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_106\,
      PCOUT(46) => \tmp_product__1_n_107\,
      PCOUT(45) => \tmp_product__1_n_108\,
      PCOUT(44) => \tmp_product__1_n_109\,
      PCOUT(43) => \tmp_product__1_n_110\,
      PCOUT(42) => \tmp_product__1_n_111\,
      PCOUT(41) => \tmp_product__1_n_112\,
      PCOUT(40) => \tmp_product__1_n_113\,
      PCOUT(39) => \tmp_product__1_n_114\,
      PCOUT(38) => \tmp_product__1_n_115\,
      PCOUT(37) => \tmp_product__1_n_116\,
      PCOUT(36) => \tmp_product__1_n_117\,
      PCOUT(35) => \tmp_product__1_n_118\,
      PCOUT(34) => \tmp_product__1_n_119\,
      PCOUT(33) => \tmp_product__1_n_120\,
      PCOUT(32) => \tmp_product__1_n_121\,
      PCOUT(31) => \tmp_product__1_n_122\,
      PCOUT(30) => \tmp_product__1_n_123\,
      PCOUT(29) => \tmp_product__1_n_124\,
      PCOUT(28) => \tmp_product__1_n_125\,
      PCOUT(27) => \tmp_product__1_n_126\,
      PCOUT(26) => \tmp_product__1_n_127\,
      PCOUT(25) => \tmp_product__1_n_128\,
      PCOUT(24) => \tmp_product__1_n_129\,
      PCOUT(23) => \tmp_product__1_n_130\,
      PCOUT(22) => \tmp_product__1_n_131\,
      PCOUT(21) => \tmp_product__1_n_132\,
      PCOUT(20) => \tmp_product__1_n_133\,
      PCOUT(19) => \tmp_product__1_n_134\,
      PCOUT(18) => \tmp_product__1_n_135\,
      PCOUT(17) => \tmp_product__1_n_136\,
      PCOUT(16) => \tmp_product__1_n_137\,
      PCOUT(15) => \tmp_product__1_n_138\,
      PCOUT(14) => \tmp_product__1_n_139\,
      PCOUT(13) => \tmp_product__1_n_140\,
      PCOUT(12) => \tmp_product__1_n_141\,
      PCOUT(11) => \tmp_product__1_n_142\,
      PCOUT(10) => \tmp_product__1_n_143\,
      PCOUT(9) => \tmp_product__1_n_144\,
      PCOUT(8) => \tmp_product__1_n_145\,
      PCOUT(7) => \tmp_product__1_n_146\,
      PCOUT(6) => \tmp_product__1_n_147\,
      PCOUT(5) => \tmp_product__1_n_148\,
      PCOUT(4) => \tmp_product__1_n_149\,
      PCOUT(3) => \tmp_product__1_n_150\,
      PCOUT(2) => \tmp_product__1_n_151\,
      PCOUT(1) => \tmp_product__1_n_152\,
      PCOUT(0) => \tmp_product__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\
    );
tmp_product_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(0),
      I1 => log_sum_reg_2618_pp0_iter15_reg(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dbfs_converter_0_dbfs_converter_mul_38ns_4ns_42_2_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff2_reg__0\ : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dbfs_converter_0_dbfs_converter_mul_38ns_4ns_42_2_1 : entity is "dbfs_converter_mul_38ns_4ns_42_2_1";
end dbfs_converter_0_dbfs_converter_mul_38ns_4ns_42_2_1;

architecture STRUCTURE of dbfs_converter_0_dbfs_converter_mul_38ns_4ns_42_2_1 is
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff2_reg__0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3 downto 0) => \buff2_reg__0\(20 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16 downto 0) => D(16 downto 0),
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dbfs_converter_0_dbfs_converter_mul_58s_6ns_58_5_1 is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buff2_reg__0\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \icmp_ln899_reg_2462_reg[0]\ : out STD_LOGIC;
    \select_ln923_7_reg_2512_reg[0]\ : out STD_LOGIC;
    \select_ln923_10_reg_2524_reg[0]\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_0\ : out STD_LOGIC;
    \select_ln923_5_reg_2504_reg[0]\ : out STD_LOGIC;
    \select_ln923_12_reg_2532_reg[0]\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_1\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_2\ : out STD_LOGIC;
    \select_ln923_11_reg_2528_reg[0]\ : out STD_LOGIC;
    \select_ln923_5_reg_2504_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_3\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_4\ : out STD_LOGIC;
    \select_ln923_4_reg_2500_reg[0]\ : out STD_LOGIC;
    \x_val_read_reg_2435_reg[17]\ : out STD_LOGIC;
    \select_ln923_2_reg_2492_reg[0]\ : out STD_LOGIC;
    \select_ln923_6_reg_2508_reg[0]\ : out STD_LOGIC;
    \select_ln923_reg_2484_reg[0]\ : out STD_LOGIC;
    \select_ln923_reg_2484_reg[0]_0\ : out STD_LOGIC;
    \x_val_read_reg_2435_reg[16]\ : out STD_LOGIC;
    \x_val_read_reg_2435_reg[15]\ : out STD_LOGIC;
    \x_val_read_reg_2435_reg[14]\ : out STD_LOGIC;
    \select_ln923_1_reg_2488_reg[0]\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_5\ : out STD_LOGIC;
    \select_ln923_reg_2484_reg[0]_1\ : out STD_LOGIC;
    \select_ln923_1_reg_2488_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_6\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[51]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]\ : out STD_LOGIC;
    \select_ln923_15_reg_2544_reg[0]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[53]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]_0\ : out STD_LOGIC;
    \x_val_read_reg_2435_reg[19]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]\ : out STD_LOGIC;
    \b_frac_26_reg_2585_reg[57]\ : out STD_LOGIC;
    \b_frac_26_reg_2585_reg[57]_0\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]_0\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_7\ : out STD_LOGIC;
    \select_ln923_15_reg_2544_reg[0]_0\ : out STD_LOGIC;
    \select_ln923_18_reg_2556_reg[0]\ : out STD_LOGIC;
    \select_ln923_4_reg_2500_reg[0]_0\ : out STD_LOGIC;
    \select_ln923_4_reg_2500_reg[0]_1\ : out STD_LOGIC;
    \select_ln923_2_reg_2492_reg[0]_0\ : out STD_LOGIC;
    \select_ln923_20_reg_2564_reg[0]\ : out STD_LOGIC;
    \select_ln923_2_reg_2492_reg[0]_1\ : out STD_LOGIC;
    \select_ln923_8_reg_2516_reg[0]\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_8\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_9\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_10\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_11\ : out STD_LOGIC;
    \select_ln923_19_reg_2560_reg[0]\ : out STD_LOGIC;
    \x_val_read_reg_2435_reg[1]\ : out STD_LOGIC;
    \select_ln923_2_reg_2492_reg[0]_2\ : out STD_LOGIC;
    \select_ln923_17_reg_2552_reg[0]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[50]\ : out STD_LOGIC;
    \select_ln923_7_reg_2512_reg[0]_0\ : out STD_LOGIC;
    \x_val_read_reg_2435_reg[18]\ : out STD_LOGIC;
    \select_ln923_3_reg_2496_reg[0]\ : out STD_LOGIC;
    \select_ln923_14_reg_2540_reg[0]\ : out STD_LOGIC;
    \select_ln923_15_reg_2544_reg[0]_1\ : out STD_LOGIC;
    \select_ln923_15_reg_2544_reg[0]_2\ : out STD_LOGIC;
    \select_ln923_10_reg_2524_reg[0]_0\ : out STD_LOGIC;
    \select_ln923_11_reg_2528_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_12\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_13\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_14\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_15\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_16\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_17\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_18\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_19\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_20\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_21\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_22\ : out STD_LOGIC;
    \select_ln923_6_reg_2508_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln899_reg_2462_reg[0]_23\ : out STD_LOGIC;
    \select_ln923_3_reg_2496_reg[0]_0\ : out STD_LOGIC;
    \select_ln923_1_reg_2488_reg[0]_1\ : out STD_LOGIC;
    \select_ln923_10_reg_2524_reg[0]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buff1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \b_frac_07_reg_398_reg[57]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\ : in STD_LOGIC;
    \b_frac_07_reg_398_reg[56]\ : in STD_LOGIC;
    \b_frac_07_reg_398_reg[57]_0\ : in STD_LOGIC;
    \b_frac_07_reg_398_reg[56]_0\ : in STD_LOGIC;
    \b_frac_07_reg_398[57]_i_4_0\ : in STD_LOGIC;
    \b_frac_07_reg_398[57]_i_4_1\ : in STD_LOGIC;
    \b_frac_07_reg_398[57]_i_4_2\ : in STD_LOGIC;
    \b_frac_07_reg_398_reg[36]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\ : in STD_LOGIC;
    \b_frac_07_reg_398[56]_i_28_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\ : in STD_LOGIC;
    \b_frac_07_reg_398[57]_i_31_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_0\ : in STD_LOGIC;
    \b_frac_07_reg_398_reg[57]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \b_frac_07_reg_398[57]_i_4_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_1\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_frac_07_reg_398_reg[55]\ : in STD_LOGIC;
    data23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_frac_07_reg_398_reg[55]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_3\ : in STD_LOGIC;
    \b_frac_07_reg_398_reg[55]_1\ : in STD_LOGIC;
    zext_ln946_reg_2598_reg_0_i_20_0 : in STD_LOGIC;
    zext_ln946_reg_2598_reg_0_i_17_0 : in STD_LOGIC;
    \b_frac_07_reg_398[57]_i_31_1\ : in STD_LOGIC;
    \b_frac_07_reg_398[57]_i_31_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_2\ : in STD_LOGIC;
    \b_frac_07_reg_398[56]_i_28_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\ : in STD_LOGIC;
    \b_frac_07_reg_398_reg[56]_1\ : in STD_LOGIC;
    \b_frac_07_reg_398[57]_i_3_0\ : in STD_LOGIC;
    \b_frac_07_reg_398[56]_i_3_0\ : in STD_LOGIC;
    zext_ln946_reg_2598_reg_0_i_14_0 : in STD_LOGIC;
    zext_ln946_reg_2598_reg_0_i_14_1 : in STD_LOGIC;
    zext_ln946_reg_2598_reg_0_i_14_2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\ : in STD_LOGIC;
    \b_frac_07_reg_398[57]_i_4_4\ : in STD_LOGIC;
    select_ln923_22_reg_2572 : in STD_LOGIC;
    \b_frac_07_reg_398_reg[56]_2\ : in STD_LOGIC;
    \b_frac_07_reg_398[56]_i_3_1\ : in STD_LOGIC;
    icmp_ln923_25_reg_2581 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dbfs_converter_0_dbfs_converter_mul_58s_6ns_58_5_1 : entity is "dbfs_converter_mul_58s_6ns_58_5_1";
end dbfs_converter_0_dbfs_converter_mul_58s_6ns_58_5_1;

architecture STRUCTURE of dbfs_converter_0_dbfs_converter_mul_58s_6ns_58_5_1 is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[50]\ : STD_LOGIC;
  signal \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[51]\ : STD_LOGIC;
  signal \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]\ : STD_LOGIC;
  signal \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]_0\ : STD_LOGIC;
  signal \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[53]\ : STD_LOGIC;
  signal \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]\ : STD_LOGIC;
  signal \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]\ : STD_LOGIC;
  signal \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_10_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_13_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_12_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_13_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_15_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_18_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_19_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_7_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_9_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_5_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_6_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_7_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_10_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_11_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[42]_i_11_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[42]_i_12_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[51]_i_15_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_16_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[55]_i_10_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[55]_i_11_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[55]_i_12_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[55]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[55]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[55]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[55]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[55]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[55]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_10_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_11_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_17_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_18_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_19_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_20_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_21_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_22_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_25_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_29_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_30_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_31_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_32_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[56]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_10_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_11_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_12_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_13_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_14_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_15_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_17_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_18_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_19_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_20_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_24_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_25_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_27_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_28_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_29_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_30_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_32_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_33_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_34_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_35_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_36_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_37_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_38_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_39_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[57]_i_9_n_0\ : STD_LOGIC;
  signal \^b_frac_26_reg_2585_reg[57]\ : STD_LOGIC;
  signal \^b_frac_26_reg_2585_reg[57]_0\ : STD_LOGIC;
  signal buff0_reg_n_10 : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_11 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_12 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_13 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_14 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_15 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_16 : STD_LOGIC;
  signal buff0_reg_n_17 : STD_LOGIC;
  signal buff0_reg_n_18 : STD_LOGIC;
  signal buff0_reg_n_19 : STD_LOGIC;
  signal buff0_reg_n_20 : STD_LOGIC;
  signal buff0_reg_n_21 : STD_LOGIC;
  signal buff0_reg_n_22 : STD_LOGIC;
  signal buff0_reg_n_23 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_6 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_7 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_8 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_9 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal buff1_reg_n_10 : STD_LOGIC;
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_11 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_12 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_13 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_14 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_15 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_16 : STD_LOGIC;
  signal buff1_reg_n_17 : STD_LOGIC;
  signal buff1_reg_n_18 : STD_LOGIC;
  signal buff1_reg_n_19 : STD_LOGIC;
  signal buff1_reg_n_20 : STD_LOGIC;
  signal buff1_reg_n_21 : STD_LOGIC;
  signal buff1_reg_n_22 : STD_LOGIC;
  signal buff1_reg_n_23 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_6 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_7 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_8 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_9 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal buff2_reg_n_58 : STD_LOGIC;
  signal buff2_reg_n_59 : STD_LOGIC;
  signal buff2_reg_n_60 : STD_LOGIC;
  signal buff2_reg_n_61 : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_1\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_10\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_11\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_12\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_13\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_14\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_15\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_16\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_17\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_18\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_19\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_2\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_20\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_21\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_22\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_23\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_3\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_4\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_5\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_6\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_7\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_8\ : STD_LOGIC;
  signal \^icmp_ln899_reg_2462_reg[0]_9\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^select_ln923_10_reg_2524_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_10_reg_2524_reg[0]_0\ : STD_LOGIC;
  signal \^select_ln923_10_reg_2524_reg[0]_1\ : STD_LOGIC;
  signal \^select_ln923_11_reg_2528_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_11_reg_2528_reg[0]_0\ : STD_LOGIC;
  signal \^select_ln923_12_reg_2532_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_14_reg_2540_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_15_reg_2544_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_15_reg_2544_reg[0]_0\ : STD_LOGIC;
  signal \^select_ln923_15_reg_2544_reg[0]_1\ : STD_LOGIC;
  signal \^select_ln923_15_reg_2544_reg[0]_2\ : STD_LOGIC;
  signal \^select_ln923_17_reg_2552_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_18_reg_2556_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_19_reg_2560_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_1_reg_2488_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_1_reg_2488_reg[0]_0\ : STD_LOGIC;
  signal \^select_ln923_1_reg_2488_reg[0]_1\ : STD_LOGIC;
  signal \^select_ln923_20_reg_2564_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_2_reg_2492_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_2_reg_2492_reg[0]_0\ : STD_LOGIC;
  signal \^select_ln923_2_reg_2492_reg[0]_1\ : STD_LOGIC;
  signal \^select_ln923_2_reg_2492_reg[0]_2\ : STD_LOGIC;
  signal \^select_ln923_3_reg_2496_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_3_reg_2496_reg[0]_0\ : STD_LOGIC;
  signal \^select_ln923_4_reg_2500_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_4_reg_2500_reg[0]_0\ : STD_LOGIC;
  signal \^select_ln923_4_reg_2500_reg[0]_1\ : STD_LOGIC;
  signal \^select_ln923_5_reg_2504_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_5_reg_2504_reg[0]_0\ : STD_LOGIC;
  signal \^select_ln923_6_reg_2508_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_6_reg_2508_reg[0]_0\ : STD_LOGIC;
  signal \^select_ln923_7_reg_2512_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_7_reg_2512_reg[0]_0\ : STD_LOGIC;
  signal \^select_ln923_8_reg_2516_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_reg_2484_reg[0]\ : STD_LOGIC;
  signal \^select_ln923_reg_2484_reg[0]_0\ : STD_LOGIC;
  signal \^select_ln923_reg_2484_reg[0]_1\ : STD_LOGIC;
  signal \^x_val_read_reg_2435_reg[14]\ : STD_LOGIC;
  signal \^x_val_read_reg_2435_reg[15]\ : STD_LOGIC;
  signal \^x_val_read_reg_2435_reg[16]\ : STD_LOGIC;
  signal \^x_val_read_reg_2435_reg[17]\ : STD_LOGIC;
  signal \^x_val_read_reg_2435_reg[18]\ : STD_LOGIC;
  signal \^x_val_read_reg_2435_reg[19]\ : STD_LOGIC;
  signal \^x_val_read_reg_2435_reg[1]\ : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_10_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_11_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_12_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_13_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_14_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_15_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_16_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_17_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_18_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_19_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_20_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_21_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_22_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_23_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_24_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_25_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_26_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_27_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_28_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_31_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_33_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_34_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_35_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_36_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_37_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_38_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_39_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_40_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_41_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_42_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_43_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_44_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_46_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_47_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_48_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_49_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_53_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_54_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_55_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_56_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_57_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_58_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_59_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_60_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_61_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_62_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_63_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_64_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_65_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_67_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_68_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_69_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_73_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_74_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_75_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_76_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_77_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_78_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_7_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_8_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_i_9_n_0 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_10\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_11\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_13\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_11\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_15\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_16\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_18\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_19\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_8\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_9\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_6\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_7\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_10\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_5\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_6\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_7\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_8\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_9\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_11\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[34]_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[42]_i_11\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[45]_i_12\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[49]_i_14\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[51]_i_15\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[53]_i_16\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[55]_i_5\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[55]_i_6\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[56]_i_11\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[56]_i_23\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[56]_i_24\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[56]_i_25\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[56]_i_29\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[56]_i_30\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[56]_i_31\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[56]_i_32\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[56]_i_9\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[57]_i_22\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[57]_i_23\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[57]_i_24\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[57]_i_25\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[57]_i_26\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[57]_i_27\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[57]_i_28\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[57]_i_35\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[57]_i_36\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[57]_i_39\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of zext_ln946_reg_2598_reg_0_i_12 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of zext_ln946_reg_2598_reg_0_i_50 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of zext_ln946_reg_2598_reg_0_i_51 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of zext_ln946_reg_2598_reg_0_i_70 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of zext_ln946_reg_2598_reg_0_i_74 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of zext_ln946_reg_2598_reg_0_i_75 : label is "soft_lutpair26";
begin
  A(0) <= \^a\(0);
  \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[50]\ <= \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[50]\;
  \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[51]\ <= \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[51]\;
  \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]\ <= \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]\;
  \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]_0\ <= \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]_0\;
  \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[53]\ <= \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[53]\;
  \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]\ <= \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]\;
  \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]\ <= \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]\;
  \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]_0\ <= \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]_0\;
  \b_frac_26_reg_2585_reg[57]\ <= \^b_frac_26_reg_2585_reg[57]\;
  \b_frac_26_reg_2585_reg[57]_0\ <= \^b_frac_26_reg_2585_reg[57]_0\;
  \icmp_ln899_reg_2462_reg[0]\ <= \^icmp_ln899_reg_2462_reg[0]\;
  \icmp_ln899_reg_2462_reg[0]_0\ <= \^icmp_ln899_reg_2462_reg[0]_0\;
  \icmp_ln899_reg_2462_reg[0]_1\ <= \^icmp_ln899_reg_2462_reg[0]_1\;
  \icmp_ln899_reg_2462_reg[0]_10\ <= \^icmp_ln899_reg_2462_reg[0]_10\;
  \icmp_ln899_reg_2462_reg[0]_11\ <= \^icmp_ln899_reg_2462_reg[0]_11\;
  \icmp_ln899_reg_2462_reg[0]_12\ <= \^icmp_ln899_reg_2462_reg[0]_12\;
  \icmp_ln899_reg_2462_reg[0]_13\ <= \^icmp_ln899_reg_2462_reg[0]_13\;
  \icmp_ln899_reg_2462_reg[0]_14\ <= \^icmp_ln899_reg_2462_reg[0]_14\;
  \icmp_ln899_reg_2462_reg[0]_15\ <= \^icmp_ln899_reg_2462_reg[0]_15\;
  \icmp_ln899_reg_2462_reg[0]_16\ <= \^icmp_ln899_reg_2462_reg[0]_16\;
  \icmp_ln899_reg_2462_reg[0]_17\ <= \^icmp_ln899_reg_2462_reg[0]_17\;
  \icmp_ln899_reg_2462_reg[0]_18\ <= \^icmp_ln899_reg_2462_reg[0]_18\;
  \icmp_ln899_reg_2462_reg[0]_19\ <= \^icmp_ln899_reg_2462_reg[0]_19\;
  \icmp_ln899_reg_2462_reg[0]_2\ <= \^icmp_ln899_reg_2462_reg[0]_2\;
  \icmp_ln899_reg_2462_reg[0]_20\ <= \^icmp_ln899_reg_2462_reg[0]_20\;
  \icmp_ln899_reg_2462_reg[0]_21\ <= \^icmp_ln899_reg_2462_reg[0]_21\;
  \icmp_ln899_reg_2462_reg[0]_22\ <= \^icmp_ln899_reg_2462_reg[0]_22\;
  \icmp_ln899_reg_2462_reg[0]_23\ <= \^icmp_ln899_reg_2462_reg[0]_23\;
  \icmp_ln899_reg_2462_reg[0]_3\ <= \^icmp_ln899_reg_2462_reg[0]_3\;
  \icmp_ln899_reg_2462_reg[0]_4\ <= \^icmp_ln899_reg_2462_reg[0]_4\;
  \icmp_ln899_reg_2462_reg[0]_5\ <= \^icmp_ln899_reg_2462_reg[0]_5\;
  \icmp_ln899_reg_2462_reg[0]_6\ <= \^icmp_ln899_reg_2462_reg[0]_6\;
  \icmp_ln899_reg_2462_reg[0]_7\ <= \^icmp_ln899_reg_2462_reg[0]_7\;
  \icmp_ln899_reg_2462_reg[0]_8\ <= \^icmp_ln899_reg_2462_reg[0]_8\;
  \icmp_ln899_reg_2462_reg[0]_9\ <= \^icmp_ln899_reg_2462_reg[0]_9\;
  \select_ln923_10_reg_2524_reg[0]\ <= \^select_ln923_10_reg_2524_reg[0]\;
  \select_ln923_10_reg_2524_reg[0]_0\ <= \^select_ln923_10_reg_2524_reg[0]_0\;
  \select_ln923_10_reg_2524_reg[0]_1\ <= \^select_ln923_10_reg_2524_reg[0]_1\;
  \select_ln923_11_reg_2528_reg[0]\ <= \^select_ln923_11_reg_2528_reg[0]\;
  \select_ln923_11_reg_2528_reg[0]_0\ <= \^select_ln923_11_reg_2528_reg[0]_0\;
  \select_ln923_12_reg_2532_reg[0]\ <= \^select_ln923_12_reg_2532_reg[0]\;
  \select_ln923_14_reg_2540_reg[0]\ <= \^select_ln923_14_reg_2540_reg[0]\;
  \select_ln923_15_reg_2544_reg[0]\ <= \^select_ln923_15_reg_2544_reg[0]\;
  \select_ln923_15_reg_2544_reg[0]_0\ <= \^select_ln923_15_reg_2544_reg[0]_0\;
  \select_ln923_15_reg_2544_reg[0]_1\ <= \^select_ln923_15_reg_2544_reg[0]_1\;
  \select_ln923_15_reg_2544_reg[0]_2\ <= \^select_ln923_15_reg_2544_reg[0]_2\;
  \select_ln923_17_reg_2552_reg[0]\ <= \^select_ln923_17_reg_2552_reg[0]\;
  \select_ln923_18_reg_2556_reg[0]\ <= \^select_ln923_18_reg_2556_reg[0]\;
  \select_ln923_19_reg_2560_reg[0]\ <= \^select_ln923_19_reg_2560_reg[0]\;
  \select_ln923_1_reg_2488_reg[0]\ <= \^select_ln923_1_reg_2488_reg[0]\;
  \select_ln923_1_reg_2488_reg[0]_0\ <= \^select_ln923_1_reg_2488_reg[0]_0\;
  \select_ln923_1_reg_2488_reg[0]_1\ <= \^select_ln923_1_reg_2488_reg[0]_1\;
  \select_ln923_20_reg_2564_reg[0]\ <= \^select_ln923_20_reg_2564_reg[0]\;
  \select_ln923_2_reg_2492_reg[0]\ <= \^select_ln923_2_reg_2492_reg[0]\;
  \select_ln923_2_reg_2492_reg[0]_0\ <= \^select_ln923_2_reg_2492_reg[0]_0\;
  \select_ln923_2_reg_2492_reg[0]_1\ <= \^select_ln923_2_reg_2492_reg[0]_1\;
  \select_ln923_2_reg_2492_reg[0]_2\ <= \^select_ln923_2_reg_2492_reg[0]_2\;
  \select_ln923_3_reg_2496_reg[0]\ <= \^select_ln923_3_reg_2496_reg[0]\;
  \select_ln923_3_reg_2496_reg[0]_0\ <= \^select_ln923_3_reg_2496_reg[0]_0\;
  \select_ln923_4_reg_2500_reg[0]\ <= \^select_ln923_4_reg_2500_reg[0]\;
  \select_ln923_4_reg_2500_reg[0]_0\ <= \^select_ln923_4_reg_2500_reg[0]_0\;
  \select_ln923_4_reg_2500_reg[0]_1\ <= \^select_ln923_4_reg_2500_reg[0]_1\;
  \select_ln923_5_reg_2504_reg[0]\ <= \^select_ln923_5_reg_2504_reg[0]\;
  \select_ln923_5_reg_2504_reg[0]_0\ <= \^select_ln923_5_reg_2504_reg[0]_0\;
  \select_ln923_6_reg_2508_reg[0]\ <= \^select_ln923_6_reg_2508_reg[0]\;
  \select_ln923_6_reg_2508_reg[0]_0\ <= \^select_ln923_6_reg_2508_reg[0]_0\;
  \select_ln923_7_reg_2512_reg[0]\ <= \^select_ln923_7_reg_2512_reg[0]\;
  \select_ln923_7_reg_2512_reg[0]_0\ <= \^select_ln923_7_reg_2512_reg[0]_0\;
  \select_ln923_8_reg_2516_reg[0]\ <= \^select_ln923_8_reg_2516_reg[0]\;
  \select_ln923_reg_2484_reg[0]\ <= \^select_ln923_reg_2484_reg[0]\;
  \select_ln923_reg_2484_reg[0]_0\ <= \^select_ln923_reg_2484_reg[0]_0\;
  \select_ln923_reg_2484_reg[0]_1\ <= \^select_ln923_reg_2484_reg[0]_1\;
  \x_val_read_reg_2435_reg[14]\ <= \^x_val_read_reg_2435_reg[14]\;
  \x_val_read_reg_2435_reg[15]\ <= \^x_val_read_reg_2435_reg[15]\;
  \x_val_read_reg_2435_reg[16]\ <= \^x_val_read_reg_2435_reg[16]\;
  \x_val_read_reg_2435_reg[17]\ <= \^x_val_read_reg_2435_reg[17]\;
  \x_val_read_reg_2435_reg[18]\ <= \^x_val_read_reg_2435_reg[18]\;
  \x_val_read_reg_2435_reg[19]\ <= \^x_val_read_reg_2435_reg[19]\;
  \x_val_read_reg_2435_reg[1]\ <= \^x_val_read_reg_2435_reg[1]\;
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I1 => \^select_ln923_reg_2484_reg[0]_1\,
      I2 => \^select_ln923_2_reg_2492_reg[0]_2\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[0]\,
      I4 => \^select_ln923_8_reg_2516_reg[0]\,
      I5 => \^select_ln923_5_reg_2504_reg[0]_0\,
      O => \^select_ln923_4_reg_2500_reg[0]_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      I2 => \b_frac_07_reg_398[57]_i_31_1\,
      I3 => \b_frac_07_reg_398[57]_i_31_2\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_10_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      O => \^select_ln923_2_reg_2492_reg[0]_2\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\,
      I4 => \b_frac_07_reg_398[57]_i_31_1\,
      I5 => \b_frac_07_reg_398[57]_i_31_2\,
      O => \^select_ln923_8_reg_2516_reg[0]\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_13_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_10_n_0\,
      I2 => \^select_ln923_reg_2484_reg[0]_1\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_0\,
      I4 => \^select_ln923_2_reg_2492_reg[0]_2\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\,
      O => \^icmp_ln899_reg_2462_reg[0]_14\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \^select_ln923_reg_2484_reg[0]_1\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]\,
      I3 => \^select_ln923_2_reg_2492_reg[0]_2\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\,
      I5 => \^select_ln923_8_reg_2516_reg[0]\,
      O => \^icmp_ln899_reg_2462_reg[0]_15\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \^select_ln923_reg_2484_reg[0]_1\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      I3 => \^select_ln923_2_reg_2492_reg[0]_2\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      O => \^icmp_ln899_reg_2462_reg[0]_16\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \^select_ln923_reg_2484_reg[0]_1\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\,
      I3 => \^select_ln923_2_reg_2492_reg[0]_2\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_13_n_0\,
      O => \^icmp_ln899_reg_2462_reg[0]_21\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_31_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]\,
      I2 => \b_frac_07_reg_398[56]_i_28_1\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_2\,
      O => \^select_ln923_7_reg_2512_reg[0]\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_0\,
      O => \^select_ln923_10_reg_2524_reg[0]\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]_0\,
      I1 => \b_frac_07_reg_398_reg[36]\,
      I2 => \b_frac_07_reg_398[57]_i_31_1\,
      I3 => \b_frac_07_reg_398[57]_i_31_2\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_1\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_12_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_2\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I4 => \b_frac_07_reg_398[56]_i_28_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_1\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_13_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[0]\,
      I3 => \b_frac_07_reg_398_reg[57]_0\,
      I4 => \b_frac_07_reg_398_reg[36]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_15_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_31_1\,
      I1 => \b_frac_07_reg_398[57]_i_31_2\,
      O => \^select_ln923_11_reg_2528_reg[0]\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[56]_i_28_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_1\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_2\,
      I3 => \b_frac_07_reg_398[56]_i_28_1\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]\,
      I5 => \b_frac_07_reg_398[57]_i_31_0\,
      O => \^select_ln923_5_reg_2504_reg[0]_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_18_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_2\,
      I1 => \b_frac_07_reg_398_reg[57]_0\,
      I2 => \b_frac_07_reg_398_reg[36]\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_19_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_7_n_0\,
      I2 => \^select_ln923_5_reg_2504_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_6_n_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_9_n_0\,
      I5 => \^select_ln923_12_reg_2532_reg[0]\,
      O => \^icmp_ln899_reg_2462_reg[0]_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \^select_ln923_7_reg_2512_reg[0]\,
      I2 => \^select_ln923_10_reg_2524_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_12_n_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_13_n_0\,
      O => \^icmp_ln899_reg_2462_reg[0]\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_15_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I3 => \^select_ln923_11_reg_2528_reg[0]\,
      I4 => \^select_ln923_10_reg_2524_reg[0]\,
      I5 => \^select_ln923_5_reg_2504_reg[0]_0\,
      O => \^icmp_ln899_reg_2462_reg[0]_2\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_18_n_0\,
      I2 => \^select_ln923_5_reg_2504_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_6_n_0\,
      I4 => \^select_ln923_12_reg_2532_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_19_n_0\,
      O => \^icmp_ln899_reg_2462_reg[0]_3\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_1\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_2\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_7_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[56]_i_28_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_1\,
      I2 => \b_frac_07_reg_398[56]_i_28_1\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_2\,
      O => \^select_ln923_5_reg_2504_reg[0]\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[36]\,
      I1 => \b_frac_07_reg_398_reg[57]_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_0\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I4 => \^select_ln923_reg_2484_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\,
      O => \^icmp_ln899_reg_2462_reg[0]_18\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_6_n_0\,
      I1 => \^select_ln923_12_reg_2532_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_2\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_1\,
      I4 => \^select_ln923_2_reg_2492_reg[0]\,
      I5 => \^select_ln923_6_reg_2508_reg[0]\,
      O => \^select_ln923_15_reg_2544_reg[0]_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I2 => \b_frac_07_reg_398_reg[57]_0\,
      I3 => \b_frac_07_reg_398_reg[36]\,
      O => \^select_ln923_2_reg_2492_reg[0]\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]_0\,
      I1 => \b_frac_07_reg_398_reg[36]\,
      O => \^select_ln923_reg_2484_reg[0]_1\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \b_frac_07_reg_398[56]_i_28_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I2 => \b_frac_07_reg_398[57]_i_31_0\,
      I3 => \b_frac_07_reg_398[56]_i_28_1\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \b_frac_07_reg_398[56]_i_28_1\,
      I1 => \b_frac_07_reg_398[56]_i_28_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      O => \^select_ln923_6_reg_2508_reg[0]\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_5_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_6_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_7_n_0\,
      I4 => \^select_ln923_4_reg_2500_reg[0]\,
      I5 => \^select_ln923_12_reg_2532_reg[0]\,
      O => \^icmp_ln899_reg_2462_reg[0]_4\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I3 => \b_frac_07_reg_398_reg[36]\,
      O => \^select_ln923_reg_2484_reg[0]\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_2\,
      I1 => \b_frac_07_reg_398[56]_i_28_1\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_5_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_0\,
      I2 => \b_frac_07_reg_398[57]_i_31_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_6_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_1\,
      I3 => \b_frac_07_reg_398_reg[57]_0\,
      I4 => \b_frac_07_reg_398_reg[36]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_7_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I1 => \b_frac_07_reg_398[56]_i_28_0\,
      O => \^select_ln923_4_reg_2500_reg[0]\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_31_2\,
      I1 => \b_frac_07_reg_398[57]_i_31_1\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      O => \^select_ln923_12_reg_2532_reg[0]\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I2 => \b_frac_07_reg_398[56]_i_28_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_10_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_3\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_1\,
      I2 => select_ln923_22_reg_2572,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_0\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_11_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^select_ln923_7_reg_2512_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_9_n_0\,
      I2 => \b_frac_07_reg_398[57]_i_24_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_10_n_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_11_n_0\,
      I5 => \^select_ln923_10_reg_2524_reg[0]\,
      O => \^select_ln923_7_reg_2512_reg[0]_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_1\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[0]\,
      I2 => icmp_ln923_25_reg_2581,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_2\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_9_n_0\
    );
\b_frac_07_reg_398[34]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I3 => \b_frac_07_reg_398_reg[36]\,
      I4 => \b_frac_07_reg_398_reg[57]_0\,
      O => \^icmp_ln899_reg_2462_reg[0]_6\
    );
\b_frac_07_reg_398[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \b_frac_07_reg_398_reg[36]\,
      I2 => \b_frac_07_reg_398_reg[57]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      O => \^icmp_ln899_reg_2462_reg[0]_23\
    );
\b_frac_07_reg_398[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\,
      I1 => \^select_ln923_reg_2484_reg[0]_1\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      O => \^select_ln923_3_reg_2496_reg[0]_0\
    );
\b_frac_07_reg_398[42]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I1 => \b_frac_07_reg_398_reg[36]\,
      I2 => \b_frac_07_reg_398_reg[57]_0\,
      O => \b_frac_07_reg_398[42]_i_11_n_0\
    );
\b_frac_07_reg_398[42]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_31_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I2 => \b_frac_07_reg_398[57]_i_31_2\,
      I3 => \b_frac_07_reg_398[57]_i_31_1\,
      O => \b_frac_07_reg_398[42]_i_12_n_0\
    );
\b_frac_07_reg_398[42]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302000000000000"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_31_1\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\,
      I4 => \^select_ln923_1_reg_2488_reg[0]_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\,
      O => \^select_ln923_11_reg_2528_reg[0]_0\
    );
\b_frac_07_reg_398[42]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[42]_i_11_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      I4 => \b_frac_07_reg_398[42]_i_12_n_0\,
      I5 => \^select_ln923_6_reg_2508_reg[0]\,
      O => \^select_ln923_10_reg_2524_reg[0]_0\
    );
\b_frac_07_reg_398[45]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0032000000000000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]\,
      I1 => \^select_ln923_12_reg_2532_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      I4 => \^select_ln923_1_reg_2488_reg[0]_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\,
      O => \^select_ln923_14_reg_2540_reg[0]\
    );
\b_frac_07_reg_398[45]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[36]\,
      I1 => \b_frac_07_reg_398_reg[57]_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      O => \^select_ln923_1_reg_2488_reg[0]_0\
    );
\b_frac_07_reg_398[46]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\,
      I1 => \^select_ln923_reg_2484_reg[0]_1\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]\,
      I5 => \^select_ln923_8_reg_2516_reg[0]\,
      O => \^select_ln923_3_reg_2496_reg[0]\
    );
\b_frac_07_reg_398[49]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_1\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      O => \^select_ln923_19_reg_2560_reg[0]\
    );
\b_frac_07_reg_398[51]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0B0BBBBBBBB"
    )
        port map (
      I0 => \^select_ln923_2_reg_2492_reg[0]\,
      I1 => \^select_ln923_6_reg_2508_reg[0]\,
      I2 => \^select_ln923_reg_2484_reg[0]\,
      I3 => \^select_ln923_reg_2484_reg[0]_0\,
      I4 => \b_frac_07_reg_398[57]_i_4_1\,
      I5 => \b_frac_07_reg_398[51]_i_15_n_0\,
      O => \^x_val_read_reg_2435_reg[15]\
    );
\b_frac_07_reg_398[51]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7F7F7"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[56]_0\,
      I1 => \b_frac_07_reg_398_reg[36]\,
      I2 => \b_frac_07_reg_398_reg[57]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I4 => \b_frac_07_reg_398[57]_i_4_0\,
      O => \b_frac_07_reg_398[51]_i_15_n_0\
    );
\b_frac_07_reg_398[53]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0B0BBBBBBBB"
    )
        port map (
      I0 => \^select_ln923_2_reg_2492_reg[0]\,
      I1 => \^select_ln923_6_reg_2508_reg[0]\,
      I2 => \^select_ln923_reg_2484_reg[0]\,
      I3 => \^select_ln923_reg_2484_reg[0]_0\,
      I4 => \b_frac_07_reg_398_reg[56]_0\,
      I5 => \b_frac_07_reg_398[53]_i_16_n_0\,
      O => \^x_val_read_reg_2435_reg[17]\
    );
\b_frac_07_reg_398[53]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7F7F7"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[56]_2\,
      I1 => \b_frac_07_reg_398_reg[36]\,
      I2 => \b_frac_07_reg_398_reg[57]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I4 => \b_frac_07_reg_398_reg[56]_1\,
      O => \b_frac_07_reg_398[53]_i_16_n_0\
    );
\b_frac_07_reg_398[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEEFEEEFEE"
    )
        port map (
      I0 => \b_frac_07_reg_398[55]_i_2_n_0\,
      I1 => \b_frac_07_reg_398[55]_i_3_n_0\,
      I2 => \b_frac_07_reg_398[55]_i_4_n_0\,
      I3 => \^icmp_ln899_reg_2462_reg[0]_10\,
      I4 => \^icmp_ln899_reg_2462_reg[0]_1\,
      I5 => data23(0),
      O => \^b_frac_26_reg_2585_reg[57]_0\
    );
\b_frac_07_reg_398[55]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_4_4\,
      I1 => \^icmp_ln899_reg_2462_reg[0]_16\,
      I2 => \b_frac_07_reg_398[57]_i_4_1\,
      I3 => \^icmp_ln899_reg_2462_reg[0]_17\,
      I4 => \b_frac_07_reg_398[57]_i_4_2\,
      I5 => \^icmp_ln899_reg_2462_reg[0]_18\,
      O => \b_frac_07_reg_398[55]_i_10_n_0\
    );
\b_frac_07_reg_398[55]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]_13\,
      I1 => zext_ln946_reg_2598_reg_0_i_20_0,
      I2 => zext_ln946_reg_2598_reg_0_i_14_0,
      I3 => \^icmp_ln899_reg_2462_reg[0]_14\,
      I4 => zext_ln946_reg_2598_reg_0_i_17_0,
      I5 => \^icmp_ln899_reg_2462_reg[0]_15\,
      O => \b_frac_07_reg_398[55]_i_11_n_0\
    );
\b_frac_07_reg_398[55]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0800000008"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I1 => \b_frac_07_reg_398[57]_i_3_0\,
      I2 => \b_frac_07_reg_398_reg[57]\,
      I3 => \b_frac_07_reg_398_reg[36]\,
      I4 => \b_frac_07_reg_398_reg[57]_0\,
      I5 => \b_frac_07_reg_398[56]_i_3_0\,
      O => \b_frac_07_reg_398[55]_i_12_n_0\
    );
\b_frac_07_reg_398[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[55]_i_7_n_0\,
      I1 => \b_frac_07_reg_398[55]_i_8_n_0\,
      I2 => \b_frac_07_reg_398[55]_i_9_n_0\,
      I3 => \b_frac_07_reg_398[55]_i_10_n_0\,
      I4 => \^icmp_ln899_reg_2462_reg[0]_12\,
      I5 => \b_frac_07_reg_398[55]_i_11_n_0\,
      O => \b_frac_07_reg_398[55]_i_2_n_0\
    );
\b_frac_07_reg_398[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]_11\,
      I1 => data1(0),
      I2 => \^icmp_ln899_reg_2462_reg[0]\,
      I3 => data1(2),
      I4 => \^icmp_ln899_reg_2462_reg[0]_0\,
      I5 => data1(1),
      O => \b_frac_07_reg_398[55]_i_3_n_0\
    );
\b_frac_07_reg_398[55]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]_3\,
      I1 => \b_frac_07_reg_398_reg[55]\,
      I2 => \^icmp_ln899_reg_2462_reg[0]_4\,
      I3 => \b_frac_07_reg_398_reg[55]_1\,
      I4 => \^icmp_ln899_reg_2462_reg[0]_2\,
      I5 => \b_frac_07_reg_398_reg[55]_0\,
      O => \b_frac_07_reg_398[55]_i_4_n_0\
    );
\b_frac_07_reg_398[55]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]_11\,
      I1 => \^icmp_ln899_reg_2462_reg[0]\,
      I2 => \^icmp_ln899_reg_2462_reg[0]_0\,
      O => \^icmp_ln899_reg_2462_reg[0]_10\
    );
\b_frac_07_reg_398[55]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \b_frac_07_reg_398[57]_i_17_n_0\,
      O => \^icmp_ln899_reg_2462_reg[0]_1\
    );
\b_frac_07_reg_398[55]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => \b_frac_07_reg_398[55]_i_12_n_0\,
      I1 => \b_frac_07_reg_398_reg[56]_2\,
      I2 => \^icmp_ln899_reg_2462_reg[0]_6\,
      I3 => \b_frac_07_reg_398_reg[57]\,
      I4 => \b_frac_07_reg_398_reg[57]_0\,
      I5 => \b_frac_07_reg_398[56]_i_3_1\,
      O => \b_frac_07_reg_398[55]_i_7_n_0\
    );
\b_frac_07_reg_398[55]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \^select_ln923_6_reg_2508_reg[0]_0\,
      I1 => \b_frac_07_reg_398[57]_i_4_0\,
      I2 => \b_frac_07_reg_398_reg[56]_1\,
      I3 => \^icmp_ln899_reg_2462_reg[0]_23\,
      I4 => \^icmp_ln899_reg_2462_reg[0]_5\,
      I5 => \b_frac_07_reg_398_reg[56]_0\,
      O => \b_frac_07_reg_398[55]_i_8_n_0\
    );
\b_frac_07_reg_398[55]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]_20\,
      I1 => zext_ln946_reg_2598_reg_0_i_14_2,
      I2 => \b_frac_07_reg_398[57]_i_4_3\,
      I3 => \^icmp_ln899_reg_2462_reg[0]_21\,
      I4 => zext_ln946_reg_2598_reg_0_i_14_1,
      I5 => \^icmp_ln899_reg_2462_reg[0]_22\,
      O => \b_frac_07_reg_398[55]_i_9_n_0\
    );
\b_frac_07_reg_398[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00A2AAAA"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]_8\,
      I1 => \b_frac_07_reg_398[56]_i_3_n_0\,
      I2 => \b_frac_07_reg_398[56]_i_4_n_0\,
      I3 => \^icmp_ln899_reg_2462_reg[0]_9\,
      I4 => \b_frac_07_reg_398[56]_i_6_n_0\,
      I5 => \b_frac_07_reg_398[56]_i_7_n_0\,
      O => \^icmp_ln899_reg_2462_reg[0]_7\
    );
\b_frac_07_reg_398[56]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^select_ln923_reg_2484_reg[0]_0\,
      I1 => \b_frac_07_reg_398[57]_i_3_0\,
      I2 => \b_frac_07_reg_398[56]_i_3_0\,
      I3 => \^select_ln923_1_reg_2488_reg[0]\,
      I4 => \b_frac_07_reg_398[56]_i_3_1\,
      I5 => \b_frac_07_reg_398[56]_i_25_n_0\,
      O => \b_frac_07_reg_398[56]_i_10_n_0\
    );
\b_frac_07_reg_398[56]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[36]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      O => \b_frac_07_reg_398[56]_i_11_n_0\
    );
\b_frac_07_reg_398[56]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \b_frac_07_reg_398[56]_i_28_1\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I2 => \b_frac_07_reg_398[56]_i_28_0\,
      I3 => \^select_ln923_2_reg_2492_reg[0]_2\,
      I4 => \^select_ln923_reg_2484_reg[0]_1\,
      I5 => \b_frac_07_reg_398_reg[57]\,
      O => \^select_ln923_6_reg_2508_reg[0]_0\
    );
\b_frac_07_reg_398[56]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \b_frac_07_reg_398[56]_i_28_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I3 => \^select_ln923_reg_2484_reg[0]_1\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      O => \^icmp_ln899_reg_2462_reg[0]_5\
    );
\b_frac_07_reg_398[56]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]_13\,
      I1 => \^icmp_ln899_reg_2462_reg[0]_14\,
      I2 => \^icmp_ln899_reg_2462_reg[0]_15\,
      O => \^icmp_ln899_reg_2462_reg[0]_12\
    );
\b_frac_07_reg_398[56]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I3 => \b_frac_07_reg_398[57]_i_31_0\,
      I4 => \^select_ln923_reg_2484_reg[0]_1\,
      I5 => \^select_ln923_6_reg_2508_reg[0]\,
      O => \^icmp_ln899_reg_2462_reg[0]_17\
    );
\b_frac_07_reg_398[56]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]_21\,
      I1 => \^icmp_ln899_reg_2462_reg[0]_22\,
      I2 => \^icmp_ln899_reg_2462_reg[0]_20\,
      O => \^icmp_ln899_reg_2462_reg[0]_19\
    );
\b_frac_07_reg_398[56]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_17_0,
      I1 => \^icmp_ln899_reg_2462_reg[0]_13\,
      I2 => zext_ln946_reg_2598_reg_0_i_14_2,
      I3 => \^icmp_ln899_reg_2462_reg[0]_14\,
      I4 => zext_ln946_reg_2598_reg_0_i_14_0,
      I5 => \^icmp_ln899_reg_2462_reg[0]_15\,
      O => \b_frac_07_reg_398[56]_i_17_n_0\
    );
\b_frac_07_reg_398[56]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_4_2\,
      I1 => \^icmp_ln899_reg_2462_reg[0]_16\,
      I2 => \b_frac_07_reg_398[57]_i_4_0\,
      I3 => \^icmp_ln899_reg_2462_reg[0]_17\,
      I4 => \b_frac_07_reg_398[57]_i_4_1\,
      I5 => \^icmp_ln899_reg_2462_reg[0]_18\,
      O => \b_frac_07_reg_398[56]_i_18_n_0\
    );
\b_frac_07_reg_398[56]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]_20\,
      I1 => zext_ln946_reg_2598_reg_0_i_14_1,
      I2 => \b_frac_07_reg_398[57]_i_4_4\,
      I3 => \^icmp_ln899_reg_2462_reg[0]_21\,
      I4 => \b_frac_07_reg_398[57]_i_4_3\,
      I5 => \^icmp_ln899_reg_2462_reg[0]_22\,
      O => \b_frac_07_reg_398[56]_i_19_n_0\
    );
\b_frac_07_reg_398[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]_1\,
      I1 => \^icmp_ln899_reg_2462_reg[0]_0\,
      I2 => \^icmp_ln899_reg_2462_reg[0]_11\,
      I3 => \^icmp_ln899_reg_2462_reg[0]_2\,
      I4 => \^icmp_ln899_reg_2462_reg[0]_4\,
      I5 => \b_frac_07_reg_398[56]_i_9_n_0\,
      O => \^icmp_ln899_reg_2462_reg[0]_8\
    );
\b_frac_07_reg_398[56]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]_3\,
      I1 => \b_frac_07_reg_398_reg[55]_0\,
      I2 => \^icmp_ln899_reg_2462_reg[0]_4\,
      I3 => zext_ln946_reg_2598_reg_0_i_20_0,
      I4 => \^icmp_ln899_reg_2462_reg[0]_2\,
      I5 => \b_frac_07_reg_398_reg[55]_1\,
      O => \b_frac_07_reg_398[56]_i_20_n_0\
    );
\b_frac_07_reg_398[56]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]_11\,
      I1 => data1(1),
      I2 => \^icmp_ln899_reg_2462_reg[0]\,
      I3 => \b_frac_07_reg_398_reg[55]\,
      I4 => \^icmp_ln899_reg_2462_reg[0]_0\,
      I5 => data1(2),
      O => \b_frac_07_reg_398[56]_i_21_n_0\
    );
\b_frac_07_reg_398[56]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_3\,
      I1 => \b_frac_07_reg_398_reg[57]_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\,
      I4 => \b_frac_07_reg_398[57]_i_31_1\,
      I5 => \b_frac_07_reg_398[57]_i_31_2\,
      O => \b_frac_07_reg_398[56]_i_22_n_0\
    );
\b_frac_07_reg_398[56]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]_0\,
      I1 => \b_frac_07_reg_398_reg[36]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      O => \^select_ln923_reg_2484_reg[0]_0\
    );
\b_frac_07_reg_398[56]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[36]\,
      I1 => \b_frac_07_reg_398_reg[57]_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      O => \^select_ln923_1_reg_2488_reg[0]\
    );
\b_frac_07_reg_398[56]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]_0\,
      I1 => \b_frac_07_reg_398_reg[36]\,
      O => \b_frac_07_reg_398[56]_i_25_n_0\
    );
\b_frac_07_reg_398[56]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \^select_ln923_reg_2484_reg[0]_1\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_2\,
      I3 => \^select_ln923_2_reg_2492_reg[0]_2\,
      I4 => \b_frac_07_reg_398[56]_i_29_n_0\,
      I5 => \b_frac_07_reg_398[57]_i_34_n_0\,
      O => \^icmp_ln899_reg_2462_reg[0]_13\
    );
\b_frac_07_reg_398[56]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \^select_ln923_reg_2484_reg[0]_1\,
      I2 => \b_frac_07_reg_398[57]_i_31_1\,
      I3 => \^select_ln923_2_reg_2492_reg[0]_2\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\,
      I5 => \b_frac_07_reg_398[56]_i_30_n_0\,
      O => \^icmp_ln899_reg_2462_reg[0]_22\
    );
\b_frac_07_reg_398[56]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \b_frac_07_reg_398[56]_i_31_n_0\,
      I2 => \b_frac_07_reg_398[57]_i_31_1\,
      I3 => \b_frac_07_reg_398[57]_i_31_2\,
      I4 => \b_frac_07_reg_398[42]_i_11_n_0\,
      I5 => \b_frac_07_reg_398[56]_i_32_n_0\,
      O => \^icmp_ln899_reg_2462_reg[0]_20\
    );
\b_frac_07_reg_398[56]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[56]_i_28_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I2 => \b_frac_07_reg_398[57]_i_31_1\,
      I3 => \b_frac_07_reg_398[57]_i_31_2\,
      I4 => \b_frac_07_reg_398[56]_i_28_1\,
      O => \b_frac_07_reg_398[56]_i_29_n_0\
    );
\b_frac_07_reg_398[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFBFBFAFFFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_10_n_0\,
      I1 => \b_frac_07_reg_398[56]_i_10_n_0\,
      I2 => \b_frac_07_reg_398_reg[57]\,
      I3 => \b_frac_07_reg_398_reg[56]\,
      I4 => \b_frac_07_reg_398_reg[57]_0\,
      I5 => \b_frac_07_reg_398[56]_i_11_n_0\,
      O => \b_frac_07_reg_398[56]_i_3_n_0\
    );
\b_frac_07_reg_398[56]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      O => \b_frac_07_reg_398[56]_i_30_n_0\
    );
\b_frac_07_reg_398[56]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      I3 => \b_frac_07_reg_398[57]_i_31_0\,
      O => \b_frac_07_reg_398[56]_i_31_n_0\
    );
\b_frac_07_reg_398[56]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I2 => \b_frac_07_reg_398[56]_i_28_1\,
      I3 => \b_frac_07_reg_398[56]_i_28_0\,
      O => \b_frac_07_reg_398[56]_i_32_n_0\
    );
\b_frac_07_reg_398[56]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \^select_ln923_6_reg_2508_reg[0]_0\,
      I1 => \b_frac_07_reg_398_reg[56]_0\,
      I2 => \b_frac_07_reg_398_reg[56]_2\,
      I3 => \^icmp_ln899_reg_2462_reg[0]_23\,
      I4 => \b_frac_07_reg_398_reg[56]_1\,
      I5 => \^icmp_ln899_reg_2462_reg[0]_5\,
      O => \b_frac_07_reg_398[56]_i_4_n_0\
    );
\b_frac_07_reg_398[56]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]_12\,
      I1 => \^icmp_ln899_reg_2462_reg[0]_16\,
      I2 => \^icmp_ln899_reg_2462_reg[0]_17\,
      I3 => \^icmp_ln899_reg_2462_reg[0]_18\,
      I4 => \^icmp_ln899_reg_2462_reg[0]_19\,
      O => \^icmp_ln899_reg_2462_reg[0]_9\
    );
\b_frac_07_reg_398[56]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \b_frac_07_reg_398[56]_i_17_n_0\,
      I1 => \^icmp_ln899_reg_2462_reg[0]_12\,
      I2 => \b_frac_07_reg_398[56]_i_18_n_0\,
      I3 => \b_frac_07_reg_398[56]_i_19_n_0\,
      O => \b_frac_07_reg_398[56]_i_6_n_0\
    );
\b_frac_07_reg_398[56]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => data1(0),
      I1 => \^icmp_ln899_reg_2462_reg[0]_1\,
      I2 => \^icmp_ln899_reg_2462_reg[0]_10\,
      I3 => \b_frac_07_reg_398[56]_i_20_n_0\,
      I4 => \b_frac_07_reg_398[56]_i_21_n_0\,
      O => \b_frac_07_reg_398[56]_i_7_n_0\
    );
\b_frac_07_reg_398[56]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]\,
      I1 => \^select_ln923_2_reg_2492_reg[0]_0\,
      I2 => \^select_ln923_4_reg_2500_reg[0]_1\,
      I3 => \^select_ln923_5_reg_2504_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_6_n_0\,
      I5 => \b_frac_07_reg_398[56]_i_22_n_0\,
      O => \^icmp_ln899_reg_2462_reg[0]_11\
    );
\b_frac_07_reg_398[56]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]\,
      I1 => \^icmp_ln899_reg_2462_reg[0]_3\,
      O => \b_frac_07_reg_398[56]_i_9_n_0\
    );
\b_frac_07_reg_398[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]_1\(5),
      I1 => \b_frac_07_reg_398_reg[57]\,
      I2 => \^select_ln923_15_reg_2544_reg[0]\,
      I3 => \b_frac_07_reg_398[57]_i_3_n_0\,
      I4 => \b_frac_07_reg_398[57]_i_4_n_0\,
      I5 => \b_frac_07_reg_398[57]_i_5_n_0\,
      O => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]\
    );
\b_frac_07_reg_398[57]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I1 => \b_frac_07_reg_398[56]_i_28_0\,
      I2 => \b_frac_07_reg_398[56]_i_28_1\,
      I3 => \^select_ln923_reg_2484_reg[0]_1\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      O => \b_frac_07_reg_398[57]_i_10_n_0\
    );
\b_frac_07_reg_398[57]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000053"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]_1\(5),
      I1 => data23(0),
      I2 => \^select_ln923_7_reg_2512_reg[0]_0\,
      I3 => \b_frac_07_reg_398_reg[36]\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      O => \b_frac_07_reg_398[57]_i_11_n_0\
    );
\b_frac_07_reg_398[57]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22F222F222F2"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_3_0\,
      I1 => \b_frac_07_reg_398[57]_i_28_n_0\,
      I2 => \b_frac_07_reg_398_reg[56]_2\,
      I3 => \b_frac_07_reg_398[57]_i_29_n_0\,
      I4 => zext_ln946_reg_2598_reg_0_i_39_n_0,
      I5 => \b_frac_07_reg_398_reg[56]_1\,
      O => \b_frac_07_reg_398[57]_i_12_n_0\
    );
\b_frac_07_reg_398[57]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \^select_ln923_15_reg_2544_reg[0]_1\,
      I1 => zext_ln946_reg_2598_reg_0_i_14_0,
      I2 => zext_ln946_reg_2598_reg_0_i_14_1,
      I3 => \^select_ln923_3_reg_2496_reg[0]\,
      I4 => zext_ln946_reg_2598_reg_0_i_14_2,
      I5 => \^select_ln923_14_reg_2540_reg[0]\,
      O => \b_frac_07_reg_398[57]_i_13_n_0\
    );
\b_frac_07_reg_398[57]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BF0000B0BFFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_30_n_0\,
      I1 => \b_frac_07_reg_398_reg[56]_0\,
      I2 => \^select_ln923_1_reg_2488_reg[0]_1\,
      I3 => \b_frac_07_reg_398[57]_i_4_0\,
      I4 => \^select_ln923_3_reg_2496_reg[0]_0\,
      I5 => \b_frac_07_reg_398[57]_i_4_1\,
      O => \b_frac_07_reg_398[57]_i_14_n_0\
    );
\b_frac_07_reg_398[57]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8888888F888"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_4_3\,
      I1 => \^select_ln923_10_reg_2524_reg[0]_1\,
      I2 => \b_frac_07_reg_398[57]_i_4_2\,
      I3 => \b_frac_07_reg_398[57]_i_32_n_0\,
      I4 => \b_frac_07_reg_398[57]_i_33_n_0\,
      I5 => \b_frac_07_reg_398[57]_i_4_4\,
      O => \b_frac_07_reg_398[57]_i_15_n_0\
    );
\b_frac_07_reg_398[57]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFDFF"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_34_n_0\,
      I1 => \^select_ln923_2_reg_2492_reg[0]\,
      I2 => \^select_ln923_11_reg_2528_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_2\,
      I4 => \^select_ln923_6_reg_2508_reg[0]\,
      I5 => \^select_ln923_14_reg_2540_reg[0]\,
      O => \^select_ln923_15_reg_2544_reg[0]_2\
    );
\b_frac_07_reg_398[57]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^select_ln923_10_reg_2524_reg[0]\,
      I1 => \^select_ln923_7_reg_2512_reg[0]\,
      I2 => \b_frac_07_reg_398[57]_i_25_n_0\,
      I3 => \b_frac_07_reg_398[57]_i_35_n_0\,
      I4 => \b_frac_07_reg_398[57]_i_36_n_0\,
      I5 => \b_frac_07_reg_398[57]_i_37_n_0\,
      O => \b_frac_07_reg_398[57]_i_17_n_0\
    );
\b_frac_07_reg_398[57]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_38_n_0\,
      I1 => zext_ln946_reg_2598_reg_0_i_46_n_0,
      I2 => zext_ln946_reg_2598_reg_0_i_47_n_0,
      O => \b_frac_07_reg_398[57]_i_18_n_0\
    );
\b_frac_07_reg_398[57]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[55]_1\,
      I1 => zext_ln946_reg_2598_reg_0_i_62_n_0,
      I2 => zext_ln946_reg_2598_reg_0_i_17_0,
      I3 => zext_ln946_reg_2598_reg_0_i_63_n_0,
      I4 => zext_ln946_reg_2598_reg_0_i_20_0,
      I5 => zext_ln946_reg_2598_reg_0_i_64_n_0,
      O => \b_frac_07_reg_398[57]_i_19_n_0\
    );
\b_frac_07_reg_398[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^select_ln923_15_reg_2544_reg[0]_0\,
      I1 => \^select_ln923_18_reg_2556_reg[0]\,
      I2 => \^select_ln923_4_reg_2500_reg[0]_0\,
      I3 => \b_frac_07_reg_398[57]_i_6_n_0\,
      I4 => \b_frac_07_reg_398[57]_i_7_n_0\,
      I5 => \b_frac_07_reg_398[57]_i_8_n_0\,
      O => \^select_ln923_15_reg_2544_reg[0]\
    );
\b_frac_07_reg_398[57]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_38_n_0\,
      I1 => data1(2),
      I2 => \b_frac_07_reg_398_reg[55]_0\,
      I3 => zext_ln946_reg_2598_reg_0_i_46_n_0,
      I4 => \b_frac_07_reg_398_reg[55]\,
      I5 => zext_ln946_reg_2598_reg_0_i_47_n_0,
      O => \b_frac_07_reg_398[57]_i_20_n_0\
    );
\b_frac_07_reg_398[57]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_0\,
      I1 => \b_frac_07_reg_398_reg[36]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_1\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_3\,
      I5 => \b_frac_07_reg_398_reg[57]_0\,
      O => \^select_ln923_20_reg_2564_reg[0]\
    );
\b_frac_07_reg_398[57]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_1\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_0\,
      I3 => \b_frac_07_reg_398_reg[57]_0\,
      I4 => \b_frac_07_reg_398_reg[36]\,
      O => \^select_ln923_2_reg_2492_reg[0]_1\
    );
\b_frac_07_reg_398[57]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_2\,
      O => \^select_ln923_4_reg_2500_reg[0]_1\
    );
\b_frac_07_reg_398[57]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_31_2\,
      I1 => \b_frac_07_reg_398[57]_i_31_1\,
      I2 => \b_frac_07_reg_398_reg[36]\,
      I3 => \b_frac_07_reg_398_reg[57]_0\,
      O => \b_frac_07_reg_398[57]_i_24_n_0\
    );
\b_frac_07_reg_398[57]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_31_2\,
      I1 => \b_frac_07_reg_398[57]_i_31_1\,
      I2 => \b_frac_07_reg_398_reg[57]_0\,
      I3 => select_ln923_22_reg_2572,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_3\,
      O => \b_frac_07_reg_398[57]_i_25_n_0\
    );
\b_frac_07_reg_398[57]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_1\,
      I2 => \b_frac_07_reg_398_reg[36]\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_0\,
      O => \^select_ln923_2_reg_2492_reg[0]_0\
    );
\b_frac_07_reg_398[57]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080808"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[56]\,
      I1 => \b_frac_07_reg_398_reg[36]\,
      I2 => \b_frac_07_reg_398_reg[57]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I4 => \b_frac_07_reg_398[56]_i_3_1\,
      O => \b_frac_07_reg_398[57]_i_27_n_0\
    );
\b_frac_07_reg_398[57]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I3 => \b_frac_07_reg_398_reg[57]_0\,
      I4 => \b_frac_07_reg_398_reg[36]\,
      O => \b_frac_07_reg_398[57]_i_28_n_0\
    );
\b_frac_07_reg_398[57]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I2 => \b_frac_07_reg_398_reg[57]_0\,
      I3 => \b_frac_07_reg_398_reg[36]\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I5 => \b_frac_07_reg_398[56]_i_28_0\,
      O => \b_frac_07_reg_398[57]_i_29_n_0\
    );
\b_frac_07_reg_398[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_9_n_0\,
      I1 => \b_frac_07_reg_398[57]_i_10_n_0\,
      I2 => \b_frac_07_reg_398_reg[57]_0\,
      I3 => \b_frac_07_reg_398[57]_i_11_n_0\,
      I4 => \b_frac_07_reg_398[57]_i_12_n_0\,
      I5 => zext_ln946_reg_2598_reg_0_i_27_n_0,
      O => \b_frac_07_reg_398[57]_i_3_n_0\
    );
\b_frac_07_reg_398[57]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[36]\,
      I1 => \b_frac_07_reg_398_reg[57]_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I4 => \b_frac_07_reg_398[57]_i_31_0\,
      I5 => \^select_ln923_6_reg_2508_reg[0]\,
      O => \b_frac_07_reg_398[57]_i_30_n_0\
    );
\b_frac_07_reg_398[57]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^select_ln923_6_reg_2508_reg[0]\,
      I1 => \b_frac_07_reg_398[42]_i_11_n_0\,
      I2 => \b_frac_07_reg_398[42]_i_12_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      O => \^select_ln923_10_reg_2524_reg[0]_1\
    );
\b_frac_07_reg_398[57]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\,
      I1 => \^select_ln923_reg_2484_reg[0]_1\,
      I2 => \^select_ln923_2_reg_2492_reg[0]_2\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      O => \b_frac_07_reg_398[57]_i_32_n_0\
    );
\b_frac_07_reg_398[57]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\,
      I1 => \^select_ln923_1_reg_2488_reg[0]_0\,
      I2 => \b_frac_07_reg_398[57]_i_31_1\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      O => \b_frac_07_reg_398[57]_i_33_n_0\
    );
\b_frac_07_reg_398[57]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\,
      I4 => \b_frac_07_reg_398[57]_i_31_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]\,
      O => \b_frac_07_reg_398[57]_i_34_n_0\
    );
\b_frac_07_reg_398[57]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[0]\,
      I2 => \b_frac_07_reg_398[56]_i_28_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_1\,
      O => \b_frac_07_reg_398[57]_i_35_n_0\
    );
\b_frac_07_reg_398[57]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_1\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_2\,
      O => \b_frac_07_reg_398[57]_i_36_n_0\
    );
\b_frac_07_reg_398[57]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_0\,
      I1 => \b_frac_07_reg_398_reg[36]\,
      O => \b_frac_07_reg_398[57]_i_37_n_0\
    );
\b_frac_07_reg_398[57]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_39_n_0\,
      I1 => \^select_ln923_12_reg_2532_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_6_n_0\,
      I3 => \^select_ln923_5_reg_2504_reg[0]\,
      I4 => \^select_ln923_4_reg_2500_reg[0]_1\,
      I5 => \^select_ln923_2_reg_2492_reg[0]_0\,
      O => \b_frac_07_reg_398[57]_i_38_n_0\
    );
\b_frac_07_reg_398[57]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_3\,
      O => \b_frac_07_reg_398[57]_i_39_n_0\
    );
\b_frac_07_reg_398[57]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFDDDD"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_27_n_0,
      I1 => \b_frac_07_reg_398[57]_i_13_n_0\,
      I2 => \b_frac_07_reg_398[57]_i_14_n_0\,
      I3 => \b_frac_07_reg_398[57]_i_15_n_0\,
      I4 => \^select_ln923_15_reg_2544_reg[0]_2\,
      O => \b_frac_07_reg_398[57]_i_4_n_0\
    );
\b_frac_07_reg_398[57]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_17_n_0\,
      I1 => data1(1),
      I2 => \b_frac_07_reg_398[57]_i_18_n_0\,
      I3 => \b_frac_07_reg_398[57]_i_19_n_0\,
      I4 => \b_frac_07_reg_398[57]_i_20_n_0\,
      O => \b_frac_07_reg_398[57]_i_5_n_0\
    );
\b_frac_07_reg_398[57]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \^select_ln923_20_reg_2564_reg[0]\,
      I1 => \^select_ln923_2_reg_2492_reg[0]_1\,
      I2 => \^select_ln923_5_reg_2504_reg[0]_0\,
      I3 => \^select_ln923_4_reg_2500_reg[0]_1\,
      I4 => \^select_ln923_8_reg_2516_reg[0]\,
      O => \b_frac_07_reg_398[57]_i_6_n_0\
    );
\b_frac_07_reg_398[57]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \^select_ln923_4_reg_2500_reg[0]_1\,
      I1 => \^select_ln923_5_reg_2504_reg[0]_0\,
      I2 => \^select_ln923_10_reg_2524_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_1\,
      I5 => \b_frac_07_reg_398[57]_i_24_n_0\,
      O => \b_frac_07_reg_398[57]_i_7_n_0\
    );
\b_frac_07_reg_398[57]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_25_n_0\,
      I1 => \^select_ln923_2_reg_2492_reg[0]_0\,
      I2 => \^select_ln923_4_reg_2500_reg[0]_1\,
      I3 => \^select_ln923_5_reg_2504_reg[0]_0\,
      I4 => \^select_ln923_10_reg_2524_reg[0]\,
      O => \b_frac_07_reg_398[57]_i_8_n_0\
    );
\b_frac_07_reg_398[57]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555055555510"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_27_n_0\,
      I1 => \b_frac_07_reg_398[56]_i_3_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I4 => \b_frac_07_reg_398_reg[36]\,
      I5 => \b_frac_07_reg_398_reg[57]_0\,
      O => \b_frac_07_reg_398[57]_i_9_n_0\
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \^a\(0),
      A(15) => \^a\(0),
      A(14) => \^a\(0),
      A(13) => \^a\(0),
      A(12) => \^a\(0),
      A(11) => \^a\(0),
      A(10) => \^a\(0),
      A(9) => \^a\(0),
      A(8) => \^a\(0),
      A(7) => \^a\(0),
      A(6) => \^a\(0),
      A(5) => \^a\(0),
      A(4) => \^a\(0),
      A(3) => \^a\(0),
      A(2) => \^a\(0),
      A(1) => \^a\(0),
      A(0) => \^a\(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000000",
      B(5 downto 0) => p_0_out(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => buff0_reg_n_6,
      BCOUT(16) => buff0_reg_n_7,
      BCOUT(15) => buff0_reg_n_8,
      BCOUT(14) => buff0_reg_n_9,
      BCOUT(13) => buff0_reg_n_10,
      BCOUT(12) => buff0_reg_n_11,
      BCOUT(11) => buff0_reg_n_12,
      BCOUT(10) => buff0_reg_n_13,
      BCOUT(9) => buff0_reg_n_14,
      BCOUT(8) => buff0_reg_n_15,
      BCOUT(7) => buff0_reg_n_16,
      BCOUT(6) => buff0_reg_n_17,
      BCOUT(5) => buff0_reg_n_18,
      BCOUT(4) => buff0_reg_n_19,
      BCOUT(3) => buff0_reg_n_20,
      BCOUT(2) => buff0_reg_n_21,
      BCOUT(1) => buff0_reg_n_22,
      BCOUT(0) => buff0_reg_n_23,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_enable_reg_pp0_iter1,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => buff1_reg_0(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^a\(0)
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 2,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 13) => buff1_reg_0(3 downto 0),
      A(12) => buff1_reg_0(0),
      A(11) => buff1_reg_0(0),
      A(10) => buff1_reg_0(0),
      A(9) => buff1_reg_0(0),
      A(8) => buff1_reg_0(0),
      A(7) => buff1_reg_0(0),
      A(6) => buff1_reg_0(0),
      A(5) => buff1_reg_0(0),
      A(4) => buff1_reg_0(0),
      A(3) => buff1_reg_0(0),
      A(2) => buff1_reg_0(0),
      A(1) => buff1_reg_0(0),
      A(0) => buff1_reg_0(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17) => buff0_reg_n_6,
      BCIN(16) => buff0_reg_n_7,
      BCIN(15) => buff0_reg_n_8,
      BCIN(14) => buff0_reg_n_9,
      BCIN(13) => buff0_reg_n_10,
      BCIN(12) => buff0_reg_n_11,
      BCIN(11) => buff0_reg_n_12,
      BCIN(10) => buff0_reg_n_13,
      BCIN(9) => buff0_reg_n_14,
      BCIN(8) => buff0_reg_n_15,
      BCIN(7) => buff0_reg_n_16,
      BCIN(6) => buff0_reg_n_17,
      BCIN(5) => buff0_reg_n_18,
      BCIN(4) => buff0_reg_n_19,
      BCIN(3) => buff0_reg_n_20,
      BCIN(2) => buff0_reg_n_21,
      BCIN(1) => buff0_reg_n_22,
      BCIN(0) => buff0_reg_n_23,
      BCOUT(17) => buff1_reg_n_6,
      BCOUT(16) => buff1_reg_n_7,
      BCOUT(15) => buff1_reg_n_8,
      BCOUT(14) => buff1_reg_n_9,
      BCOUT(13) => buff1_reg_n_10,
      BCOUT(12) => buff1_reg_n_11,
      BCOUT(11) => buff1_reg_n_12,
      BCOUT(10) => buff1_reg_n_13,
      BCOUT(9) => buff1_reg_n_14,
      BCOUT(8) => buff1_reg_n_15,
      BCOUT(7) => buff1_reg_n_16,
      BCOUT(6) => buff1_reg_n_17,
      BCOUT(5) => buff1_reg_n_18,
      BCOUT(4) => buff1_reg_n_19,
      BCOUT(3) => buff1_reg_n_20,
      BCOUT(2) => buff1_reg_n_21,
      BCOUT(1) => buff1_reg_n_22,
      BCOUT(0) => buff1_reg_n_23,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(23),
      A(28) => Q(23),
      A(27) => Q(23),
      A(26) => Q(23),
      A(25) => Q(23),
      A(24) => Q(23),
      A(23 downto 0) => Q(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17) => buff1_reg_n_6,
      BCIN(16) => buff1_reg_n_7,
      BCIN(15) => buff1_reg_n_8,
      BCIN(14) => buff1_reg_n_9,
      BCIN(13) => buff1_reg_n_10,
      BCIN(12) => buff1_reg_n_11,
      BCIN(11) => buff1_reg_n_12,
      BCIN(10) => buff1_reg_n_13,
      BCIN(9) => buff1_reg_n_14,
      BCIN(8) => buff1_reg_n_15,
      BCIN(7) => buff1_reg_n_16,
      BCIN(6) => buff1_reg_n_17,
      BCIN(5) => buff1_reg_n_18,
      BCIN(4) => buff1_reg_n_19,
      BCIN(3) => buff1_reg_n_20,
      BCIN(2) => buff1_reg_n_21,
      BCIN(1) => buff1_reg_n_22,
      BCIN(0) => buff1_reg_n_23,
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_58,
      P(46) => buff2_reg_n_59,
      P(45) => buff2_reg_n_60,
      P(44) => buff2_reg_n_61,
      P(43) => buff2_reg_n_62,
      P(42) => buff2_reg_n_63,
      P(41) => buff2_reg_n_64,
      P(40) => buff2_reg_n_65,
      P(39) => buff2_reg_n_66,
      P(38) => buff2_reg_n_67,
      P(37) => buff2_reg_n_68,
      P(36) => buff2_reg_n_69,
      P(35) => buff2_reg_n_70,
      P(34) => buff2_reg_n_71,
      P(33) => buff2_reg_n_72,
      P(32) => buff2_reg_n_73,
      P(31) => buff2_reg_n_74,
      P(30) => buff2_reg_n_75,
      P(29) => buff2_reg_n_76,
      P(28) => buff2_reg_n_77,
      P(27) => buff2_reg_n_78,
      P(26) => buff2_reg_n_79,
      P(25) => buff2_reg_n_80,
      P(24) => buff2_reg_n_81,
      P(23 downto 0) => \buff2_reg__0\(37 downto 14),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_95,
      Q => \buff2_reg__0\(7),
      R => '0'
    );
\buff2_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_94,
      Q => \buff2_reg__0\(8),
      R => '0'
    );
\buff2_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_93,
      Q => \buff2_reg__0\(9),
      R => '0'
    );
\buff2_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_92,
      Q => \buff2_reg__0\(10),
      R => '0'
    );
\buff2_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_91,
      Q => \buff2_reg__0\(11),
      R => '0'
    );
\buff2_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_90,
      Q => \buff2_reg__0\(12),
      R => '0'
    );
\buff2_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_89,
      Q => \buff2_reg__0\(13),
      R => '0'
    );
\buff2_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_102,
      Q => \buff2_reg__0\(0),
      R => '0'
    );
\buff2_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_101,
      Q => \buff2_reg__0\(1),
      R => '0'
    );
\buff2_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_100,
      Q => \buff2_reg__0\(2),
      R => '0'
    );
\buff2_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_99,
      Q => \buff2_reg__0\(3),
      R => '0'
    );
\buff2_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_98,
      Q => \buff2_reg__0\(4),
      R => '0'
    );
\buff2_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_97,
      Q => \buff2_reg__0\(5),
      R => '0'
    );
\buff2_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_96,
      Q => \buff2_reg__0\(6),
      R => '0'
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1C38C733C3C7398"
    )
        port map (
      I0 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[51]\,
      I1 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]\,
      I2 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[53]\,
      I3 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]\,
      I4 => \^b_frac_26_reg_2585_reg[57]\,
      I5 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]_0\,
      O => p_0_out(0)
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FC07C0FFC03F078"
    )
        port map (
      I0 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[51]\,
      I1 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]\,
      I2 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[53]\,
      I3 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]\,
      I4 => \^b_frac_26_reg_2585_reg[57]\,
      I5 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]_0\,
      O => p_0_out(1)
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFC00FC000FF8"
    )
        port map (
      I0 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[51]\,
      I1 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]\,
      I2 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[53]\,
      I3 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]\,
      I4 => \^b_frac_26_reg_2585_reg[57]\,
      I5 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]_0\,
      O => p_0_out(2)
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000003FF03FFFFF8"
    )
        port map (
      I0 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[51]\,
      I1 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]\,
      I2 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[53]\,
      I3 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]\,
      I4 => \^b_frac_26_reg_2585_reg[57]\,
      I5 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]_0\,
      O => p_0_out(3)
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF8"
    )
        port map (
      I0 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[51]\,
      I1 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]\,
      I2 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[53]\,
      I3 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]\,
      I4 => \^b_frac_26_reg_2585_reg[57]\,
      I5 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]_0\,
      O => p_0_out(4)
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000007"
    )
        port map (
      I0 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[51]\,
      I1 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]\,
      I2 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[53]\,
      I3 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]\,
      I4 => \^b_frac_26_reg_2585_reg[57]\,
      I5 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]_0\,
      O => p_0_out(5)
    );
zext_ln946_reg_2598_reg_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^icmp_ln899_reg_2462_reg[0]_7\,
      I1 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]\,
      I2 => \^b_frac_26_reg_2585_reg[57]_0\,
      O => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]_0\
    );
zext_ln946_reg_2598_reg_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]_1\(1),
      I1 => \b_frac_07_reg_398_reg[57]\,
      I2 => zext_ln946_reg_2598_reg_0_i_22_n_0,
      I3 => zext_ln946_reg_2598_reg_0_i_23_n_0,
      I4 => zext_ln946_reg_2598_reg_0_i_24_n_0,
      O => zext_ln946_reg_2598_reg_0_i_10_n_0
    );
zext_ln946_reg_2598_reg_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EFE0"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_25_n_0,
      I1 => zext_ln946_reg_2598_reg_0_i_26_n_0,
      I2 => zext_ln946_reg_2598_reg_0_i_27_n_0,
      I3 => zext_ln946_reg_2598_reg_0_i_28_n_0,
      I4 => \b_frac_07_reg_398_reg[57]\,
      I5 => \^select_ln923_15_reg_2544_reg[0]\,
      O => zext_ln946_reg_2598_reg_0_i_11_n_0
    );
zext_ln946_reg_2598_reg_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A3"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]_1\(0),
      I1 => \^x_val_read_reg_2435_reg[1]\,
      I2 => \b_frac_07_reg_398_reg[57]\,
      I3 => \^select_ln923_18_reg_2556_reg[0]\,
      O => zext_ln946_reg_2598_reg_0_i_12_n_0
    );
zext_ln946_reg_2598_reg_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AB"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_31_n_0,
      I1 => \^select_ln923_reg_2484_reg[0]\,
      I2 => \^x_val_read_reg_2435_reg[18]\,
      I3 => zext_ln946_reg_2598_reg_0_i_33_n_0,
      I4 => zext_ln946_reg_2598_reg_0_i_27_n_0,
      O => zext_ln946_reg_2598_reg_0_i_13_n_0
    );
zext_ln946_reg_2598_reg_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_34_n_0,
      I1 => zext_ln946_reg_2598_reg_0_i_35_n_0,
      I2 => zext_ln946_reg_2598_reg_0_i_27_n_0,
      I3 => zext_ln946_reg_2598_reg_0_i_36_n_0,
      O => zext_ln946_reg_2598_reg_0_i_14_n_0
    );
zext_ln946_reg_2598_reg_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_37_n_0,
      I1 => zext_ln946_reg_2598_reg_0_i_38_n_0,
      I2 => \b_frac_07_reg_398[57]_i_18_n_0\,
      O => zext_ln946_reg_2598_reg_0_i_15_n_0
    );
zext_ln946_reg_2598_reg_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABF"
    )
        port map (
      I0 => \^select_ln923_15_reg_2544_reg[0]\,
      I1 => zext_ln946_reg_2598_reg_0_i_39_n_0,
      I2 => \b_frac_07_reg_398[57]_i_4_2\,
      I3 => zext_ln946_reg_2598_reg_0_i_40_n_0,
      I4 => zext_ln946_reg_2598_reg_0_i_41_n_0,
      I5 => zext_ln946_reg_2598_reg_0_i_27_n_0,
      O => zext_ln946_reg_2598_reg_0_i_16_n_0
    );
zext_ln946_reg_2598_reg_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFFDFDDDD"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_27_n_0,
      I1 => zext_ln946_reg_2598_reg_0_i_42_n_0,
      I2 => zext_ln946_reg_2598_reg_0_i_43_n_0,
      I3 => zext_ln946_reg_2598_reg_0_i_44_n_0,
      I4 => \^select_ln923_15_reg_2544_reg[0]_1\,
      I5 => \^select_ln923_14_reg_2540_reg[0]\,
      O => zext_ln946_reg_2598_reg_0_i_17_n_0
    );
zext_ln946_reg_2598_reg_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => data1(0),
      I1 => zext_ln946_reg_2598_reg_0_i_46_n_0,
      I2 => data23(0),
      I3 => zext_ln946_reg_2598_reg_0_i_47_n_0,
      I4 => zext_ln946_reg_2598_reg_0_i_48_n_0,
      I5 => \b_frac_07_reg_398[57]_i_18_n_0\,
      O => zext_ln946_reg_2598_reg_0_i_18_n_0
    );
zext_ln946_reg_2598_reg_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABBBBB"
    )
        port map (
      I0 => \^select_ln923_15_reg_2544_reg[0]\,
      I1 => zext_ln946_reg_2598_reg_0_i_49_n_0,
      I2 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]_0\,
      I3 => \^x_val_read_reg_2435_reg[19]\,
      I4 => \^x_val_read_reg_2435_reg[16]\,
      I5 => zext_ln946_reg_2598_reg_0_i_27_n_0,
      O => zext_ln946_reg_2598_reg_0_i_19_n_0
    );
zext_ln946_reg_2598_reg_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_frac_26_reg_2585_reg[57]_0\,
      I1 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]\,
      I2 => zext_ln946_reg_2598_reg_0_i_7_n_0,
      O => \^b_frac_26_reg_2585_reg[57]\
    );
zext_ln946_reg_2598_reg_0_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_27_n_0,
      I1 => zext_ln946_reg_2598_reg_0_i_53_n_0,
      I2 => zext_ln946_reg_2598_reg_0_i_54_n_0,
      I3 => zext_ln946_reg_2598_reg_0_i_55_n_0,
      O => zext_ln946_reg_2598_reg_0_i_20_n_0
    );
zext_ln946_reg_2598_reg_0_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_46_n_0,
      I1 => data23(0),
      I2 => zext_ln946_reg_2598_reg_0_i_56_n_0,
      I3 => \b_frac_07_reg_398[57]_i_18_n_0\,
      O => zext_ln946_reg_2598_reg_0_i_21_n_0
    );
zext_ln946_reg_2598_reg_0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABF"
    )
        port map (
      I0 => \^select_ln923_15_reg_2544_reg[0]\,
      I1 => zext_ln946_reg_2598_reg_0_i_39_n_0,
      I2 => \b_frac_07_reg_398[57]_i_4_3\,
      I3 => zext_ln946_reg_2598_reg_0_i_57_n_0,
      I4 => zext_ln946_reg_2598_reg_0_i_58_n_0,
      I5 => zext_ln946_reg_2598_reg_0_i_27_n_0,
      O => zext_ln946_reg_2598_reg_0_i_22_n_0
    );
zext_ln946_reg_2598_reg_0_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_27_n_0,
      I1 => zext_ln946_reg_2598_reg_0_i_59_n_0,
      I2 => zext_ln946_reg_2598_reg_0_i_60_n_0,
      I3 => zext_ln946_reg_2598_reg_0_i_61_n_0,
      O => zext_ln946_reg_2598_reg_0_i_23_n_0
    );
zext_ln946_reg_2598_reg_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_62_n_0,
      I1 => data23(0),
      I2 => data1(1),
      I3 => zext_ln946_reg_2598_reg_0_i_63_n_0,
      I4 => data1(0),
      I5 => zext_ln946_reg_2598_reg_0_i_64_n_0,
      O => zext_ln946_reg_2598_reg_0_i_24_n_0
    );
zext_ln946_reg_2598_reg_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2E2EEE2"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_17_0,
      I1 => \^select_ln923_3_reg_2496_reg[0]_0\,
      I2 => zext_ln946_reg_2598_reg_0_i_65_n_0,
      I3 => zext_ln946_reg_2598_reg_0_i_14_0,
      I4 => \^select_ln923_1_reg_2488_reg[0]_1\,
      I5 => zext_ln946_reg_2598_reg_0_i_67_n_0,
      O => zext_ln946_reg_2598_reg_0_i_25_n_0
    );
zext_ln946_reg_2598_reg_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[55]\,
      I1 => \^select_ln923_3_reg_2496_reg[0]\,
      I2 => data1(2),
      I3 => \^select_ln923_14_reg_2540_reg[0]\,
      I4 => \^select_ln923_15_reg_2544_reg[0]_1\,
      I5 => data1(1),
      O => zext_ln946_reg_2598_reg_0_i_26_n_0
    );
zext_ln946_reg_2598_reg_0_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_68_n_0,
      I1 => \^select_ln923_10_reg_2524_reg[0]_0\,
      I2 => \^select_ln923_11_reg_2528_reg[0]_0\,
      I3 => \^select_ln923_14_reg_2540_reg[0]\,
      I4 => \^select_ln923_15_reg_2544_reg[0]_1\,
      O => zext_ln946_reg_2598_reg_0_i_27_n_0
    );
zext_ln946_reg_2598_reg_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_69_n_0,
      I1 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[50]\,
      I2 => \b_frac_07_reg_398[56]_i_11_n_0\,
      I3 => \b_frac_07_reg_398_reg[57]_0\,
      I4 => \b_frac_07_reg_398_reg[56]_0\,
      I5 => \^x_val_read_reg_2435_reg[14]\,
      O => zext_ln946_reg_2598_reg_0_i_28_n_0
    );
zext_ln946_reg_2598_reg_0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BBB"
    )
        port map (
      I0 => \^select_ln923_15_reg_2544_reg[0]_0\,
      I1 => data1(0),
      I2 => data23(0),
      I3 => \^select_ln923_4_reg_2500_reg[0]_0\,
      O => \^x_val_read_reg_2435_reg[1]\
    );
zext_ln946_reg_2598_reg_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_7_n_0,
      I1 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]\,
      I2 => zext_ln946_reg_2598_reg_0_i_8_n_0,
      O => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]\
    );
zext_ln946_reg_2598_reg_0_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_6_n_0\,
      I1 => \^select_ln923_12_reg_2532_reg[0]\,
      I2 => \^select_ln923_17_reg_2552_reg[0]\,
      I3 => \^select_ln923_5_reg_2504_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_2\,
      O => \^select_ln923_18_reg_2556_reg[0]\
    );
zext_ln946_reg_2598_reg_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44CC44CC440C44CC"
    )
        port map (
      I0 => \b_frac_07_reg_398[56]_i_3_0\,
      I1 => \^select_ln923_reg_2484_reg[0]\,
      I2 => \b_frac_07_reg_398_reg[57]_1\(4),
      I3 => \b_frac_07_reg_398_reg[57]_0\,
      I4 => \^select_ln923_7_reg_2512_reg[0]_0\,
      I5 => \b_frac_07_reg_398[57]_i_10_n_0\,
      O => zext_ln946_reg_2598_reg_0_i_31_n_0
    );
zext_ln946_reg_2598_reg_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^select_ln923_reg_2484_reg[0]_0\,
      I1 => \b_frac_07_reg_398_reg[56]_1\,
      I2 => \b_frac_07_reg_398_reg[56]_2\,
      I3 => \^select_ln923_1_reg_2488_reg[0]\,
      I4 => \b_frac_07_reg_398[57]_i_3_0\,
      I5 => \b_frac_07_reg_398[56]_i_25_n_0\,
      O => \^x_val_read_reg_2435_reg[18]\
    );
zext_ln946_reg_2598_reg_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22F2222222F2"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_4_0\,
      I1 => \b_frac_07_reg_398[57]_i_29_n_0\,
      I2 => \b_frac_07_reg_398_reg[56]_0\,
      I3 => \b_frac_07_reg_398[57]_i_28_n_0\,
      I4 => zext_ln946_reg_2598_reg_0_i_39_n_0,
      I5 => \b_frac_07_reg_398[57]_i_4_1\,
      O => zext_ln946_reg_2598_reg_0_i_33_n_0
    );
zext_ln946_reg_2598_reg_0_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_14_2,
      I1 => \b_frac_07_reg_398[57]_i_33_n_0\,
      I2 => zext_ln946_reg_2598_reg_0_i_14_1,
      I3 => \^select_ln923_11_reg_2528_reg[0]_0\,
      I4 => \^select_ln923_10_reg_2524_reg[0]_0\,
      I5 => zext_ln946_reg_2598_reg_0_i_14_0,
      O => zext_ln946_reg_2598_reg_0_i_34_n_0
    );
zext_ln946_reg_2598_reg_0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_4_2\,
      I1 => zext_ln946_reg_2598_reg_0_i_73_n_0,
      I2 => \b_frac_07_reg_398[57]_i_4_4\,
      I3 => \^select_ln923_1_reg_2488_reg[0]_1\,
      I4 => \^select_ln923_3_reg_2496_reg[0]_0\,
      I5 => \b_frac_07_reg_398[57]_i_4_3\,
      O => zext_ln946_reg_2598_reg_0_i_35_n_0
    );
zext_ln946_reg_2598_reg_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_17_0,
      I1 => \^select_ln923_3_reg_2496_reg[0]\,
      I2 => zext_ln946_reg_2598_reg_0_i_20_0,
      I3 => \^select_ln923_14_reg_2540_reg[0]\,
      I4 => \^select_ln923_15_reg_2544_reg[0]_1\,
      I5 => \b_frac_07_reg_398_reg[55]_1\,
      O => zext_ln946_reg_2598_reg_0_i_36_n_0
    );
zext_ln946_reg_2598_reg_0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_38_n_0\,
      I1 => data23(0),
      I2 => data1(1),
      I3 => zext_ln946_reg_2598_reg_0_i_46_n_0,
      I4 => data1(0),
      I5 => zext_ln946_reg_2598_reg_0_i_47_n_0,
      O => zext_ln946_reg_2598_reg_0_i_37_n_0
    );
zext_ln946_reg_2598_reg_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => data1(2),
      I1 => zext_ln946_reg_2598_reg_0_i_62_n_0,
      I2 => \b_frac_07_reg_398_reg[55]_0\,
      I3 => zext_ln946_reg_2598_reg_0_i_63_n_0,
      I4 => \b_frac_07_reg_398_reg[55]\,
      I5 => zext_ln946_reg_2598_reg_0_i_64_n_0,
      O => zext_ln946_reg_2598_reg_0_i_38_n_0
    );
zext_ln946_reg_2598_reg_0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I2 => \^select_ln923_reg_2484_reg[0]_1\,
      I3 => \b_frac_07_reg_398[56]_i_28_1\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I5 => \b_frac_07_reg_398[56]_i_28_0\,
      O => zext_ln946_reg_2598_reg_0_i_39_n_0
    );
zext_ln946_reg_2598_reg_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_8_n_0,
      I1 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]\,
      I2 => zext_ln946_reg_2598_reg_0_i_9_n_0,
      O => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[53]\
    );
zext_ln946_reg_2598_reg_0_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F800000008"
    )
        port map (
      I0 => \b_frac_07_reg_398[56]_i_28_0\,
      I1 => \b_frac_07_reg_398[57]_i_4_1\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I3 => \^select_ln923_2_reg_2492_reg[0]_2\,
      I4 => \^select_ln923_reg_2484_reg[0]_1\,
      I5 => \b_frac_07_reg_398[57]_i_4_0\,
      O => zext_ln946_reg_2598_reg_0_i_40_n_0
    );
zext_ln946_reg_2598_reg_0_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA222A222A222"
    )
        port map (
      I0 => \^x_val_read_reg_2435_reg[17]\,
      I1 => \^select_ln923_reg_2484_reg[0]\,
      I2 => \b_frac_07_reg_398[57]_i_3_0\,
      I3 => \b_frac_07_reg_398_reg[57]_0\,
      I4 => \b_frac_07_reg_398_reg[57]_1\(3),
      I5 => \^select_ln923_7_reg_2512_reg[0]_0\,
      O => zext_ln946_reg_2598_reg_0_i_41_n_0
    );
zext_ln946_reg_2598_reg_0_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_20_0,
      I1 => \^select_ln923_3_reg_2496_reg[0]\,
      I2 => \b_frac_07_reg_398_reg[55]_1\,
      I3 => \^select_ln923_14_reg_2540_reg[0]\,
      I4 => \^select_ln923_15_reg_2544_reg[0]_1\,
      I5 => \b_frac_07_reg_398_reg[55]_0\,
      O => zext_ln946_reg_2598_reg_0_i_42_n_0
    );
zext_ln946_reg_2598_reg_0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_4_4\,
      I1 => zext_ln946_reg_2598_reg_0_i_73_n_0,
      I2 => zext_ln946_reg_2598_reg_0_i_14_1,
      I3 => \^select_ln923_3_reg_2496_reg[0]_0\,
      I4 => \b_frac_07_reg_398[57]_i_4_3\,
      I5 => \^select_ln923_1_reg_2488_reg[0]_1\,
      O => zext_ln946_reg_2598_reg_0_i_43_n_0
    );
zext_ln946_reg_2598_reg_0_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_14_0,
      I1 => \b_frac_07_reg_398[57]_i_33_n_0\,
      I2 => zext_ln946_reg_2598_reg_0_i_14_2,
      I3 => \^select_ln923_11_reg_2528_reg[0]_0\,
      I4 => \^select_ln923_10_reg_2524_reg[0]_0\,
      I5 => zext_ln946_reg_2598_reg_0_i_17_0,
      O => zext_ln946_reg_2598_reg_0_i_44_n_0
    );
zext_ln946_reg_2598_reg_0_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \^select_ln923_10_reg_2524_reg[0]\,
      I1 => \^select_ln923_11_reg_2528_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_2\,
      I3 => zext_ln946_reg_2598_reg_0_i_74_n_0,
      I4 => \^select_ln923_2_reg_2492_reg[0]\,
      I5 => \^select_ln923_6_reg_2508_reg[0]\,
      O => \^select_ln923_15_reg_2544_reg[0]_1\
    );
zext_ln946_reg_2598_reg_0_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_13_n_0\,
      I1 => \b_frac_07_reg_398[57]_i_24_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_1\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I4 => \^select_ln923_10_reg_2524_reg[0]\,
      I5 => \^select_ln923_7_reg_2512_reg[0]\,
      O => zext_ln946_reg_2598_reg_0_i_46_n_0
    );
zext_ln946_reg_2598_reg_0_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^select_ln923_12_reg_2532_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_9_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_6_n_0\,
      I3 => \^select_ln923_5_reg_2504_reg[0]\,
      I4 => \^select_ln923_4_reg_2500_reg[0]_1\,
      I5 => \^select_ln923_19_reg_2560_reg[0]\,
      O => zext_ln946_reg_2598_reg_0_i_47_n_0
    );
zext_ln946_reg_2598_reg_0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => data1(1),
      I1 => zext_ln946_reg_2598_reg_0_i_62_n_0,
      I2 => \b_frac_07_reg_398_reg[55]\,
      I3 => zext_ln946_reg_2598_reg_0_i_63_n_0,
      I4 => data1(2),
      I5 => zext_ln946_reg_2598_reg_0_i_64_n_0,
      O => zext_ln946_reg_2598_reg_0_i_48_n_0
    );
zext_ln946_reg_2598_reg_0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22F222F222F2"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_4_1\,
      I1 => \b_frac_07_reg_398[57]_i_28_n_0\,
      I2 => \b_frac_07_reg_398[57]_i_4_2\,
      I3 => \b_frac_07_reg_398[57]_i_29_n_0\,
      I4 => \b_frac_07_reg_398[57]_i_4_4\,
      I5 => zext_ln946_reg_2598_reg_0_i_39_n_0,
      O => zext_ln946_reg_2598_reg_0_i_49_n_0
    );
zext_ln946_reg_2598_reg_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_9_n_0,
      I1 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]\,
      I2 => zext_ln946_reg_2598_reg_0_i_10_n_0,
      O => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]\
    );
zext_ln946_reg_2598_reg_0_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^select_ln923_7_reg_2512_reg[0]_0\,
      I1 => \b_frac_07_reg_398_reg[57]_1\(2),
      I2 => \b_frac_07_reg_398_reg[57]_0\,
      O => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]_0\
    );
zext_ln946_reg_2598_reg_0_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[56]_2\,
      I1 => \b_frac_07_reg_398_reg[57]_0\,
      I2 => \b_frac_07_reg_398_reg[36]\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      O => \^x_val_read_reg_2435_reg[19]\
    );
zext_ln946_reg_2598_reg_0_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555510"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_10_n_0\,
      I1 => \^select_ln923_reg_2484_reg[0]_0\,
      I2 => \b_frac_07_reg_398[57]_i_4_0\,
      I3 => zext_ln946_reg_2598_reg_0_i_75_n_0,
      I4 => \^select_ln923_reg_2484_reg[0]\,
      O => \^x_val_read_reg_2435_reg[16]\
    );
zext_ln946_reg_2598_reg_0_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[55]_1\,
      I1 => \^select_ln923_3_reg_2496_reg[0]\,
      I2 => \b_frac_07_reg_398_reg[55]_0\,
      I3 => \^select_ln923_14_reg_2540_reg[0]\,
      I4 => \^select_ln923_15_reg_2544_reg[0]_1\,
      I5 => \b_frac_07_reg_398_reg[55]\,
      O => zext_ln946_reg_2598_reg_0_i_53_n_0
    );
zext_ln946_reg_2598_reg_0_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_17_0,
      I1 => \b_frac_07_reg_398[57]_i_33_n_0\,
      I2 => zext_ln946_reg_2598_reg_0_i_14_0,
      I3 => \^select_ln923_11_reg_2528_reg[0]_0\,
      I4 => \^select_ln923_10_reg_2524_reg[0]_0\,
      I5 => zext_ln946_reg_2598_reg_0_i_20_0,
      O => zext_ln946_reg_2598_reg_0_i_54_n_0
    );
zext_ln946_reg_2598_reg_0_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^select_ln923_3_reg_2496_reg[0]_0\,
      I1 => zext_ln946_reg_2598_reg_0_i_14_2,
      I2 => \b_frac_07_reg_398[57]_i_4_3\,
      I3 => zext_ln946_reg_2598_reg_0_i_73_n_0,
      I4 => zext_ln946_reg_2598_reg_0_i_14_1,
      I5 => \^select_ln923_1_reg_2488_reg[0]_1\,
      O => zext_ln946_reg_2598_reg_0_i_55_n_0
    );
zext_ln946_reg_2598_reg_0_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => data1(0),
      I1 => zext_ln946_reg_2598_reg_0_i_62_n_0,
      I2 => data1(2),
      I3 => zext_ln946_reg_2598_reg_0_i_63_n_0,
      I4 => data1(1),
      I5 => zext_ln946_reg_2598_reg_0_i_64_n_0,
      O => zext_ln946_reg_2598_reg_0_i_56_n_0
    );
zext_ln946_reg_2598_reg_0_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F800000008"
    )
        port map (
      I0 => \b_frac_07_reg_398[56]_i_28_0\,
      I1 => \b_frac_07_reg_398[57]_i_4_4\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I3 => \^select_ln923_2_reg_2492_reg[0]_2\,
      I4 => \^select_ln923_reg_2484_reg[0]_1\,
      I5 => \b_frac_07_reg_398[57]_i_4_2\,
      O => zext_ln946_reg_2598_reg_0_i_57_n_0
    );
zext_ln946_reg_2598_reg_0_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA222A222A222"
    )
        port map (
      I0 => \^x_val_read_reg_2435_reg[15]\,
      I1 => \^select_ln923_reg_2484_reg[0]\,
      I2 => \b_frac_07_reg_398_reg[56]_1\,
      I3 => \b_frac_07_reg_398_reg[57]_0\,
      I4 => \b_frac_07_reg_398_reg[57]_1\(1),
      I5 => \^select_ln923_7_reg_2512_reg[0]_0\,
      O => zext_ln946_reg_2598_reg_0_i_58_n_0
    );
zext_ln946_reg_2598_reg_0_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[55]_0\,
      I1 => \^select_ln923_3_reg_2496_reg[0]\,
      I2 => \b_frac_07_reg_398_reg[55]\,
      I3 => \^select_ln923_14_reg_2540_reg[0]\,
      I4 => \^select_ln923_15_reg_2544_reg[0]_1\,
      I5 => data1(2),
      O => zext_ln946_reg_2598_reg_0_i_59_n_0
    );
zext_ln946_reg_2598_reg_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_10_n_0,
      I1 => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]\,
      I2 => zext_ln946_reg_2598_reg_0_i_11_n_0,
      I3 => zext_ln946_reg_2598_reg_0_i_12_n_0,
      O => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[51]\
    );
zext_ln946_reg_2598_reg_0_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_20_0,
      I1 => \b_frac_07_reg_398[57]_i_33_n_0\,
      I2 => zext_ln946_reg_2598_reg_0_i_17_0,
      I3 => \^select_ln923_11_reg_2528_reg[0]_0\,
      I4 => \^select_ln923_10_reg_2524_reg[0]_0\,
      I5 => \b_frac_07_reg_398_reg[55]_1\,
      O => zext_ln946_reg_2598_reg_0_i_60_n_0
    );
zext_ln946_reg_2598_reg_0_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30AAFFAA30AA30AA"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_14_0,
      I1 => zext_ln946_reg_2598_reg_0_i_73_n_0,
      I2 => zext_ln946_reg_2598_reg_0_i_14_1,
      I3 => \^select_ln923_3_reg_2496_reg[0]_0\,
      I4 => \^select_ln923_1_reg_2488_reg[0]_1\,
      I5 => zext_ln946_reg_2598_reg_0_i_14_2,
      O => zext_ln946_reg_2598_reg_0_i_61_n_0
    );
zext_ln946_reg_2598_reg_0_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_2\,
      I1 => \^select_ln923_reg_2484_reg[0]_1\,
      I2 => \^select_ln923_2_reg_2492_reg[0]_2\,
      I3 => \^select_ln923_12_reg_2532_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_6_n_0\,
      I5 => zext_ln946_reg_2598_reg_0_i_76_n_0,
      O => zext_ln946_reg_2598_reg_0_i_62_n_0
    );
zext_ln946_reg_2598_reg_0_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^select_ln923_12_reg_2532_reg[0]\,
      I1 => \^select_ln923_4_reg_2500_reg[0]\,
      I2 => \^select_ln923_2_reg_2492_reg[0]_2\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_1\,
      I4 => \^select_ln923_reg_2484_reg[0]_1\,
      I5 => zext_ln946_reg_2598_reg_0_i_77_n_0,
      O => zext_ln946_reg_2598_reg_0_i_63_n_0
    );
zext_ln946_reg_2598_reg_0_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^select_ln923_5_reg_2504_reg[0]_0\,
      I1 => \^select_ln923_10_reg_2524_reg[0]\,
      I2 => \b_frac_07_reg_398[57]_i_31_1\,
      I3 => \b_frac_07_reg_398[57]_i_31_2\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_15_n_0\,
      O => zext_ln946_reg_2598_reg_0_i_64_n_0
    );
zext_ln946_reg_2598_reg_0_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => zext_ln946_reg_2598_reg_0_i_14_2,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I2 => \b_frac_07_reg_398[56]_i_28_0\,
      I3 => \b_frac_07_reg_398[56]_i_28_1\,
      I4 => \b_frac_07_reg_398[57]_i_31_0\,
      I5 => \^select_ln923_2_reg_2492_reg[0]\,
      O => zext_ln946_reg_2598_reg_0_i_65_n_0
    );
zext_ln946_reg_2598_reg_0_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_8_n_0\,
      I1 => \b_frac_07_reg_398_reg[36]\,
      I2 => \b_frac_07_reg_398_reg[57]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      O => \^select_ln923_1_reg_2488_reg[0]_1\
    );
zext_ln946_reg_2598_reg_0_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[55]_1\,
      I1 => \b_frac_07_reg_398[57]_i_33_n_0\,
      I2 => zext_ln946_reg_2598_reg_0_i_20_0,
      I3 => \^select_ln923_11_reg_2528_reg[0]_0\,
      I4 => \b_frac_07_reg_398_reg[55]_0\,
      I5 => \^select_ln923_10_reg_2524_reg[0]_1\,
      O => zext_ln946_reg_2598_reg_0_i_67_n_0
    );
zext_ln946_reg_2598_reg_0_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF33FFFFFF37"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\,
      I1 => \^select_ln923_1_reg_2488_reg[0]_0\,
      I2 => \b_frac_07_reg_398[57]_i_31_0\,
      I3 => \b_frac_07_reg_398[56]_i_28_1\,
      I4 => \^select_ln923_4_reg_2500_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      O => zext_ln946_reg_2598_reg_0_i_68_n_0
    );
zext_ln946_reg_2598_reg_0_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22F222F222F2"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_4_4\,
      I1 => \b_frac_07_reg_398[57]_i_28_n_0\,
      I2 => \b_frac_07_reg_398[57]_i_4_3\,
      I3 => \b_frac_07_reg_398[57]_i_29_n_0\,
      I4 => zext_ln946_reg_2598_reg_0_i_14_1,
      I5 => zext_ln946_reg_2598_reg_0_i_39_n_0,
      O => zext_ln946_reg_2598_reg_0_i_69_n_0
    );
zext_ln946_reg_2598_reg_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]_1\(4),
      I1 => \b_frac_07_reg_398_reg[57]\,
      I2 => \^select_ln923_15_reg_2544_reg[0]\,
      I3 => zext_ln946_reg_2598_reg_0_i_13_n_0,
      I4 => zext_ln946_reg_2598_reg_0_i_14_n_0,
      I5 => zext_ln946_reg_2598_reg_0_i_15_n_0,
      O => zext_ln946_reg_2598_reg_0_i_7_n_0
    );
zext_ln946_reg_2598_reg_0_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]_1\(0),
      I1 => \b_frac_07_reg_398_reg[57]_0\,
      I2 => \^select_ln923_7_reg_2512_reg[0]_0\,
      O => \^ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[50]\
    );
zext_ln946_reg_2598_reg_0_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0BBBBBBB0BBB0"
    )
        port map (
      I0 => \^select_ln923_2_reg_2492_reg[0]\,
      I1 => \^select_ln923_6_reg_2508_reg[0]\,
      I2 => zext_ln946_reg_2598_reg_0_i_78_n_0,
      I3 => \^select_ln923_reg_2484_reg[0]\,
      I4 => \^select_ln923_reg_2484_reg[0]_0\,
      I5 => \b_frac_07_reg_398[57]_i_4_2\,
      O => \^x_val_read_reg_2435_reg[14]\
    );
zext_ln946_reg_2598_reg_0_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I3 => \b_frac_07_reg_398_reg[57]_0\,
      I4 => \b_frac_07_reg_398_reg[36]\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      O => \^select_ln923_17_reg_2552_reg[0]\
    );
zext_ln946_reg_2598_reg_0_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^select_ln923_6_reg_2508_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\,
      I3 => \b_frac_07_reg_398_reg[57]_0\,
      I4 => \b_frac_07_reg_398_reg[36]\,
      I5 => \b_frac_07_reg_398[57]_i_31_0\,
      O => zext_ln946_reg_2598_reg_0_i_73_n_0
    );
zext_ln946_reg_2598_reg_0_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]\,
      I1 => \b_frac_07_reg_398[57]_i_31_0\,
      O => zext_ln946_reg_2598_reg_0_i_74_n_0
    );
zext_ln946_reg_2598_reg_0_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080808"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[56]_1\,
      I1 => \b_frac_07_reg_398_reg[36]\,
      I2 => \b_frac_07_reg_398_reg[57]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I4 => \b_frac_07_reg_398_reg[56]_0\,
      O => zext_ln946_reg_2598_reg_0_i_75_n_0
    );
zext_ln946_reg_2598_reg_0_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_2\,
      I3 => \b_frac_07_reg_398[56]_i_28_1\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_1\,
      I5 => \b_frac_07_reg_398[56]_i_28_0\,
      O => zext_ln946_reg_2598_reg_0_i_76_n_0
    );
zext_ln946_reg_2598_reg_0_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[56]_i_28_1\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_2\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]\,
      I3 => \b_frac_07_reg_398[57]_i_31_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\,
      O => zext_ln946_reg_2598_reg_0_i_77_n_0
    );
zext_ln946_reg_2598_reg_0_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080808"
    )
        port map (
      I0 => \b_frac_07_reg_398[57]_i_4_0\,
      I1 => \b_frac_07_reg_398_reg[36]\,
      I2 => \b_frac_07_reg_398_reg[57]_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\,
      I4 => \b_frac_07_reg_398[57]_i_4_1\,
      O => zext_ln946_reg_2598_reg_0_i_78_n_0
    );
zext_ln946_reg_2598_reg_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]_1\(3),
      I1 => \b_frac_07_reg_398_reg[57]\,
      I2 => zext_ln946_reg_2598_reg_0_i_16_n_0,
      I3 => zext_ln946_reg_2598_reg_0_i_17_n_0,
      I4 => zext_ln946_reg_2598_reg_0_i_18_n_0,
      O => zext_ln946_reg_2598_reg_0_i_8_n_0
    );
zext_ln946_reg_2598_reg_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg[57]_1\(2),
      I1 => \b_frac_07_reg_398_reg[57]\,
      I2 => zext_ln946_reg_2598_reg_0_i_19_n_0,
      I3 => zext_ln946_reg_2598_reg_0_i_20_n_0,
      I4 => zext_ln946_reg_2598_reg_0_i_21_n_0,
      O => zext_ln946_reg_2598_reg_0_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dbfs_converter_0_dbfs_converter_mul_6s_43ns_47_3_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    tmp_product_0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_enable_reg_pp0_iter16 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dbfs_converter_0_dbfs_converter_mul_6s_43ns_47_3_1 : entity is "dbfs_converter_mul_6s_43ns_47_3_1";
end dbfs_converter_0_dbfs_converter_mul_6s_43ns_47_3_1;

architecture STRUCTURE of dbfs_converter_0_dbfs_converter_mul_6s_43ns_47_3_1 is
  signal buff0_reg_n_10 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_11 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_12 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_13 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_14 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_15 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_16 : STD_LOGIC;
  signal buff0_reg_n_17 : STD_LOGIC;
  signal buff0_reg_n_18 : STD_LOGIC;
  signal buff0_reg_n_19 : STD_LOGIC;
  signal buff0_reg_n_20 : STD_LOGIC;
  signal buff0_reg_n_21 : STD_LOGIC;
  signal buff0_reg_n_22 : STD_LOGIC;
  signal buff0_reg_n_23 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_6 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_7 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_8 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_9 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000001001111101111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(5),
      B(16) => Q(5),
      B(15) => Q(5),
      B(14) => Q(5),
      B(13) => Q(5),
      B(12) => Q(5),
      B(11) => Q(5),
      B(10) => Q(5),
      B(9) => Q(5),
      B(8) => Q(5),
      B(7) => Q(5),
      B(6) => Q(5),
      B(5 downto 0) => Q(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => buff0_reg_n_6,
      BCOUT(16) => buff0_reg_n_7,
      BCOUT(15) => buff0_reg_n_8,
      BCOUT(14) => buff0_reg_n_9,
      BCOUT(13) => buff0_reg_n_10,
      BCOUT(12) => buff0_reg_n_11,
      BCOUT(11) => buff0_reg_n_12,
      BCOUT(10) => buff0_reg_n_13,
      BCOUT(9) => buff0_reg_n_14,
      BCOUT(8) => buff0_reg_n_15,
      BCOUT(7) => buff0_reg_n_16,
      BCOUT(6) => buff0_reg_n_17,
      BCOUT(5) => buff0_reg_n_18,
      BCOUT(4) => buff0_reg_n_19,
      BCOUT(3) => buff0_reg_n_20,
      BCOUT(2) => buff0_reg_n_21,
      BCOUT(1) => buff0_reg_n_22,
      BCOUT(0) => buff0_reg_n_23,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_enable_reg_pp0_iter16,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16 downto 0) => D(16 downto 0),
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000100000100110101",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17) => buff0_reg_n_6,
      BCIN(16) => buff0_reg_n_7,
      BCIN(15) => buff0_reg_n_8,
      BCIN(14) => buff0_reg_n_9,
      BCIN(13) => buff0_reg_n_10,
      BCIN(12) => buff0_reg_n_11,
      BCIN(11) => buff0_reg_n_12,
      BCIN(10) => buff0_reg_n_13,
      BCIN(9) => buff0_reg_n_14,
      BCIN(8) => buff0_reg_n_15,
      BCIN(7) => buff0_reg_n_16,
      BCIN(6) => buff0_reg_n_17,
      BCIN(5) => buff0_reg_n_18,
      BCIN(4) => buff0_reg_n_19,
      BCIN(3) => buff0_reg_n_20,
      BCIN(2) => buff0_reg_n_21,
      BCIN(1) => buff0_reg_n_22,
      BCIN(0) => buff0_reg_n_23,
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16 downto 0) => tmp_product_0(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dbfs_converter_0_dbfs_converter_log10_48_24_s is
  port (
    \icmp_ln899_reg_2462_pp0_iter19_reg_reg[0]_0\ : out STD_LOGIC;
    add_ln970_fu_2418_p2 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_log10_48_24_s_fu_70_ap_start_reg : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dbfs_converter_0_dbfs_converter_log10_48_24_s : entity is "dbfs_converter_log10_48_24_s";
end dbfs_converter_0_dbfs_converter_log10_48_24_s;

architecture STRUCTURE of dbfs_converter_0_dbfs_converter_log10_48_24_s is
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_0 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_1 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_10 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_11 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_12 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_13 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_14 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_15 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_2 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_21 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_22 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_23 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_24 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_25 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_26 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_27 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_28 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_29 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_3 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_30 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_31 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_32 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_33 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_4 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_5 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_6 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_7 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_8 : STD_LOGIC;
  signal a_1_reg_2675_pp0_iter13_reg_reg_n_9 : STD_LOGIC;
  signal \a_reg_2628_pp0_iter13_reg_reg[0]_srl6_n_0\ : STD_LOGIC;
  signal \a_reg_2628_pp0_iter13_reg_reg[1]_srl6_n_0\ : STD_LOGIC;
  signal \a_reg_2628_pp0_iter13_reg_reg[2]_srl6_n_0\ : STD_LOGIC;
  signal \a_reg_2628_pp0_iter13_reg_reg[3]_srl4_n_0\ : STD_LOGIC;
  signal a_reg_2628_pp0_iter14_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln964_1_fu_2375_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln964_1_reg_2732 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln964_1_reg_2732[11]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[11]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[11]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[11]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[11]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[15]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[15]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[15]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[15]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[19]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[19]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[19]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[19]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[19]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[19]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[19]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[19]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[23]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[23]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[23]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[23]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[23]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[23]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[23]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[23]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[23]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[23]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[23]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[23]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[27]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[27]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[27]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[27]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[27]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[27]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[27]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[31]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[31]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[31]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_18_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_19_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_20_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_21_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_22_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_23_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_24_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_25_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_26_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[3]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[7]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[23]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[23]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_17_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln964_1_reg_2732_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter10_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_reg_pp0_iter11_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_reg_pp0_iter12_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_reg_pp0_iter13_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_reg_pp0_iter14_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_reg_pp0_iter15_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_reg_pp0_iter16_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ap_phi_reg_pp0_iter1_b_exp_05_reg_467[0]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_b_exp_05_reg_467[5]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_b_exp_05_reg_467_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_b_exp_05_reg_467_reg_n_0_[5]\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_b_frac_07_reg_398 : STD_LOGIC_VECTOR ( 57 downto 31 );
  signal \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[32]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_3_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_4_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_5_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_6_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_7_n_0\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_10_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_11_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_3_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_4_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_6_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_7_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_8_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_9_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_15_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_16_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_7_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_8_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_9_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_14_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_4_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_4_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_4_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_5_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_6_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_7_n_0\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_reg_pp0_iter4_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_reg_pp0_iter5_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_reg_pp0_iter6_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_reg_pp0_iter7_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_reg_pp0_iter8_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_reg_pp0_iter9_b_exp_05_reg_467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \b_frac_07_reg_398[31]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[31]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[32]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[32]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[32]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[33]_i_10_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[33]_i_11_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[33]_i_12_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[33]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[33]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[33]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[33]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[33]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[33]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[33]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[33]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[33]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[34]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[34]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[34]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[34]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[34]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[34]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[35]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[35]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[35]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[35]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[35]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[36]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[36]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[36]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[36]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[37]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[37]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[37]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[37]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[37]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[37]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[38]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[38]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[38]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[38]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[38]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[38]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[38]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[39]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[39]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[39]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[39]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[39]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[39]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[39]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[40]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[40]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[40]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[40]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[40]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[40]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[40]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[40]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[41]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[41]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[41]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[41]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[41]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[41]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[41]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[42]_i_10_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[42]_i_13_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[42]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[42]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[42]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[42]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[42]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[42]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[42]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[43]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[43]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[43]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[43]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[43]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[43]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[43]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[43]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[43]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[44]_i_10_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[44]_i_11_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[44]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[44]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[44]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[44]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[44]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[44]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[44]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[44]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[44]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[45]_i_11_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[45]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[45]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[45]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[45]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[45]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[45]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[45]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[45]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[45]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[46]_i_11_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[46]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[46]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[46]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[46]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[46]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[46]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[46]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[46]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[46]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[47]_i_10_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[47]_i_11_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[47]_i_12_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[47]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[47]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[47]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[47]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[47]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[47]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[47]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[47]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[47]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[48]_i_10_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[48]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[48]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[48]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[48]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[48]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[48]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[48]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[48]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[48]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[49]_i_10_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[49]_i_11_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[49]_i_12_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[49]_i_13_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[49]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[49]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[49]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[49]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[49]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[49]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[49]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[49]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[49]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[50]_i_10_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[50]_i_11_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[50]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[50]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[50]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[50]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[50]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[50]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[50]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[50]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[50]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[51]_i_11_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[51]_i_12_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[51]_i_13_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[51]_i_14_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[51]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[51]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[51]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[51]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[51]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[51]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[51]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[51]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[51]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[52]_i_10_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[52]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[52]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[52]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[52]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[52]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[52]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[52]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[52]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[52]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_10_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_11_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_13_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_14_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_15_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[53]_i_9_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_10_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_11_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_12_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_13_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_14_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_15_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_16_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_1_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_2_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_3_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_4_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_5_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_6_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_7_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_8_n_0\ : STD_LOGIC;
  signal \b_frac_07_reg_398[54]_i_9_n_0\ : STD_LOGIC;
  signal b_frac_07_reg_398_pp0_iter2_reg : STD_LOGIC_VECTOR ( 57 downto 34 );
  signal \b_frac_07_reg_398_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[33]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[34]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[35]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[36]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[37]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[38]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[39]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[40]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[41]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[42]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[43]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[44]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[45]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[46]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[47]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[48]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[49]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[50]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[51]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[52]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[53]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[54]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[55]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[56]\ : STD_LOGIC;
  signal \b_frac_07_reg_398_reg_n_0_[57]\ : STD_LOGIC;
  signal \buff0_reg__0_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_13_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_14_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_15_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_16_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_17_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_18_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_19_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg__0_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg__0_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg__0_i_20_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_21_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_22_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_23_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_24_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_25_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_26_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_27_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_28_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_29_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_2_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_2_n_1\ : STD_LOGIC;
  signal \buff0_reg__0_i_2_n_2\ : STD_LOGIC;
  signal \buff0_reg__0_i_2_n_3\ : STD_LOGIC;
  signal \buff0_reg__0_i_30_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_31_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_32_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_33_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_34_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_35_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg__0_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg__0_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg__0_i_4_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg__0_i_4_n_2\ : STD_LOGIC;
  signal \buff0_reg__0_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg__0_i_5_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_6_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_7_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg__0_i_9_n_0\ : STD_LOGIC;
  signal \buff0_reg__2\ : STD_LOGIC_VECTOR ( 78 downto 36 );
  signal \buff2_reg__0\ : STD_LOGIC_VECTOR ( 57 downto 20 );
  signal data1 : STD_LOGIC_VECTOR ( 57 downto 55 );
  signal data23 : STD_LOGIC_VECTOR ( 57 to 57 );
  signal \icmp_ln899_reg_2462[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462[0]_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462[0]_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462[0]_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462[0]_i_14_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462[0]_i_15_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462[0]_i_16_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462[0]_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462_pp0_iter18_reg_reg[0]_srl18_n_0\ : STD_LOGIC;
  signal icmp_ln899_reg_2462_pp0_iter19_reg : STD_LOGIC;
  signal \icmp_ln899_reg_2462_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln899_reg_2462_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln923_25_fu_1750_p2 : STD_LOGIC;
  signal icmp_ln923_25_reg_2581 : STD_LOGIC;
  signal log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U_n_0 : STD_LOGIC;
  signal log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U_n_34 : STD_LOGIC;
  signal log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U_n_35 : STD_LOGIC;
  signal log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U_n_36 : STD_LOGIC;
  signal log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal log_base_fu_2393_p2 : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[0]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[10]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[11]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[12]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[13]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[14]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[15]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[16]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[17]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[18]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[19]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[1]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[20]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[21]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[22]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[23]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[24]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[25]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[26]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[27]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[28]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[29]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[2]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[30]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[31]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[32]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[33]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[34]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[35]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[36]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[3]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[4]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[5]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[6]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[7]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[8]_srl12_n_0\ : STD_LOGIC;
  signal \log_sum_reg_2618_pp0_iter14_reg_reg[9]_srl12_n_0\ : STD_LOGIC;
  signal log_sum_reg_2618_pp0_iter15_reg : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal lshr_ln_reg_2722_reg_i_10_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_11_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_12_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_13_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_14_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_15_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_16_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_17_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_18_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_19_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_20_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_21_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_22_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_23_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_24_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_25_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_26_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_27_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_28_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_29_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_2_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_2_n_1 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_2_n_2 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_2_n_3 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_3_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_3_n_1 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_3_n_2 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_3_n_3 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_4_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_4_n_1 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_4_n_2 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_4_n_3 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_5_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_6_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_7_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_8_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_i_9_n_0 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_100 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_101 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_102 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_103 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_104 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_105 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_78 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_79 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_80 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_81 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_82 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_83 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_84 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_85 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_86 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_87 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_88 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_89 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_90 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_91 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_92 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_93 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_94 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_95 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_96 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_97 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_98 : STD_LOGIC;
  signal lshr_ln_reg_2722_reg_n_99 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_0 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_1 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_10 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_11 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_12 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_13 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_14 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_15 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_16 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_17 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_18 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_19 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_2 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_20 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_21 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_22 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_23 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_24 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_25 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_26 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_27 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_28 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_29 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_3 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_30 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_31 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_32 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_33 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_34 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_35 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_36 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_37 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_38 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_39 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_4 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_40 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_41 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_42 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_43 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_44 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_45 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_46 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_47 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_48 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_49 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_5 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_50 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_51 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_52 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_53 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_54 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_55 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_56 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_57 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_58 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_59 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_6 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_60 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_61 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_62 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_63 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_64 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_7 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_8 : STD_LOGIC;
  signal mul_30ns_6ns_36_2_1_U2_n_9 : STD_LOGIC;
  signal mul_37s_43ns_79_3_1_U3_n_0 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_0 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_1 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_10 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_11 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_12 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_13 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_14 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_15 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_16 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_17 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_18 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_19 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_2 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_20 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_21 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_22 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_23 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_24 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_25 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_26 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_27 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_28 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_29 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_3 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_30 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_31 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_32 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_33 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_34 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_35 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_36 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_37 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_38 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_39 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_4 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_40 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_41 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_42 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_43 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_44 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_45 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_46 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_47 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_48 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_49 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_5 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_50 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_51 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_52 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_53 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_54 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_55 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_56 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_57 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_58 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_59 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_6 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_60 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_61 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_62 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_63 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_64 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_7 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_8 : STD_LOGIC;
  signal mul_38ns_4ns_42_2_1_U5_n_9 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_0 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_100 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_101 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_102 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_103 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_104 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_105 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_106 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_107 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_108 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_109 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_110 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_111 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_112 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_113 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_114 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_115 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_116 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_117 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_39 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_40 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_41 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_42 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_43 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_44 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_45 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_46 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_47 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_48 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_49 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_50 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_51 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_52 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_53 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_54 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_55 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_56 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_57 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_58 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_59 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_60 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_61 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_62 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_63 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_64 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_65 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_66 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_67 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_68 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_69 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_70 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_71 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_72 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_73 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_74 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_75 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_76 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_77 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_78 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_79 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_80 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_81 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_82 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_83 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_84 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_85 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_86 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_87 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_88 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_89 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_90 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_91 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_92 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_93 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_94 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_95 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_96 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_97 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_98 : STD_LOGIC;
  signal mul_58s_6ns_58_5_1_U4_n_99 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_0 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_1 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_10 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_11 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_12 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_13 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_14 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_15 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_16 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_17 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_18 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_19 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_2 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_20 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_21 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_22 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_23 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_24 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_25 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_26 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_27 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_28 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_29 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_3 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_30 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_31 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_32 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_33 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_34 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_35 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_36 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_37 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_38 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_39 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_4 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_40 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_41 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_42 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_43 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_44 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_45 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_46 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_47 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_48 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_49 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_5 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_50 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_51 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_52 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_53 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_54 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_55 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_56 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_57 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_58 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_59 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_6 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_60 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_61 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_62 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_63 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_64 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_65 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_66 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_67 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_68 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_69 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_7 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_70 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_71 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_72 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_73 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_74 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_75 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_76 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_77 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_78 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_79 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_8 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_80 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_81 : STD_LOGIC;
  signal mul_6s_43ns_47_3_1_U1_n_9 : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[0]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[10]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[11]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[12]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[13]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[14]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[15]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[16]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[1]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[2]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[3]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[4]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[5]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[6]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[7]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[8]\ : STD_LOGIC;
  signal \mul_ln158_1_reg_2702_reg_n_0_[9]\ : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_100 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_101 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_102 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_103 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_104 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_105 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_58 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_59 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_60 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_61 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_62 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_63 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_64 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_65 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_66 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_67 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_68 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_69 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_70 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_71 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_72 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_73 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_74 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_75 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_76 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_77 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_78 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_79 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_80 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_81 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_82 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_83 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_84 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_85 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_86 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_87 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_88 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_89 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_90 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_91 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_92 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_93 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_94 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_95 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_96 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_97 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_98 : STD_LOGIC;
  signal mul_ln158_1_reg_2702_reg_n_99 : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[0]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[10]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[11]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[12]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[13]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[14]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[15]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[16]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[1]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[2]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[3]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[4]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[5]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[6]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[7]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[8]\ : STD_LOGIC;
  signal \mul_ln158_reg_2670_reg_n_0_[9]\ : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_100 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_101 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_102 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_103 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_104 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_105 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_58 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_59 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_60 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_61 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_62 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_63 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_64 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_65 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_66 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_67 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_68 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_69 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_70 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_71 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_72 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_73 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_74 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_75 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_76 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_77 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_78 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_79 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_80 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_81 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_82 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_83 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_84 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_85 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_86 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_87 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_88 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_89 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_90 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_91 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_92 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_93 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_94 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_95 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_96 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_97 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_98 : STD_LOGIC;
  signal mul_ln158_reg_2670_reg_n_99 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_58 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_59 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_60 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_61 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_62 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_63 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_64 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_65 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_66 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_67 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_68 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_69 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_70 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_71 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_72 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_73 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_74 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_75 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_76 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_77 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_78 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_79 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_80 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_81 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_82 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_83 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_84 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_85 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_86 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_87 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_88 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_89 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_90 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_91 : STD_LOGIC;
  signal mul_ln970_1_reg_2752_reg_n_92 : STD_LOGIC;
  signal mul_ln970_reg_2757 : STD_LOGIC_VECTOR ( 78 downto 36 );
  signal \ref_tmp5_reg_228[0]_i_10_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_11_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_12_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_14_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_15_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_16_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_17_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_19_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_20_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_21_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_22_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_24_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_25_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_26_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_27_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_28_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_29_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_30_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_4_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_5_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_6_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_7_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[0]_i_9_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[11]_i_2_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[11]_i_3_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[11]_i_4_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[11]_i_5_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[15]_i_2_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[15]_i_3_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[15]_i_4_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[15]_i_5_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[19]_i_2_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[19]_i_3_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[19]_i_4_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[19]_i_5_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[23]_i_2_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[23]_i_3_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[23]_i_4_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[23]_i_5_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[23]_i_6_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[27]_i_2_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[27]_i_3_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[27]_i_4_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[27]_i_5_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[7]_i_2_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[7]_i_3_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[7]_i_4_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228[7]_i_5_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_23_n_1\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_23_n_2\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ref_tmp5_reg_228_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal select_ln156_reg_2655 : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \select_ln156_reg_2655[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[10]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[11]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[12]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[13]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[14]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[15]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[16]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[17]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[18]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[19]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[1]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[20]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[21]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[22]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[23]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[24]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[25]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[26]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[27]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[28]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[29]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[2]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[30]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[31]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[32]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[33]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[34]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[35]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[36]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[3]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[41]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[4]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[5]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[6]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[7]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[8]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln156_reg_2655[9]_i_1_n_0\ : STD_LOGIC;
  signal select_ln156_reg_2655_pp0_iter9_reg : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal select_ln156_reg_2655_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \select_ln923_10_reg_2524[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_10_reg_2524_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_11_reg_2528[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_11_reg_2528_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_12_reg_2532[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_12_reg_2532_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_13_reg_2536[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_13_reg_2536_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_14_reg_2540[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_14_reg_2540_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_15_reg_2544[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_15_reg_2544_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_16_reg_2548[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_16_reg_2548_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_17_reg_2552[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_17_reg_2552_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_18_reg_2556[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_18_reg_2556_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_19_reg_2560[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_19_reg_2560_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_1_reg_2488[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_1_reg_2488_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_20_reg_2564[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_20_reg_2564_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_21_reg_2568[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_21_reg_2568_reg_n_0_[0]\ : STD_LOGIC;
  signal select_ln923_22_reg_2572 : STD_LOGIC;
  signal \select_ln923_22_reg_2572[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_23_reg_2590[2]_i_1_n_0\ : STD_LOGIC;
  signal select_ln923_23_reg_2590_reg : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \select_ln923_2_reg_2492[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_2_reg_2492_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_3_reg_2496[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_3_reg_2496_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_4_reg_2500[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_4_reg_2500_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_5_reg_2504[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_5_reg_2504_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_6_reg_2508[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_6_reg_2508_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_7_reg_2512[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_7_reg_2512_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_8_reg_2516[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_8_reg_2516_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_9_reg_2520[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_9_reg_2520_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln923_reg_2484[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln923_reg_2484_reg_n_0_[0]\ : STD_LOGIC;
  signal sext_ln962_fu_2371_p1 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal shl_ln2_fu_2408_p3 : STD_LOGIC_VECTOR ( 83 downto 37 );
  signal sub_ln158_1_fu_2284_p2 : STD_LOGIC_VECTOR ( 38 downto 14 );
  signal sub_ln158_fu_2201_p2 : STD_LOGIC_VECTOR ( 42 downto 13 );
  signal tmp_48_reg_2634 : STD_LOGIC_VECTOR ( 36 downto 34 );
  signal tmp_49_reg_2640 : STD_LOGIC;
  signal tmp_52_reg_2650 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal tmp_52_reg_2650_pp0_iter8_reg : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \tmp_53_reg_2681_pp0_iter11_reg_reg[24]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_53_reg_2681_pp0_iter11_reg_reg[25]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_53_reg_2681_pp0_iter11_reg_reg[26]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_53_reg_2681_pp0_iter11_reg_reg[27]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_53_reg_2681_pp0_iter11_reg_reg[28]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_53_reg_2681_pp0_iter11_reg_reg[29]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[16]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[17]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[18]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[19]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[20]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[21]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[22]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[23]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_2687_pp0_iter11_reg_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal tmp_55_reg_2707 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \tmp_55_reg_2707[10]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[10]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[10]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[10]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[10]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[10]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[10]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[10]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[2]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[6]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[6]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[6]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[6]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[6]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[6]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[6]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707[6]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_55_reg_2707_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal tmp_product_i_10_n_0 : STD_LOGIC;
  signal tmp_product_i_11_n_0 : STD_LOGIC;
  signal tmp_product_i_14_n_0 : STD_LOGIC;
  signal tmp_product_i_15_n_0 : STD_LOGIC;
  signal tmp_product_i_16_n_0 : STD_LOGIC;
  signal tmp_product_i_17_n_0 : STD_LOGIC;
  signal tmp_product_i_18_n_0 : STD_LOGIC;
  signal tmp_product_i_20_n_0 : STD_LOGIC;
  signal tmp_product_i_21_n_0 : STD_LOGIC;
  signal tmp_product_i_22_n_0 : STD_LOGIC;
  signal tmp_product_i_23_n_0 : STD_LOGIC;
  signal tmp_product_i_24_n_0 : STD_LOGIC;
  signal tmp_product_i_25_n_0 : STD_LOGIC;
  signal tmp_product_i_26_n_0 : STD_LOGIC;
  signal tmp_product_i_27_n_0 : STD_LOGIC;
  signal tmp_product_i_28_n_0 : STD_LOGIC;
  signal tmp_product_i_29_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_1 : STD_LOGIC;
  signal tmp_product_i_2_n_2 : STD_LOGIC;
  signal tmp_product_i_2_n_3 : STD_LOGIC;
  signal tmp_product_i_30_n_0 : STD_LOGIC;
  signal tmp_product_i_31_n_0 : STD_LOGIC;
  signal tmp_product_i_32_n_0 : STD_LOGIC;
  signal tmp_product_i_33_n_0 : STD_LOGIC;
  signal tmp_product_i_34_n_0 : STD_LOGIC;
  signal tmp_product_i_35_n_0 : STD_LOGIC;
  signal tmp_product_i_36_n_0 : STD_LOGIC;
  signal tmp_product_i_37_n_0 : STD_LOGIC;
  signal tmp_product_i_38_n_0 : STD_LOGIC;
  signal tmp_product_i_39_n_0 : STD_LOGIC;
  signal tmp_product_i_3_n_0 : STD_LOGIC;
  signal tmp_product_i_3_n_1 : STD_LOGIC;
  signal tmp_product_i_3_n_2 : STD_LOGIC;
  signal tmp_product_i_3_n_3 : STD_LOGIC;
  signal tmp_product_i_40_n_0 : STD_LOGIC;
  signal tmp_product_i_41_n_0 : STD_LOGIC;
  signal tmp_product_i_42_n_0 : STD_LOGIC;
  signal tmp_product_i_43_n_0 : STD_LOGIC;
  signal tmp_product_i_44_n_0 : STD_LOGIC;
  signal tmp_product_i_45_n_0 : STD_LOGIC;
  signal tmp_product_i_46_n_0 : STD_LOGIC;
  signal tmp_product_i_4_n_0 : STD_LOGIC;
  signal tmp_product_i_4_n_1 : STD_LOGIC;
  signal tmp_product_i_4_n_2 : STD_LOGIC;
  signal tmp_product_i_4_n_3 : STD_LOGIC;
  signal tmp_product_i_5_n_0 : STD_LOGIC;
  signal tmp_product_i_5_n_1 : STD_LOGIC;
  signal tmp_product_i_5_n_2 : STD_LOGIC;
  signal tmp_product_i_5_n_3 : STD_LOGIC;
  signal tmp_product_i_6_n_0 : STD_LOGIC;
  signal tmp_product_i_6_n_1 : STD_LOGIC;
  signal tmp_product_i_6_n_2 : STD_LOGIC;
  signal tmp_product_i_6_n_3 : STD_LOGIC;
  signal tmp_product_i_8_n_0 : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[10]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[11]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[12]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[13]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[14]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[15]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[16]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[17]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[18]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[19]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[20]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[21]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[22]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[23]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[4]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[5]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[6]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[7]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[8]\ : STD_LOGIC;
  signal \x_val_read_reg_2435_reg_n_0_[9]\ : STD_LOGIC;
  signal zext_ln158_4_fu_2259_p1 : STD_LOGIC_VECTOR ( 37 downto 14 );
  signal zext_ln158_5_fu_2263_p1 : STD_LOGIC_VECTOR ( 29 downto 24 );
  signal zext_ln158_fu_2189_p1 : STD_LOGIC_VECTOR ( 41 downto 8 );
  signal zext_ln946_reg_2598_reg_0_n_0 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_1 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_10 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_11 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_12 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_13 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_14 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_15 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_16 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_17 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_18 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_19 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_2 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_20 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_21 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_22 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_23 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_24 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_25 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_26 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_27 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_28 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_29 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_3 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_30 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_31 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_32 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_33 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_34 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_35 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_4 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_5 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_6 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_7 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_8 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_0_n_9 : STD_LOGIC;
  signal zext_ln946_reg_2598_reg_1_n_15 : STD_LOGIC;
  signal zext_ln962_1_fu_2348_p1 : STD_LOGIC_VECTOR ( 39 downto 15 );
  signal NLW_a_1_reg_2675_pp0_iter13_reg_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal NLW_a_1_reg_2675_pp0_iter13_reg_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln964_1_reg_2732_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_add_ln964_1_reg_2732_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln964_1_reg_2732_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln964_1_reg_2732_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln964_1_reg_2732_reg[3]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln964_1_reg_2732_reg[3]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln964_1_reg_2732_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_reg_2462_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_icmp_ln899_reg_2462_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_reg_2462_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_reg_2462_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln_reg_2722_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_2722_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_2722_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_2722_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_2722_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_2722_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_2722_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_lshr_ln_reg_2722_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_lshr_ln_reg_2722_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln_reg_2722_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_lshr_ln_reg_2722_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_lshr_ln_reg_2722_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln_reg_2722_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_ln158_1_reg_2702_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln158_1_reg_2702_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln158_1_reg_2702_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln158_1_reg_2702_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln158_1_reg_2702_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln158_1_reg_2702_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln158_1_reg_2702_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln158_1_reg_2702_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln158_1_reg_2702_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln158_1_reg_2702_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln158_reg_2670_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln158_reg_2670_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln158_reg_2670_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln158_reg_2670_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln158_reg_2670_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln158_reg_2670_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln158_reg_2670_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln158_reg_2670_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln158_reg_2670_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln158_reg_2670_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln970_1_reg_2752_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln970_1_reg_2752_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln970_1_reg_2752_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln970_1_reg_2752_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln970_1_reg_2752_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln970_1_reg_2752_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln970_1_reg_2752_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln970_1_reg_2752_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln970_1_reg_2752_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln970_1_reg_2752_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_ref_tmp5_reg_228_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ref_tmp5_reg_228_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ref_tmp5_reg_228_reg[0]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ref_tmp5_reg_228_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ref_tmp5_reg_228_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ref_tmp5_reg_228_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_55_reg_2707_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_55_reg_2707_reg[2]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_55_reg_2707_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_55_reg_2707_reg[2]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_zext_ln946_reg_2598_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal NLW_zext_ln946_reg_2598_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_zext_ln946_reg_2598_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_zext_ln946_reg_2598_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of a_1_reg_2675_pp0_iter13_reg_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of a_1_reg_2675_pp0_iter13_reg_reg : label is "p0_d11";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of a_1_reg_2675_pp0_iter13_reg_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of a_1_reg_2675_pp0_iter13_reg_reg : label is 1856;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of a_1_reg_2675_pp0_iter13_reg_reg : label is "inst/grp_log10_48_24_s_fu_70/a_1_reg_2675_pp0_iter13_reg_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of a_1_reg_2675_pp0_iter13_reg_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of a_1_reg_2675_pp0_iter13_reg_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of a_1_reg_2675_pp0_iter13_reg_reg : label is 63;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of a_1_reg_2675_pp0_iter13_reg_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of a_1_reg_2675_pp0_iter13_reg_reg : label is 28;
  attribute ram_offset : integer;
  attribute ram_offset of a_1_reg_2675_pp0_iter13_reg_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of a_1_reg_2675_pp0_iter13_reg_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of a_1_reg_2675_pp0_iter13_reg_reg : label is 17;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \a_reg_2628_pp0_iter13_reg_reg[0]_srl6\ : label is "inst/\grp_log10_48_24_s_fu_70/a_reg_2628_pp0_iter13_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \a_reg_2628_pp0_iter13_reg_reg[0]_srl6\ : label is "inst/\grp_log10_48_24_s_fu_70/a_reg_2628_pp0_iter13_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \a_reg_2628_pp0_iter13_reg_reg[1]_srl6\ : label is "inst/\grp_log10_48_24_s_fu_70/a_reg_2628_pp0_iter13_reg_reg ";
  attribute srl_name of \a_reg_2628_pp0_iter13_reg_reg[1]_srl6\ : label is "inst/\grp_log10_48_24_s_fu_70/a_reg_2628_pp0_iter13_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \a_reg_2628_pp0_iter13_reg_reg[2]_srl6\ : label is "inst/\grp_log10_48_24_s_fu_70/a_reg_2628_pp0_iter13_reg_reg ";
  attribute srl_name of \a_reg_2628_pp0_iter13_reg_reg[2]_srl6\ : label is "inst/\grp_log10_48_24_s_fu_70/a_reg_2628_pp0_iter13_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \a_reg_2628_pp0_iter13_reg_reg[3]_srl4\ : label is "inst/\grp_log10_48_24_s_fu_70/a_reg_2628_pp0_iter13_reg_reg ";
  attribute srl_name of \a_reg_2628_pp0_iter13_reg_reg[3]_srl4\ : label is "inst/\grp_log10_48_24_s_fu_70/a_reg_2628_pp0_iter13_reg_reg[3]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_b_exp_05_reg_467[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_b_exp_05_reg_467[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[32]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_6\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_7\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_7\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_8\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_14\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_7\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[31]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[32]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[32]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[33]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[34]_i_4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[37]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[37]_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[38]_i_7\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[40]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[41]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[42]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[44]_i_10\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[44]_i_11\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[46]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[47]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[47]_i_7\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[49]_i_13\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[50]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[50]_i_5\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[51]_i_13\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[51]_i_14\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[51]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[51]_i_5\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[52]_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[53]_i_15\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[53]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[53]_i_5\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[53]_i_8\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[54]_i_15\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[54]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \b_frac_07_reg_398[54]_i_8\ : label is "soft_lutpair44";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \buff0_reg__0_i_1\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \buff0_reg__0_i_10\ : label is "lutpair14";
  attribute HLUTNM of \buff0_reg__0_i_11\ : label is "lutpair13";
  attribute HLUTNM of \buff0_reg__0_i_12\ : label is "lutpair12";
  attribute HLUTNM of \buff0_reg__0_i_13\ : label is "lutpair10";
  attribute HLUTNM of \buff0_reg__0_i_14\ : label is "lutpair9";
  attribute HLUTNM of \buff0_reg__0_i_15\ : label is "lutpair8";
  attribute HLUTNM of \buff0_reg__0_i_16\ : label is "lutpair7";
  attribute HLUTNM of \buff0_reg__0_i_17\ : label is "lutpair11";
  attribute HLUTNM of \buff0_reg__0_i_18\ : label is "lutpair10";
  attribute HLUTNM of \buff0_reg__0_i_19\ : label is "lutpair9";
  attribute ADDER_THRESHOLD of \buff0_reg__0_i_2\ : label is 35;
  attribute HLUTNM of \buff0_reg__0_i_20\ : label is "lutpair8";
  attribute HLUTNM of \buff0_reg__0_i_21\ : label is "lutpair6";
  attribute HLUTNM of \buff0_reg__0_i_22\ : label is "lutpair5";
  attribute HLUTNM of \buff0_reg__0_i_23\ : label is "lutpair4";
  attribute HLUTNM of \buff0_reg__0_i_24\ : label is "lutpair3";
  attribute HLUTNM of \buff0_reg__0_i_25\ : label is "lutpair7";
  attribute HLUTNM of \buff0_reg__0_i_26\ : label is "lutpair6";
  attribute HLUTNM of \buff0_reg__0_i_27\ : label is "lutpair5";
  attribute HLUTNM of \buff0_reg__0_i_28\ : label is "lutpair4";
  attribute HLUTNM of \buff0_reg__0_i_29\ : label is "lutpair2";
  attribute ADDER_THRESHOLD of \buff0_reg__0_i_3\ : label is 35;
  attribute HLUTNM of \buff0_reg__0_i_30\ : label is "lutpair1";
  attribute HLUTNM of \buff0_reg__0_i_31\ : label is "lutpair0";
  attribute HLUTNM of \buff0_reg__0_i_32\ : label is "lutpair3";
  attribute HLUTNM of \buff0_reg__0_i_33\ : label is "lutpair2";
  attribute HLUTNM of \buff0_reg__0_i_34\ : label is "lutpair1";
  attribute HLUTNM of \buff0_reg__0_i_35\ : label is "lutpair0";
  attribute ADDER_THRESHOLD of \buff0_reg__0_i_4\ : label is 35;
  attribute HLUTNM of \buff0_reg__0_i_5\ : label is "lutpair14";
  attribute HLUTNM of \buff0_reg__0_i_6\ : label is "lutpair13";
  attribute HLUTNM of \buff0_reg__0_i_7\ : label is "lutpair12";
  attribute HLUTNM of \buff0_reg__0_i_8\ : label is "lutpair11";
  attribute HLUTNM of \buff0_reg__0_i_9\ : label is "lutpair15";
  attribute srl_bus_name of \icmp_ln899_reg_2462_pp0_iter18_reg_reg[0]_srl18\ : label is "inst/\grp_log10_48_24_s_fu_70/icmp_ln899_reg_2462_pp0_iter18_reg_reg ";
  attribute srl_name of \icmp_ln899_reg_2462_pp0_iter18_reg_reg[0]_srl18\ : label is "inst/\grp_log10_48_24_s_fu_70/icmp_ln899_reg_2462_pp0_iter18_reg_reg[0]_srl18 ";
  attribute SOFT_HLUTNM of \icmp_ln923_25_reg_2581[0]_i_1\ : label is "soft_lutpair96";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[0]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[0]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[0]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[10]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[10]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[10]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[11]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[11]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[11]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[12]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[12]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[12]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[13]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[13]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[13]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[14]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[14]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[14]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[15]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[15]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[15]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[16]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[16]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[16]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[17]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[17]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[17]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[18]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[18]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[18]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[19]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[19]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[19]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[1]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[1]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[1]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[20]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[20]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[20]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[21]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[21]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[21]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[22]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[22]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[22]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[23]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[23]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[23]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[24]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[24]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[24]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[25]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[25]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[25]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[26]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[26]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[26]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[27]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[27]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[27]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[28]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[28]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[28]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[29]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[29]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[29]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[2]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[2]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[2]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[30]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[30]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[30]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[31]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[31]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[31]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[32]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[32]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[32]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[33]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[33]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[33]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[34]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[34]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[34]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[35]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[35]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[35]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[36]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[36]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[36]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[3]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[3]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[3]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[4]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[4]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[4]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[5]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[5]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[5]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[6]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[6]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[6]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[7]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[7]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[7]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[8]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[8]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[8]_srl12 ";
  attribute srl_bus_name of \log_sum_reg_2618_pp0_iter14_reg_reg[9]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg ";
  attribute srl_name of \log_sum_reg_2618_pp0_iter14_reg_reg[9]_srl12\ : label is "inst/\grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter14_reg_reg[9]_srl12 ";
  attribute HLUTNM of lshr_ln_reg_2722_reg_i_17 : label is "lutpair100";
  attribute HLUTNM of lshr_ln_reg_2722_reg_i_22 : label is "lutpair99";
  attribute HLUTNM of lshr_ln_reg_2722_reg_i_23 : label is "lutpair98";
  attribute HLUTNM of lshr_ln_reg_2722_reg_i_24 : label is "lutpair97";
  attribute HLUTNM of lshr_ln_reg_2722_reg_i_25 : label is "lutpair96";
  attribute HLUTNM of lshr_ln_reg_2722_reg_i_26 : label is "lutpair100";
  attribute HLUTNM of lshr_ln_reg_2722_reg_i_27 : label is "lutpair99";
  attribute HLUTNM of lshr_ln_reg_2722_reg_i_28 : label is "lutpair98";
  attribute HLUTNM of lshr_ln_reg_2722_reg_i_29 : label is "lutpair97";
  attribute ADDER_THRESHOLD of \ref_tmp5_reg_228_reg[0]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp5_reg_228_reg[0]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp5_reg_228_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp5_reg_228_reg[0]_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp5_reg_228_reg[0]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp5_reg_228_reg[0]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp5_reg_228_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp5_reg_228_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp5_reg_228_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp5_reg_228_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp5_reg_228_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp5_reg_228_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[10]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[11]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[12]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[13]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[14]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[15]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[16]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[17]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[18]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[19]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[20]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[21]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[22]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[23]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[24]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[25]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[26]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[27]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[28]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[29]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[30]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[31]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[32]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[33]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[34]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[35]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[36]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[41]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[5]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \select_ln156_reg_2655[9]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \select_ln923_11_reg_2528[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \select_ln923_12_reg_2532[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \select_ln923_13_reg_2536[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \select_ln923_14_reg_2540[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \select_ln923_15_reg_2544[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \select_ln923_16_reg_2548[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \select_ln923_17_reg_2552[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \select_ln923_19_reg_2560[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \select_ln923_1_reg_2488[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \select_ln923_20_reg_2564[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \select_ln923_21_reg_2568[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \select_ln923_22_reg_2572[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \select_ln923_23_reg_2590[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \select_ln923_2_reg_2492[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \select_ln923_3_reg_2496[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \select_ln923_4_reg_2500[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \select_ln923_5_reg_2504[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \select_ln923_6_reg_2508[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \select_ln923_7_reg_2512[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \select_ln923_8_reg_2516[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \select_ln923_9_reg_2520[0]_i_1\ : label is "soft_lutpair57";
  attribute srl_bus_name of \tmp_53_reg_2681_pp0_iter11_reg_reg[24]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_53_reg_2681_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_53_reg_2681_pp0_iter11_reg_reg[24]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_53_reg_2681_pp0_iter11_reg_reg[24]_srl2 ";
  attribute srl_bus_name of \tmp_53_reg_2681_pp0_iter11_reg_reg[25]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_53_reg_2681_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_53_reg_2681_pp0_iter11_reg_reg[25]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_53_reg_2681_pp0_iter11_reg_reg[25]_srl2 ";
  attribute srl_bus_name of \tmp_53_reg_2681_pp0_iter11_reg_reg[26]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_53_reg_2681_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_53_reg_2681_pp0_iter11_reg_reg[26]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_53_reg_2681_pp0_iter11_reg_reg[26]_srl2 ";
  attribute srl_bus_name of \tmp_53_reg_2681_pp0_iter11_reg_reg[27]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_53_reg_2681_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_53_reg_2681_pp0_iter11_reg_reg[27]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_53_reg_2681_pp0_iter11_reg_reg[27]_srl2 ";
  attribute srl_bus_name of \tmp_53_reg_2681_pp0_iter11_reg_reg[28]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_53_reg_2681_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_53_reg_2681_pp0_iter11_reg_reg[28]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_53_reg_2681_pp0_iter11_reg_reg[28]_srl2 ";
  attribute srl_bus_name of \tmp_53_reg_2681_pp0_iter11_reg_reg[29]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_53_reg_2681_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_53_reg_2681_pp0_iter11_reg_reg[29]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_53_reg_2681_pp0_iter11_reg_reg[29]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[0]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[0]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[10]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[10]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[10]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[11]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[11]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[11]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[12]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[12]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[12]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[13]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[13]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[13]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[14]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[14]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[14]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[15]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[15]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[15]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[16]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[16]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[16]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[17]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[17]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[17]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[18]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[18]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[18]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[19]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[19]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[19]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[1]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[1]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[20]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[20]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[20]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[21]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[21]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[21]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[22]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[22]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[22]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[23]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[23]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[23]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[2]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[2]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[3]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[3]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[4]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[4]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[5]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[5]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[6]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[6]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[7]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[7]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[8]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[8]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[8]_srl2 ";
  attribute srl_bus_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[9]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_54_reg_2687_pp0_iter11_reg_reg[9]_srl2\ : label is "inst/\grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter11_reg_reg[9]_srl2 ";
  attribute HLUTNM of \tmp_55_reg_2707[10]_i_2\ : label is "lutpair95";
  attribute HLUTNM of \tmp_55_reg_2707[10]_i_3\ : label is "lutpair94";
  attribute HLUTNM of \tmp_55_reg_2707[10]_i_4\ : label is "lutpair93";
  attribute HLUTNM of \tmp_55_reg_2707[10]_i_5\ : label is "lutpair92";
  attribute HLUTNM of \tmp_55_reg_2707[10]_i_6\ : label is "lutpair96";
  attribute HLUTNM of \tmp_55_reg_2707[10]_i_7\ : label is "lutpair95";
  attribute HLUTNM of \tmp_55_reg_2707[10]_i_8\ : label is "lutpair94";
  attribute HLUTNM of \tmp_55_reg_2707[10]_i_9\ : label is "lutpair93";
  attribute HLUTNM of \tmp_55_reg_2707[2]_i_3\ : label is "lutpair87";
  attribute HLUTNM of \tmp_55_reg_2707[2]_i_4\ : label is "lutpair86";
  attribute HLUTNM of \tmp_55_reg_2707[2]_i_7\ : label is "lutpair88";
  attribute HLUTNM of \tmp_55_reg_2707[2]_i_8\ : label is "lutpair87";
  attribute HLUTNM of \tmp_55_reg_2707[2]_i_9\ : label is "lutpair86";
  attribute HLUTNM of \tmp_55_reg_2707[6]_i_2\ : label is "lutpair91";
  attribute HLUTNM of \tmp_55_reg_2707[6]_i_3\ : label is "lutpair90";
  attribute HLUTNM of \tmp_55_reg_2707[6]_i_4\ : label is "lutpair89";
  attribute HLUTNM of \tmp_55_reg_2707[6]_i_5\ : label is "lutpair88";
  attribute HLUTNM of \tmp_55_reg_2707[6]_i_6\ : label is "lutpair92";
  attribute HLUTNM of \tmp_55_reg_2707[6]_i_7\ : label is "lutpair91";
  attribute HLUTNM of \tmp_55_reg_2707[6]_i_8\ : label is "lutpair90";
  attribute HLUTNM of \tmp_55_reg_2707[6]_i_9\ : label is "lutpair89";
  attribute ADDER_THRESHOLD of tmp_product_i_1 : label is 35;
  attribute HLUTNM of tmp_product_i_16 : label is "lutpair29";
  attribute HLUTNM of tmp_product_i_17 : label is "lutpair28";
  attribute HLUTNM of tmp_product_i_18 : label is "lutpair27";
  attribute ADDER_THRESHOLD of tmp_product_i_2 : label is 35;
  attribute HLUTNM of tmp_product_i_21 : label is "lutpair29";
  attribute HLUTNM of tmp_product_i_22 : label is "lutpair28";
  attribute HLUTNM of tmp_product_i_23 : label is "lutpair26";
  attribute HLUTNM of tmp_product_i_24 : label is "lutpair25";
  attribute HLUTNM of tmp_product_i_25 : label is "lutpair24";
  attribute HLUTNM of tmp_product_i_26 : label is "lutpair23";
  attribute HLUTNM of tmp_product_i_27 : label is "lutpair27";
  attribute HLUTNM of tmp_product_i_28 : label is "lutpair26";
  attribute HLUTNM of tmp_product_i_29 : label is "lutpair25";
  attribute ADDER_THRESHOLD of tmp_product_i_3 : label is 35;
  attribute HLUTNM of tmp_product_i_30 : label is "lutpair24";
  attribute HLUTNM of tmp_product_i_31 : label is "lutpair22";
  attribute HLUTNM of tmp_product_i_32 : label is "lutpair21";
  attribute HLUTNM of tmp_product_i_33 : label is "lutpair20";
  attribute HLUTNM of tmp_product_i_34 : label is "lutpair19";
  attribute HLUTNM of tmp_product_i_35 : label is "lutpair23";
  attribute HLUTNM of tmp_product_i_36 : label is "lutpair22";
  attribute HLUTNM of tmp_product_i_37 : label is "lutpair21";
  attribute HLUTNM of tmp_product_i_38 : label is "lutpair20";
  attribute HLUTNM of tmp_product_i_39 : label is "lutpair18";
  attribute ADDER_THRESHOLD of tmp_product_i_4 : label is 35;
  attribute HLUTNM of tmp_product_i_40 : label is "lutpair17";
  attribute HLUTNM of tmp_product_i_41 : label is "lutpair16";
  attribute HLUTNM of tmp_product_i_42 : label is "lutpair15";
  attribute HLUTNM of tmp_product_i_43 : label is "lutpair19";
  attribute HLUTNM of tmp_product_i_44 : label is "lutpair18";
  attribute HLUTNM of tmp_product_i_45 : label is "lutpair17";
  attribute HLUTNM of tmp_product_i_46 : label is "lutpair16";
  attribute ADDER_THRESHOLD of tmp_product_i_5 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_6 : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of zext_ln946_reg_2598_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of zext_ln946_reg_2598_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of zext_ln946_reg_2598_reg_0 : label is "";
  attribute RTL_RAM_BITS of zext_ln946_reg_2598_reg_0 : label is 2368;
  attribute RTL_RAM_NAME of zext_ln946_reg_2598_reg_0 : label is "inst/grp_log10_48_24_s_fu_70/zext_ln946_reg_2598_reg_0";
  attribute RTL_RAM_TYPE of zext_ln946_reg_2598_reg_0 : label is "RAM_TDP";
  attribute ram_addr_begin of zext_ln946_reg_2598_reg_0 : label is 0;
  attribute ram_addr_end of zext_ln946_reg_2598_reg_0 : label is 63;
  attribute ram_ext_slice_begin of zext_ln946_reg_2598_reg_0 : label is 18;
  attribute ram_ext_slice_end of zext_ln946_reg_2598_reg_0 : label is 35;
  attribute ram_offset of zext_ln946_reg_2598_reg_0 : label is 0;
  attribute ram_slice_begin of zext_ln946_reg_2598_reg_0 : label is 0;
  attribute ram_slice_end of zext_ln946_reg_2598_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of zext_ln946_reg_2598_reg_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of zext_ln946_reg_2598_reg_1 : label is "p0_d0";
  attribute METHODOLOGY_DRC_VIOS of zext_ln946_reg_2598_reg_1 : label is "";
  attribute RTL_RAM_BITS of zext_ln946_reg_2598_reg_1 : label is 2368;
  attribute RTL_RAM_NAME of zext_ln946_reg_2598_reg_1 : label is "inst/grp_log10_48_24_s_fu_70/zext_ln946_reg_2598_reg_1";
  attribute RTL_RAM_TYPE of zext_ln946_reg_2598_reg_1 : label is "RAM_TDP";
  attribute ram_addr_begin of zext_ln946_reg_2598_reg_1 : label is 0;
  attribute ram_addr_end of zext_ln946_reg_2598_reg_1 : label is 63;
  attribute ram_offset of zext_ln946_reg_2598_reg_1 : label is 0;
  attribute ram_slice_begin of zext_ln946_reg_2598_reg_1 : label is 36;
  attribute ram_slice_end of zext_ln946_reg_2598_reg_1 : label is 36;
begin
a_1_reg_2675_pp0_iter13_reg_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000077788D234D24E39393A4F943EA540000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"48FED8CD70A2107EB86068472033E023A816780D500730031801080000000000",
      INIT_01 => X"9143A061B78ED6C9FE122D6964CCA43BEBB73B3D92CFF26B5A10C9BF4176C136",
      INIT_02 => X"E8DE76CA0CCDAAE65116FF5AB5B474223AA40939DFE1BE9CA56894468B358A34",
      INIT_03 => X"57EE6425787C94F1B985E6361B0457EE9CF5EA173F549CAC021E6FA9E54D630A",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"01E001C001A00180016001400120010000E000C000A000800060004000200000",
      INIT_21 => X"03E303C303A30382036203420322030202E102C102A102810261024102210200",
      INIT_22 => X"05E805C805A70587056705460526050604E504C504A504840464044404240403",
      INIT_23 => X"07EF07CE07AE078D076D074C072C070C06EB06CB06AA068A066A064906290608",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => zext_ln158_5_fu_2263_p1(29 downto 24),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 10) => B"1000",
      ADDRBWRADDR(9 downto 4) => zext_ln158_5_fu_2263_p1(29 downto 24),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => a_1_reg_2675_pp0_iter13_reg_reg_n_0,
      DOADO(14) => a_1_reg_2675_pp0_iter13_reg_reg_n_1,
      DOADO(13) => a_1_reg_2675_pp0_iter13_reg_reg_n_2,
      DOADO(12) => a_1_reg_2675_pp0_iter13_reg_reg_n_3,
      DOADO(11) => a_1_reg_2675_pp0_iter13_reg_reg_n_4,
      DOADO(10) => a_1_reg_2675_pp0_iter13_reg_reg_n_5,
      DOADO(9) => a_1_reg_2675_pp0_iter13_reg_reg_n_6,
      DOADO(8) => a_1_reg_2675_pp0_iter13_reg_reg_n_7,
      DOADO(7) => a_1_reg_2675_pp0_iter13_reg_reg_n_8,
      DOADO(6) => a_1_reg_2675_pp0_iter13_reg_reg_n_9,
      DOADO(5) => a_1_reg_2675_pp0_iter13_reg_reg_n_10,
      DOADO(4) => a_1_reg_2675_pp0_iter13_reg_reg_n_11,
      DOADO(3) => a_1_reg_2675_pp0_iter13_reg_reg_n_12,
      DOADO(2) => a_1_reg_2675_pp0_iter13_reg_reg_n_13,
      DOADO(1) => a_1_reg_2675_pp0_iter13_reg_reg_n_14,
      DOADO(0) => a_1_reg_2675_pp0_iter13_reg_reg_n_15,
      DOBDO(15 downto 11) => NLW_a_1_reg_2675_pp0_iter13_reg_reg_DOBDO_UNCONNECTED(15 downto 11),
      DOBDO(10) => a_1_reg_2675_pp0_iter13_reg_reg_n_21,
      DOBDO(9) => a_1_reg_2675_pp0_iter13_reg_reg_n_22,
      DOBDO(8) => a_1_reg_2675_pp0_iter13_reg_reg_n_23,
      DOBDO(7) => a_1_reg_2675_pp0_iter13_reg_reg_n_24,
      DOBDO(6) => a_1_reg_2675_pp0_iter13_reg_reg_n_25,
      DOBDO(5) => a_1_reg_2675_pp0_iter13_reg_reg_n_26,
      DOBDO(4) => a_1_reg_2675_pp0_iter13_reg_reg_n_27,
      DOBDO(3) => a_1_reg_2675_pp0_iter13_reg_reg_n_28,
      DOBDO(2) => a_1_reg_2675_pp0_iter13_reg_reg_n_29,
      DOBDO(1) => a_1_reg_2675_pp0_iter13_reg_reg_n_30,
      DOBDO(0) => a_1_reg_2675_pp0_iter13_reg_reg_n_31,
      DOPADOP(1) => a_1_reg_2675_pp0_iter13_reg_reg_n_32,
      DOPADOP(0) => a_1_reg_2675_pp0_iter13_reg_reg_n_33,
      DOPBDOP(1 downto 0) => NLW_a_1_reg_2675_pp0_iter13_reg_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => ap_enable_reg_pp0_iter14,
      REGCEB => ap_enable_reg_pp0_iter14,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\a_reg_2628_pp0_iter13_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_48_reg_2634(34),
      Q => \a_reg_2628_pp0_iter13_reg_reg[0]_srl6_n_0\
    );
\a_reg_2628_pp0_iter13_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_48_reg_2634(35),
      Q => \a_reg_2628_pp0_iter13_reg_reg[1]_srl6_n_0\
    );
\a_reg_2628_pp0_iter13_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_48_reg_2634(36),
      Q => \a_reg_2628_pp0_iter13_reg_reg[2]_srl6_n_0\
    );
\a_reg_2628_pp0_iter13_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln156_reg_2655_pp0_iter9_reg(37),
      Q => \a_reg_2628_pp0_iter13_reg_reg[3]_srl4_n_0\
    );
\a_reg_2628_pp0_iter14_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_2628_pp0_iter13_reg_reg[0]_srl6_n_0\,
      Q => a_reg_2628_pp0_iter14_reg(0),
      R => '0'
    );
\a_reg_2628_pp0_iter14_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_2628_pp0_iter13_reg_reg[1]_srl6_n_0\,
      Q => a_reg_2628_pp0_iter14_reg(1),
      R => '0'
    );
\a_reg_2628_pp0_iter14_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_2628_pp0_iter13_reg_reg[2]_srl6_n_0\,
      Q => a_reg_2628_pp0_iter14_reg(2),
      R => '0'
    );
\a_reg_2628_pp0_iter14_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_2628_pp0_iter13_reg_reg[3]_srl4_n_0\,
      Q => a_reg_2628_pp0_iter14_reg(3),
      R => '0'
    );
\add_ln964_1_reg_2732[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(21),
      I1 => lshr_ln_reg_2722_reg_n_83,
      O => \add_ln964_1_reg_2732[11]_i_10_n_0\
    );
\add_ln964_1_reg_2732[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_4,
      I1 => sext_ln962_fu_2371_p1(11),
      O => \add_ln964_1_reg_2732[11]_i_2_n_0\
    );
\add_ln964_1_reg_2732[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_5,
      I1 => sext_ln962_fu_2371_p1(10),
      O => \add_ln964_1_reg_2732[11]_i_3_n_0\
    );
\add_ln964_1_reg_2732[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_6,
      I1 => sext_ln962_fu_2371_p1(9),
      O => \add_ln964_1_reg_2732[11]_i_4_n_0\
    );
\add_ln964_1_reg_2732[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_7,
      I1 => sext_ln962_fu_2371_p1(8),
      O => \add_ln964_1_reg_2732[11]_i_5_n_0\
    );
\add_ln964_1_reg_2732[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(24),
      I1 => lshr_ln_reg_2722_reg_n_80,
      O => \add_ln964_1_reg_2732[11]_i_7_n_0\
    );
\add_ln964_1_reg_2732[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(23),
      I1 => lshr_ln_reg_2722_reg_n_81,
      O => \add_ln964_1_reg_2732[11]_i_8_n_0\
    );
\add_ln964_1_reg_2732[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(22),
      I1 => lshr_ln_reg_2722_reg_n_82,
      O => \add_ln964_1_reg_2732[11]_i_9_n_0\
    );
\add_ln964_1_reg_2732[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(25),
      I1 => lshr_ln_reg_2722_reg_n_79,
      O => \add_ln964_1_reg_2732[15]_i_10_n_0\
    );
\add_ln964_1_reg_2732[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_0,
      I1 => sext_ln962_fu_2371_p1(15),
      O => \add_ln964_1_reg_2732[15]_i_2_n_0\
    );
\add_ln964_1_reg_2732[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_1,
      I1 => sext_ln962_fu_2371_p1(14),
      O => \add_ln964_1_reg_2732[15]_i_3_n_0\
    );
\add_ln964_1_reg_2732[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_2,
      I1 => sext_ln962_fu_2371_p1(13),
      O => \add_ln964_1_reg_2732[15]_i_4_n_0\
    );
\add_ln964_1_reg_2732[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_3,
      I1 => sext_ln962_fu_2371_p1(12),
      O => \add_ln964_1_reg_2732[15]_i_5_n_0\
    );
\add_ln964_1_reg_2732[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(28),
      O => \add_ln964_1_reg_2732[15]_i_7_n_0\
    );
\add_ln964_1_reg_2732[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(27),
      O => \add_ln964_1_reg_2732[15]_i_8_n_0\
    );
\add_ln964_1_reg_2732[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(26),
      I1 => lshr_ln_reg_2722_reg_n_78,
      O => \add_ln964_1_reg_2732[15]_i_9_n_0\
    );
\add_ln964_1_reg_2732[19]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(29),
      O => \add_ln964_1_reg_2732[19]_i_10_n_0\
    );
\add_ln964_1_reg_2732[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_30,
      I1 => sext_ln962_fu_2371_p1(19),
      O => \add_ln964_1_reg_2732[19]_i_2_n_0\
    );
\add_ln964_1_reg_2732[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_31,
      I1 => sext_ln962_fu_2371_p1(18),
      O => \add_ln964_1_reg_2732[19]_i_3_n_0\
    );
\add_ln964_1_reg_2732[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_32,
      I1 => sext_ln962_fu_2371_p1(17),
      O => \add_ln964_1_reg_2732[19]_i_4_n_0\
    );
\add_ln964_1_reg_2732[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_33,
      I1 => sext_ln962_fu_2371_p1(16),
      O => \add_ln964_1_reg_2732[19]_i_5_n_0\
    );
\add_ln964_1_reg_2732[19]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(32),
      O => \add_ln964_1_reg_2732[19]_i_7_n_0\
    );
\add_ln964_1_reg_2732[19]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(31),
      O => \add_ln964_1_reg_2732[19]_i_8_n_0\
    );
\add_ln964_1_reg_2732[19]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(30),
      O => \add_ln964_1_reg_2732[19]_i_9_n_0\
    );
\add_ln964_1_reg_2732[23]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(38),
      O => \add_ln964_1_reg_2732[23]_i_10_n_0\
    );
\add_ln964_1_reg_2732[23]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(37),
      O => \add_ln964_1_reg_2732[23]_i_11_n_0\
    );
\add_ln964_1_reg_2732[23]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(36),
      O => \add_ln964_1_reg_2732[23]_i_12_n_0\
    );
\add_ln964_1_reg_2732[23]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(35),
      O => \add_ln964_1_reg_2732[23]_i_13_n_0\
    );
\add_ln964_1_reg_2732[23]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(34),
      O => \add_ln964_1_reg_2732[23]_i_14_n_0\
    );
\add_ln964_1_reg_2732[23]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(33),
      O => \add_ln964_1_reg_2732[23]_i_15_n_0\
    );
\add_ln964_1_reg_2732[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln962_fu_2371_p1(22),
      O => \add_ln964_1_reg_2732[23]_i_3_n_0\
    );
\add_ln964_1_reg_2732[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln962_fu_2371_p1(22),
      I1 => sext_ln962_fu_2371_p1(23),
      O => \add_ln964_1_reg_2732[23]_i_4_n_0\
    );
\add_ln964_1_reg_2732[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln962_fu_2371_p1(22),
      I1 => a_1_reg_2675_pp0_iter13_reg_reg_n_27,
      O => \add_ln964_1_reg_2732[23]_i_5_n_0\
    );
\add_ln964_1_reg_2732[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_28,
      I1 => sext_ln962_fu_2371_p1(21),
      O => \add_ln964_1_reg_2732[23]_i_6_n_0\
    );
\add_ln964_1_reg_2732[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_29,
      I1 => sext_ln962_fu_2371_p1(20),
      O => \add_ln964_1_reg_2732[23]_i_7_n_0\
    );
\add_ln964_1_reg_2732[23]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(39),
      O => \add_ln964_1_reg_2732[23]_i_9_n_0\
    );
\add_ln964_1_reg_2732[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \add_ln964_1_reg_2732_reg[23]_i_2_n_0\,
      I1 => a_1_reg_2675_pp0_iter13_reg_reg_n_25,
      I2 => sext_ln962_fu_2371_p1(23),
      I3 => a_1_reg_2675_pp0_iter13_reg_reg_n_27,
      O => \add_ln964_1_reg_2732[27]_i_2_n_0\
    );
\add_ln964_1_reg_2732[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_25,
      I1 => \add_ln964_1_reg_2732_reg[23]_i_2_n_0\,
      I2 => a_1_reg_2675_pp0_iter13_reg_reg_n_27,
      I3 => sext_ln962_fu_2371_p1(23),
      O => \add_ln964_1_reg_2732[27]_i_3_n_0\
    );
\add_ln964_1_reg_2732[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln962_fu_2371_p1(24),
      I1 => a_1_reg_2675_pp0_iter13_reg_reg_n_26,
      O => \add_ln964_1_reg_2732[27]_i_4_n_0\
    );
\add_ln964_1_reg_2732[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_24,
      I1 => a_1_reg_2675_pp0_iter13_reg_reg_n_23,
      O => \add_ln964_1_reg_2732[27]_i_5_n_0\
    );
\add_ln964_1_reg_2732[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F880077F"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_27,
      I1 => sext_ln962_fu_2371_p1(23),
      I2 => a_1_reg_2675_pp0_iter13_reg_reg_n_25,
      I3 => \add_ln964_1_reg_2732_reg[23]_i_2_n_0\,
      I4 => a_1_reg_2675_pp0_iter13_reg_reg_n_24,
      O => \add_ln964_1_reg_2732[27]_i_6_n_0\
    );
\add_ln964_1_reg_2732[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999699969999666"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_25,
      I1 => \add_ln964_1_reg_2732_reg[23]_i_2_n_0\,
      I2 => a_1_reg_2675_pp0_iter13_reg_reg_n_27,
      I3 => sext_ln962_fu_2371_p1(23),
      I4 => sext_ln962_fu_2371_p1(24),
      I5 => a_1_reg_2675_pp0_iter13_reg_reg_n_26,
      O => \add_ln964_1_reg_2732[27]_i_7_n_0\
    );
\add_ln964_1_reg_2732[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sext_ln962_fu_2371_p1(24),
      I1 => a_1_reg_2675_pp0_iter13_reg_reg_n_26,
      I2 => a_1_reg_2675_pp0_iter13_reg_reg_n_27,
      I3 => sext_ln962_fu_2371_p1(23),
      O => \add_ln964_1_reg_2732[27]_i_8_n_0\
    );
\add_ln964_1_reg_2732[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_21,
      O => \add_ln964_1_reg_2732[31]_i_2_n_0\
    );
\add_ln964_1_reg_2732[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_22,
      I1 => a_1_reg_2675_pp0_iter13_reg_reg_n_21,
      O => \add_ln964_1_reg_2732[31]_i_3_n_0\
    );
\add_ln964_1_reg_2732[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_23,
      I1 => a_1_reg_2675_pp0_iter13_reg_reg_n_22,
      O => \add_ln964_1_reg_2732[31]_i_4_n_0\
    );
\add_ln964_1_reg_2732[3]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_90,
      O => \add_ln964_1_reg_2732[3]_i_10_n_0\
    );
\add_ln964_1_reg_2732[3]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_91,
      O => \add_ln964_1_reg_2732[3]_i_11_n_0\
    );
\add_ln964_1_reg_2732[3]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_92,
      O => \add_ln964_1_reg_2732[3]_i_13_n_0\
    );
\add_ln964_1_reg_2732[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_93,
      O => \add_ln964_1_reg_2732[3]_i_14_n_0\
    );
\add_ln964_1_reg_2732[3]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_94,
      O => \add_ln964_1_reg_2732[3]_i_15_n_0\
    );
\add_ln964_1_reg_2732[3]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_95,
      O => \add_ln964_1_reg_2732[3]_i_16_n_0\
    );
\add_ln964_1_reg_2732[3]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_96,
      O => \add_ln964_1_reg_2732[3]_i_18_n_0\
    );
\add_ln964_1_reg_2732[3]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_97,
      O => \add_ln964_1_reg_2732[3]_i_19_n_0\
    );
\add_ln964_1_reg_2732[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_12,
      I1 => sext_ln962_fu_2371_p1(3),
      O => \add_ln964_1_reg_2732[3]_i_2_n_0\
    );
\add_ln964_1_reg_2732[3]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_98,
      O => \add_ln964_1_reg_2732[3]_i_20_n_0\
    );
\add_ln964_1_reg_2732[3]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_99,
      O => \add_ln964_1_reg_2732[3]_i_21_n_0\
    );
\add_ln964_1_reg_2732[3]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_104,
      O => \add_ln964_1_reg_2732[3]_i_22_n_0\
    );
\add_ln964_1_reg_2732[3]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_100,
      O => \add_ln964_1_reg_2732[3]_i_23_n_0\
    );
\add_ln964_1_reg_2732[3]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_101,
      O => \add_ln964_1_reg_2732[3]_i_24_n_0\
    );
\add_ln964_1_reg_2732[3]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_102,
      O => \add_ln964_1_reg_2732[3]_i_25_n_0\
    );
\add_ln964_1_reg_2732[3]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_n_103,
      O => \add_ln964_1_reg_2732[3]_i_26_n_0\
    );
\add_ln964_1_reg_2732[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_13,
      I1 => sext_ln962_fu_2371_p1(2),
      O => \add_ln964_1_reg_2732[3]_i_3_n_0\
    );
\add_ln964_1_reg_2732[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_14,
      I1 => sext_ln962_fu_2371_p1(1),
      O => \add_ln964_1_reg_2732[3]_i_4_n_0\
    );
\add_ln964_1_reg_2732[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_15,
      I1 => sext_ln962_fu_2371_p1(0),
      O => \add_ln964_1_reg_2732[3]_i_5_n_0\
    );
\add_ln964_1_reg_2732[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(16),
      I1 => lshr_ln_reg_2722_reg_n_88,
      O => \add_ln964_1_reg_2732[3]_i_8_n_0\
    );
\add_ln964_1_reg_2732[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(15),
      I1 => lshr_ln_reg_2722_reg_n_89,
      O => \add_ln964_1_reg_2732[3]_i_9_n_0\
    );
\add_ln964_1_reg_2732[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(17),
      I1 => lshr_ln_reg_2722_reg_n_87,
      O => \add_ln964_1_reg_2732[7]_i_10_n_0\
    );
\add_ln964_1_reg_2732[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_8,
      I1 => sext_ln962_fu_2371_p1(7),
      O => \add_ln964_1_reg_2732[7]_i_2_n_0\
    );
\add_ln964_1_reg_2732[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_9,
      I1 => sext_ln962_fu_2371_p1(6),
      O => \add_ln964_1_reg_2732[7]_i_3_n_0\
    );
\add_ln964_1_reg_2732[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_10,
      I1 => sext_ln962_fu_2371_p1(5),
      O => \add_ln964_1_reg_2732[7]_i_4_n_0\
    );
\add_ln964_1_reg_2732[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a_1_reg_2675_pp0_iter13_reg_reg_n_11,
      I1 => sext_ln962_fu_2371_p1(4),
      O => \add_ln964_1_reg_2732[7]_i_5_n_0\
    );
\add_ln964_1_reg_2732[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(20),
      I1 => lshr_ln_reg_2722_reg_n_84,
      O => \add_ln964_1_reg_2732[7]_i_7_n_0\
    );
\add_ln964_1_reg_2732[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(19),
      I1 => lshr_ln_reg_2722_reg_n_85,
      O => \add_ln964_1_reg_2732[7]_i_8_n_0\
    );
\add_ln964_1_reg_2732[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln962_1_fu_2348_p1(18),
      I1 => lshr_ln_reg_2722_reg_n_86,
      O => \add_ln964_1_reg_2732[7]_i_9_n_0\
    );
\add_ln964_1_reg_2732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(0),
      Q => add_ln964_1_reg_2732(0),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(10),
      Q => add_ln964_1_reg_2732(10),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(11),
      Q => add_ln964_1_reg_2732(11),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[7]_i_1_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[11]_i_1_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[11]_i_1_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[11]_i_1_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => a_1_reg_2675_pp0_iter13_reg_reg_n_4,
      DI(2) => a_1_reg_2675_pp0_iter13_reg_reg_n_5,
      DI(1) => a_1_reg_2675_pp0_iter13_reg_reg_n_6,
      DI(0) => a_1_reg_2675_pp0_iter13_reg_reg_n_7,
      O(3 downto 0) => add_ln964_1_fu_2375_p2(11 downto 8),
      S(3) => \add_ln964_1_reg_2732[11]_i_2_n_0\,
      S(2) => \add_ln964_1_reg_2732[11]_i_3_n_0\,
      S(1) => \add_ln964_1_reg_2732[11]_i_4_n_0\,
      S(0) => \add_ln964_1_reg_2732[11]_i_5_n_0\
    );
\add_ln964_1_reg_2732_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[7]_i_6_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[11]_i_6_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[11]_i_6_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[11]_i_6_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln962_1_fu_2348_p1(24 downto 21),
      O(3 downto 0) => sext_ln962_fu_2371_p1(9 downto 6),
      S(3) => \add_ln964_1_reg_2732[11]_i_7_n_0\,
      S(2) => \add_ln964_1_reg_2732[11]_i_8_n_0\,
      S(1) => \add_ln964_1_reg_2732[11]_i_9_n_0\,
      S(0) => \add_ln964_1_reg_2732[11]_i_10_n_0\
    );
\add_ln964_1_reg_2732_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(12),
      Q => add_ln964_1_reg_2732(12),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(13),
      Q => add_ln964_1_reg_2732(13),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(14),
      Q => add_ln964_1_reg_2732(14),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(15),
      Q => add_ln964_1_reg_2732(15),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[11]_i_1_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[15]_i_1_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[15]_i_1_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[15]_i_1_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => a_1_reg_2675_pp0_iter13_reg_reg_n_0,
      DI(2) => a_1_reg_2675_pp0_iter13_reg_reg_n_1,
      DI(1) => a_1_reg_2675_pp0_iter13_reg_reg_n_2,
      DI(0) => a_1_reg_2675_pp0_iter13_reg_reg_n_3,
      O(3 downto 0) => add_ln964_1_fu_2375_p2(15 downto 12),
      S(3) => \add_ln964_1_reg_2732[15]_i_2_n_0\,
      S(2) => \add_ln964_1_reg_2732[15]_i_3_n_0\,
      S(1) => \add_ln964_1_reg_2732[15]_i_4_n_0\,
      S(0) => \add_ln964_1_reg_2732[15]_i_5_n_0\
    );
\add_ln964_1_reg_2732_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[11]_i_6_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[15]_i_6_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[15]_i_6_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[15]_i_6_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln962_1_fu_2348_p1(28 downto 25),
      O(3 downto 0) => sext_ln962_fu_2371_p1(13 downto 10),
      S(3) => \add_ln964_1_reg_2732[15]_i_7_n_0\,
      S(2) => \add_ln964_1_reg_2732[15]_i_8_n_0\,
      S(1) => \add_ln964_1_reg_2732[15]_i_9_n_0\,
      S(0) => \add_ln964_1_reg_2732[15]_i_10_n_0\
    );
\add_ln964_1_reg_2732_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(16),
      Q => add_ln964_1_reg_2732(16),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(17),
      Q => add_ln964_1_reg_2732(17),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(18),
      Q => add_ln964_1_reg_2732(18),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(19),
      Q => add_ln964_1_reg_2732(19),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[15]_i_1_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[19]_i_1_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[19]_i_1_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[19]_i_1_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => a_1_reg_2675_pp0_iter13_reg_reg_n_30,
      DI(2) => a_1_reg_2675_pp0_iter13_reg_reg_n_31,
      DI(1) => a_1_reg_2675_pp0_iter13_reg_reg_n_32,
      DI(0) => a_1_reg_2675_pp0_iter13_reg_reg_n_33,
      O(3 downto 0) => add_ln964_1_fu_2375_p2(19 downto 16),
      S(3) => \add_ln964_1_reg_2732[19]_i_2_n_0\,
      S(2) => \add_ln964_1_reg_2732[19]_i_3_n_0\,
      S(1) => \add_ln964_1_reg_2732[19]_i_4_n_0\,
      S(0) => \add_ln964_1_reg_2732[19]_i_5_n_0\
    );
\add_ln964_1_reg_2732_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[15]_i_6_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[19]_i_6_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[19]_i_6_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[19]_i_6_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln962_1_fu_2348_p1(32 downto 29),
      O(3 downto 0) => sext_ln962_fu_2371_p1(17 downto 14),
      S(3) => \add_ln964_1_reg_2732[19]_i_7_n_0\,
      S(2) => \add_ln964_1_reg_2732[19]_i_8_n_0\,
      S(1) => \add_ln964_1_reg_2732[19]_i_9_n_0\,
      S(0) => \add_ln964_1_reg_2732[19]_i_10_n_0\
    );
\add_ln964_1_reg_2732_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(1),
      Q => add_ln964_1_reg_2732(1),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(20),
      Q => add_ln964_1_reg_2732(20),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(21),
      Q => add_ln964_1_reg_2732(21),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(22),
      Q => add_ln964_1_reg_2732(22),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(23),
      Q => add_ln964_1_reg_2732(23),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[19]_i_1_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[23]_i_1_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[23]_i_1_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[23]_i_1_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sext_ln962_fu_2371_p1(22),
      DI(2) => \add_ln964_1_reg_2732[23]_i_3_n_0\,
      DI(1) => a_1_reg_2675_pp0_iter13_reg_reg_n_28,
      DI(0) => a_1_reg_2675_pp0_iter13_reg_reg_n_29,
      O(3 downto 0) => add_ln964_1_fu_2375_p2(23 downto 20),
      S(3) => \add_ln964_1_reg_2732[23]_i_4_n_0\,
      S(2) => \add_ln964_1_reg_2732[23]_i_5_n_0\,
      S(1) => \add_ln964_1_reg_2732[23]_i_6_n_0\,
      S(0) => \add_ln964_1_reg_2732[23]_i_7_n_0\
    );
\add_ln964_1_reg_2732_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[23]_i_8_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[23]_i_2_n_0\,
      CO(2) => \NLW_add_ln964_1_reg_2732_reg[23]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \add_ln964_1_reg_2732_reg[23]_i_2_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => zext_ln962_1_fu_2348_p1(39 downto 37),
      O(3) => \NLW_add_ln964_1_reg_2732_reg[23]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => sext_ln962_fu_2371_p1(24 downto 22),
      S(3) => '1',
      S(2) => \add_ln964_1_reg_2732[23]_i_9_n_0\,
      S(1) => \add_ln964_1_reg_2732[23]_i_10_n_0\,
      S(0) => \add_ln964_1_reg_2732[23]_i_11_n_0\
    );
\add_ln964_1_reg_2732_reg[23]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[19]_i_6_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[23]_i_8_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[23]_i_8_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[23]_i_8_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[23]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln962_1_fu_2348_p1(36 downto 33),
      O(3 downto 0) => sext_ln962_fu_2371_p1(21 downto 18),
      S(3) => \add_ln964_1_reg_2732[23]_i_12_n_0\,
      S(2) => \add_ln964_1_reg_2732[23]_i_13_n_0\,
      S(1) => \add_ln964_1_reg_2732[23]_i_14_n_0\,
      S(0) => \add_ln964_1_reg_2732[23]_i_15_n_0\
    );
\add_ln964_1_reg_2732_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(24),
      Q => add_ln964_1_reg_2732(24),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(25),
      Q => add_ln964_1_reg_2732(25),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(26),
      Q => add_ln964_1_reg_2732(26),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(27),
      Q => add_ln964_1_reg_2732(27),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[23]_i_1_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[27]_i_1_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[27]_i_1_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[27]_i_1_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => a_1_reg_2675_pp0_iter13_reg_reg_n_24,
      DI(2) => \add_ln964_1_reg_2732[27]_i_2_n_0\,
      DI(1) => \add_ln964_1_reg_2732[27]_i_3_n_0\,
      DI(0) => \add_ln964_1_reg_2732[27]_i_4_n_0\,
      O(3 downto 0) => add_ln964_1_fu_2375_p2(27 downto 24),
      S(3) => \add_ln964_1_reg_2732[27]_i_5_n_0\,
      S(2) => \add_ln964_1_reg_2732[27]_i_6_n_0\,
      S(1) => \add_ln964_1_reg_2732[27]_i_7_n_0\,
      S(0) => \add_ln964_1_reg_2732[27]_i_8_n_0\
    );
\add_ln964_1_reg_2732_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(28),
      Q => add_ln964_1_reg_2732(28),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(29),
      Q => add_ln964_1_reg_2732(29),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(2),
      Q => add_ln964_1_reg_2732(2),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(30),
      Q => add_ln964_1_reg_2732(30),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(31),
      Q => add_ln964_1_reg_2732(31),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[27]_i_1_n_0\,
      CO(3) => \NLW_add_ln964_1_reg_2732_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln964_1_reg_2732_reg[31]_i_1_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[31]_i_1_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => a_1_reg_2675_pp0_iter13_reg_reg_n_21,
      DI(1) => a_1_reg_2675_pp0_iter13_reg_reg_n_22,
      DI(0) => a_1_reg_2675_pp0_iter13_reg_reg_n_23,
      O(3 downto 0) => add_ln964_1_fu_2375_p2(31 downto 28),
      S(3) => '1',
      S(2) => \add_ln964_1_reg_2732[31]_i_2_n_0\,
      S(1) => \add_ln964_1_reg_2732[31]_i_3_n_0\,
      S(0) => \add_ln964_1_reg_2732[31]_i_4_n_0\
    );
\add_ln964_1_reg_2732_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(3),
      Q => add_ln964_1_reg_2732(3),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln964_1_reg_2732_reg[3]_i_1_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[3]_i_1_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[3]_i_1_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => a_1_reg_2675_pp0_iter13_reg_reg_n_12,
      DI(2) => a_1_reg_2675_pp0_iter13_reg_reg_n_13,
      DI(1) => a_1_reg_2675_pp0_iter13_reg_reg_n_14,
      DI(0) => a_1_reg_2675_pp0_iter13_reg_reg_n_15,
      O(3 downto 0) => add_ln964_1_fu_2375_p2(3 downto 0),
      S(3) => \add_ln964_1_reg_2732[3]_i_2_n_0\,
      S(2) => \add_ln964_1_reg_2732[3]_i_3_n_0\,
      S(1) => \add_ln964_1_reg_2732[3]_i_4_n_0\,
      S(0) => \add_ln964_1_reg_2732[3]_i_5_n_0\
    );
\add_ln964_1_reg_2732_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[3]_i_17_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[3]_i_12_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[3]_i_12_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[3]_i_12_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[3]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add_ln964_1_reg_2732_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln964_1_reg_2732[3]_i_18_n_0\,
      S(2) => \add_ln964_1_reg_2732[3]_i_19_n_0\,
      S(1) => \add_ln964_1_reg_2732[3]_i_20_n_0\,
      S(0) => \add_ln964_1_reg_2732[3]_i_21_n_0\
    );
\add_ln964_1_reg_2732_reg[3]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln964_1_reg_2732_reg[3]_i_17_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[3]_i_17_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[3]_i_17_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[3]_i_17_n_3\,
      CYINIT => \add_ln964_1_reg_2732[3]_i_22_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add_ln964_1_reg_2732_reg[3]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln964_1_reg_2732[3]_i_23_n_0\,
      S(2) => \add_ln964_1_reg_2732[3]_i_24_n_0\,
      S(1) => \add_ln964_1_reg_2732[3]_i_25_n_0\,
      S(0) => \add_ln964_1_reg_2732[3]_i_26_n_0\
    );
\add_ln964_1_reg_2732_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[3]_i_7_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[3]_i_6_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[3]_i_6_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[3]_i_6_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[3]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => zext_ln962_1_fu_2348_p1(16 downto 15),
      DI(1 downto 0) => B"00",
      O(3 downto 2) => sext_ln962_fu_2371_p1(1 downto 0),
      O(1 downto 0) => \NLW_add_ln964_1_reg_2732_reg[3]_i_6_O_UNCONNECTED\(1 downto 0),
      S(3) => \add_ln964_1_reg_2732[3]_i_8_n_0\,
      S(2) => \add_ln964_1_reg_2732[3]_i_9_n_0\,
      S(1) => \add_ln964_1_reg_2732[3]_i_10_n_0\,
      S(0) => \add_ln964_1_reg_2732[3]_i_11_n_0\
    );
\add_ln964_1_reg_2732_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[3]_i_12_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[3]_i_7_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[3]_i_7_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[3]_i_7_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[3]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add_ln964_1_reg_2732_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln964_1_reg_2732[3]_i_13_n_0\,
      S(2) => \add_ln964_1_reg_2732[3]_i_14_n_0\,
      S(1) => \add_ln964_1_reg_2732[3]_i_15_n_0\,
      S(0) => \add_ln964_1_reg_2732[3]_i_16_n_0\
    );
\add_ln964_1_reg_2732_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(4),
      Q => add_ln964_1_reg_2732(4),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(5),
      Q => add_ln964_1_reg_2732(5),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(6),
      Q => add_ln964_1_reg_2732(6),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(7),
      Q => add_ln964_1_reg_2732(7),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[3]_i_1_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[7]_i_1_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[7]_i_1_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[7]_i_1_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => a_1_reg_2675_pp0_iter13_reg_reg_n_8,
      DI(2) => a_1_reg_2675_pp0_iter13_reg_reg_n_9,
      DI(1) => a_1_reg_2675_pp0_iter13_reg_reg_n_10,
      DI(0) => a_1_reg_2675_pp0_iter13_reg_reg_n_11,
      O(3 downto 0) => add_ln964_1_fu_2375_p2(7 downto 4),
      S(3) => \add_ln964_1_reg_2732[7]_i_2_n_0\,
      S(2) => \add_ln964_1_reg_2732[7]_i_3_n_0\,
      S(1) => \add_ln964_1_reg_2732[7]_i_4_n_0\,
      S(0) => \add_ln964_1_reg_2732[7]_i_5_n_0\
    );
\add_ln964_1_reg_2732_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln964_1_reg_2732_reg[3]_i_6_n_0\,
      CO(3) => \add_ln964_1_reg_2732_reg[7]_i_6_n_0\,
      CO(2) => \add_ln964_1_reg_2732_reg[7]_i_6_n_1\,
      CO(1) => \add_ln964_1_reg_2732_reg[7]_i_6_n_2\,
      CO(0) => \add_ln964_1_reg_2732_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln962_1_fu_2348_p1(20 downto 17),
      O(3 downto 0) => sext_ln962_fu_2371_p1(5 downto 2),
      S(3) => \add_ln964_1_reg_2732[7]_i_7_n_0\,
      S(2) => \add_ln964_1_reg_2732[7]_i_8_n_0\,
      S(1) => \add_ln964_1_reg_2732[7]_i_9_n_0\,
      S(0) => \add_ln964_1_reg_2732[7]_i_10_n_0\
    );
\add_ln964_1_reg_2732_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(8),
      Q => add_ln964_1_reg_2732(8),
      R => '0'
    );
\add_ln964_1_reg_2732_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln964_1_fu_2375_p2(9),
      Q => add_ln964_1_reg_2732(9),
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => ap_rst
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => ap_rst
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter11,
      Q => ap_enable_reg_pp0_iter12,
      R => ap_rst
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter12,
      Q => ap_enable_reg_pp0_iter13,
      R => ap_rst
    );
ap_enable_reg_pp0_iter14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter13,
      Q => ap_enable_reg_pp0_iter14,
      R => ap_rst
    );
ap_enable_reg_pp0_iter15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter14,
      Q => ap_enable_reg_pp0_iter15,
      R => ap_rst
    );
ap_enable_reg_pp0_iter16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter15,
      Q => ap_enable_reg_pp0_iter16,
      R => ap_rst
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_log10_48_24_s_fu_70_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst
    );
\ap_phi_reg_pp0_iter10_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter9,
      D => ap_phi_reg_pp0_iter9_b_exp_05_reg_467(0),
      Q => ap_phi_reg_pp0_iter10_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter9,
      D => ap_phi_reg_pp0_iter9_b_exp_05_reg_467(1),
      Q => ap_phi_reg_pp0_iter10_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter9,
      D => ap_phi_reg_pp0_iter9_b_exp_05_reg_467(2),
      Q => ap_phi_reg_pp0_iter10_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter9,
      D => ap_phi_reg_pp0_iter9_b_exp_05_reg_467(3),
      Q => ap_phi_reg_pp0_iter10_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter9,
      D => ap_phi_reg_pp0_iter9_b_exp_05_reg_467(4),
      Q => ap_phi_reg_pp0_iter10_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter9,
      D => ap_phi_reg_pp0_iter9_b_exp_05_reg_467(5),
      Q => ap_phi_reg_pp0_iter10_b_exp_05_reg_467(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_phi_reg_pp0_iter10_b_exp_05_reg_467(0),
      Q => ap_phi_reg_pp0_iter11_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_phi_reg_pp0_iter10_b_exp_05_reg_467(1),
      Q => ap_phi_reg_pp0_iter11_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_phi_reg_pp0_iter10_b_exp_05_reg_467(2),
      Q => ap_phi_reg_pp0_iter11_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_phi_reg_pp0_iter10_b_exp_05_reg_467(3),
      Q => ap_phi_reg_pp0_iter11_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_phi_reg_pp0_iter10_b_exp_05_reg_467(4),
      Q => ap_phi_reg_pp0_iter11_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_phi_reg_pp0_iter10_b_exp_05_reg_467(5),
      Q => ap_phi_reg_pp0_iter11_b_exp_05_reg_467(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter11,
      D => ap_phi_reg_pp0_iter11_b_exp_05_reg_467(0),
      Q => ap_phi_reg_pp0_iter12_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter11,
      D => ap_phi_reg_pp0_iter11_b_exp_05_reg_467(1),
      Q => ap_phi_reg_pp0_iter12_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter11,
      D => ap_phi_reg_pp0_iter11_b_exp_05_reg_467(2),
      Q => ap_phi_reg_pp0_iter12_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter11,
      D => ap_phi_reg_pp0_iter11_b_exp_05_reg_467(3),
      Q => ap_phi_reg_pp0_iter12_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter11,
      D => ap_phi_reg_pp0_iter11_b_exp_05_reg_467(4),
      Q => ap_phi_reg_pp0_iter12_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter11,
      D => ap_phi_reg_pp0_iter11_b_exp_05_reg_467(5),
      Q => ap_phi_reg_pp0_iter12_b_exp_05_reg_467(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter12,
      D => ap_phi_reg_pp0_iter12_b_exp_05_reg_467(0),
      Q => ap_phi_reg_pp0_iter13_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter12,
      D => ap_phi_reg_pp0_iter12_b_exp_05_reg_467(1),
      Q => ap_phi_reg_pp0_iter13_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter12,
      D => ap_phi_reg_pp0_iter12_b_exp_05_reg_467(2),
      Q => ap_phi_reg_pp0_iter13_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter12,
      D => ap_phi_reg_pp0_iter12_b_exp_05_reg_467(3),
      Q => ap_phi_reg_pp0_iter13_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter12,
      D => ap_phi_reg_pp0_iter12_b_exp_05_reg_467(4),
      Q => ap_phi_reg_pp0_iter13_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter12,
      D => ap_phi_reg_pp0_iter12_b_exp_05_reg_467(5),
      Q => ap_phi_reg_pp0_iter13_b_exp_05_reg_467(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter13,
      D => ap_phi_reg_pp0_iter13_b_exp_05_reg_467(0),
      Q => ap_phi_reg_pp0_iter14_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter13,
      D => ap_phi_reg_pp0_iter13_b_exp_05_reg_467(1),
      Q => ap_phi_reg_pp0_iter14_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter13,
      D => ap_phi_reg_pp0_iter13_b_exp_05_reg_467(2),
      Q => ap_phi_reg_pp0_iter14_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter13,
      D => ap_phi_reg_pp0_iter13_b_exp_05_reg_467(3),
      Q => ap_phi_reg_pp0_iter14_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter13,
      D => ap_phi_reg_pp0_iter13_b_exp_05_reg_467(4),
      Q => ap_phi_reg_pp0_iter14_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter13,
      D => ap_phi_reg_pp0_iter13_b_exp_05_reg_467(5),
      Q => ap_phi_reg_pp0_iter14_b_exp_05_reg_467(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter15_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter14,
      D => ap_phi_reg_pp0_iter14_b_exp_05_reg_467(0),
      Q => ap_phi_reg_pp0_iter15_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter15_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter14,
      D => ap_phi_reg_pp0_iter14_b_exp_05_reg_467(1),
      Q => ap_phi_reg_pp0_iter15_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter15_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter14,
      D => ap_phi_reg_pp0_iter14_b_exp_05_reg_467(2),
      Q => ap_phi_reg_pp0_iter15_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter15_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter14,
      D => ap_phi_reg_pp0_iter14_b_exp_05_reg_467(3),
      Q => ap_phi_reg_pp0_iter15_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter15_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter14,
      D => ap_phi_reg_pp0_iter14_b_exp_05_reg_467(4),
      Q => ap_phi_reg_pp0_iter15_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter15_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter14,
      D => ap_phi_reg_pp0_iter14_b_exp_05_reg_467(5),
      Q => ap_phi_reg_pp0_iter15_b_exp_05_reg_467(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter16_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => ap_phi_reg_pp0_iter15_b_exp_05_reg_467(0),
      Q => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter16_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => ap_phi_reg_pp0_iter15_b_exp_05_reg_467(1),
      Q => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter16_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => ap_phi_reg_pp0_iter15_b_exp_05_reg_467(2),
      Q => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter16_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => ap_phi_reg_pp0_iter15_b_exp_05_reg_467(3),
      Q => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter16_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => ap_phi_reg_pp0_iter15_b_exp_05_reg_467(4),
      Q => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter16_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter15,
      D => ap_phi_reg_pp0_iter15_b_exp_05_reg_467(5),
      Q => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_exp_05_reg_467[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B08"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(1),
      I1 => grp_log10_48_24_s_fu_70_ap_start_reg,
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter1_b_exp_05_reg_467_reg_n_0_[0]\,
      O => \ap_phi_reg_pp0_iter1_b_exp_05_reg_467[0]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter1_b_exp_05_reg_467[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B08"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(1),
      I1 => grp_log10_48_24_s_fu_70_ap_start_reg,
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter1_b_exp_05_reg_467_reg_n_0_[5]\,
      O => \ap_phi_reg_pp0_iter1_b_exp_05_reg_467[5]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter1_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_exp_05_reg_467[0]_i_1_n_0\,
      Q => \ap_phi_reg_pp0_iter1_b_exp_05_reg_467_reg_n_0_[0]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_exp_05_reg_467[5]_i_1_n_0\,
      Q => \ap_phi_reg_pp0_iter1_b_exp_05_reg_467_reg_n_0_[5]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_2_n_0\,
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(1),
      O => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[32]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(1),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_2_n_0\,
      O => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_3_n_0\,
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_4_n_0\,
      I2 => \icmp_ln899_reg_2462_reg[0]_i_1_n_0\,
      I3 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(0),
      I4 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(3),
      I5 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(2),
      O => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_5_n_0\,
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(9),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(8),
      I3 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(11),
      I4 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(10),
      I5 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_6_n_0\,
      O => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_3_n_0\
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(5),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(4),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(7),
      I3 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(6),
      O => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_4_n_0\
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(13),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(12),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(15),
      I3 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(14),
      O => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_5_n_0\
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(18),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(19),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(16),
      I3 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(17),
      I4 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_7_n_0\,
      O => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_6_n_0\
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(21),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(20),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(23),
      I3 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(22),
      O => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_7_n_0\
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(0),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(31),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[32]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(32),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(2),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(33),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(3),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(34),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(4),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(35),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(5),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(36),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(6),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(37),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(7),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(38),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(8),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(39),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(9),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(40),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(10),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(41),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(11),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(42),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(12),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(43),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(13),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(44),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(14),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(45),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(15),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(46),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(16),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(47),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(17),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(48),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(18),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(49),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(19),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(50),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(20),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(51),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(21),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(52),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(22),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(53),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(23),
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(54),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_log10_48_24_s_fu_70_ap_start_reg,
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398[57]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(57),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF1FFF1FFF1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_2_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_3_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_4_n_0\,
      I4 => mul_58s_6ns_58_5_1_U4_n_79,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_6_n_0\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I1 => \select_ln923_21_reg_2568_reg_n_0_[0]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_81,
      I3 => mul_58s_6ns_58_5_1_U4_n_84,
      I4 => mul_58s_6ns_58_5_1_U4_n_80,
      I5 => mul_58s_6ns_58_5_1_U4_n_48,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_10_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_41,
      I1 => mul_58s_6ns_58_5_1_U4_n_48,
      I2 => \select_ln923_4_reg_2500_reg_n_0_[0]\,
      I3 => \select_ln923_17_reg_2552_reg_n_0_[0]\,
      I4 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I5 => \select_ln923_18_reg_2556_reg_n_0_[0]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_11_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FB0000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_7_n_0\,
      I1 => \ap_phi_reg_pp0_iter1_b_exp_05_reg_467_reg_n_0_[0]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_6_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_8_n_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_9_n_0\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_10_n_0\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_3_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_62,
      I2 => mul_58s_6ns_58_5_1_U4_n_47,
      I3 => \select_ln923_19_reg_2560_reg_n_0_[0]\,
      I4 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_11_n_0\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_4_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_78,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_6_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_94,
      I1 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_7_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF8FF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_5_n_0\,
      I1 => select_ln923_23_reg_2590_reg(2),
      I2 => mul_58s_6ns_58_5_1_U4_n_64,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14_n_0\,
      I4 => mul_58s_6ns_58_5_1_U4_n_61,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_8_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_7_n_0\,
      I1 => \b_frac_07_reg_398[42]_i_3_n_0\,
      I2 => mul_58s_6ns_58_5_1_U4_n_108,
      I3 => \b_frac_07_reg_398[47]_i_7_n_0\,
      I4 => \b_frac_07_reg_398[54]_i_12_n_0\,
      I5 => \b_frac_07_reg_398[43]_i_6_n_0\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_2_n_0\,
      I1 => mul_58s_6ns_58_5_1_U4_n_104,
      I2 => mul_58s_6ns_58_5_1_U4_n_105,
      I3 => mul_58s_6ns_58_5_1_U4_n_106,
      I4 => mul_58s_6ns_58_5_1_U4_n_111,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_7_n_0\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I2 => \select_ln923_reg_2484_reg_n_0_[0]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_81,
      I1 => \select_ln923_21_reg_2568_reg_n_0_[0]\,
      I2 => select_ln923_22_reg_2572,
      I3 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I4 => \select_ln923_11_reg_2528_reg_n_0_[0]\,
      I5 => \select_ln923_12_reg_2532_reg_n_0_[0]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_15_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \select_ln923_18_reg_2556_reg_n_0_[0]\,
      I1 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I2 => \select_ln923_17_reg_2552_reg_n_0_[0]\,
      I3 => \select_ln923_4_reg_2500_reg_n_0_[0]\,
      I4 => mul_58s_6ns_58_5_1_U4_n_48,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_16_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_8_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_9_n_0\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_5_n_0\,
      I1 => select_ln923_23_reg_2590_reg(2),
      I2 => \b_frac_07_reg_398[34]_i_4_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14_n_0\,
      I4 => mul_58s_6ns_58_5_1_U4_n_61,
      I5 => mul_58s_6ns_58_5_1_U4_n_113,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_7_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_78,
      I1 => mul_58s_6ns_58_5_1_U4_n_79,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_8_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEE0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_15_n_0\,
      I1 => mul_58s_6ns_58_5_1_U4_n_41,
      I2 => mul_58s_6ns_58_5_1_U4_n_82,
      I3 => mul_58s_6ns_58_5_1_U4_n_84,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_16_n_0\,
      I5 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_42,
      I1 => mul_58s_6ns_58_5_1_U4_n_39,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_4_n_0\,
      I3 => mul_58s_6ns_58_5_1_U4_n_46,
      I4 => mul_58s_6ns_58_5_1_U4_n_49,
      I5 => mul_58s_6ns_58_5_1_U4_n_87,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005554"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I2 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I3 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I4 => \select_ln923_reg_2484_reg_n_0_[0]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_14_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFDFDFFFFFFFF"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_106,
      I1 => mul_58s_6ns_58_5_1_U4_n_109,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_14_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_5_n_0\,
      I4 => select_ln923_23_reg_2590_reg(2),
      I5 => mul_58s_6ns_58_5_1_U4_n_114,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_4_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFF7FFF70000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2_n_0\,
      I1 => mul_58s_6ns_58_5_1_U4_n_108,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_4_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I4 => mul_58s_6ns_58_5_1_U4_n_77,
      I5 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \select_ln923_7_reg_2512_reg_n_0_[0]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_53,
      I3 => \select_ln923_4_reg_2500_reg_n_0_[0]\,
      I4 => \select_ln923_5_reg_2504_reg_n_0_[0]\,
      I5 => \select_ln923_6_reg_2508_reg_n_0_[0]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA80AA80AA80"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      I1 => select_ln923_23_reg_2590_reg(3),
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_5_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_6_n_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_4_n_0\,
      I5 => \ap_phi_reg_pp0_iter1_b_exp_05_reg_467_reg_n_0_[5]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_4_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBFF"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_50,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I3 => mul_58s_6ns_58_5_1_U4_n_55,
      I4 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_54,
      I1 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I2 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I3 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I4 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I5 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBBB"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      I2 => \ap_phi_reg_pp0_iter1_b_exp_05_reg_467_reg_n_0_[5]\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_4_n_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_5_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_6_n_0\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_67,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \b_frac_07_reg_398[39]_i_3_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_7_n_0\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \select_ln923_reg_2484_reg_n_0_[0]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_4_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_94,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_5_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABBBBBBBA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I1 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I2 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I3 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I4 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I5 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_6_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_97,
      I2 => mul_58s_6ns_58_5_1_U4_n_98,
      O => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_7_n_0\
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter2_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter2_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter2_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter2_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter2_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter2_b_exp_05_reg_467(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter2,
      D => ap_phi_reg_pp0_iter2_b_exp_05_reg_467(0),
      Q => ap_phi_reg_pp0_iter3_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter2,
      D => ap_phi_reg_pp0_iter2_b_exp_05_reg_467(1),
      Q => ap_phi_reg_pp0_iter3_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter2,
      D => ap_phi_reg_pp0_iter2_b_exp_05_reg_467(2),
      Q => ap_phi_reg_pp0_iter3_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter2,
      D => ap_phi_reg_pp0_iter2_b_exp_05_reg_467(3),
      Q => ap_phi_reg_pp0_iter3_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter2,
      D => ap_phi_reg_pp0_iter2_b_exp_05_reg_467(4),
      Q => ap_phi_reg_pp0_iter3_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter2,
      D => ap_phi_reg_pp0_iter2_b_exp_05_reg_467(5),
      Q => ap_phi_reg_pp0_iter3_b_exp_05_reg_467(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ap_phi_reg_pp0_iter3_b_exp_05_reg_467(0),
      Q => ap_phi_reg_pp0_iter4_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ap_phi_reg_pp0_iter3_b_exp_05_reg_467(1),
      Q => ap_phi_reg_pp0_iter4_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ap_phi_reg_pp0_iter3_b_exp_05_reg_467(2),
      Q => ap_phi_reg_pp0_iter4_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ap_phi_reg_pp0_iter3_b_exp_05_reg_467(3),
      Q => ap_phi_reg_pp0_iter4_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ap_phi_reg_pp0_iter3_b_exp_05_reg_467(4),
      Q => ap_phi_reg_pp0_iter4_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ap_phi_reg_pp0_iter3_b_exp_05_reg_467(5),
      Q => ap_phi_reg_pp0_iter4_b_exp_05_reg_467(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => ap_phi_reg_pp0_iter4_b_exp_05_reg_467(0),
      Q => ap_phi_reg_pp0_iter5_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => ap_phi_reg_pp0_iter4_b_exp_05_reg_467(1),
      Q => ap_phi_reg_pp0_iter5_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => ap_phi_reg_pp0_iter4_b_exp_05_reg_467(2),
      Q => ap_phi_reg_pp0_iter5_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => ap_phi_reg_pp0_iter4_b_exp_05_reg_467(3),
      Q => ap_phi_reg_pp0_iter5_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => ap_phi_reg_pp0_iter4_b_exp_05_reg_467(4),
      Q => ap_phi_reg_pp0_iter5_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter4,
      D => ap_phi_reg_pp0_iter4_b_exp_05_reg_467(5),
      Q => ap_phi_reg_pp0_iter5_b_exp_05_reg_467(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter5,
      D => ap_phi_reg_pp0_iter5_b_exp_05_reg_467(0),
      Q => ap_phi_reg_pp0_iter6_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter5,
      D => ap_phi_reg_pp0_iter5_b_exp_05_reg_467(1),
      Q => ap_phi_reg_pp0_iter6_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter5,
      D => ap_phi_reg_pp0_iter5_b_exp_05_reg_467(2),
      Q => ap_phi_reg_pp0_iter6_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter5,
      D => ap_phi_reg_pp0_iter5_b_exp_05_reg_467(3),
      Q => ap_phi_reg_pp0_iter6_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter5,
      D => ap_phi_reg_pp0_iter5_b_exp_05_reg_467(4),
      Q => ap_phi_reg_pp0_iter6_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter5,
      D => ap_phi_reg_pp0_iter5_b_exp_05_reg_467(5),
      Q => ap_phi_reg_pp0_iter6_b_exp_05_reg_467(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter6,
      D => ap_phi_reg_pp0_iter6_b_exp_05_reg_467(0),
      Q => ap_phi_reg_pp0_iter7_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter6,
      D => ap_phi_reg_pp0_iter6_b_exp_05_reg_467(1),
      Q => ap_phi_reg_pp0_iter7_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter6,
      D => ap_phi_reg_pp0_iter6_b_exp_05_reg_467(2),
      Q => ap_phi_reg_pp0_iter7_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter6,
      D => ap_phi_reg_pp0_iter6_b_exp_05_reg_467(3),
      Q => ap_phi_reg_pp0_iter7_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter6,
      D => ap_phi_reg_pp0_iter6_b_exp_05_reg_467(4),
      Q => ap_phi_reg_pp0_iter7_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter6,
      D => ap_phi_reg_pp0_iter6_b_exp_05_reg_467(5),
      Q => ap_phi_reg_pp0_iter7_b_exp_05_reg_467(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter7,
      D => ap_phi_reg_pp0_iter7_b_exp_05_reg_467(0),
      Q => ap_phi_reg_pp0_iter8_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter7,
      D => ap_phi_reg_pp0_iter7_b_exp_05_reg_467(1),
      Q => ap_phi_reg_pp0_iter8_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter7,
      D => ap_phi_reg_pp0_iter7_b_exp_05_reg_467(2),
      Q => ap_phi_reg_pp0_iter8_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter7,
      D => ap_phi_reg_pp0_iter7_b_exp_05_reg_467(3),
      Q => ap_phi_reg_pp0_iter8_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter7,
      D => ap_phi_reg_pp0_iter7_b_exp_05_reg_467(4),
      Q => ap_phi_reg_pp0_iter8_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter7,
      D => ap_phi_reg_pp0_iter7_b_exp_05_reg_467(5),
      Q => ap_phi_reg_pp0_iter8_b_exp_05_reg_467(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_b_exp_05_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter8,
      D => ap_phi_reg_pp0_iter8_b_exp_05_reg_467(0),
      Q => ap_phi_reg_pp0_iter9_b_exp_05_reg_467(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_b_exp_05_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter8,
      D => ap_phi_reg_pp0_iter8_b_exp_05_reg_467(1),
      Q => ap_phi_reg_pp0_iter9_b_exp_05_reg_467(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_b_exp_05_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter8,
      D => ap_phi_reg_pp0_iter8_b_exp_05_reg_467(2),
      Q => ap_phi_reg_pp0_iter9_b_exp_05_reg_467(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_b_exp_05_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter8,
      D => ap_phi_reg_pp0_iter8_b_exp_05_reg_467(3),
      Q => ap_phi_reg_pp0_iter9_b_exp_05_reg_467(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_b_exp_05_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter8,
      D => ap_phi_reg_pp0_iter8_b_exp_05_reg_467(4),
      Q => ap_phi_reg_pp0_iter9_b_exp_05_reg_467(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_b_exp_05_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter8,
      D => ap_phi_reg_pp0_iter8_b_exp_05_reg_467(5),
      Q => ap_phi_reg_pp0_iter9_b_exp_05_reg_467(5),
      R => '0'
    );
\b_frac_07_reg_398[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A3A0A0A0A0A0A"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[31]\,
      I1 => \b_frac_07_reg_398[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \b_frac_07_reg_398[33]_i_3_n_0\,
      I4 => \b_frac_07_reg_398[32]_i_3_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_4_n_0\,
      O => \b_frac_07_reg_398[31]_i_1_n_0\
    );
\b_frac_07_reg_398[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_5_n_0\,
      I1 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(31),
      O => \b_frac_07_reg_398[31]_i_2_n_0\
    );
\b_frac_07_reg_398[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A3A0A0A0A0A0A"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[32]\,
      I1 => \b_frac_07_reg_398[32]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \b_frac_07_reg_398[33]_i_3_n_0\,
      I4 => \b_frac_07_reg_398[32]_i_3_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_4_n_0\,
      O => \b_frac_07_reg_398[32]_i_1_n_0\
    );
\b_frac_07_reg_398[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_5_n_0\,
      I1 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(32),
      O => \b_frac_07_reg_398[32]_i_2_n_0\
    );
\b_frac_07_reg_398[32]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1FF"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_55,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      O => \b_frac_07_reg_398[32]_i_3_n_0\
    );
\b_frac_07_reg_398[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A3A0A0A0A0A0A"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[33]\,
      I1 => \b_frac_07_reg_398[33]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_6_n_0\,
      I5 => \b_frac_07_reg_398[33]_i_3_n_0\,
      O => \b_frac_07_reg_398[33]_i_1_n_0\
    );
\b_frac_07_reg_398[33]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_51,
      I1 => mul_58s_6ns_58_5_1_U4_n_91,
      I2 => \select_ln923_16_reg_2548_reg_n_0_[0]\,
      I3 => \select_ln923_6_reg_2508_reg_n_0_[0]\,
      I4 => \select_ln923_15_reg_2544_reg_n_0_[0]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_62,
      O => \b_frac_07_reg_398[33]_i_10_n_0\
    );
\b_frac_07_reg_398[33]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_53,
      I1 => \select_ln923_16_reg_2548_reg_n_0_[0]\,
      I2 => \select_ln923_17_reg_2552_reg_n_0_[0]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_51,
      I4 => mul_58s_6ns_58_5_1_U4_n_84,
      I5 => mul_58s_6ns_58_5_1_U4_n_40,
      O => \b_frac_07_reg_398[33]_i_11_n_0\
    );
\b_frac_07_reg_398[33]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \select_ln923_14_reg_2540_reg_n_0_[0]\,
      I1 => \select_ln923_7_reg_2512_reg_n_0_[0]\,
      I2 => \select_ln923_13_reg_2536_reg_n_0_[0]\,
      I3 => \select_ln923_8_reg_2516_reg_n_0_[0]\,
      I4 => mul_58s_6ns_58_5_1_U4_n_43,
      O => \b_frac_07_reg_398[33]_i_12_n_0\
    );
\b_frac_07_reg_398[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF00DFDF"
    )
        port map (
      I0 => data23(57),
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I3 => \b_frac_07_reg_398[39]_i_5_n_0\,
      I4 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(33),
      O => \b_frac_07_reg_398[33]_i_2_n_0\
    );
\b_frac_07_reg_398[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE000000"
    )
        port map (
      I0 => \b_frac_07_reg_398[33]_i_4_n_0\,
      I1 => mul_58s_6ns_58_5_1_U4_n_47,
      I2 => mul_58s_6ns_58_5_1_U4_n_62,
      I3 => \b_frac_07_reg_398[33]_i_5_n_0\,
      I4 => \b_frac_07_reg_398[33]_i_6_n_0\,
      I5 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[33]_i_3_n_0\
    );
\b_frac_07_reg_398[33]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \select_ln923_16_reg_2548_reg_n_0_[0]\,
      I1 => \select_ln923_5_reg_2504_reg_n_0_[0]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_80,
      I3 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I4 => \select_ln923_19_reg_2560_reg_n_0_[0]\,
      I5 => \b_frac_07_reg_398[33]_i_7_n_0\,
      O => \b_frac_07_reg_398[33]_i_4_n_0\
    );
\b_frac_07_reg_398[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_15_n_0\,
      I1 => \b_frac_07_reg_398[33]_i_7_n_0\,
      I2 => mul_58s_6ns_58_5_1_U4_n_80,
      I3 => \select_ln923_5_reg_2504_reg_n_0_[0]\,
      I4 => \select_ln923_16_reg_2548_reg_n_0_[0]\,
      I5 => \b_frac_07_reg_398[33]_i_8_n_0\,
      O => \b_frac_07_reg_398[33]_i_5_n_0\
    );
\b_frac_07_reg_398[33]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEFFF00"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_92,
      I1 => mul_58s_6ns_58_5_1_U4_n_43,
      I2 => \select_ln923_18_reg_2556_reg_n_0_[0]\,
      I3 => \b_frac_07_reg_398[33]_i_9_n_0\,
      I4 => \b_frac_07_reg_398[33]_i_10_n_0\,
      I5 => \b_frac_07_reg_398[33]_i_11_n_0\,
      O => \b_frac_07_reg_398[33]_i_6_n_0\
    );
\b_frac_07_reg_398[33]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_41,
      I1 => \select_ln923_15_reg_2544_reg_n_0_[0]\,
      I2 => \select_ln923_6_reg_2508_reg_n_0_[0]\,
      I3 => \select_ln923_14_reg_2540_reg_n_0_[0]\,
      I4 => \select_ln923_7_reg_2512_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[33]_i_7_n_0\
    );
\b_frac_07_reg_398[33]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000013"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_82,
      I1 => \b_frac_07_reg_398[33]_i_12_n_0\,
      I2 => mul_58s_6ns_58_5_1_U4_n_83,
      I3 => mul_58s_6ns_58_5_1_U4_n_80,
      I4 => mul_58s_6ns_58_5_1_U4_n_44,
      O => \b_frac_07_reg_398[33]_i_8_n_0\
    );
\b_frac_07_reg_398[33]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_44,
      I1 => \select_ln923_14_reg_2540_reg_n_0_[0]\,
      I2 => \select_ln923_7_reg_2512_reg_n_0_[0]\,
      I3 => \select_ln923_13_reg_2536_reg_n_0_[0]\,
      I4 => \select_ln923_8_reg_2516_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[33]_i_9_n_0\
    );
\b_frac_07_reg_398[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C000AAAAAAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[34]\,
      I1 => \b_frac_07_reg_398[34]_i_2_n_0\,
      I2 => \b_frac_07_reg_398[34]_i_3_n_0\,
      I3 => \b_frac_07_reg_398[34]_i_4_n_0\,
      I4 => mul_58s_6ns_58_5_1_U4_n_64,
      I5 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[34]_i_1_n_0\
    );
\b_frac_07_reg_398[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBAFFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I1 => \b_frac_07_reg_398[39]_i_5_n_0\,
      I2 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(34),
      I3 => \b_frac_07_reg_398[34]_i_6_n_0\,
      I4 => \b_frac_07_reg_398[34]_i_7_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      O => \b_frac_07_reg_398[34]_i_2_n_0\
    );
\b_frac_07_reg_398[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101000000000"
    )
        port map (
      I0 => \b_frac_07_reg_398[37]_i_3_n_0\,
      I1 => \b_frac_07_reg_398[44]_i_11_n_0\,
      I2 => \b_frac_07_reg_398[50]_i_5_n_0\,
      I3 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I4 => mul_58s_6ns_58_5_1_U4_n_97,
      I5 => mul_58s_6ns_58_5_1_U4_n_114,
      O => \b_frac_07_reg_398[34]_i_3_n_0\
    );
\b_frac_07_reg_398[34]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I2 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I3 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[34]_i_4_n_0\
    );
\b_frac_07_reg_398[34]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAFABAEAA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I1 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => data1(55),
      I4 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I5 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[34]_i_6_n_0\
    );
\b_frac_07_reg_398[34]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000230020"
    )
        port map (
      I0 => data23(57),
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I3 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I4 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I5 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[34]_i_7_n_0\
    );
\b_frac_07_reg_398[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F0F080000000"
    )
        port map (
      I0 => \b_frac_07_reg_398[45]_i_4_n_0\,
      I1 => \b_frac_07_reg_398[39]_i_3_n_0\,
      I2 => \b_frac_07_reg_398[35]_i_2_n_0\,
      I3 => \b_frac_07_reg_398[35]_i_3_n_0\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \b_frac_07_reg_398_reg_n_0_[35]\,
      O => \b_frac_07_reg_398[35]_i_1_n_0\
    );
\b_frac_07_reg_398[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_61,
      I1 => mul_58s_6ns_58_5_1_U4_n_113,
      I2 => mul_58s_6ns_58_5_1_U4_n_114,
      I3 => mul_58s_6ns_58_5_1_U4_n_64,
      I4 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[35]_i_2_n_0\
    );
\b_frac_07_reg_398[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBAFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I1 => \b_frac_07_reg_398[39]_i_5_n_0\,
      I2 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(35),
      I3 => \b_frac_07_reg_398[35]_i_4_n_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      O => \b_frac_07_reg_398[35]_i_3_n_0\
    );
\b_frac_07_reg_398[35]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAEFFAE"
    )
        port map (
      I0 => \b_frac_07_reg_398[35]_i_5_n_0\,
      I1 => data1(55),
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14_n_0\,
      I3 => data1(56),
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_4_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      O => \b_frac_07_reg_398[35]_i_4_n_0\
    );
\b_frac_07_reg_398[35]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005400000004"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I2 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I3 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I4 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I5 => data23(57),
      O => \b_frac_07_reg_398[35]_i_5_n_0\
    );
\b_frac_07_reg_398[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000000AAAAAAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[36]\,
      I1 => \b_frac_07_reg_398[36]_i_2_n_0\,
      I2 => \b_frac_07_reg_398[37]_i_3_n_0\,
      I3 => \b_frac_07_reg_398[45]_i_4_n_0\,
      I4 => mul_58s_6ns_58_5_1_U4_n_114,
      I5 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[36]_i_1_n_0\
    );
\b_frac_07_reg_398[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBAFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I1 => \b_frac_07_reg_398[39]_i_5_n_0\,
      I2 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(36),
      I3 => \b_frac_07_reg_398[36]_i_4_n_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      O => \b_frac_07_reg_398[36]_i_2_n_0\
    );
\b_frac_07_reg_398[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEAFFEA"
    )
        port map (
      I0 => \b_frac_07_reg_398[36]_i_5_n_0\,
      I1 => mul_58s_6ns_58_5_1_U4_n_64,
      I2 => data23(57),
      I3 => data1(57),
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_4_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      O => \b_frac_07_reg_398[36]_i_4_n_0\
    );
\b_frac_07_reg_398[36]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022003000220000"
    )
        port map (
      I0 => data1(56),
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I3 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I4 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I5 => data1(55),
      O => \b_frac_07_reg_398[36]_i_5_n_0\
    );
\b_frac_07_reg_398[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FC00AAAAAAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[37]\,
      I1 => \b_frac_07_reg_398[37]_i_2_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I3 => \b_frac_07_reg_398[45]_i_4_n_0\,
      I4 => \b_frac_07_reg_398[37]_i_3_n_0\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[37]_i_1_n_0\
    );
\b_frac_07_reg_398[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEEEFEFEFEF"
    )
        port map (
      I0 => \b_frac_07_reg_398[37]_i_4_n_0\,
      I1 => \b_frac_07_reg_398[37]_i_5_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I3 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(37),
      I4 => \b_frac_07_reg_398[39]_i_5_n_0\,
      I5 => \b_frac_07_reg_398[37]_i_6_n_0\,
      O => \b_frac_07_reg_398[37]_i_2_n_0\
    );
\b_frac_07_reg_398[37]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_113,
      I1 => mul_58s_6ns_58_5_1_U4_n_61,
      I2 => \b_frac_07_reg_398[39]_i_3_n_0\,
      O => \b_frac_07_reg_398[37]_i_3_n_0\
    );
\b_frac_07_reg_398[37]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_7_n_0\,
      I1 => \b_frac_07_reg_398[39]_i_3_n_0\,
      I2 => mul_58s_6ns_58_5_1_U4_n_61,
      I3 => mul_58s_6ns_58_5_1_U4_n_113,
      O => \b_frac_07_reg_398[37]_i_4_n_0\
    );
\b_frac_07_reg_398[37]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_114,
      I1 => data23(57),
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I4 => \x_val_read_reg_2435_reg_n_0_[4]\,
      O => \b_frac_07_reg_398[37]_i_5_n_0\
    );
\b_frac_07_reg_398[37]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_64,
      I1 => data1(55),
      I2 => data1(56),
      I3 => \b_frac_07_reg_398[34]_i_4_n_0\,
      I4 => data1(57),
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14_n_0\,
      O => \b_frac_07_reg_398[37]_i_6_n_0\
    );
\b_frac_07_reg_398[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FC00AAAAAAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[38]\,
      I1 => \b_frac_07_reg_398[38]_i_2_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I3 => \b_frac_07_reg_398[38]_i_3_n_0\,
      I4 => \b_frac_07_reg_398[38]_i_4_n_0\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[38]_i_1_n_0\
    );
\b_frac_07_reg_398[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11515555FFFFFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398[38]_i_5_n_0\,
      I1 => \b_frac_07_reg_398[38]_i_6_n_0\,
      I2 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(38),
      I3 => \b_frac_07_reg_398[39]_i_5_n_0\,
      I4 => \b_frac_07_reg_398[38]_i_7_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      O => \b_frac_07_reg_398[38]_i_2_n_0\
    );
\b_frac_07_reg_398[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010001010"
    )
        port map (
      I0 => \b_frac_07_reg_398[42]_i_3_n_0\,
      I1 => \b_frac_07_reg_398[44]_i_11_n_0\,
      I2 => \b_frac_07_reg_398[50]_i_5_n_0\,
      I3 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I4 => mul_58s_6ns_58_5_1_U4_n_97,
      I5 => \b_frac_07_reg_398[40]_i_3_n_0\,
      O => \b_frac_07_reg_398[38]_i_3_n_0\
    );
\b_frac_07_reg_398[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300000002"
    )
        port map (
      I0 => \select_ln923_7_reg_2512_reg_n_0_[0]\,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_53,
      I3 => \select_ln923_5_reg_2504_reg_n_0_[0]\,
      I4 => \select_ln923_4_reg_2500_reg_n_0_[0]\,
      I5 => \select_ln923_6_reg_2508_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[38]_i_4_n_0\
    );
\b_frac_07_reg_398[38]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D1"
    )
        port map (
      I0 => data1(55),
      I1 => mul_58s_6ns_58_5_1_U4_n_114,
      I2 => mul_58s_6ns_58_5_1_U4_n_61,
      I3 => data23(57),
      O => \b_frac_07_reg_398[38]_i_5_n_0\
    );
\b_frac_07_reg_398[38]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_64,
      I1 => data1(56),
      I2 => data1(57),
      I3 => \b_frac_07_reg_398[34]_i_4_n_0\,
      I4 => \x_val_read_reg_2435_reg_n_0_[4]\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14_n_0\,
      O => \b_frac_07_reg_398[38]_i_6_n_0\
    );
\b_frac_07_reg_398[38]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I3 => \x_val_read_reg_2435_reg_n_0_[5]\,
      O => \b_frac_07_reg_398[38]_i_7_n_0\
    );
\b_frac_07_reg_398[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAA00AA00AA00AA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[39]\,
      I1 => \b_frac_07_reg_398[39]_i_2_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \b_frac_07_reg_398[45]_i_4_n_0\,
      I5 => \b_frac_07_reg_398[39]_i_3_n_0\,
      O => \b_frac_07_reg_398[39]_i_1_n_0\
    );
\b_frac_07_reg_398[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4544FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I1 => \b_frac_07_reg_398[39]_i_4_n_0\,
      I2 => \b_frac_07_reg_398[39]_i_5_n_0\,
      I3 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(39),
      I4 => \b_frac_07_reg_398[39]_i_6_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      O => \b_frac_07_reg_398[39]_i_2_n_0\
    );
\b_frac_07_reg_398[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0002000F0000000"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_100,
      I1 => mul_58s_6ns_58_5_1_U4_n_101,
      I2 => mul_58s_6ns_58_5_1_U4_n_108,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2_n_0\,
      I4 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_115,
      O => \b_frac_07_reg_398[39]_i_3_n_0\
    );
\b_frac_07_reg_398[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => \b_frac_07_reg_398[39]_i_7_n_0\,
      I1 => mul_58s_6ns_58_5_1_U4_n_64,
      I2 => data1(57),
      I3 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I4 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I5 => \x_val_read_reg_2435_reg_n_0_[6]\,
      O => \b_frac_07_reg_398[39]_i_4_n_0\
    );
\b_frac_07_reg_398[39]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFFFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_5_n_0\,
      I1 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I2 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I3 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I4 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I5 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[39]_i_5_n_0\
    );
\b_frac_07_reg_398[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8FFFF88F8"
    )
        port map (
      I0 => data1(55),
      I1 => mul_58s_6ns_58_5_1_U4_n_61,
      I2 => data23(57),
      I3 => mul_58s_6ns_58_5_1_U4_n_113,
      I4 => data1(56),
      I5 => mul_58s_6ns_58_5_1_U4_n_114,
      O => \b_frac_07_reg_398[39]_i_6_n_0\
    );
\b_frac_07_reg_398[39]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022003000220000"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I3 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I4 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I5 => \x_val_read_reg_2435_reg_n_0_[4]\,
      O => \b_frac_07_reg_398[39]_i_7_n_0\
    );
\b_frac_07_reg_398[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C00AAAAAAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[40]\,
      I1 => \b_frac_07_reg_398[40]_i_2_n_0\,
      I2 => \b_frac_07_reg_398[42]_i_3_n_0\,
      I3 => \b_frac_07_reg_398[45]_i_4_n_0\,
      I4 => \b_frac_07_reg_398[40]_i_3_n_0\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[40]_i_1_n_0\
    );
\b_frac_07_reg_398[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBBBBBBBBBB"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I1 => \b_frac_07_reg_398[40]_i_4_n_0\,
      I2 => \b_frac_07_reg_398[40]_i_5_n_0\,
      I3 => \b_frac_07_reg_398[40]_i_6_n_0\,
      I4 => \b_frac_07_reg_398[40]_i_7_n_0\,
      I5 => \b_frac_07_reg_398[42]_i_7_n_0\,
      O => \b_frac_07_reg_398[40]_i_2_n_0\
    );
\b_frac_07_reg_398[40]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \select_ln923_8_reg_2516_reg_n_0_[0]\,
      I2 => \select_ln923_9_reg_2520_reg_n_0_[0]\,
      I3 => \b_frac_07_reg_398[40]_i_8_n_0\,
      O => \b_frac_07_reg_398[40]_i_3_n_0\
    );
\b_frac_07_reg_398[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110101011"
    )
        port map (
      I0 => data23(57),
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2_n_0\,
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => \select_ln923_8_reg_2516_reg_n_0_[0]\,
      I4 => \select_ln923_9_reg_2520_reg_n_0_[0]\,
      I5 => \b_frac_07_reg_398[40]_i_8_n_0\,
      O => \b_frac_07_reg_398[40]_i_4_n_0\
    );
\b_frac_07_reg_398[40]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010551000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_5_n_0\,
      I2 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(40),
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_4_n_0\,
      I4 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_14_n_0\,
      O => \b_frac_07_reg_398[40]_i_5_n_0\
    );
\b_frac_07_reg_398[40]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF8F888F88"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[4]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_64,
      I2 => \b_frac_07_reg_398[34]_i_4_n_0\,
      I3 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14_n_0\,
      I5 => \x_val_read_reg_2435_reg_n_0_[6]\,
      O => \b_frac_07_reg_398[40]_i_6_n_0\
    );
\b_frac_07_reg_398[40]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BB0BBB0BBB0B"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_114,
      I1 => data1(57),
      I2 => data1(55),
      I3 => mul_58s_6ns_58_5_1_U4_n_113,
      I4 => mul_58s_6ns_58_5_1_U4_n_61,
      I5 => data1(56),
      O => \b_frac_07_reg_398[40]_i_7_n_0\
    );
\b_frac_07_reg_398[40]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_91,
      I1 => mul_58s_6ns_58_5_1_U4_n_62,
      I2 => \select_ln923_6_reg_2508_reg_n_0_[0]\,
      I3 => \select_ln923_7_reg_2512_reg_n_0_[0]\,
      I4 => \select_ln923_4_reg_2500_reg_n_0_[0]\,
      I5 => \select_ln923_5_reg_2504_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[40]_i_8_n_0\
    );
\b_frac_07_reg_398[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10100000FF00FF00"
    )
        port map (
      I0 => \b_frac_07_reg_398[42]_i_3_n_0\,
      I1 => \b_frac_07_reg_398[41]_i_2_n_0\,
      I2 => \b_frac_07_reg_398[41]_i_3_n_0\,
      I3 => \b_frac_07_reg_398_reg_n_0_[41]\,
      I4 => \b_frac_07_reg_398[45]_i_4_n_0\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[41]_i_1_n_0\
    );
\b_frac_07_reg_398[41]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_115,
      O => \b_frac_07_reg_398[41]_i_2_n_0\
    );
\b_frac_07_reg_398[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDCDDDDDDD"
    )
        port map (
      I0 => \b_frac_07_reg_398[41]_i_5_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      I3 => \b_frac_07_reg_398[41]_i_6_n_0\,
      I4 => \b_frac_07_reg_398[41]_i_7_n_0\,
      I5 => \b_frac_07_reg_398[41]_i_8_n_0\,
      O => \b_frac_07_reg_398[41]_i_3_n_0\
    );
\b_frac_07_reg_398[41]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000E0000E0EE"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_115,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_108,
      I3 => data23(57),
      I4 => data1(55),
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2_n_0\,
      O => \b_frac_07_reg_398[41]_i_5_n_0\
    );
\b_frac_07_reg_398[41]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BBB0BBB00000BBB"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_114,
      I1 => \x_val_read_reg_2435_reg_n_0_[4]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_61,
      I3 => data1(57),
      I4 => data1(56),
      I5 => mul_58s_6ns_58_5_1_U4_n_113,
      O => \b_frac_07_reg_398[41]_i_6_n_0\
    );
\b_frac_07_reg_398[41]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D0DDD0DDD0DD"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[6]\,
      I1 => \b_frac_07_reg_398[34]_i_4_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14_n_0\,
      I3 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I4 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_64,
      O => \b_frac_07_reg_398[41]_i_7_n_0\
    );
\b_frac_07_reg_398[41]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550404"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I1 => \x_val_read_reg_2435_reg_n_0_[8]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_4_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_7_n_0\,
      I4 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(41),
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_14_n_0\,
      O => \b_frac_07_reg_398[41]_i_8_n_0\
    );
\b_frac_07_reg_398[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0AAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[42]\,
      I1 => \b_frac_07_reg_398[42]_i_2_n_0\,
      I2 => \b_frac_07_reg_398[45]_i_4_n_0\,
      I3 => \b_frac_07_reg_398[42]_i_3_n_0\,
      I4 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[42]_i_1_n_0\
    );
\b_frac_07_reg_398[42]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAEFAAEF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14_n_0\,
      I2 => \x_val_read_reg_2435_reg_n_0_[8]\,
      I3 => \b_frac_07_reg_398[42]_i_13_n_0\,
      I4 => \x_val_read_reg_2435_reg_n_0_[6]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_64,
      O => \b_frac_07_reg_398[42]_i_10_n_0\
    );
\b_frac_07_reg_398[42]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCFCFFFFCCDD"
    )
        port map (
      I0 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I3 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I4 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I5 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[42]_i_13_n_0\
    );
\b_frac_07_reg_398[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDCDDDD"
    )
        port map (
      I0 => \b_frac_07_reg_398[42]_i_4_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I2 => \b_frac_07_reg_398[42]_i_5_n_0\,
      I3 => \b_frac_07_reg_398[42]_i_6_n_0\,
      I4 => \b_frac_07_reg_398[42]_i_7_n_0\,
      O => \b_frac_07_reg_398[42]_i_2_n_0\
    );
\b_frac_07_reg_398[42]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_101,
      I2 => mul_58s_6ns_58_5_1_U4_n_100,
      O => \b_frac_07_reg_398[42]_i_3_n_0\
    );
\b_frac_07_reg_398[42]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D0DD101D101D"
    )
        port map (
      I0 => data1(56),
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2_n_0\,
      I2 => mul_58s_6ns_58_5_1_U4_n_108,
      I3 => data1(55),
      I4 => data23(57),
      I5 => \b_frac_07_reg_398[41]_i_2_n_0\,
      O => \b_frac_07_reg_398[42]_i_4_n_0\
    );
\b_frac_07_reg_398[42]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_114,
      I1 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I2 => data1(57),
      I3 => mul_58s_6ns_58_5_1_U4_n_113,
      I4 => mul_58s_6ns_58_5_1_U4_n_61,
      I5 => \x_val_read_reg_2435_reg_n_0_[4]\,
      O => \b_frac_07_reg_398[42]_i_5_n_0\
    );
\b_frac_07_reg_398[42]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8AFF8A"
    )
        port map (
      I0 => \b_frac_07_reg_398[49]_i_13_n_0\,
      I1 => \x_val_read_reg_2435_reg_n_0_[9]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_55,
      I3 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(42),
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_7_n_0\,
      I5 => \b_frac_07_reg_398[42]_i_10_n_0\,
      O => \b_frac_07_reg_398[42]_i_6_n_0\
    );
\b_frac_07_reg_398[42]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44454444"
    )
        port map (
      I0 => \b_frac_07_reg_398[54]_i_10_n_0\,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_117,
      I3 => mul_58s_6ns_58_5_1_U4_n_101,
      I4 => mul_58s_6ns_58_5_1_U4_n_99,
      O => \b_frac_07_reg_398[42]_i_7_n_0\
    );
\b_frac_07_reg_398[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF0000AAAAAAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[43]\,
      I1 => \b_frac_07_reg_398[43]_i_2_n_0\,
      I2 => \b_frac_07_reg_398[43]_i_3_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I4 => \b_frac_07_reg_398[43]_i_4_n_0\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[43]_i_1_n_0\
    );
\b_frac_07_reg_398[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[43]_i_5_n_0\,
      I1 => \b_frac_07_reg_398[43]_i_6_n_0\,
      I2 => \b_frac_07_reg_398[44]_i_10_n_0\,
      I3 => \b_frac_07_reg_398[54]_i_8_n_0\,
      I4 => data23(57),
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_7_n_0\,
      O => \b_frac_07_reg_398[43]_i_2_n_0\
    );
\b_frac_07_reg_398[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A0000FFFFFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398[43]_i_7_n_0\,
      I1 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_64,
      I3 => \b_frac_07_reg_398[43]_i_8_n_0\,
      I4 => \b_frac_07_reg_398[43]_i_9_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      O => \b_frac_07_reg_398[43]_i_3_n_0\
    );
\b_frac_07_reg_398[43]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_97,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => \b_frac_07_reg_398[50]_i_5_n_0\,
      I3 => \b_frac_07_reg_398[44]_i_11_n_0\,
      I4 => \b_frac_07_reg_398[43]_i_6_n_0\,
      I5 => \b_frac_07_reg_398[44]_i_10_n_0\,
      O => \b_frac_07_reg_398[43]_i_4_n_0\
    );
\b_frac_07_reg_398[43]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FFFF88F888F8"
    )
        port map (
      I0 => \b_frac_07_reg_398[41]_i_2_n_0\,
      I1 => data1(55),
      I2 => data1(56),
      I3 => mul_58s_6ns_58_5_1_U4_n_108,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2_n_0\,
      I5 => data1(57),
      O => \b_frac_07_reg_398[43]_i_5_n_0\
    );
\b_frac_07_reg_398[43]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \select_ln923_8_reg_2516_reg_n_0_[0]\,
      I1 => \select_ln923_9_reg_2520_reg_n_0_[0]\,
      I2 => \select_ln923_10_reg_2524_reg_n_0_[0]\,
      I3 => \select_ln923_11_reg_2528_reg_n_0_[0]\,
      I4 => \b_frac_07_reg_398[40]_i_8_n_0\,
      I5 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[43]_i_6_n_0\
    );
\b_frac_07_reg_398[43]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F7FFFFFFF7"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[8]\,
      I1 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I4 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I5 => \x_val_read_reg_2435_reg_n_0_[9]\,
      O => \b_frac_07_reg_398[43]_i_7_n_0\
    );
\b_frac_07_reg_398[43]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550404"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I1 => \x_val_read_reg_2435_reg_n_0_[10]\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_4_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_7_n_0\,
      I4 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(43),
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_14_n_0\,
      O => \b_frac_07_reg_398[43]_i_8_n_0\
    );
\b_frac_07_reg_398[43]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDD0DDD00000DDD"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[6]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_114,
      I2 => mul_58s_6ns_58_5_1_U4_n_61,
      I3 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I4 => \x_val_read_reg_2435_reg_n_0_[4]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_113,
      O => \b_frac_07_reg_398[43]_i_9_n_0\
    );
\b_frac_07_reg_398[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[44]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \b_frac_07_reg_398[44]_i_2_n_0\,
      I3 => \b_frac_07_reg_398[44]_i_3_n_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I5 => \b_frac_07_reg_398[44]_i_4_n_0\,
      O => \b_frac_07_reg_398[44]_i_1_n_0\
    );
\b_frac_07_reg_398[44]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_100,
      O => \b_frac_07_reg_398[44]_i_10_n_0\
    );
\b_frac_07_reg_398[44]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => \b_frac_07_reg_398[47]_i_7_n_0\,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_77,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_8_n_0\,
      O => \b_frac_07_reg_398[44]_i_11_n_0\
    );
\b_frac_07_reg_398[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFFFFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398[44]_i_5_n_0\,
      I1 => mul_58s_6ns_58_5_1_U4_n_64,
      I2 => \x_val_read_reg_2435_reg_n_0_[8]\,
      I3 => \b_frac_07_reg_398[44]_i_6_n_0\,
      I4 => \b_frac_07_reg_398[44]_i_7_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      O => \b_frac_07_reg_398[44]_i_2_n_0\
    );
\b_frac_07_reg_398[44]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008A"
    )
        port map (
      I0 => \b_frac_07_reg_398[44]_i_8_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2_n_0\,
      I2 => \x_val_read_reg_2435_reg_n_0_[4]\,
      I3 => \b_frac_07_reg_398[44]_i_9_n_0\,
      I4 => \b_frac_07_reg_398[39]_i_3_n_0\,
      O => \b_frac_07_reg_398[44]_i_3_n_0\
    );
\b_frac_07_reg_398[44]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAA8AAA8AA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \b_frac_07_reg_398[44]_i_10_n_0\,
      I2 => \b_frac_07_reg_398[44]_i_11_n_0\,
      I3 => \b_frac_07_reg_398[50]_i_5_n_0\,
      I4 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_97,
      O => \b_frac_07_reg_398[44]_i_4_n_0\
    );
\b_frac_07_reg_398[44]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0A00000C00"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[10]\,
      I1 => \x_val_read_reg_2435_reg_n_0_[9]\,
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I4 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I5 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[44]_i_5_n_0\
    );
\b_frac_07_reg_398[44]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010551000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_5_n_0\,
      I2 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(44),
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_4_n_0\,
      I4 => \x_val_read_reg_2435_reg_n_0_[11]\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[2]_i_14_n_0\,
      O => \b_frac_07_reg_398[44]_i_6_n_0\
    );
\b_frac_07_reg_398[44]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8FFFF88F8"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[6]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_61,
      I2 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_113,
      I4 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_114,
      O => \b_frac_07_reg_398[44]_i_7_n_0\
    );
\b_frac_07_reg_398[44]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D00DD"
    )
        port map (
      I0 => data1(55),
      I1 => \b_frac_07_reg_398[54]_i_8_n_0\,
      I2 => data23(57),
      I3 => \b_frac_07_reg_398[44]_i_10_n_0\,
      I4 => \b_frac_07_reg_398[43]_i_6_n_0\,
      O => \b_frac_07_reg_398[44]_i_8_n_0\
    );
\b_frac_07_reg_398[44]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A0C0A00"
    )
        port map (
      I0 => data1(57),
      I1 => data1(56),
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => \select_ln923_8_reg_2516_reg_n_0_[0]\,
      I4 => \select_ln923_9_reg_2520_reg_n_0_[0]\,
      I5 => \b_frac_07_reg_398[40]_i_8_n_0\,
      O => \b_frac_07_reg_398[44]_i_9_n_0\
    );
\b_frac_07_reg_398[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0C0000AAAAAAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[45]\,
      I1 => \b_frac_07_reg_398[45]_i_2_n_0\,
      I2 => \b_frac_07_reg_398[45]_i_3_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I4 => \b_frac_07_reg_398[45]_i_4_n_0\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[45]_i_1_n_0\
    );
\b_frac_07_reg_398[45]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCFCFFFFCCDD"
    )
        port map (
      I0 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[10]\,
      I3 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I4 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I5 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[45]_i_11_n_0\
    );
\b_frac_07_reg_398[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBA"
    )
        port map (
      I0 => \b_frac_07_reg_398[45]_i_5_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2_n_0\,
      I2 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I3 => \b_frac_07_reg_398[45]_i_6_n_0\,
      I4 => \b_frac_07_reg_398[39]_i_3_n_0\,
      O => \b_frac_07_reg_398[45]_i_2_n_0\
    );
\b_frac_07_reg_398[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080008"
    )
        port map (
      I0 => \b_frac_07_reg_398[45]_i_7_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      I2 => \b_frac_07_reg_398[45]_i_8_n_0\,
      I3 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(45),
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_7_n_0\,
      I5 => \b_frac_07_reg_398[45]_i_9_n_0\,
      O => \b_frac_07_reg_398[45]_i_3_n_0\
    );
\b_frac_07_reg_398[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C00000D0C0000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_8_n_0\,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => \b_frac_07_reg_398[47]_i_7_n_0\,
      I3 => mul_58s_6ns_58_5_1_U4_n_77,
      I4 => \b_frac_07_reg_398[50]_i_5_n_0\,
      I5 => mul_58s_6ns_58_5_1_U4_n_97,
      O => \b_frac_07_reg_398[45]_i_4_n_0\
    );
\b_frac_07_reg_398[45]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \b_frac_07_reg_398[54]_i_8_n_0\,
      I1 => data1(56),
      I2 => \b_frac_07_reg_398[44]_i_10_n_0\,
      I3 => data23(57),
      I4 => \b_frac_07_reg_398[43]_i_6_n_0\,
      I5 => data1(55),
      O => \b_frac_07_reg_398[45]_i_5_n_0\
    );
\b_frac_07_reg_398[45]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0800000008"
    )
        port map (
      I0 => data1(57),
      I1 => \select_ln923_9_reg_2520_reg_n_0_[0]\,
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => \select_ln923_8_reg_2516_reg_n_0_[0]\,
      I4 => \b_frac_07_reg_398[40]_i_8_n_0\,
      I5 => \x_val_read_reg_2435_reg_n_0_[4]\,
      O => \b_frac_07_reg_398[45]_i_6_n_0\
    );
\b_frac_07_reg_398[45]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDD0DDD00000DDD"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[8]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_114,
      I2 => mul_58s_6ns_58_5_1_U4_n_61,
      I3 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I4 => \x_val_read_reg_2435_reg_n_0_[6]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_113,
      O => \b_frac_07_reg_398[45]_i_7_n_0\
    );
\b_frac_07_reg_398[45]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454545454540"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \x_val_read_reg_2435_reg_n_0_[12]\,
      I2 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I3 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I4 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I5 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[45]_i_8_n_0\
    );
\b_frac_07_reg_398[45]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAEFAAEF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14_n_0\,
      I2 => \x_val_read_reg_2435_reg_n_0_[11]\,
      I3 => \b_frac_07_reg_398[45]_i_11_n_0\,
      I4 => \x_val_read_reg_2435_reg_n_0_[9]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_64,
      O => \b_frac_07_reg_398[45]_i_9_n_0\
    );
\b_frac_07_reg_398[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000CAAAAAAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[46]\,
      I1 => \b_frac_07_reg_398[46]_i_2_n_0\,
      I2 => \b_frac_07_reg_398[46]_i_3_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I4 => \b_frac_07_reg_398[46]_i_4_n_0\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[46]_i_1_n_0\
    );
\b_frac_07_reg_398[46]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCFCFFFFCCDD"
    )
        port map (
      I0 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[11]\,
      I3 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I4 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I5 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[46]_i_11_n_0\
    );
\b_frac_07_reg_398[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[46]_i_5_n_0\,
      I1 => \b_frac_07_reg_398[46]_i_6_n_0\,
      I2 => \b_frac_07_reg_398[46]_i_4_n_0\,
      I3 => data23(57),
      I4 => \b_frac_07_reg_398[54]_i_12_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      O => \b_frac_07_reg_398[46]_i_2_n_0\
    );
\b_frac_07_reg_398[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080008"
    )
        port map (
      I0 => \b_frac_07_reg_398[46]_i_7_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      I2 => \b_frac_07_reg_398[46]_i_8_n_0\,
      I3 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(46),
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_7_n_0\,
      I5 => \b_frac_07_reg_398[46]_i_9_n_0\,
      O => \b_frac_07_reg_398[46]_i_3_n_0\
    );
\b_frac_07_reg_398[46]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \b_frac_07_reg_398[47]_i_7_n_0\,
      I1 => mul_58s_6ns_58_5_1_U4_n_96,
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[46]_i_4_n_0\
    );
\b_frac_07_reg_398[46]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222FFFFF222F222"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_108,
      I2 => \b_frac_07_reg_398[41]_i_2_n_0\,
      I3 => \x_val_read_reg_2435_reg_n_0_[4]\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2_n_0\,
      I5 => \x_val_read_reg_2435_reg_n_0_[6]\,
      O => \b_frac_07_reg_398[46]_i_5_n_0\
    );
\b_frac_07_reg_398[46]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \b_frac_07_reg_398[54]_i_8_n_0\,
      I1 => data1(57),
      I2 => \b_frac_07_reg_398[44]_i_10_n_0\,
      I3 => data1(55),
      I4 => \b_frac_07_reg_398[43]_i_6_n_0\,
      I5 => data1(56),
      O => \b_frac_07_reg_398[46]_i_6_n_0\
    );
\b_frac_07_reg_398[46]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDD0DDD00000DDD"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[9]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_114,
      I2 => mul_58s_6ns_58_5_1_U4_n_61,
      I3 => \x_val_read_reg_2435_reg_n_0_[8]\,
      I4 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_113,
      O => \b_frac_07_reg_398[46]_i_7_n_0\
    );
\b_frac_07_reg_398[46]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454545454540"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \x_val_read_reg_2435_reg_n_0_[13]\,
      I2 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I3 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I4 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I5 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[46]_i_8_n_0\
    );
\b_frac_07_reg_398[46]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAAAAAABFAABF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I1 => \x_val_read_reg_2435_reg_n_0_[10]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_64,
      I3 => \b_frac_07_reg_398[46]_i_11_n_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14_n_0\,
      I5 => \x_val_read_reg_2435_reg_n_0_[12]\,
      O => \b_frac_07_reg_398[46]_i_9_n_0\
    );
\b_frac_07_reg_398[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0AA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[47]\,
      I1 => \b_frac_07_reg_398[47]_i_2_n_0\,
      I2 => \b_frac_07_reg_398[47]_i_3_n_0\,
      I3 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[47]_i_1_n_0\
    );
\b_frac_07_reg_398[47]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_106,
      I2 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_107,
      I4 => \x_val_read_reg_2435_reg_n_0_[6]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_108,
      O => \b_frac_07_reg_398[47]_i_10_n_0\
    );
\b_frac_07_reg_398[47]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_110,
      I1 => data1(56),
      I2 => \x_val_read_reg_2435_reg_n_0_[4]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_111,
      I4 => data1(57),
      I5 => mul_58s_6ns_58_5_1_U4_n_112,
      O => \b_frac_07_reg_398[47]_i_11_n_0\
    );
\b_frac_07_reg_398[47]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB0FFBFFFBFFFBF"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \x_val_read_reg_2435_reg_n_0_[13]\,
      I2 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I3 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I4 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I5 => \x_val_read_reg_2435_reg_n_0_[12]\,
      O => \b_frac_07_reg_398[47]_i_12_n_0\
    );
\b_frac_07_reg_398[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEEAE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I1 => mul_58s_6ns_58_5_1_U4_n_85,
      I2 => \b_frac_07_reg_398[47]_i_4_n_0\,
      I3 => \b_frac_07_reg_398[47]_i_5_n_0\,
      I4 => mul_58s_6ns_58_5_1_U4_n_86,
      I5 => \b_frac_07_reg_398[47]_i_6_n_0\,
      O => \b_frac_07_reg_398[47]_i_2_n_0\
    );
\b_frac_07_reg_398[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_8_n_0\,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => \b_frac_07_reg_398[50]_i_5_n_0\,
      I3 => mul_58s_6ns_58_5_1_U4_n_77,
      I4 => \b_frac_07_reg_398[47]_i_7_n_0\,
      O => \b_frac_07_reg_398[47]_i_3_n_0\
    );
\b_frac_07_reg_398[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF75007575"
    )
        port map (
      I0 => \b_frac_07_reg_398[49]_i_13_n_0\,
      I1 => \x_val_read_reg_2435_reg_n_0_[14]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_55,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_7_n_0\,
      I4 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(47),
      I5 => \b_frac_07_reg_398[47]_i_8_n_0\,
      O => \b_frac_07_reg_398[47]_i_4_n_0\
    );
\b_frac_07_reg_398[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_114,
      I1 => \x_val_read_reg_2435_reg_n_0_[10]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_61,
      I3 => \x_val_read_reg_2435_reg_n_0_[9]\,
      I4 => \x_val_read_reg_2435_reg_n_0_[8]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_113,
      O => \b_frac_07_reg_398[47]_i_5_n_0\
    );
\b_frac_07_reg_398[47]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \b_frac_07_reg_398[47]_i_9_n_0\,
      I1 => mul_58s_6ns_58_5_1_U4_n_102,
      I2 => \b_frac_07_reg_398[47]_i_10_n_0\,
      I3 => \b_frac_07_reg_398[47]_i_11_n_0\,
      O => \b_frac_07_reg_398[47]_i_6_n_0\
    );
\b_frac_07_reg_398[47]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_98,
      O => \b_frac_07_reg_398[47]_i_7_n_0\
    );
\b_frac_07_reg_398[47]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAABAAABAA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I1 => mul_58s_6ns_58_5_1_U4_n_55,
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => \b_frac_07_reg_398[47]_i_12_n_0\,
      I4 => \x_val_read_reg_2435_reg_n_0_[11]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_64,
      O => \b_frac_07_reg_398[47]_i_8_n_0\
    );
\b_frac_07_reg_398[47]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5DFF5D"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_103,
      I1 => data1(55),
      I2 => mul_58s_6ns_58_5_1_U4_n_104,
      I3 => data23(57),
      I4 => mul_58s_6ns_58_5_1_U4_n_105,
      O => \b_frac_07_reg_398[47]_i_9_n_0\
    );
\b_frac_07_reg_398[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF0000AAAAAAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[48]\,
      I1 => \b_frac_07_reg_398[48]_i_2_n_0\,
      I2 => \b_frac_07_reg_398[48]_i_3_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I4 => mul_58s_6ns_58_5_1_U4_n_85,
      I5 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[48]_i_1_n_0\
    );
\b_frac_07_reg_398[48]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203020002000200"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[13]\,
      I1 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I2 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I3 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I4 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I5 => \x_val_read_reg_2435_reg_n_0_[12]\,
      O => \b_frac_07_reg_398[48]_i_10_n_0\
    );
\b_frac_07_reg_398[48]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \b_frac_07_reg_398[48]_i_4_n_0\,
      I1 => \b_frac_07_reg_398[48]_i_5_n_0\,
      I2 => \b_frac_07_reg_398[48]_i_6_n_0\,
      O => \b_frac_07_reg_398[48]_i_2_n_0\
    );
\b_frac_07_reg_398[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_86,
      I1 => \b_frac_07_reg_398[48]_i_7_n_0\,
      I2 => \b_frac_07_reg_398[48]_i_8_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_7_n_0\,
      I4 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(48),
      I5 => \b_frac_07_reg_398[48]_i_9_n_0\,
      O => \b_frac_07_reg_398[48]_i_3_n_0\
    );
\b_frac_07_reg_398[48]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_103,
      I1 => data23(57),
      I2 => data1(56),
      I3 => mul_58s_6ns_58_5_1_U4_n_104,
      I4 => data1(55),
      I5 => mul_58s_6ns_58_5_1_U4_n_105,
      O => \b_frac_07_reg_398[48]_i_4_n_0\
    );
\b_frac_07_reg_398[48]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_106,
      I1 => \x_val_read_reg_2435_reg_n_0_[6]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[8]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_107,
      I4 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_108,
      O => \b_frac_07_reg_398[48]_i_5_n_0\
    );
\b_frac_07_reg_398[48]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_110,
      I1 => data1(57),
      I2 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_111,
      I4 => \x_val_read_reg_2435_reg_n_0_[4]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_112,
      O => \b_frac_07_reg_398[48]_i_6_n_0\
    );
\b_frac_07_reg_398[48]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_114,
      I1 => \x_val_read_reg_2435_reg_n_0_[11]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[9]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_113,
      I4 => mul_58s_6ns_58_5_1_U4_n_61,
      I5 => \x_val_read_reg_2435_reg_n_0_[10]\,
      O => \b_frac_07_reg_398[48]_i_7_n_0\
    );
\b_frac_07_reg_398[48]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454545454540"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \x_val_read_reg_2435_reg_n_0_[15]\,
      I2 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I3 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I4 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I5 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[48]_i_8_n_0\
    );
\b_frac_07_reg_398[48]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAABAAAB"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I1 => \b_frac_07_reg_398[48]_i_10_n_0\,
      I2 => mul_58s_6ns_58_5_1_U4_n_55,
      I3 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14_n_0\,
      I5 => \x_val_read_reg_2435_reg_n_0_[14]\,
      O => \b_frac_07_reg_398[48]_i_9_n_0\
    );
\b_frac_07_reg_398[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE2"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[49]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \b_frac_07_reg_398[49]_i_2_n_0\,
      I3 => \b_frac_07_reg_398[49]_i_3_n_0\,
      I4 => \b_frac_07_reg_398[49]_i_4_n_0\,
      I5 => \b_frac_07_reg_398[49]_i_5_n_0\,
      O => \b_frac_07_reg_398[49]_i_1_n_0\
    );
\b_frac_07_reg_398[49]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_14_n_0\,
      I1 => \x_val_read_reg_2435_reg_n_0_[15]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[13]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_56,
      I4 => \x_val_read_reg_2435_reg_n_0_[14]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_60,
      O => \b_frac_07_reg_398[49]_i_10_n_0\
    );
\b_frac_07_reg_398[49]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4444"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_7_n_0\,
      I1 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(49),
      I2 => mul_58s_6ns_58_5_1_U4_n_55,
      I3 => \x_val_read_reg_2435_reg_n_0_[16]\,
      I4 => \b_frac_07_reg_398[49]_i_13_n_0\,
      O => \b_frac_07_reg_398[49]_i_11_n_0\
    );
\b_frac_07_reg_398[49]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_84,
      I1 => mul_58s_6ns_58_5_1_U4_n_80,
      I2 => mul_58s_6ns_58_5_1_U4_n_48,
      I3 => mul_58s_6ns_58_5_1_U4_n_62,
      I4 => \select_ln923_20_reg_2564_reg_n_0_[0]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_89,
      O => \b_frac_07_reg_398[49]_i_12_n_0\
    );
\b_frac_07_reg_398[49]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      I2 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I3 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I4 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[49]_i_13_n_0\
    );
\b_frac_07_reg_398[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFBFB"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_45,
      I1 => mul_58s_6ns_58_5_1_U4_n_87,
      I2 => mul_58s_6ns_58_5_1_U4_n_49,
      I3 => mul_58s_6ns_58_5_1_U4_n_50,
      I4 => data23(57),
      I5 => mul_58s_6ns_58_5_1_U4_n_46,
      O => \b_frac_07_reg_398[49]_i_2_n_0\
    );
\b_frac_07_reg_398[49]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \b_frac_07_reg_398[49]_i_6_n_0\,
      I1 => mul_58s_6ns_58_5_1_U4_n_102,
      I2 => \b_frac_07_reg_398[49]_i_7_n_0\,
      I3 => \b_frac_07_reg_398[49]_i_8_n_0\,
      O => \b_frac_07_reg_398[49]_i_3_n_0\
    );
\b_frac_07_reg_398[49]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA2A2222"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_85,
      I1 => \b_frac_07_reg_398[49]_i_9_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_6_n_0\,
      I3 => \b_frac_07_reg_398[49]_i_10_n_0\,
      I4 => \b_frac_07_reg_398[49]_i_11_n_0\,
      I5 => mul_58s_6ns_58_5_1_U4_n_86,
      O => \b_frac_07_reg_398[49]_i_4_n_0\
    );
\b_frac_07_reg_398[49]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00AB00"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_4_n_0\,
      I1 => \b_frac_07_reg_398[49]_i_12_n_0\,
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_2_n_0\,
      O => \b_frac_07_reg_398[49]_i_5_n_0\
    );
\b_frac_07_reg_398[49]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_103,
      I1 => data1(55),
      I2 => data1(57),
      I3 => mul_58s_6ns_58_5_1_U4_n_104,
      I4 => data1(56),
      I5 => mul_58s_6ns_58_5_1_U4_n_105,
      O => \b_frac_07_reg_398[49]_i_6_n_0\
    );
\b_frac_07_reg_398[49]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_106,
      I2 => \x_val_read_reg_2435_reg_n_0_[9]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_107,
      I4 => \x_val_read_reg_2435_reg_n_0_[8]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_108,
      O => \b_frac_07_reg_398[49]_i_7_n_0\
    );
\b_frac_07_reg_398[49]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_110,
      I1 => \x_val_read_reg_2435_reg_n_0_[4]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[6]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_111,
      I4 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_112,
      O => \b_frac_07_reg_398[49]_i_8_n_0\
    );
\b_frac_07_reg_398[49]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DD0DDD0DDD0D"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[12]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_114,
      I2 => \x_val_read_reg_2435_reg_n_0_[10]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_113,
      I4 => mul_58s_6ns_58_5_1_U4_n_61,
      I5 => \x_val_read_reg_2435_reg_n_0_[11]\,
      O => \b_frac_07_reg_398[49]_i_9_n_0\
    );
\b_frac_07_reg_398[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[50]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \b_frac_07_reg_398[50]_i_2_n_0\,
      I3 => \b_frac_07_reg_398[50]_i_3_n_0\,
      I4 => \b_frac_07_reg_398[50]_i_4_n_0\,
      O => \b_frac_07_reg_398[50]_i_1_n_0\
    );
\b_frac_07_reg_398[50]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[17]\,
      I1 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I2 => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      I3 => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      I4 => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[50]_i_10_n_0\
    );
\b_frac_07_reg_398[50]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_113,
      I1 => \x_val_read_reg_2435_reg_n_0_[11]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[13]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_114,
      I4 => mul_58s_6ns_58_5_1_U4_n_61,
      I5 => \x_val_read_reg_2435_reg_n_0_[12]\,
      O => \b_frac_07_reg_398[50]_i_11_n_0\
    );
\b_frac_07_reg_398[50]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I1 => mul_58s_6ns_58_5_1_U4_n_78,
      I2 => mul_58s_6ns_58_5_1_U4_n_90,
      I3 => \b_frac_07_reg_398[50]_i_5_n_0\,
      O => \b_frac_07_reg_398[50]_i_2_n_0\
    );
\b_frac_07_reg_398[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFEFEFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[50]_i_6_n_0\,
      I1 => \b_frac_07_reg_398[50]_i_7_n_0\,
      I2 => \b_frac_07_reg_398[50]_i_8_n_0\,
      I3 => mul_58s_6ns_58_5_1_U4_n_86,
      I4 => \b_frac_07_reg_398[50]_i_9_n_0\,
      I5 => mul_58s_6ns_58_5_1_U4_n_85,
      O => \b_frac_07_reg_398[50]_i_3_n_0\
    );
\b_frac_07_reg_398[50]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => mul_58s_6ns_58_5_1_U4_n_42,
      I2 => mul_58s_6ns_58_5_1_U4_n_45,
      I3 => mul_58s_6ns_58_5_1_U4_n_49,
      I4 => mul_58s_6ns_58_5_1_U4_n_39,
      I5 => mul_58s_6ns_58_5_1_U4_n_88,
      O => \b_frac_07_reg_398[50]_i_4_n_0\
    );
\b_frac_07_reg_398[50]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[1]_i_9_n_0\,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => \b_frac_07_reg_398[49]_i_12_n_0\,
      I3 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[0]_i_4_n_0\,
      O => \b_frac_07_reg_398[50]_i_5_n_0\
    );
\b_frac_07_reg_398[50]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_110,
      I1 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_111,
      I4 => \x_val_read_reg_2435_reg_n_0_[6]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_112,
      O => \b_frac_07_reg_398[50]_i_6_n_0\
    );
\b_frac_07_reg_398[50]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_106,
      I1 => \x_val_read_reg_2435_reg_n_0_[8]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[10]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_107,
      I4 => \x_val_read_reg_2435_reg_n_0_[9]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_108,
      O => \b_frac_07_reg_398[50]_i_7_n_0\
    );
\b_frac_07_reg_398[50]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_103,
      I1 => data1(56),
      I2 => \x_val_read_reg_2435_reg_n_0_[4]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_104,
      I4 => data1(57),
      I5 => mul_58s_6ns_58_5_1_U4_n_105,
      O => \b_frac_07_reg_398[50]_i_8_n_0\
    );
\b_frac_07_reg_398[50]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001151B1F1"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_59,
      I2 => mul_58s_6ns_58_5_1_U4_n_93,
      I3 => \b_frac_07_reg_398[50]_i_10_n_0\,
      I4 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(50),
      I5 => \b_frac_07_reg_398[50]_i_11_n_0\,
      O => \b_frac_07_reg_398[50]_i_9_n_0\
    );
\b_frac_07_reg_398[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2EEE2"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[51]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \b_frac_07_reg_398[51]_i_2_n_0\,
      I3 => \b_frac_07_reg_398[51]_i_3_n_0\,
      I4 => \b_frac_07_reg_398[51]_i_4_n_0\,
      I5 => \b_frac_07_reg_398[51]_i_5_n_0\,
      O => \b_frac_07_reg_398[51]_i_1_n_0\
    );
\b_frac_07_reg_398[51]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30373F3730303030"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_94,
      I1 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(51),
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I4 => \x_val_read_reg_2435_reg_n_0_[18]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_55,
      O => \b_frac_07_reg_398[51]_i_11_n_0\
    );
\b_frac_07_reg_398[51]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_113,
      I1 => \x_val_read_reg_2435_reg_n_0_[12]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[14]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_114,
      I4 => mul_58s_6ns_58_5_1_U4_n_61,
      I5 => \x_val_read_reg_2435_reg_n_0_[13]\,
      O => \b_frac_07_reg_398[51]_i_12_n_0\
    );
\b_frac_07_reg_398[51]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_96,
      O => \b_frac_07_reg_398[51]_i_13_n_0\
    );
\b_frac_07_reg_398[51]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[6]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_100,
      O => \b_frac_07_reg_398[51]_i_14_n_0\
    );
\b_frac_07_reg_398[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_45,
      I1 => mul_58s_6ns_58_5_1_U4_n_87,
      I2 => \b_frac_07_reg_398[51]_i_6_n_0\,
      O => \b_frac_07_reg_398[51]_i_2_n_0\
    );
\b_frac_07_reg_398[51]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398[51]_i_7_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_7_n_0\,
      I2 => \b_frac_07_reg_398[51]_i_8_n_0\,
      I3 => \b_frac_07_reg_398[54]_i_10_n_0\,
      I4 => \b_frac_07_reg_398[51]_i_9_n_0\,
      O => \b_frac_07_reg_398[51]_i_3_n_0\
    );
\b_frac_07_reg_398[51]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEEEAAAE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I1 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_58,
      I4 => \b_frac_07_reg_398[51]_i_11_n_0\,
      I5 => \b_frac_07_reg_398[51]_i_12_n_0\,
      O => \b_frac_07_reg_398[51]_i_4_n_0\
    );
\b_frac_07_reg_398[51]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0E0F0"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_42,
      I1 => mul_58s_6ns_58_5_1_U4_n_39,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => mul_58s_6ns_58_5_1_U4_n_88,
      I4 => mul_58s_6ns_58_5_1_U4_n_45,
      O => \b_frac_07_reg_398[51]_i_5_n_0\
    );
\b_frac_07_reg_398[51]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => data23(57),
      I1 => mul_58s_6ns_58_5_1_U4_n_49,
      I2 => mul_58s_6ns_58_5_1_U4_n_50,
      I3 => data1(56),
      I4 => mul_58s_6ns_58_5_1_U4_n_46,
      I5 => data1(55),
      O => \b_frac_07_reg_398[51]_i_6_n_0\
    );
\b_frac_07_reg_398[51]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I1 => \b_frac_07_reg_398[54]_i_12_n_0\,
      I2 => \b_frac_07_reg_398[47]_i_7_n_0\,
      I3 => data1(57),
      I4 => \x_val_read_reg_2435_reg_n_0_[4]\,
      I5 => \b_frac_07_reg_398[51]_i_13_n_0\,
      O => \b_frac_07_reg_398[51]_i_7_n_0\
    );
\b_frac_07_reg_398[51]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F444F44"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2_n_0\,
      I1 => \x_val_read_reg_2435_reg_n_0_[11]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_115,
      I3 => \x_val_read_reg_2435_reg_n_0_[9]\,
      I4 => mul_58s_6ns_58_5_1_U4_n_116,
      I5 => \x_val_read_reg_2435_reg_n_0_[10]\,
      O => \b_frac_07_reg_398[51]_i_8_n_0\
    );
\b_frac_07_reg_398[51]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4FFFFFFFF"
    )
        port map (
      I0 => \b_frac_07_reg_398[54]_i_8_n_0\,
      I1 => \x_val_read_reg_2435_reg_n_0_[8]\,
      I2 => \b_frac_07_reg_398[51]_i_14_n_0\,
      I3 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I4 => \b_frac_07_reg_398[43]_i_6_n_0\,
      I5 => \b_frac_07_reg_398[42]_i_3_n_0\,
      O => \b_frac_07_reg_398[51]_i_9_n_0\
    );
\b_frac_07_reg_398[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC00AAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[52]\,
      I1 => \b_frac_07_reg_398[52]_i_2_n_0\,
      I2 => \b_frac_07_reg_398[52]_i_3_n_0\,
      I3 => \b_frac_07_reg_398[52]_i_4_n_0\,
      I4 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[52]_i_1_n_0\
    );
\b_frac_07_reg_398[52]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DD0DDD0DDD0D"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[13]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_113,
      I2 => \x_val_read_reg_2435_reg_n_0_[15]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_114,
      I4 => mul_58s_6ns_58_5_1_U4_n_61,
      I5 => \x_val_read_reg_2435_reg_n_0_[14]\,
      O => \b_frac_07_reg_398[52]_i_10_n_0\
    );
\b_frac_07_reg_398[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFEEFFEFFF"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_45,
      I1 => mul_58s_6ns_58_5_1_U4_n_42,
      I2 => mul_58s_6ns_58_5_1_U4_n_39,
      I3 => mul_58s_6ns_58_5_1_U4_n_88,
      I4 => \b_frac_07_reg_398[52]_i_5_n_0\,
      I5 => data23(57),
      O => \b_frac_07_reg_398[52]_i_2_n_0\
    );
\b_frac_07_reg_398[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFEFEFE"
    )
        port map (
      I0 => \b_frac_07_reg_398[52]_i_6_n_0\,
      I1 => \b_frac_07_reg_398[52]_i_7_n_0\,
      I2 => \b_frac_07_reg_398[52]_i_8_n_0\,
      I3 => mul_58s_6ns_58_5_1_U4_n_86,
      I4 => \b_frac_07_reg_398[52]_i_9_n_0\,
      I5 => mul_58s_6ns_58_5_1_U4_n_85,
      O => \b_frac_07_reg_398[52]_i_3_n_0\
    );
\b_frac_07_reg_398[52]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_88,
      I1 => mul_58s_6ns_58_5_1_U4_n_42,
      I2 => mul_58s_6ns_58_5_1_U4_n_45,
      O => \b_frac_07_reg_398[52]_i_4_n_0\
    );
\b_frac_07_reg_398[52]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_49,
      I1 => data1(55),
      I2 => mul_58s_6ns_58_5_1_U4_n_50,
      I3 => data1(57),
      I4 => mul_58s_6ns_58_5_1_U4_n_46,
      I5 => data1(56),
      O => \b_frac_07_reg_398[52]_i_5_n_0\
    );
\b_frac_07_reg_398[52]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_110,
      I1 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[9]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_111,
      I4 => \x_val_read_reg_2435_reg_n_0_[8]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_112,
      O => \b_frac_07_reg_398[52]_i_6_n_0\
    );
\b_frac_07_reg_398[52]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_106,
      I1 => \x_val_read_reg_2435_reg_n_0_[10]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[12]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_107,
      I4 => \x_val_read_reg_2435_reg_n_0_[11]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_108,
      O => \b_frac_07_reg_398[52]_i_7_n_0\
    );
\b_frac_07_reg_398[52]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_103,
      I1 => \x_val_read_reg_2435_reg_n_0_[4]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[6]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_104,
      I4 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_105,
      O => \b_frac_07_reg_398[52]_i_8_n_0\
    );
\b_frac_07_reg_398[52]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020222028A02AA"
    )
        port map (
      I0 => \b_frac_07_reg_398[52]_i_10_n_0\,
      I1 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I2 => mul_58s_6ns_58_5_1_U4_n_57,
      I3 => mul_58s_6ns_58_5_1_U4_n_70,
      I4 => mul_58s_6ns_58_5_1_U4_n_71,
      I5 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(52),
      O => \b_frac_07_reg_398[52]_i_9_n_0\
    );
\b_frac_07_reg_398[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFC0000AAAAAAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[53]\,
      I1 => \b_frac_07_reg_398[53]_i_2_n_0\,
      I2 => \b_frac_07_reg_398[53]_i_3_n_0\,
      I3 => \b_frac_07_reg_398[53]_i_4_n_0\,
      I4 => \b_frac_07_reg_398[53]_i_5_n_0\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \b_frac_07_reg_398[53]_i_1_n_0\
    );
\b_frac_07_reg_398[53]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22302200"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[12]\,
      I1 => \b_frac_07_reg_398[40]_i_8_n_0\,
      I2 => \select_ln923_9_reg_2520_reg_n_0_[0]\,
      I3 => \select_ln923_8_reg_2516_reg_n_0_[0]\,
      I4 => \x_val_read_reg_2435_reg_n_0_[11]\,
      O => \b_frac_07_reg_398[53]_i_10_n_0\
    );
\b_frac_07_reg_398[53]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_49,
      I1 => data1(56),
      I2 => mul_58s_6ns_58_5_1_U4_n_50,
      I3 => \x_val_read_reg_2435_reg_n_0_[4]\,
      I4 => mul_58s_6ns_58_5_1_U4_n_46,
      I5 => data1(57),
      O => \b_frac_07_reg_398[53]_i_11_n_0\
    );
\b_frac_07_reg_398[53]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30373F3730303030"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_94,
      I1 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(53),
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I4 => \x_val_read_reg_2435_reg_n_0_[20]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_55,
      O => \b_frac_07_reg_398[53]_i_13_n_0\
    );
\b_frac_07_reg_398[53]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_113,
      I1 => \x_val_read_reg_2435_reg_n_0_[14]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[16]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_114,
      I4 => mul_58s_6ns_58_5_1_U4_n_61,
      I5 => \x_val_read_reg_2435_reg_n_0_[15]\,
      O => \b_frac_07_reg_398[53]_i_14_n_0\
    );
\b_frac_07_reg_398[53]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[8]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_100,
      O => \b_frac_07_reg_398[53]_i_15_n_0\
    );
\b_frac_07_reg_398[53]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_45,
      I1 => \b_frac_07_reg_398[53]_i_6_n_0\,
      O => \b_frac_07_reg_398[53]_i_2_n_0\
    );
\b_frac_07_reg_398[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540554000005540"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      I1 => \b_frac_07_reg_398[54]_i_12_n_0\,
      I2 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I3 => \b_frac_07_reg_398[53]_i_7_n_0\,
      I4 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      I5 => \b_frac_07_reg_398[53]_i_8_n_0\,
      O => \b_frac_07_reg_398[53]_i_3_n_0\
    );
\b_frac_07_reg_398[53]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398[53]_i_9_n_0\,
      I1 => \b_frac_07_reg_398[53]_i_10_n_0\,
      I2 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2_n_0\,
      I3 => \x_val_read_reg_2435_reg_n_0_[13]\,
      I4 => \b_frac_07_reg_398[54]_i_10_n_0\,
      O => \b_frac_07_reg_398[53]_i_4_n_0\
    );
\b_frac_07_reg_398[53]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_88,
      I1 => mul_58s_6ns_58_5_1_U4_n_45,
      O => \b_frac_07_reg_398[53]_i_5_n_0\
    );
\b_frac_07_reg_398[53]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFFCCFF0FFF"
    )
        port map (
      I0 => data23(57),
      I1 => data1(55),
      I2 => \b_frac_07_reg_398[53]_i_11_n_0\,
      I3 => mul_58s_6ns_58_5_1_U4_n_88,
      I4 => mul_58s_6ns_58_5_1_U4_n_39,
      I5 => mul_58s_6ns_58_5_1_U4_n_42,
      O => \b_frac_07_reg_398[53]_i_6_n_0\
    );
\b_frac_07_reg_398[53]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F4F7F4FFFFF7F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_97,
      I1 => mul_58s_6ns_58_5_1_U4_n_98,
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I4 => \x_val_read_reg_2435_reg_n_0_[6]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_96,
      O => \b_frac_07_reg_398[53]_i_7_n_0\
    );
\b_frac_07_reg_398[53]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF0E"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_52,
      I2 => \b_frac_07_reg_398[53]_i_13_n_0\,
      I3 => \b_frac_07_reg_398[53]_i_14_n_0\,
      O => \b_frac_07_reg_398[53]_i_8_n_0\
    );
\b_frac_07_reg_398[53]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D000D000D00"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[10]\,
      I1 => \b_frac_07_reg_398[54]_i_8_n_0\,
      I2 => \b_frac_07_reg_398[53]_i_15_n_0\,
      I3 => \b_frac_07_reg_398[42]_i_3_n_0\,
      I4 => \b_frac_07_reg_398[43]_i_6_n_0\,
      I5 => \x_val_read_reg_2435_reg_n_0_[9]\,
      O => \b_frac_07_reg_398[53]_i_9_n_0\
    );
\b_frac_07_reg_398[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAACCFCAAAA"
    )
        port map (
      I0 => \b_frac_07_reg_398_reg_n_0_[54]\,
      I1 => \b_frac_07_reg_398[54]_i_2_n_0\,
      I2 => \b_frac_07_reg_398[54]_i_3_n_0\,
      I3 => \b_frac_07_reg_398[54]_i_4_n_0\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => mul_58s_6ns_58_5_1_U4_n_45,
      O => \b_frac_07_reg_398[54]_i_1_n_0\
    );
\b_frac_07_reg_398[54]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111151155555555"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_116,
      I2 => mul_58s_6ns_58_5_1_U4_n_54,
      I3 => \select_ln923_7_reg_2512_reg_n_0_[0]\,
      I4 => mul_58s_6ns_58_5_1_U4_n_53,
      I5 => mul_58s_6ns_58_5_1_U4_n_115,
      O => \b_frac_07_reg_398[54]_i_10_n_0\
    );
\b_frac_07_reg_398[54]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEEF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[4]_i_3_n_0\,
      I1 => \b_frac_07_reg_398[54]_i_14_n_0\,
      I2 => mul_58s_6ns_58_5_1_U4_n_55,
      I3 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I4 => mul_58s_6ns_58_5_1_U4_n_95,
      I5 => \b_frac_07_reg_398[54]_i_15_n_0\,
      O => \b_frac_07_reg_398[54]_i_11_n_0\
    );
\b_frac_07_reg_398[54]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_44,
      I2 => \select_ln923_13_reg_2536_reg_n_0_[0]\,
      I3 => \select_ln923_8_reg_2516_reg_n_0_[0]\,
      I4 => \b_frac_07_reg_398[40]_i_8_n_0\,
      O => \b_frac_07_reg_398[54]_i_12_n_0\
    );
\b_frac_07_reg_398[54]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F4F7F4FFFFF7F4"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_97,
      I1 => mul_58s_6ns_58_5_1_U4_n_98,
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => \x_val_read_reg_2435_reg_n_0_[6]\,
      I4 => \x_val_read_reg_2435_reg_n_0_[7]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_96,
      O => \b_frac_07_reg_398[54]_i_13_n_0\
    );
\b_frac_07_reg_398[54]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30373F3730303030"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_94,
      I1 => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(54),
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => \select_ln923_reg_2484_reg_n_0_[0]\,
      I4 => \x_val_read_reg_2435_reg_n_0_[21]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_55,
      O => \b_frac_07_reg_398[54]_i_14_n_0\
    );
\b_frac_07_reg_398[54]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888F"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[16]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_61,
      I2 => \b_frac_07_reg_398[54]_i_16_n_0\,
      I3 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      O => \b_frac_07_reg_398[54]_i_15_n_0\
    );
\b_frac_07_reg_398[54]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33FF337FFFFFFF7F"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[15]\,
      I1 => mul_58s_6ns_58_5_1_U4_n_63,
      I2 => \select_ln923_6_reg_2508_reg_n_0_[0]\,
      I3 => \select_ln923_4_reg_2500_reg_n_0_[0]\,
      I4 => \select_ln923_5_reg_2504_reg_n_0_[0]\,
      I5 => \x_val_read_reg_2435_reg_n_0_[17]\,
      O => \b_frac_07_reg_398[54]_i_16_n_0\
    );
\b_frac_07_reg_398[54]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \b_frac_07_reg_398[54]_i_5_n_0\,
      I1 => \b_frac_07_reg_398[54]_i_6_n_0\,
      I2 => mul_58s_6ns_58_5_1_U4_n_87,
      O => \b_frac_07_reg_398[54]_i_2_n_0\
    );
\b_frac_07_reg_398[54]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE00AEAE"
    )
        port map (
      I0 => \b_frac_07_reg_398[54]_i_7_n_0\,
      I1 => \x_val_read_reg_2435_reg_n_0_[11]\,
      I2 => \b_frac_07_reg_398[54]_i_8_n_0\,
      I3 => \b_frac_07_reg_398[54]_i_9_n_0\,
      I4 => \b_frac_07_reg_398[54]_i_10_n_0\,
      O => \b_frac_07_reg_398[54]_i_3_n_0\
    );
\b_frac_07_reg_398[54]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_3_n_0\,
      I1 => \b_frac_07_reg_398[54]_i_11_n_0\,
      I2 => \b_frac_07_reg_398[54]_i_12_n_0\,
      I3 => \x_val_read_reg_2435_reg_n_0_[8]\,
      I4 => \b_frac_07_reg_398[54]_i_13_n_0\,
      I5 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_2_n_0\,
      O => \b_frac_07_reg_398[54]_i_4_n_0\
    );
\b_frac_07_reg_398[54]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_88,
      I1 => data23(57),
      I2 => mul_58s_6ns_58_5_1_U4_n_39,
      I3 => data1(56),
      I4 => mul_58s_6ns_58_5_1_U4_n_42,
      I5 => data1(55),
      O => \b_frac_07_reg_398[54]_i_5_n_0\
    );
\b_frac_07_reg_398[54]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => mul_58s_6ns_58_5_1_U4_n_49,
      I1 => data1(57),
      I2 => mul_58s_6ns_58_5_1_U4_n_50,
      I3 => \x_val_read_reg_2435_reg_n_0_[5]\,
      I4 => mul_58s_6ns_58_5_1_U4_n_46,
      I5 => \x_val_read_reg_2435_reg_n_0_[4]\,
      O => \b_frac_07_reg_398[54]_i_6_n_0\
    );
\b_frac_07_reg_398[54]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8FFF8F8"
    )
        port map (
      I0 => \x_val_read_reg_2435_reg_n_0_[10]\,
      I1 => \b_frac_07_reg_398[43]_i_6_n_0\,
      I2 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_101,
      I4 => mul_58s_6ns_58_5_1_U4_n_100,
      I5 => \x_val_read_reg_2435_reg_n_0_[9]\,
      O => \b_frac_07_reg_398[54]_i_7_n_0\
    );
\b_frac_07_reg_398[54]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      I1 => \select_ln923_9_reg_2520_reg_n_0_[0]\,
      I2 => \select_ln923_8_reg_2516_reg_n_0_[0]\,
      I3 => \select_ln923_10_reg_2524_reg_n_0_[0]\,
      I4 => \b_frac_07_reg_398[40]_i_8_n_0\,
      O => \b_frac_07_reg_398[54]_i_8_n_0\
    );
\b_frac_07_reg_398[54]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[3]_i_2_n_0\,
      I1 => \x_val_read_reg_2435_reg_n_0_[14]\,
      I2 => \x_val_read_reg_2435_reg_n_0_[12]\,
      I3 => mul_58s_6ns_58_5_1_U4_n_115,
      I4 => \x_val_read_reg_2435_reg_n_0_[13]\,
      I5 => mul_58s_6ns_58_5_1_U4_n_116,
      O => \b_frac_07_reg_398[54]_i_9_n_0\
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[34]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(34),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[35]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(35),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[36]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(36),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[37]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(37),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[38]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(38),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[39]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(39),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[40]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(40),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[41]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(41),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[42]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(42),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[43]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(43),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[44]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(44),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[45]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(45),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[46]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(46),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[47]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(47),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[48]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(48),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[49]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(49),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[50]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(50),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[51]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(51),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[52]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(52),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[53]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(53),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[54]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(54),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[55]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(55),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[56]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(56),
      R => '0'
    );
\b_frac_07_reg_398_pp0_iter2_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398_reg_n_0_[57]\,
      Q => b_frac_07_reg_398_pp0_iter2_reg(57),
      R => '0'
    );
\b_frac_07_reg_398_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_58s_6ns_58_5_1_U4_n_0,
      Q => \b_frac_07_reg_398_reg_n_0_[30]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[31]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[31]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[32]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[32]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[33]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[33]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[34]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[34]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[35]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[35]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[36]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[36]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[37]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[37]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[38]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[38]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[39]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[39]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[40]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[40]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[41]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[41]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[42]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[42]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[43]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[43]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[44]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[44]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[45]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[45]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[46]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[46]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[47]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[47]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[48]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[48]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[49]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[49]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[50]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[50]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[51]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[51]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[52]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[52]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[53]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[53]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_frac_07_reg_398[54]_i_1_n_0\,
      Q => \b_frac_07_reg_398_reg_n_0_[54]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => mul_58s_6ns_58_5_1_U4_n_74,
      Q => \b_frac_07_reg_398_reg_n_0_[55]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => mul_58s_6ns_58_5_1_U4_n_76,
      Q => \b_frac_07_reg_398_reg_n_0_[56]\,
      R => '0'
    );
\b_frac_07_reg_398_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => mul_58s_6ns_58_5_1_U4_n_66,
      Q => \b_frac_07_reg_398_reg_n_0_[57]\,
      R => '0'
    );
\b_frac_26_reg_2585_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(0),
      Q => data23(57),
      R => '0'
    );
\buff0_reg__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg__0_i_2_n_0\,
      CO(3) => \buff0_reg__0_i_1_n_0\,
      CO(2) => \buff0_reg__0_i_1_n_1\,
      CO(1) => \buff0_reg__0_i_1_n_2\,
      CO(0) => \buff0_reg__0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_i_5_n_0\,
      DI(2) => \buff0_reg__0_i_6_n_0\,
      DI(1) => \buff0_reg__0_i_7_n_0\,
      DI(0) => \buff0_reg__0_i_8_n_0\,
      O(3 downto 0) => log_base_fu_2393_p2(15 downto 12),
      S(3) => \buff0_reg__0_i_9_n_0\,
      S(2) => \buff0_reg__0_i_10_n_0\,
      S(1) => \buff0_reg__0_i_11_n_0\,
      S(0) => \buff0_reg__0_i_12_n_0\
    );
\buff0_reg__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(14),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(14),
      I2 => add_ln964_1_reg_2732(14),
      I3 => \buff0_reg__0_i_6_n_0\,
      O => \buff0_reg__0_i_10_n_0\
    );
\buff0_reg__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(13),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(13),
      I2 => add_ln964_1_reg_2732(13),
      I3 => \buff0_reg__0_i_7_n_0\,
      O => \buff0_reg__0_i_11_n_0\
    );
\buff0_reg__0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(12),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(12),
      I2 => add_ln964_1_reg_2732(12),
      I3 => \buff0_reg__0_i_8_n_0\,
      O => \buff0_reg__0_i_12_n_0\
    );
\buff0_reg__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(10),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(10),
      I2 => add_ln964_1_reg_2732(10),
      O => \buff0_reg__0_i_13_n_0\
    );
\buff0_reg__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(9),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(9),
      I2 => add_ln964_1_reg_2732(9),
      O => \buff0_reg__0_i_14_n_0\
    );
\buff0_reg__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(8),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(8),
      I2 => add_ln964_1_reg_2732(8),
      O => \buff0_reg__0_i_15_n_0\
    );
\buff0_reg__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(7),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(7),
      I2 => add_ln964_1_reg_2732(7),
      O => \buff0_reg__0_i_16_n_0\
    );
\buff0_reg__0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(11),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(11),
      I2 => add_ln964_1_reg_2732(11),
      I3 => \buff0_reg__0_i_13_n_0\,
      O => \buff0_reg__0_i_17_n_0\
    );
\buff0_reg__0_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(10),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(10),
      I2 => add_ln964_1_reg_2732(10),
      I3 => \buff0_reg__0_i_14_n_0\,
      O => \buff0_reg__0_i_18_n_0\
    );
\buff0_reg__0_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(9),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(9),
      I2 => add_ln964_1_reg_2732(9),
      I3 => \buff0_reg__0_i_15_n_0\,
      O => \buff0_reg__0_i_19_n_0\
    );
\buff0_reg__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg__0_i_3_n_0\,
      CO(3) => \buff0_reg__0_i_2_n_0\,
      CO(2) => \buff0_reg__0_i_2_n_1\,
      CO(1) => \buff0_reg__0_i_2_n_2\,
      CO(0) => \buff0_reg__0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_i_13_n_0\,
      DI(2) => \buff0_reg__0_i_14_n_0\,
      DI(1) => \buff0_reg__0_i_15_n_0\,
      DI(0) => \buff0_reg__0_i_16_n_0\,
      O(3 downto 0) => log_base_fu_2393_p2(11 downto 8),
      S(3) => \buff0_reg__0_i_17_n_0\,
      S(2) => \buff0_reg__0_i_18_n_0\,
      S(1) => \buff0_reg__0_i_19_n_0\,
      S(0) => \buff0_reg__0_i_20_n_0\
    );
\buff0_reg__0_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(8),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(8),
      I2 => add_ln964_1_reg_2732(8),
      I3 => \buff0_reg__0_i_16_n_0\,
      O => \buff0_reg__0_i_20_n_0\
    );
\buff0_reg__0_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(6),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(6),
      I2 => add_ln964_1_reg_2732(6),
      O => \buff0_reg__0_i_21_n_0\
    );
\buff0_reg__0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(5),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(5),
      I2 => add_ln964_1_reg_2732(5),
      O => \buff0_reg__0_i_22_n_0\
    );
\buff0_reg__0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(4),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(4),
      I2 => add_ln964_1_reg_2732(4),
      O => \buff0_reg__0_i_23_n_0\
    );
\buff0_reg__0_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(3),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(3),
      I2 => add_ln964_1_reg_2732(3),
      O => \buff0_reg__0_i_24_n_0\
    );
\buff0_reg__0_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(7),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(7),
      I2 => add_ln964_1_reg_2732(7),
      I3 => \buff0_reg__0_i_21_n_0\,
      O => \buff0_reg__0_i_25_n_0\
    );
\buff0_reg__0_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(6),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(6),
      I2 => add_ln964_1_reg_2732(6),
      I3 => \buff0_reg__0_i_22_n_0\,
      O => \buff0_reg__0_i_26_n_0\
    );
\buff0_reg__0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(5),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(5),
      I2 => add_ln964_1_reg_2732(5),
      I3 => \buff0_reg__0_i_23_n_0\,
      O => \buff0_reg__0_i_27_n_0\
    );
\buff0_reg__0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(4),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(4),
      I2 => add_ln964_1_reg_2732(4),
      I3 => \buff0_reg__0_i_24_n_0\,
      O => \buff0_reg__0_i_28_n_0\
    );
\buff0_reg__0_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(2),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(2),
      I2 => add_ln964_1_reg_2732(2),
      O => \buff0_reg__0_i_29_n_0\
    );
\buff0_reg__0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg__0_i_4_n_0\,
      CO(3) => \buff0_reg__0_i_3_n_0\,
      CO(2) => \buff0_reg__0_i_3_n_1\,
      CO(1) => \buff0_reg__0_i_3_n_2\,
      CO(0) => \buff0_reg__0_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_i_21_n_0\,
      DI(2) => \buff0_reg__0_i_22_n_0\,
      DI(1) => \buff0_reg__0_i_23_n_0\,
      DI(0) => \buff0_reg__0_i_24_n_0\,
      O(3 downto 0) => log_base_fu_2393_p2(7 downto 4),
      S(3) => \buff0_reg__0_i_25_n_0\,
      S(2) => \buff0_reg__0_i_26_n_0\,
      S(1) => \buff0_reg__0_i_27_n_0\,
      S(0) => \buff0_reg__0_i_28_n_0\
    );
\buff0_reg__0_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(1),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(1),
      I2 => add_ln964_1_reg_2732(1),
      O => \buff0_reg__0_i_30_n_0\
    );
\buff0_reg__0_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(0),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(0),
      I2 => add_ln964_1_reg_2732(0),
      O => \buff0_reg__0_i_31_n_0\
    );
\buff0_reg__0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(3),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(3),
      I2 => add_ln964_1_reg_2732(3),
      I3 => \buff0_reg__0_i_29_n_0\,
      O => \buff0_reg__0_i_32_n_0\
    );
\buff0_reg__0_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(2),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(2),
      I2 => add_ln964_1_reg_2732(2),
      I3 => \buff0_reg__0_i_30_n_0\,
      O => \buff0_reg__0_i_33_n_0\
    );
\buff0_reg__0_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(1),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(1),
      I2 => add_ln964_1_reg_2732(1),
      I3 => \buff0_reg__0_i_31_n_0\,
      O => \buff0_reg__0_i_34_n_0\
    );
\buff0_reg__0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(0),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(0),
      I2 => add_ln964_1_reg_2732(0),
      O => \buff0_reg__0_i_35_n_0\
    );
\buff0_reg__0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg__0_i_4_n_0\,
      CO(2) => \buff0_reg__0_i_4_n_1\,
      CO(1) => \buff0_reg__0_i_4_n_2\,
      CO(0) => \buff0_reg__0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg__0_i_29_n_0\,
      DI(2) => \buff0_reg__0_i_30_n_0\,
      DI(1) => \buff0_reg__0_i_31_n_0\,
      DI(0) => '0',
      O(3 downto 0) => log_base_fu_2393_p2(3 downto 0),
      S(3) => \buff0_reg__0_i_32_n_0\,
      S(2) => \buff0_reg__0_i_33_n_0\,
      S(1) => \buff0_reg__0_i_34_n_0\,
      S(0) => \buff0_reg__0_i_35_n_0\
    );
\buff0_reg__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(14),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(14),
      I2 => add_ln964_1_reg_2732(14),
      O => \buff0_reg__0_i_5_n_0\
    );
\buff0_reg__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(13),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(13),
      I2 => add_ln964_1_reg_2732(13),
      O => \buff0_reg__0_i_6_n_0\
    );
\buff0_reg__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(12),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(12),
      I2 => add_ln964_1_reg_2732(12),
      O => \buff0_reg__0_i_7_n_0\
    );
\buff0_reg__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(11),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(11),
      I2 => add_ln964_1_reg_2732(11),
      O => \buff0_reg__0_i_8_n_0\
    );
\buff0_reg__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(15),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(15),
      I2 => add_ln964_1_reg_2732(15),
      I3 => \buff0_reg__0_i_5_n_0\,
      O => \buff0_reg__0_i_9_n_0\
    );
\icmp_ln899_reg_2462[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(11),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(10),
      O => \icmp_ln899_reg_2462[0]_i_10_n_0\
    );
\icmp_ln899_reg_2462[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(9),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(8),
      O => \icmp_ln899_reg_2462[0]_i_11_n_0\
    );
\icmp_ln899_reg_2462[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(0),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(1),
      O => \icmp_ln899_reg_2462[0]_i_12_n_0\
    );
\icmp_ln899_reg_2462[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(7),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(6),
      O => \icmp_ln899_reg_2462[0]_i_13_n_0\
    );
\icmp_ln899_reg_2462[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(5),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(4),
      O => \icmp_ln899_reg_2462[0]_i_14_n_0\
    );
\icmp_ln899_reg_2462[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(3),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(2),
      O => \icmp_ln899_reg_2462[0]_i_15_n_0\
    );
\icmp_ln899_reg_2462[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(0),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(1),
      O => \icmp_ln899_reg_2462[0]_i_16_n_0\
    );
\icmp_ln899_reg_2462[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(23),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(22),
      O => \icmp_ln899_reg_2462[0]_i_3_n_0\
    );
\icmp_ln899_reg_2462[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(21),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(20),
      O => \icmp_ln899_reg_2462[0]_i_4_n_0\
    );
\icmp_ln899_reg_2462[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(19),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(18),
      O => \icmp_ln899_reg_2462[0]_i_5_n_0\
    );
\icmp_ln899_reg_2462[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(17),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(16),
      O => \icmp_ln899_reg_2462[0]_i_6_n_0\
    );
\icmp_ln899_reg_2462[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(15),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(14),
      O => \icmp_ln899_reg_2462[0]_i_8_n_0\
    );
\icmp_ln899_reg_2462[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(13),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(12),
      O => \icmp_ln899_reg_2462[0]_i_9_n_0\
    );
\icmp_ln899_reg_2462_pp0_iter18_reg_reg[0]_srl18\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => ap_clk,
      D => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      Q => \icmp_ln899_reg_2462_pp0_iter18_reg_reg[0]_srl18_n_0\,
      Q31 => \NLW_icmp_ln899_reg_2462_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED\
    );
\icmp_ln899_reg_2462_pp0_iter19_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln899_reg_2462_pp0_iter18_reg_reg[0]_srl18_n_0\,
      Q => icmp_ln899_reg_2462_pp0_iter19_reg,
      R => '0'
    );
\icmp_ln899_reg_2462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln899_reg_2462_reg[0]_i_1_n_0\,
      Q => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln899_reg_2462_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_reg_2462_reg[0]_i_2_n_0\,
      CO(3) => \icmp_ln899_reg_2462_reg[0]_i_1_n_0\,
      CO(2) => \icmp_ln899_reg_2462_reg[0]_i_1_n_1\,
      CO(1) => \icmp_ln899_reg_2462_reg[0]_i_1_n_2\,
      CO(0) => \icmp_ln899_reg_2462_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln899_reg_2462_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_reg_2462[0]_i_3_n_0\,
      S(2) => \icmp_ln899_reg_2462[0]_i_4_n_0\,
      S(1) => \icmp_ln899_reg_2462[0]_i_5_n_0\,
      S(0) => \icmp_ln899_reg_2462[0]_i_6_n_0\
    );
\icmp_ln899_reg_2462_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_reg_2462_reg[0]_i_7_n_0\,
      CO(3) => \icmp_ln899_reg_2462_reg[0]_i_2_n_0\,
      CO(2) => \icmp_ln899_reg_2462_reg[0]_i_2_n_1\,
      CO(1) => \icmp_ln899_reg_2462_reg[0]_i_2_n_2\,
      CO(0) => \icmp_ln899_reg_2462_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln899_reg_2462_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_reg_2462[0]_i_8_n_0\,
      S(2) => \icmp_ln899_reg_2462[0]_i_9_n_0\,
      S(1) => \icmp_ln899_reg_2462[0]_i_10_n_0\,
      S(0) => \icmp_ln899_reg_2462[0]_i_11_n_0\
    );
\icmp_ln899_reg_2462_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_reg_2462_reg[0]_i_7_n_0\,
      CO(2) => \icmp_ln899_reg_2462_reg[0]_i_7_n_1\,
      CO(1) => \icmp_ln899_reg_2462_reg[0]_i_7_n_2\,
      CO(0) => \icmp_ln899_reg_2462_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_reg_2462[0]_i_12_n_0\,
      O(3 downto 0) => \NLW_icmp_ln899_reg_2462_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_reg_2462[0]_i_13_n_0\,
      S(2) => \icmp_ln899_reg_2462[0]_i_14_n_0\,
      S(1) => \icmp_ln899_reg_2462[0]_i_15_n_0\,
      S(0) => \icmp_ln899_reg_2462[0]_i_16_n_0\
    );
\icmp_ln923_25_reg_2581[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(1),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(0),
      O => icmp_ln923_25_fu_1750_p2
    );
\icmp_ln923_25_reg_2581_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln923_25_fu_1750_p2,
      Q => icmp_ln923_25_reg_2581,
      R => '0'
    );
log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U: entity work.dbfs_converter_0_dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud
     port map (
      DI(0) => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U_n_36,
      Q(1 downto 0) => add_ln964_1_reg_2732(31 downto 30),
      S(0) => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U_n_0,
      a_reg_2628_pp0_iter14_reg(3 downto 0) => a_reg_2628_pp0_iter14_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(32 downto 0) => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(32 downto 0),
      log_sum_reg_2618_pp0_iter15_reg(4 downto 0) => log_sum_reg_2618_pp0_iter15_reg(34 downto 30),
      \log_sum_reg_2618_pp0_iter15_reg_reg[33]\(1) => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U_n_34,
      \log_sum_reg_2618_pp0_iter15_reg_reg[33]\(0) => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U_n_35
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[0]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_15,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[0]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[10]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_5,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[10]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[11]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_4,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[11]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[12]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_3,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[12]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[13]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_2,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[13]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[14]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_1,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[14]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[15]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_0,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[15]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[16]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_33,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[16]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[17]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_32,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[17]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[18]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_31,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[18]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[19]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_30,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[19]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[1]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_14,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[1]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[20]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_29,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[20]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[21]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_28,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[21]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[22]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_27,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[22]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[23]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_26,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[23]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[24]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_25,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[24]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[25]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_24,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[25]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[26]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_23,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[26]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[27]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_22,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[27]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[28]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_21,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[28]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[29]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_20,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[29]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[2]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_13,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[2]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[30]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_19,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[30]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[31]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_18,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[31]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[32]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_17,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[32]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[33]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_16,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[33]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[34]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_35,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[34]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[35]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_34,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[35]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[36]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_1_n_15,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[36]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[3]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_12,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[3]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[4]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_11,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[4]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[5]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_10,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[5]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[6]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_9,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[6]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[7]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_8,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[7]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[8]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_7,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[8]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter14_reg_reg[9]_srl12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => zext_ln946_reg_2598_reg_0_n_6,
      Q => \log_sum_reg_2618_pp0_iter14_reg_reg[9]_srl12_n_0\
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[0]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(0),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[10]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(10),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[11]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(11),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[12]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(12),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[13]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(13),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[14]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(14),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[15]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(15),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[16]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(16),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[17]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(17),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[18]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(18),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[19]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(19),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[1]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(1),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[20]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(20),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[21]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(21),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[22]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(22),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[23]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(23),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[24]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(24),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[25]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(25),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[26]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(26),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[27]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(27),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[28]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(28),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[29]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(29),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[2]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(2),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[30]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(30),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[31]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(31),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[32]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(32),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[33]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(33),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[34]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(34),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[35]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(35),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[36]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(36),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[3]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(3),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[4]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(4),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[5]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(5),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[6]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(6),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[7]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(7),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[8]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(8),
      R => '0'
    );
\log_sum_reg_2618_pp0_iter15_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \log_sum_reg_2618_pp0_iter14_reg_reg[9]_srl12_n_0\,
      Q => log_sum_reg_2618_pp0_iter15_reg(9),
      R => '0'
    );
lshr_ln_reg_2722_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 14) => B"0000000000000000",
      A(13 downto 0) => sub_ln158_1_fu_2284_p2(38 downto 25),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_lshr_ln_reg_2722_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 14) => B"0000",
      B(13 downto 0) => sub_ln158_1_fu_2284_p2(38 downto 25),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_lshr_ln_reg_2722_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_lshr_ln_reg_2722_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_lshr_ln_reg_2722_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_lshr_ln_reg_2722_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_lshr_ln_reg_2722_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_lshr_ln_reg_2722_reg_P_UNCONNECTED(47 downto 28),
      P(27) => lshr_ln_reg_2722_reg_n_78,
      P(26) => lshr_ln_reg_2722_reg_n_79,
      P(25) => lshr_ln_reg_2722_reg_n_80,
      P(24) => lshr_ln_reg_2722_reg_n_81,
      P(23) => lshr_ln_reg_2722_reg_n_82,
      P(22) => lshr_ln_reg_2722_reg_n_83,
      P(21) => lshr_ln_reg_2722_reg_n_84,
      P(20) => lshr_ln_reg_2722_reg_n_85,
      P(19) => lshr_ln_reg_2722_reg_n_86,
      P(18) => lshr_ln_reg_2722_reg_n_87,
      P(17) => lshr_ln_reg_2722_reg_n_88,
      P(16) => lshr_ln_reg_2722_reg_n_89,
      P(15) => lshr_ln_reg_2722_reg_n_90,
      P(14) => lshr_ln_reg_2722_reg_n_91,
      P(13) => lshr_ln_reg_2722_reg_n_92,
      P(12) => lshr_ln_reg_2722_reg_n_93,
      P(11) => lshr_ln_reg_2722_reg_n_94,
      P(10) => lshr_ln_reg_2722_reg_n_95,
      P(9) => lshr_ln_reg_2722_reg_n_96,
      P(8) => lshr_ln_reg_2722_reg_n_97,
      P(7) => lshr_ln_reg_2722_reg_n_98,
      P(6) => lshr_ln_reg_2722_reg_n_99,
      P(5) => lshr_ln_reg_2722_reg_n_100,
      P(4) => lshr_ln_reg_2722_reg_n_101,
      P(3) => lshr_ln_reg_2722_reg_n_102,
      P(2) => lshr_ln_reg_2722_reg_n_103,
      P(1) => lshr_ln_reg_2722_reg_n_104,
      P(0) => lshr_ln_reg_2722_reg_n_105,
      PATTERNBDETECT => NLW_lshr_ln_reg_2722_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_lshr_ln_reg_2722_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_lshr_ln_reg_2722_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_lshr_ln_reg_2722_reg_UNDERFLOW_UNCONNECTED
    );
lshr_ln_reg_2722_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => lshr_ln_reg_2722_reg_i_2_n_0,
      CO(3 downto 2) => NLW_lshr_ln_reg_2722_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => sub_ln158_1_fu_2284_p2(38),
      CO(0) => NLW_lshr_ln_reg_2722_reg_i_1_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln158_4_fu_2259_p1(37),
      O(3 downto 1) => NLW_lshr_ln_reg_2722_reg_i_1_O_UNCONNECTED(3 downto 1),
      O(0) => sub_ln158_1_fu_2284_p2(37),
      S(3 downto 1) => B"001",
      S(0) => lshr_ln_reg_2722_reg_i_5_n_0
    );
lshr_ln_reg_2722_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_88,
      I1 => zext_ln158_4_fu_2259_p1(35),
      I2 => mul_ln158_1_reg_2702_reg_n_87,
      I3 => zext_ln158_4_fu_2259_p1(36),
      O => lshr_ln_reg_2722_reg_i_10_n_0
    );
lshr_ln_reg_2722_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_89,
      I1 => zext_ln158_4_fu_2259_p1(34),
      I2 => mul_ln158_1_reg_2702_reg_n_88,
      I3 => zext_ln158_4_fu_2259_p1(35),
      O => lshr_ln_reg_2722_reg_i_11_n_0
    );
lshr_ln_reg_2722_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_90,
      I1 => zext_ln158_4_fu_2259_p1(33),
      I2 => mul_ln158_1_reg_2702_reg_n_89,
      I3 => zext_ln158_4_fu_2259_p1(34),
      O => lshr_ln_reg_2722_reg_i_12_n_0
    );
lshr_ln_reg_2722_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_91,
      I1 => zext_ln158_4_fu_2259_p1(32),
      I2 => mul_ln158_1_reg_2702_reg_n_90,
      I3 => zext_ln158_4_fu_2259_p1(33),
      O => lshr_ln_reg_2722_reg_i_13_n_0
    );
lshr_ln_reg_2722_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(31),
      I1 => mul_ln158_1_reg_2702_reg_n_92,
      O => lshr_ln_reg_2722_reg_i_14_n_0
    );
lshr_ln_reg_2722_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(30),
      I1 => mul_ln158_1_reg_2702_reg_n_93,
      O => lshr_ln_reg_2722_reg_i_15_n_0
    );
lshr_ln_reg_2722_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_94,
      I1 => zext_ln158_5_fu_2263_p1(29),
      I2 => zext_ln158_4_fu_2259_p1(29),
      O => lshr_ln_reg_2722_reg_i_16_n_0
    );
lshr_ln_reg_2722_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_95,
      I1 => zext_ln158_5_fu_2263_p1(28),
      I2 => zext_ln158_4_fu_2259_p1(28),
      O => lshr_ln_reg_2722_reg_i_17_n_0
    );
lshr_ln_reg_2722_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_92,
      I1 => zext_ln158_4_fu_2259_p1(31),
      I2 => mul_ln158_1_reg_2702_reg_n_91,
      I3 => zext_ln158_4_fu_2259_p1(32),
      O => lshr_ln_reg_2722_reg_i_18_n_0
    );
lshr_ln_reg_2722_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_93,
      I1 => zext_ln158_4_fu_2259_p1(30),
      I2 => mul_ln158_1_reg_2702_reg_n_92,
      I3 => zext_ln158_4_fu_2259_p1(31),
      O => lshr_ln_reg_2722_reg_i_19_n_0
    );
lshr_ln_reg_2722_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => lshr_ln_reg_2722_reg_i_3_n_0,
      CO(3) => lshr_ln_reg_2722_reg_i_2_n_0,
      CO(2) => lshr_ln_reg_2722_reg_i_2_n_1,
      CO(1) => lshr_ln_reg_2722_reg_i_2_n_2,
      CO(0) => lshr_ln_reg_2722_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => lshr_ln_reg_2722_reg_i_6_n_0,
      DI(2) => lshr_ln_reg_2722_reg_i_7_n_0,
      DI(1) => lshr_ln_reg_2722_reg_i_8_n_0,
      DI(0) => lshr_ln_reg_2722_reg_i_9_n_0,
      O(3 downto 0) => sub_ln158_1_fu_2284_p2(36 downto 33),
      S(3) => lshr_ln_reg_2722_reg_i_10_n_0,
      S(2) => lshr_ln_reg_2722_reg_i_11_n_0,
      S(1) => lshr_ln_reg_2722_reg_i_12_n_0,
      S(0) => lshr_ln_reg_2722_reg_i_13_n_0
    );
lshr_ln_reg_2722_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(29),
      I1 => zext_ln158_5_fu_2263_p1(29),
      I2 => mul_ln158_1_reg_2702_reg_n_94,
      I3 => mul_ln158_1_reg_2702_reg_n_93,
      I4 => zext_ln158_4_fu_2259_p1(30),
      O => lshr_ln_reg_2722_reg_i_20_n_0
    );
lshr_ln_reg_2722_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => lshr_ln_reg_2722_reg_i_17_n_0,
      I1 => mul_ln158_1_reg_2702_reg_n_94,
      I2 => zext_ln158_5_fu_2263_p1(29),
      I3 => zext_ln158_4_fu_2259_p1(29),
      O => lshr_ln_reg_2722_reg_i_21_n_0
    );
lshr_ln_reg_2722_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_96,
      I1 => zext_ln158_5_fu_2263_p1(27),
      I2 => zext_ln158_4_fu_2259_p1(27),
      O => lshr_ln_reg_2722_reg_i_22_n_0
    );
lshr_ln_reg_2722_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_97,
      I1 => zext_ln158_5_fu_2263_p1(26),
      I2 => zext_ln158_4_fu_2259_p1(26),
      O => lshr_ln_reg_2722_reg_i_23_n_0
    );
lshr_ln_reg_2722_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_98,
      I1 => zext_ln158_5_fu_2263_p1(25),
      I2 => zext_ln158_4_fu_2259_p1(25),
      O => lshr_ln_reg_2722_reg_i_24_n_0
    );
lshr_ln_reg_2722_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_99,
      I1 => zext_ln158_5_fu_2263_p1(24),
      I2 => zext_ln158_4_fu_2259_p1(24),
      O => lshr_ln_reg_2722_reg_i_25_n_0
    );
lshr_ln_reg_2722_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_95,
      I1 => zext_ln158_5_fu_2263_p1(28),
      I2 => zext_ln158_4_fu_2259_p1(28),
      I3 => lshr_ln_reg_2722_reg_i_22_n_0,
      O => lshr_ln_reg_2722_reg_i_26_n_0
    );
lshr_ln_reg_2722_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_96,
      I1 => zext_ln158_5_fu_2263_p1(27),
      I2 => zext_ln158_4_fu_2259_p1(27),
      I3 => lshr_ln_reg_2722_reg_i_23_n_0,
      O => lshr_ln_reg_2722_reg_i_27_n_0
    );
lshr_ln_reg_2722_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_97,
      I1 => zext_ln158_5_fu_2263_p1(26),
      I2 => zext_ln158_4_fu_2259_p1(26),
      I3 => lshr_ln_reg_2722_reg_i_24_n_0,
      O => lshr_ln_reg_2722_reg_i_28_n_0
    );
lshr_ln_reg_2722_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_98,
      I1 => zext_ln158_5_fu_2263_p1(25),
      I2 => zext_ln158_4_fu_2259_p1(25),
      I3 => lshr_ln_reg_2722_reg_i_25_n_0,
      O => lshr_ln_reg_2722_reg_i_29_n_0
    );
lshr_ln_reg_2722_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => lshr_ln_reg_2722_reg_i_4_n_0,
      CO(3) => lshr_ln_reg_2722_reg_i_3_n_0,
      CO(2) => lshr_ln_reg_2722_reg_i_3_n_1,
      CO(1) => lshr_ln_reg_2722_reg_i_3_n_2,
      CO(0) => lshr_ln_reg_2722_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => lshr_ln_reg_2722_reg_i_14_n_0,
      DI(2) => lshr_ln_reg_2722_reg_i_15_n_0,
      DI(1) => lshr_ln_reg_2722_reg_i_16_n_0,
      DI(0) => lshr_ln_reg_2722_reg_i_17_n_0,
      O(3 downto 0) => sub_ln158_1_fu_2284_p2(32 downto 29),
      S(3) => lshr_ln_reg_2722_reg_i_18_n_0,
      S(2) => lshr_ln_reg_2722_reg_i_19_n_0,
      S(1) => lshr_ln_reg_2722_reg_i_20_n_0,
      S(0) => lshr_ln_reg_2722_reg_i_21_n_0
    );
lshr_ln_reg_2722_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_55_reg_2707_reg[10]_i_1_n_0\,
      CO(3) => lshr_ln_reg_2722_reg_i_4_n_0,
      CO(2) => lshr_ln_reg_2722_reg_i_4_n_1,
      CO(1) => lshr_ln_reg_2722_reg_i_4_n_2,
      CO(0) => lshr_ln_reg_2722_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => lshr_ln_reg_2722_reg_i_22_n_0,
      DI(2) => lshr_ln_reg_2722_reg_i_23_n_0,
      DI(1) => lshr_ln_reg_2722_reg_i_24_n_0,
      DI(0) => lshr_ln_reg_2722_reg_i_25_n_0,
      O(3 downto 0) => sub_ln158_1_fu_2284_p2(28 downto 25),
      S(3) => lshr_ln_reg_2722_reg_i_26_n_0,
      S(2) => lshr_ln_reg_2722_reg_i_27_n_0,
      S(1) => lshr_ln_reg_2722_reg_i_28_n_0,
      S(0) => lshr_ln_reg_2722_reg_i_29_n_0
    );
lshr_ln_reg_2722_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_87,
      I1 => zext_ln158_4_fu_2259_p1(36),
      I2 => zext_ln158_4_fu_2259_p1(37),
      O => lshr_ln_reg_2722_reg_i_5_n_0
    );
lshr_ln_reg_2722_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(35),
      I1 => mul_ln158_1_reg_2702_reg_n_88,
      O => lshr_ln_reg_2722_reg_i_6_n_0
    );
lshr_ln_reg_2722_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(34),
      I1 => mul_ln158_1_reg_2702_reg_n_89,
      O => lshr_ln_reg_2722_reg_i_7_n_0
    );
lshr_ln_reg_2722_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(33),
      I1 => mul_ln158_1_reg_2702_reg_n_90,
      O => lshr_ln_reg_2722_reg_i_8_n_0
    );
lshr_ln_reg_2722_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(32),
      I1 => mul_ln158_1_reg_2702_reg_n_91,
      O => lshr_ln_reg_2722_reg_i_9_n_0
    );
mul_30ns_6ns_36_2_1_U2: entity work.dbfs_converter_0_dbfs_converter_mul_30ns_6ns_36_2_1
     port map (
      D(16) => mul_30ns_6ns_36_2_1_U2_n_0,
      D(15) => mul_30ns_6ns_36_2_1_U2_n_1,
      D(14) => mul_30ns_6ns_36_2_1_U2_n_2,
      D(13) => mul_30ns_6ns_36_2_1_U2_n_3,
      D(12) => mul_30ns_6ns_36_2_1_U2_n_4,
      D(11) => mul_30ns_6ns_36_2_1_U2_n_5,
      D(10) => mul_30ns_6ns_36_2_1_U2_n_6,
      D(9) => mul_30ns_6ns_36_2_1_U2_n_7,
      D(8) => mul_30ns_6ns_36_2_1_U2_n_8,
      D(7) => mul_30ns_6ns_36_2_1_U2_n_9,
      D(6) => mul_30ns_6ns_36_2_1_U2_n_10,
      D(5) => mul_30ns_6ns_36_2_1_U2_n_11,
      D(4) => mul_30ns_6ns_36_2_1_U2_n_12,
      D(3) => mul_30ns_6ns_36_2_1_U2_n_13,
      D(2) => mul_30ns_6ns_36_2_1_U2_n_14,
      D(1) => mul_30ns_6ns_36_2_1_U2_n_15,
      D(0) => mul_30ns_6ns_36_2_1_U2_n_16,
      P(24) => mul_ln158_reg_2670_reg_n_81,
      P(23) => mul_ln158_reg_2670_reg_n_82,
      P(22) => mul_ln158_reg_2670_reg_n_83,
      P(21) => mul_ln158_reg_2670_reg_n_84,
      P(20) => mul_ln158_reg_2670_reg_n_85,
      P(19) => mul_ln158_reg_2670_reg_n_86,
      P(18) => mul_ln158_reg_2670_reg_n_87,
      P(17) => mul_ln158_reg_2670_reg_n_88,
      P(16) => mul_ln158_reg_2670_reg_n_89,
      P(15) => mul_ln158_reg_2670_reg_n_90,
      P(14) => mul_ln158_reg_2670_reg_n_91,
      P(13) => mul_ln158_reg_2670_reg_n_92,
      P(12) => mul_ln158_reg_2670_reg_n_93,
      P(11) => mul_ln158_reg_2670_reg_n_94,
      P(10) => mul_ln158_reg_2670_reg_n_95,
      P(9) => mul_ln158_reg_2670_reg_n_96,
      P(8) => mul_ln158_reg_2670_reg_n_97,
      P(7) => mul_ln158_reg_2670_reg_n_98,
      P(6) => mul_ln158_reg_2670_reg_n_99,
      P(5) => mul_ln158_reg_2670_reg_n_100,
      P(4) => mul_ln158_reg_2670_reg_n_101,
      P(3) => mul_ln158_reg_2670_reg_n_102,
      P(2) => mul_ln158_reg_2670_reg_n_103,
      P(1) => mul_ln158_reg_2670_reg_n_104,
      P(0) => mul_ln158_reg_2670_reg_n_105,
      PCOUT(47) => mul_30ns_6ns_36_2_1_U2_n_17,
      PCOUT(46) => mul_30ns_6ns_36_2_1_U2_n_18,
      PCOUT(45) => mul_30ns_6ns_36_2_1_U2_n_19,
      PCOUT(44) => mul_30ns_6ns_36_2_1_U2_n_20,
      PCOUT(43) => mul_30ns_6ns_36_2_1_U2_n_21,
      PCOUT(42) => mul_30ns_6ns_36_2_1_U2_n_22,
      PCOUT(41) => mul_30ns_6ns_36_2_1_U2_n_23,
      PCOUT(40) => mul_30ns_6ns_36_2_1_U2_n_24,
      PCOUT(39) => mul_30ns_6ns_36_2_1_U2_n_25,
      PCOUT(38) => mul_30ns_6ns_36_2_1_U2_n_26,
      PCOUT(37) => mul_30ns_6ns_36_2_1_U2_n_27,
      PCOUT(36) => mul_30ns_6ns_36_2_1_U2_n_28,
      PCOUT(35) => mul_30ns_6ns_36_2_1_U2_n_29,
      PCOUT(34) => mul_30ns_6ns_36_2_1_U2_n_30,
      PCOUT(33) => mul_30ns_6ns_36_2_1_U2_n_31,
      PCOUT(32) => mul_30ns_6ns_36_2_1_U2_n_32,
      PCOUT(31) => mul_30ns_6ns_36_2_1_U2_n_33,
      PCOUT(30) => mul_30ns_6ns_36_2_1_U2_n_34,
      PCOUT(29) => mul_30ns_6ns_36_2_1_U2_n_35,
      PCOUT(28) => mul_30ns_6ns_36_2_1_U2_n_36,
      PCOUT(27) => mul_30ns_6ns_36_2_1_U2_n_37,
      PCOUT(26) => mul_30ns_6ns_36_2_1_U2_n_38,
      PCOUT(25) => mul_30ns_6ns_36_2_1_U2_n_39,
      PCOUT(24) => mul_30ns_6ns_36_2_1_U2_n_40,
      PCOUT(23) => mul_30ns_6ns_36_2_1_U2_n_41,
      PCOUT(22) => mul_30ns_6ns_36_2_1_U2_n_42,
      PCOUT(21) => mul_30ns_6ns_36_2_1_U2_n_43,
      PCOUT(20) => mul_30ns_6ns_36_2_1_U2_n_44,
      PCOUT(19) => mul_30ns_6ns_36_2_1_U2_n_45,
      PCOUT(18) => mul_30ns_6ns_36_2_1_U2_n_46,
      PCOUT(17) => mul_30ns_6ns_36_2_1_U2_n_47,
      PCOUT(16) => mul_30ns_6ns_36_2_1_U2_n_48,
      PCOUT(15) => mul_30ns_6ns_36_2_1_U2_n_49,
      PCOUT(14) => mul_30ns_6ns_36_2_1_U2_n_50,
      PCOUT(13) => mul_30ns_6ns_36_2_1_U2_n_51,
      PCOUT(12) => mul_30ns_6ns_36_2_1_U2_n_52,
      PCOUT(11) => mul_30ns_6ns_36_2_1_U2_n_53,
      PCOUT(10) => mul_30ns_6ns_36_2_1_U2_n_54,
      PCOUT(9) => mul_30ns_6ns_36_2_1_U2_n_55,
      PCOUT(8) => mul_30ns_6ns_36_2_1_U2_n_56,
      PCOUT(7) => mul_30ns_6ns_36_2_1_U2_n_57,
      PCOUT(6) => mul_30ns_6ns_36_2_1_U2_n_58,
      PCOUT(5) => mul_30ns_6ns_36_2_1_U2_n_59,
      PCOUT(4) => mul_30ns_6ns_36_2_1_U2_n_60,
      PCOUT(3) => mul_30ns_6ns_36_2_1_U2_n_61,
      PCOUT(2) => mul_30ns_6ns_36_2_1_U2_n_62,
      PCOUT(1) => mul_30ns_6ns_36_2_1_U2_n_63,
      PCOUT(0) => mul_30ns_6ns_36_2_1_U2_n_64,
      Q(33 downto 0) => zext_ln158_fu_2189_p1(41 downto 8),
      ap_clk => ap_clk,
      buff0_reg_0(16) => \mul_ln158_reg_2670_reg_n_0_[16]\,
      buff0_reg_0(15) => \mul_ln158_reg_2670_reg_n_0_[15]\,
      buff0_reg_0(14) => \mul_ln158_reg_2670_reg_n_0_[14]\,
      buff0_reg_0(13) => \mul_ln158_reg_2670_reg_n_0_[13]\,
      buff0_reg_0(12) => \mul_ln158_reg_2670_reg_n_0_[12]\,
      buff0_reg_0(11) => \mul_ln158_reg_2670_reg_n_0_[11]\,
      buff0_reg_0(10) => \mul_ln158_reg_2670_reg_n_0_[10]\,
      buff0_reg_0(9) => \mul_ln158_reg_2670_reg_n_0_[9]\,
      buff0_reg_0(8) => \mul_ln158_reg_2670_reg_n_0_[8]\,
      buff0_reg_0(7) => \mul_ln158_reg_2670_reg_n_0_[7]\,
      buff0_reg_0(6) => \mul_ln158_reg_2670_reg_n_0_[6]\,
      buff0_reg_0(5) => \mul_ln158_reg_2670_reg_n_0_[5]\,
      buff0_reg_0(4) => \mul_ln158_reg_2670_reg_n_0_[4]\,
      buff0_reg_0(3) => \mul_ln158_reg_2670_reg_n_0_[3]\,
      buff0_reg_0(2) => \mul_ln158_reg_2670_reg_n_0_[2]\,
      buff0_reg_0(1) => \mul_ln158_reg_2670_reg_n_0_[1]\,
      buff0_reg_0(0) => \mul_ln158_reg_2670_reg_n_0_[0]\,
      select_ln156_reg_2655_pp0_iter9_reg(38) => select_ln156_reg_2655_pp0_iter9_reg(41),
      select_ln156_reg_2655_pp0_iter9_reg(37 downto 0) => select_ln156_reg_2655_pp0_iter9_reg(37 downto 0),
      sub_ln158_fu_2201_p2(29 downto 0) => sub_ln158_fu_2201_p2(42 downto 13)
    );
mul_37s_43ns_79_3_1_U3: entity work.dbfs_converter_0_dbfs_converter_mul_37s_43ns_79_3_1
     port map (
      S(0) => mul_37s_43ns_79_3_1_U3_n_0,
      ap_clk => ap_clk,
      buff0_reg_0(42 downto 0) => \buff0_reg__2\(78 downto 36),
      log_base_fu_2393_p2(36 downto 0) => log_base_fu_2393_p2(36 downto 0),
      log_sum_reg_2618_pp0_iter15_reg(1 downto 0) => log_sum_reg_2618_pp0_iter15_reg(36 downto 35)
    );
mul_38ns_4ns_42_2_1_U5: entity work.dbfs_converter_0_dbfs_converter_mul_38ns_4ns_42_2_1
     port map (
      D(16) => mul_38ns_4ns_42_2_1_U5_n_0,
      D(15) => mul_38ns_4ns_42_2_1_U5_n_1,
      D(14) => mul_38ns_4ns_42_2_1_U5_n_2,
      D(13) => mul_38ns_4ns_42_2_1_U5_n_3,
      D(12) => mul_38ns_4ns_42_2_1_U5_n_4,
      D(11) => mul_38ns_4ns_42_2_1_U5_n_5,
      D(10) => mul_38ns_4ns_42_2_1_U5_n_6,
      D(9) => mul_38ns_4ns_42_2_1_U5_n_7,
      D(8) => mul_38ns_4ns_42_2_1_U5_n_8,
      D(7) => mul_38ns_4ns_42_2_1_U5_n_9,
      D(6) => mul_38ns_4ns_42_2_1_U5_n_10,
      D(5) => mul_38ns_4ns_42_2_1_U5_n_11,
      D(4) => mul_38ns_4ns_42_2_1_U5_n_12,
      D(3) => mul_38ns_4ns_42_2_1_U5_n_13,
      D(2) => mul_38ns_4ns_42_2_1_U5_n_14,
      D(1) => mul_38ns_4ns_42_2_1_U5_n_15,
      D(0) => mul_38ns_4ns_42_2_1_U5_n_16,
      PCOUT(47) => mul_38ns_4ns_42_2_1_U5_n_17,
      PCOUT(46) => mul_38ns_4ns_42_2_1_U5_n_18,
      PCOUT(45) => mul_38ns_4ns_42_2_1_U5_n_19,
      PCOUT(44) => mul_38ns_4ns_42_2_1_U5_n_20,
      PCOUT(43) => mul_38ns_4ns_42_2_1_U5_n_21,
      PCOUT(42) => mul_38ns_4ns_42_2_1_U5_n_22,
      PCOUT(41) => mul_38ns_4ns_42_2_1_U5_n_23,
      PCOUT(40) => mul_38ns_4ns_42_2_1_U5_n_24,
      PCOUT(39) => mul_38ns_4ns_42_2_1_U5_n_25,
      PCOUT(38) => mul_38ns_4ns_42_2_1_U5_n_26,
      PCOUT(37) => mul_38ns_4ns_42_2_1_U5_n_27,
      PCOUT(36) => mul_38ns_4ns_42_2_1_U5_n_28,
      PCOUT(35) => mul_38ns_4ns_42_2_1_U5_n_29,
      PCOUT(34) => mul_38ns_4ns_42_2_1_U5_n_30,
      PCOUT(33) => mul_38ns_4ns_42_2_1_U5_n_31,
      PCOUT(32) => mul_38ns_4ns_42_2_1_U5_n_32,
      PCOUT(31) => mul_38ns_4ns_42_2_1_U5_n_33,
      PCOUT(30) => mul_38ns_4ns_42_2_1_U5_n_34,
      PCOUT(29) => mul_38ns_4ns_42_2_1_U5_n_35,
      PCOUT(28) => mul_38ns_4ns_42_2_1_U5_n_36,
      PCOUT(27) => mul_38ns_4ns_42_2_1_U5_n_37,
      PCOUT(26) => mul_38ns_4ns_42_2_1_U5_n_38,
      PCOUT(25) => mul_38ns_4ns_42_2_1_U5_n_39,
      PCOUT(24) => mul_38ns_4ns_42_2_1_U5_n_40,
      PCOUT(23) => mul_38ns_4ns_42_2_1_U5_n_41,
      PCOUT(22) => mul_38ns_4ns_42_2_1_U5_n_42,
      PCOUT(21) => mul_38ns_4ns_42_2_1_U5_n_43,
      PCOUT(20) => mul_38ns_4ns_42_2_1_U5_n_44,
      PCOUT(19) => mul_38ns_4ns_42_2_1_U5_n_45,
      PCOUT(18) => mul_38ns_4ns_42_2_1_U5_n_46,
      PCOUT(17) => mul_38ns_4ns_42_2_1_U5_n_47,
      PCOUT(16) => mul_38ns_4ns_42_2_1_U5_n_48,
      PCOUT(15) => mul_38ns_4ns_42_2_1_U5_n_49,
      PCOUT(14) => mul_38ns_4ns_42_2_1_U5_n_50,
      PCOUT(13) => mul_38ns_4ns_42_2_1_U5_n_51,
      PCOUT(12) => mul_38ns_4ns_42_2_1_U5_n_52,
      PCOUT(11) => mul_38ns_4ns_42_2_1_U5_n_53,
      PCOUT(10) => mul_38ns_4ns_42_2_1_U5_n_54,
      PCOUT(9) => mul_38ns_4ns_42_2_1_U5_n_55,
      PCOUT(8) => mul_38ns_4ns_42_2_1_U5_n_56,
      PCOUT(7) => mul_38ns_4ns_42_2_1_U5_n_57,
      PCOUT(6) => mul_38ns_4ns_42_2_1_U5_n_58,
      PCOUT(5) => mul_38ns_4ns_42_2_1_U5_n_59,
      PCOUT(4) => mul_38ns_4ns_42_2_1_U5_n_60,
      PCOUT(3) => mul_38ns_4ns_42_2_1_U5_n_61,
      PCOUT(2) => mul_38ns_4ns_42_2_1_U5_n_62,
      PCOUT(1) => mul_38ns_4ns_42_2_1_U5_n_63,
      PCOUT(0) => mul_38ns_4ns_42_2_1_U5_n_64,
      ap_clk => ap_clk,
      \buff2_reg__0\(20 downto 17) => \buff2_reg__0\(57 downto 54),
      \buff2_reg__0\(16 downto 0) => \buff2_reg__0\(36 downto 20)
    );
mul_58s_6ns_58_5_1_U4: entity work.dbfs_converter_0_dbfs_converter_mul_58s_6ns_58_5_1
     port map (
      A(0) => mul_58s_6ns_58_5_1_U4_n_0,
      Q(23 downto 0) => b_frac_07_reg_398_pp0_iter2_reg(57 downto 34),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[50]\ => mul_58s_6ns_58_5_1_U4_n_93,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[51]\ => mul_58s_6ns_58_5_1_U4_n_65,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]\ => mul_58s_6ns_58_5_1_U4_n_68,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[52]_0\ => mul_58s_6ns_58_5_1_U4_n_70,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[53]\ => mul_58s_6ns_58_5_1_U4_n_69,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]\ => mul_58s_6ns_58_5_1_U4_n_72,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]\ => mul_58s_6ns_58_5_1_U4_n_66,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[57]_0\ => mul_58s_6ns_58_5_1_U4_n_75,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_0\ => \select_ln923_20_reg_2564_reg_n_0_[0]\,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_1\ => \select_ln923_19_reg_2560_reg_n_0_[0]\,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_2\ => \select_ln923_18_reg_2556_reg_n_0_[0]\,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467[5]_i_8_3\ => \select_ln923_21_reg_2568_reg_n_0_[0]\,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[0]\ => \select_ln923_17_reg_2552_reg_n_0_[0]\,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]\ => \select_ln923_14_reg_2540_reg_n_0_[0]\,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_0\ => \select_ln923_13_reg_2536_reg_n_0_[0]\,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_1\ => \select_ln923_8_reg_2516_reg_n_0_[0]\,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_2\ => \select_ln923_9_reg_2520_reg_n_0_[0]\,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[1]_3\ => \select_ln923_10_reg_2524_reg_n_0_[0]\,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[2]\ => \select_ln923_4_reg_2500_reg_n_0_[0]\,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]\ => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_0\ => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_1\ => \select_ln923_16_reg_2548_reg_n_0_[0]\,
      \ap_phi_reg_pp0_iter2_b_exp_05_reg_467_reg[3]_2\ => \select_ln923_15_reg_2544_reg_n_0_[0]\,
      \b_frac_07_reg_398[56]_i_28_0\ => \select_ln923_5_reg_2504_reg_n_0_[0]\,
      \b_frac_07_reg_398[56]_i_28_1\ => \select_ln923_6_reg_2508_reg_n_0_[0]\,
      \b_frac_07_reg_398[56]_i_3_0\ => \x_val_read_reg_2435_reg_n_0_[21]\,
      \b_frac_07_reg_398[56]_i_3_1\ => \x_val_read_reg_2435_reg_n_0_[22]\,
      \b_frac_07_reg_398[57]_i_31_0\ => \select_ln923_7_reg_2512_reg_n_0_[0]\,
      \b_frac_07_reg_398[57]_i_31_1\ => \select_ln923_11_reg_2528_reg_n_0_[0]\,
      \b_frac_07_reg_398[57]_i_31_2\ => \select_ln923_12_reg_2532_reg_n_0_[0]\,
      \b_frac_07_reg_398[57]_i_3_0\ => \x_val_read_reg_2435_reg_n_0_[20]\,
      \b_frac_07_reg_398[57]_i_4_0\ => \x_val_read_reg_2435_reg_n_0_[16]\,
      \b_frac_07_reg_398[57]_i_4_1\ => \x_val_read_reg_2435_reg_n_0_[15]\,
      \b_frac_07_reg_398[57]_i_4_2\ => \x_val_read_reg_2435_reg_n_0_[14]\,
      \b_frac_07_reg_398[57]_i_4_3\ => \x_val_read_reg_2435_reg_n_0_[12]\,
      \b_frac_07_reg_398[57]_i_4_4\ => \x_val_read_reg_2435_reg_n_0_[13]\,
      \b_frac_07_reg_398_reg[36]\ => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      \b_frac_07_reg_398_reg[55]\ => \x_val_read_reg_2435_reg_n_0_[4]\,
      \b_frac_07_reg_398_reg[55]_0\ => \x_val_read_reg_2435_reg_n_0_[5]\,
      \b_frac_07_reg_398_reg[55]_1\ => \x_val_read_reg_2435_reg_n_0_[6]\,
      \b_frac_07_reg_398_reg[56]\ => \x_val_read_reg_2435_reg_n_0_[23]\,
      \b_frac_07_reg_398_reg[56]_0\ => \x_val_read_reg_2435_reg_n_0_[17]\,
      \b_frac_07_reg_398_reg[56]_1\ => \x_val_read_reg_2435_reg_n_0_[18]\,
      \b_frac_07_reg_398_reg[56]_2\ => \x_val_read_reg_2435_reg_n_0_[19]\,
      \b_frac_07_reg_398_reg[57]\ => \icmp_ln899_reg_2462_reg_n_0_[0]\,
      \b_frac_07_reg_398_reg[57]_0\ => \select_ln923_reg_2484_reg_n_0_[0]\,
      \b_frac_07_reg_398_reg[57]_1\(5) => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(57),
      \b_frac_07_reg_398_reg[57]_1\(4 downto 0) => ap_phi_reg_pp0_iter1_b_frac_07_reg_398(54 downto 50),
      \b_frac_26_reg_2585_reg[57]\ => mul_58s_6ns_58_5_1_U4_n_73,
      \b_frac_26_reg_2585_reg[57]_0\ => mul_58s_6ns_58_5_1_U4_n_74,
      buff1_reg_0(3) => \b_frac_07_reg_398_reg_n_0_[33]\,
      buff1_reg_0(2) => \b_frac_07_reg_398_reg_n_0_[32]\,
      buff1_reg_0(1) => \b_frac_07_reg_398_reg_n_0_[31]\,
      buff1_reg_0(0) => \b_frac_07_reg_398_reg_n_0_[30]\,
      \buff2_reg__0\(37 downto 0) => \buff2_reg__0\(57 downto 20),
      data1(2 downto 0) => data1(57 downto 55),
      data23(0) => data23(57),
      \icmp_ln899_reg_2462_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_39,
      \icmp_ln899_reg_2462_reg[0]_0\ => mul_58s_6ns_58_5_1_U4_n_42,
      \icmp_ln899_reg_2462_reg[0]_1\ => mul_58s_6ns_58_5_1_U4_n_45,
      \icmp_ln899_reg_2462_reg[0]_10\ => mul_58s_6ns_58_5_1_U4_n_87,
      \icmp_ln899_reg_2462_reg[0]_11\ => mul_58s_6ns_58_5_1_U4_n_88,
      \icmp_ln899_reg_2462_reg[0]_12\ => mul_58s_6ns_58_5_1_U4_n_102,
      \icmp_ln899_reg_2462_reg[0]_13\ => mul_58s_6ns_58_5_1_U4_n_103,
      \icmp_ln899_reg_2462_reg[0]_14\ => mul_58s_6ns_58_5_1_U4_n_104,
      \icmp_ln899_reg_2462_reg[0]_15\ => mul_58s_6ns_58_5_1_U4_n_105,
      \icmp_ln899_reg_2462_reg[0]_16\ => mul_58s_6ns_58_5_1_U4_n_106,
      \icmp_ln899_reg_2462_reg[0]_17\ => mul_58s_6ns_58_5_1_U4_n_107,
      \icmp_ln899_reg_2462_reg[0]_18\ => mul_58s_6ns_58_5_1_U4_n_108,
      \icmp_ln899_reg_2462_reg[0]_19\ => mul_58s_6ns_58_5_1_U4_n_109,
      \icmp_ln899_reg_2462_reg[0]_2\ => mul_58s_6ns_58_5_1_U4_n_46,
      \icmp_ln899_reg_2462_reg[0]_20\ => mul_58s_6ns_58_5_1_U4_n_110,
      \icmp_ln899_reg_2462_reg[0]_21\ => mul_58s_6ns_58_5_1_U4_n_111,
      \icmp_ln899_reg_2462_reg[0]_22\ => mul_58s_6ns_58_5_1_U4_n_112,
      \icmp_ln899_reg_2462_reg[0]_23\ => mul_58s_6ns_58_5_1_U4_n_114,
      \icmp_ln899_reg_2462_reg[0]_3\ => mul_58s_6ns_58_5_1_U4_n_49,
      \icmp_ln899_reg_2462_reg[0]_4\ => mul_58s_6ns_58_5_1_U4_n_50,
      \icmp_ln899_reg_2462_reg[0]_5\ => mul_58s_6ns_58_5_1_U4_n_61,
      \icmp_ln899_reg_2462_reg[0]_6\ => mul_58s_6ns_58_5_1_U4_n_64,
      \icmp_ln899_reg_2462_reg[0]_7\ => mul_58s_6ns_58_5_1_U4_n_76,
      \icmp_ln899_reg_2462_reg[0]_8\ => mul_58s_6ns_58_5_1_U4_n_85,
      \icmp_ln899_reg_2462_reg[0]_9\ => mul_58s_6ns_58_5_1_U4_n_86,
      icmp_ln923_25_reg_2581 => icmp_ln923_25_reg_2581,
      \select_ln923_10_reg_2524_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_41,
      \select_ln923_10_reg_2524_reg[0]_0\ => mul_58s_6ns_58_5_1_U4_n_100,
      \select_ln923_10_reg_2524_reg[0]_1\ => mul_58s_6ns_58_5_1_U4_n_117,
      \select_ln923_11_reg_2528_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_47,
      \select_ln923_11_reg_2528_reg[0]_0\ => mul_58s_6ns_58_5_1_U4_n_101,
      \select_ln923_12_reg_2532_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_44,
      \select_ln923_14_reg_2540_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_97,
      \select_ln923_15_reg_2544_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_67,
      \select_ln923_15_reg_2544_reg[0]_0\ => mul_58s_6ns_58_5_1_U4_n_77,
      \select_ln923_15_reg_2544_reg[0]_1\ => mul_58s_6ns_58_5_1_U4_n_98,
      \select_ln923_15_reg_2544_reg[0]_2\ => mul_58s_6ns_58_5_1_U4_n_99,
      \select_ln923_17_reg_2552_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_92,
      \select_ln923_18_reg_2556_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_78,
      \select_ln923_19_reg_2560_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_89,
      \select_ln923_1_reg_2488_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_60,
      \select_ln923_1_reg_2488_reg[0]_0\ => mul_58s_6ns_58_5_1_U4_n_63,
      \select_ln923_1_reg_2488_reg[0]_1\ => mul_58s_6ns_58_5_1_U4_n_116,
      \select_ln923_20_reg_2564_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_82,
      select_ln923_22_reg_2572 => select_ln923_22_reg_2572,
      \select_ln923_2_reg_2492_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_53,
      \select_ln923_2_reg_2492_reg[0]_0\ => mul_58s_6ns_58_5_1_U4_n_81,
      \select_ln923_2_reg_2492_reg[0]_1\ => mul_58s_6ns_58_5_1_U4_n_83,
      \select_ln923_2_reg_2492_reg[0]_2\ => mul_58s_6ns_58_5_1_U4_n_91,
      \select_ln923_3_reg_2496_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_96,
      \select_ln923_3_reg_2496_reg[0]_0\ => mul_58s_6ns_58_5_1_U4_n_115,
      \select_ln923_4_reg_2500_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_51,
      \select_ln923_4_reg_2500_reg[0]_0\ => mul_58s_6ns_58_5_1_U4_n_79,
      \select_ln923_4_reg_2500_reg[0]_1\ => mul_58s_6ns_58_5_1_U4_n_80,
      \select_ln923_5_reg_2504_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_43,
      \select_ln923_5_reg_2504_reg[0]_0\ => mul_58s_6ns_58_5_1_U4_n_48,
      \select_ln923_6_reg_2508_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_54,
      \select_ln923_6_reg_2508_reg[0]_0\ => mul_58s_6ns_58_5_1_U4_n_113,
      \select_ln923_7_reg_2512_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_40,
      \select_ln923_7_reg_2512_reg[0]_0\ => mul_58s_6ns_58_5_1_U4_n_94,
      \select_ln923_8_reg_2516_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_84,
      \select_ln923_reg_2484_reg[0]\ => mul_58s_6ns_58_5_1_U4_n_55,
      \select_ln923_reg_2484_reg[0]_0\ => mul_58s_6ns_58_5_1_U4_n_56,
      \select_ln923_reg_2484_reg[0]_1\ => mul_58s_6ns_58_5_1_U4_n_62,
      \x_val_read_reg_2435_reg[14]\ => mul_58s_6ns_58_5_1_U4_n_59,
      \x_val_read_reg_2435_reg[15]\ => mul_58s_6ns_58_5_1_U4_n_58,
      \x_val_read_reg_2435_reg[16]\ => mul_58s_6ns_58_5_1_U4_n_57,
      \x_val_read_reg_2435_reg[17]\ => mul_58s_6ns_58_5_1_U4_n_52,
      \x_val_read_reg_2435_reg[18]\ => mul_58s_6ns_58_5_1_U4_n_95,
      \x_val_read_reg_2435_reg[19]\ => mul_58s_6ns_58_5_1_U4_n_71,
      \x_val_read_reg_2435_reg[1]\ => mul_58s_6ns_58_5_1_U4_n_90,
      zext_ln946_reg_2598_reg_0_i_14_0 => \x_val_read_reg_2435_reg_n_0_[9]\,
      zext_ln946_reg_2598_reg_0_i_14_1 => \x_val_read_reg_2435_reg_n_0_[11]\,
      zext_ln946_reg_2598_reg_0_i_14_2 => \x_val_read_reg_2435_reg_n_0_[10]\,
      zext_ln946_reg_2598_reg_0_i_17_0 => \x_val_read_reg_2435_reg_n_0_[8]\,
      zext_ln946_reg_2598_reg_0_i_20_0 => \x_val_read_reg_2435_reg_n_0_[7]\
    );
mul_6s_43ns_47_3_1_U1: entity work.dbfs_converter_0_dbfs_converter_mul_6s_43ns_47_3_1
     port map (
      D(16) => mul_6s_43ns_47_3_1_U1_n_0,
      D(15) => mul_6s_43ns_47_3_1_U1_n_1,
      D(14) => mul_6s_43ns_47_3_1_U1_n_2,
      D(13) => mul_6s_43ns_47_3_1_U1_n_3,
      D(12) => mul_6s_43ns_47_3_1_U1_n_4,
      D(11) => mul_6s_43ns_47_3_1_U1_n_5,
      D(10) => mul_6s_43ns_47_3_1_U1_n_6,
      D(9) => mul_6s_43ns_47_3_1_U1_n_7,
      D(8) => mul_6s_43ns_47_3_1_U1_n_8,
      D(7) => mul_6s_43ns_47_3_1_U1_n_9,
      D(6) => mul_6s_43ns_47_3_1_U1_n_10,
      D(5) => mul_6s_43ns_47_3_1_U1_n_11,
      D(4) => mul_6s_43ns_47_3_1_U1_n_12,
      D(3) => mul_6s_43ns_47_3_1_U1_n_13,
      D(2) => mul_6s_43ns_47_3_1_U1_n_14,
      D(1) => mul_6s_43ns_47_3_1_U1_n_15,
      D(0) => mul_6s_43ns_47_3_1_U1_n_16,
      PCOUT(47) => mul_6s_43ns_47_3_1_U1_n_34,
      PCOUT(46) => mul_6s_43ns_47_3_1_U1_n_35,
      PCOUT(45) => mul_6s_43ns_47_3_1_U1_n_36,
      PCOUT(44) => mul_6s_43ns_47_3_1_U1_n_37,
      PCOUT(43) => mul_6s_43ns_47_3_1_U1_n_38,
      PCOUT(42) => mul_6s_43ns_47_3_1_U1_n_39,
      PCOUT(41) => mul_6s_43ns_47_3_1_U1_n_40,
      PCOUT(40) => mul_6s_43ns_47_3_1_U1_n_41,
      PCOUT(39) => mul_6s_43ns_47_3_1_U1_n_42,
      PCOUT(38) => mul_6s_43ns_47_3_1_U1_n_43,
      PCOUT(37) => mul_6s_43ns_47_3_1_U1_n_44,
      PCOUT(36) => mul_6s_43ns_47_3_1_U1_n_45,
      PCOUT(35) => mul_6s_43ns_47_3_1_U1_n_46,
      PCOUT(34) => mul_6s_43ns_47_3_1_U1_n_47,
      PCOUT(33) => mul_6s_43ns_47_3_1_U1_n_48,
      PCOUT(32) => mul_6s_43ns_47_3_1_U1_n_49,
      PCOUT(31) => mul_6s_43ns_47_3_1_U1_n_50,
      PCOUT(30) => mul_6s_43ns_47_3_1_U1_n_51,
      PCOUT(29) => mul_6s_43ns_47_3_1_U1_n_52,
      PCOUT(28) => mul_6s_43ns_47_3_1_U1_n_53,
      PCOUT(27) => mul_6s_43ns_47_3_1_U1_n_54,
      PCOUT(26) => mul_6s_43ns_47_3_1_U1_n_55,
      PCOUT(25) => mul_6s_43ns_47_3_1_U1_n_56,
      PCOUT(24) => mul_6s_43ns_47_3_1_U1_n_57,
      PCOUT(23) => mul_6s_43ns_47_3_1_U1_n_58,
      PCOUT(22) => mul_6s_43ns_47_3_1_U1_n_59,
      PCOUT(21) => mul_6s_43ns_47_3_1_U1_n_60,
      PCOUT(20) => mul_6s_43ns_47_3_1_U1_n_61,
      PCOUT(19) => mul_6s_43ns_47_3_1_U1_n_62,
      PCOUT(18) => mul_6s_43ns_47_3_1_U1_n_63,
      PCOUT(17) => mul_6s_43ns_47_3_1_U1_n_64,
      PCOUT(16) => mul_6s_43ns_47_3_1_U1_n_65,
      PCOUT(15) => mul_6s_43ns_47_3_1_U1_n_66,
      PCOUT(14) => mul_6s_43ns_47_3_1_U1_n_67,
      PCOUT(13) => mul_6s_43ns_47_3_1_U1_n_68,
      PCOUT(12) => mul_6s_43ns_47_3_1_U1_n_69,
      PCOUT(11) => mul_6s_43ns_47_3_1_U1_n_70,
      PCOUT(10) => mul_6s_43ns_47_3_1_U1_n_71,
      PCOUT(9) => mul_6s_43ns_47_3_1_U1_n_72,
      PCOUT(8) => mul_6s_43ns_47_3_1_U1_n_73,
      PCOUT(7) => mul_6s_43ns_47_3_1_U1_n_74,
      PCOUT(6) => mul_6s_43ns_47_3_1_U1_n_75,
      PCOUT(5) => mul_6s_43ns_47_3_1_U1_n_76,
      PCOUT(4) => mul_6s_43ns_47_3_1_U1_n_77,
      PCOUT(3) => mul_6s_43ns_47_3_1_U1_n_78,
      PCOUT(2) => mul_6s_43ns_47_3_1_U1_n_79,
      PCOUT(1) => mul_6s_43ns_47_3_1_U1_n_80,
      PCOUT(0) => mul_6s_43ns_47_3_1_U1_n_81,
      Q(5 downto 0) => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter16 => ap_enable_reg_pp0_iter16,
      tmp_product_0(16) => mul_6s_43ns_47_3_1_U1_n_17,
      tmp_product_0(15) => mul_6s_43ns_47_3_1_U1_n_18,
      tmp_product_0(14) => mul_6s_43ns_47_3_1_U1_n_19,
      tmp_product_0(13) => mul_6s_43ns_47_3_1_U1_n_20,
      tmp_product_0(12) => mul_6s_43ns_47_3_1_U1_n_21,
      tmp_product_0(11) => mul_6s_43ns_47_3_1_U1_n_22,
      tmp_product_0(10) => mul_6s_43ns_47_3_1_U1_n_23,
      tmp_product_0(9) => mul_6s_43ns_47_3_1_U1_n_24,
      tmp_product_0(8) => mul_6s_43ns_47_3_1_U1_n_25,
      tmp_product_0(7) => mul_6s_43ns_47_3_1_U1_n_26,
      tmp_product_0(6) => mul_6s_43ns_47_3_1_U1_n_27,
      tmp_product_0(5) => mul_6s_43ns_47_3_1_U1_n_28,
      tmp_product_0(4) => mul_6s_43ns_47_3_1_U1_n_29,
      tmp_product_0(3) => mul_6s_43ns_47_3_1_U1_n_30,
      tmp_product_0(2) => mul_6s_43ns_47_3_1_U1_n_31,
      tmp_product_0(1) => mul_6s_43ns_47_3_1_U1_n_32,
      tmp_product_0(0) => mul_6s_43ns_47_3_1_U1_n_33
    );
mul_ln158_1_reg_2702_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 13) => B"00000000000000000",
      A(12 downto 0) => sub_ln158_fu_2201_p2(42 downto 30),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln158_1_reg_2702_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000000",
      B(5 downto 0) => sub_ln158_fu_2201_p2(42 downto 37),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln158_1_reg_2702_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln158_1_reg_2702_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln158_1_reg_2702_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln158_1_reg_2702_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_ln158_1_reg_2702_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln158_1_reg_2702_reg_n_58,
      P(46) => mul_ln158_1_reg_2702_reg_n_59,
      P(45) => mul_ln158_1_reg_2702_reg_n_60,
      P(44) => mul_ln158_1_reg_2702_reg_n_61,
      P(43) => mul_ln158_1_reg_2702_reg_n_62,
      P(42) => mul_ln158_1_reg_2702_reg_n_63,
      P(41) => mul_ln158_1_reg_2702_reg_n_64,
      P(40) => mul_ln158_1_reg_2702_reg_n_65,
      P(39) => mul_ln158_1_reg_2702_reg_n_66,
      P(38) => mul_ln158_1_reg_2702_reg_n_67,
      P(37) => mul_ln158_1_reg_2702_reg_n_68,
      P(36) => mul_ln158_1_reg_2702_reg_n_69,
      P(35) => mul_ln158_1_reg_2702_reg_n_70,
      P(34) => mul_ln158_1_reg_2702_reg_n_71,
      P(33) => mul_ln158_1_reg_2702_reg_n_72,
      P(32) => mul_ln158_1_reg_2702_reg_n_73,
      P(31) => mul_ln158_1_reg_2702_reg_n_74,
      P(30) => mul_ln158_1_reg_2702_reg_n_75,
      P(29) => mul_ln158_1_reg_2702_reg_n_76,
      P(28) => mul_ln158_1_reg_2702_reg_n_77,
      P(27) => mul_ln158_1_reg_2702_reg_n_78,
      P(26) => mul_ln158_1_reg_2702_reg_n_79,
      P(25) => mul_ln158_1_reg_2702_reg_n_80,
      P(24) => mul_ln158_1_reg_2702_reg_n_81,
      P(23) => mul_ln158_1_reg_2702_reg_n_82,
      P(22) => mul_ln158_1_reg_2702_reg_n_83,
      P(21) => mul_ln158_1_reg_2702_reg_n_84,
      P(20) => mul_ln158_1_reg_2702_reg_n_85,
      P(19) => mul_ln158_1_reg_2702_reg_n_86,
      P(18) => mul_ln158_1_reg_2702_reg_n_87,
      P(17) => mul_ln158_1_reg_2702_reg_n_88,
      P(16) => mul_ln158_1_reg_2702_reg_n_89,
      P(15) => mul_ln158_1_reg_2702_reg_n_90,
      P(14) => mul_ln158_1_reg_2702_reg_n_91,
      P(13) => mul_ln158_1_reg_2702_reg_n_92,
      P(12) => mul_ln158_1_reg_2702_reg_n_93,
      P(11) => mul_ln158_1_reg_2702_reg_n_94,
      P(10) => mul_ln158_1_reg_2702_reg_n_95,
      P(9) => mul_ln158_1_reg_2702_reg_n_96,
      P(8) => mul_ln158_1_reg_2702_reg_n_97,
      P(7) => mul_ln158_1_reg_2702_reg_n_98,
      P(6) => mul_ln158_1_reg_2702_reg_n_99,
      P(5) => mul_ln158_1_reg_2702_reg_n_100,
      P(4) => mul_ln158_1_reg_2702_reg_n_101,
      P(3) => mul_ln158_1_reg_2702_reg_n_102,
      P(2) => mul_ln158_1_reg_2702_reg_n_103,
      P(1) => mul_ln158_1_reg_2702_reg_n_104,
      P(0) => mul_ln158_1_reg_2702_reg_n_105,
      PATTERNBDETECT => NLW_mul_ln158_1_reg_2702_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln158_1_reg_2702_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_30ns_6ns_36_2_1_U2_n_17,
      PCIN(46) => mul_30ns_6ns_36_2_1_U2_n_18,
      PCIN(45) => mul_30ns_6ns_36_2_1_U2_n_19,
      PCIN(44) => mul_30ns_6ns_36_2_1_U2_n_20,
      PCIN(43) => mul_30ns_6ns_36_2_1_U2_n_21,
      PCIN(42) => mul_30ns_6ns_36_2_1_U2_n_22,
      PCIN(41) => mul_30ns_6ns_36_2_1_U2_n_23,
      PCIN(40) => mul_30ns_6ns_36_2_1_U2_n_24,
      PCIN(39) => mul_30ns_6ns_36_2_1_U2_n_25,
      PCIN(38) => mul_30ns_6ns_36_2_1_U2_n_26,
      PCIN(37) => mul_30ns_6ns_36_2_1_U2_n_27,
      PCIN(36) => mul_30ns_6ns_36_2_1_U2_n_28,
      PCIN(35) => mul_30ns_6ns_36_2_1_U2_n_29,
      PCIN(34) => mul_30ns_6ns_36_2_1_U2_n_30,
      PCIN(33) => mul_30ns_6ns_36_2_1_U2_n_31,
      PCIN(32) => mul_30ns_6ns_36_2_1_U2_n_32,
      PCIN(31) => mul_30ns_6ns_36_2_1_U2_n_33,
      PCIN(30) => mul_30ns_6ns_36_2_1_U2_n_34,
      PCIN(29) => mul_30ns_6ns_36_2_1_U2_n_35,
      PCIN(28) => mul_30ns_6ns_36_2_1_U2_n_36,
      PCIN(27) => mul_30ns_6ns_36_2_1_U2_n_37,
      PCIN(26) => mul_30ns_6ns_36_2_1_U2_n_38,
      PCIN(25) => mul_30ns_6ns_36_2_1_U2_n_39,
      PCIN(24) => mul_30ns_6ns_36_2_1_U2_n_40,
      PCIN(23) => mul_30ns_6ns_36_2_1_U2_n_41,
      PCIN(22) => mul_30ns_6ns_36_2_1_U2_n_42,
      PCIN(21) => mul_30ns_6ns_36_2_1_U2_n_43,
      PCIN(20) => mul_30ns_6ns_36_2_1_U2_n_44,
      PCIN(19) => mul_30ns_6ns_36_2_1_U2_n_45,
      PCIN(18) => mul_30ns_6ns_36_2_1_U2_n_46,
      PCIN(17) => mul_30ns_6ns_36_2_1_U2_n_47,
      PCIN(16) => mul_30ns_6ns_36_2_1_U2_n_48,
      PCIN(15) => mul_30ns_6ns_36_2_1_U2_n_49,
      PCIN(14) => mul_30ns_6ns_36_2_1_U2_n_50,
      PCIN(13) => mul_30ns_6ns_36_2_1_U2_n_51,
      PCIN(12) => mul_30ns_6ns_36_2_1_U2_n_52,
      PCIN(11) => mul_30ns_6ns_36_2_1_U2_n_53,
      PCIN(10) => mul_30ns_6ns_36_2_1_U2_n_54,
      PCIN(9) => mul_30ns_6ns_36_2_1_U2_n_55,
      PCIN(8) => mul_30ns_6ns_36_2_1_U2_n_56,
      PCIN(7) => mul_30ns_6ns_36_2_1_U2_n_57,
      PCIN(6) => mul_30ns_6ns_36_2_1_U2_n_58,
      PCIN(5) => mul_30ns_6ns_36_2_1_U2_n_59,
      PCIN(4) => mul_30ns_6ns_36_2_1_U2_n_60,
      PCIN(3) => mul_30ns_6ns_36_2_1_U2_n_61,
      PCIN(2) => mul_30ns_6ns_36_2_1_U2_n_62,
      PCIN(1) => mul_30ns_6ns_36_2_1_U2_n_63,
      PCIN(0) => mul_30ns_6ns_36_2_1_U2_n_64,
      PCOUT(47 downto 0) => NLW_mul_ln158_1_reg_2702_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln158_1_reg_2702_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln158_1_reg_2702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_16,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[0]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_6,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[10]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_5,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[11]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_4,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[12]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_3,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[13]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_2,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[14]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_1,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[15]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_0,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[16]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_15,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[1]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_14,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[2]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_13,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[3]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_12,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[4]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_11,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[5]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_10,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[6]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_9,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[7]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_8,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[8]\,
      R => '0'
    );
\mul_ln158_1_reg_2702_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_30ns_6ns_36_2_1_U2_n_7,
      Q => \mul_ln158_1_reg_2702_reg_n_0_[9]\,
      R => '0'
    );
mul_ln158_reg_2670_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 21) => B"000000000",
      A(20 downto 0) => \buff2_reg__0\(57 downto 37),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln158_reg_2670_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3 downto 0) => \buff2_reg__0\(57 downto 54),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln158_reg_2670_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln158_reg_2670_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln158_reg_2670_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln158_reg_2670_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_ln158_reg_2670_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln158_reg_2670_reg_n_58,
      P(46) => mul_ln158_reg_2670_reg_n_59,
      P(45) => mul_ln158_reg_2670_reg_n_60,
      P(44) => mul_ln158_reg_2670_reg_n_61,
      P(43) => mul_ln158_reg_2670_reg_n_62,
      P(42) => mul_ln158_reg_2670_reg_n_63,
      P(41) => mul_ln158_reg_2670_reg_n_64,
      P(40) => mul_ln158_reg_2670_reg_n_65,
      P(39) => mul_ln158_reg_2670_reg_n_66,
      P(38) => mul_ln158_reg_2670_reg_n_67,
      P(37) => mul_ln158_reg_2670_reg_n_68,
      P(36) => mul_ln158_reg_2670_reg_n_69,
      P(35) => mul_ln158_reg_2670_reg_n_70,
      P(34) => mul_ln158_reg_2670_reg_n_71,
      P(33) => mul_ln158_reg_2670_reg_n_72,
      P(32) => mul_ln158_reg_2670_reg_n_73,
      P(31) => mul_ln158_reg_2670_reg_n_74,
      P(30) => mul_ln158_reg_2670_reg_n_75,
      P(29) => mul_ln158_reg_2670_reg_n_76,
      P(28) => mul_ln158_reg_2670_reg_n_77,
      P(27) => mul_ln158_reg_2670_reg_n_78,
      P(26) => mul_ln158_reg_2670_reg_n_79,
      P(25) => mul_ln158_reg_2670_reg_n_80,
      P(24) => mul_ln158_reg_2670_reg_n_81,
      P(23) => mul_ln158_reg_2670_reg_n_82,
      P(22) => mul_ln158_reg_2670_reg_n_83,
      P(21) => mul_ln158_reg_2670_reg_n_84,
      P(20) => mul_ln158_reg_2670_reg_n_85,
      P(19) => mul_ln158_reg_2670_reg_n_86,
      P(18) => mul_ln158_reg_2670_reg_n_87,
      P(17) => mul_ln158_reg_2670_reg_n_88,
      P(16) => mul_ln158_reg_2670_reg_n_89,
      P(15) => mul_ln158_reg_2670_reg_n_90,
      P(14) => mul_ln158_reg_2670_reg_n_91,
      P(13) => mul_ln158_reg_2670_reg_n_92,
      P(12) => mul_ln158_reg_2670_reg_n_93,
      P(11) => mul_ln158_reg_2670_reg_n_94,
      P(10) => mul_ln158_reg_2670_reg_n_95,
      P(9) => mul_ln158_reg_2670_reg_n_96,
      P(8) => mul_ln158_reg_2670_reg_n_97,
      P(7) => mul_ln158_reg_2670_reg_n_98,
      P(6) => mul_ln158_reg_2670_reg_n_99,
      P(5) => mul_ln158_reg_2670_reg_n_100,
      P(4) => mul_ln158_reg_2670_reg_n_101,
      P(3) => mul_ln158_reg_2670_reg_n_102,
      P(2) => mul_ln158_reg_2670_reg_n_103,
      P(1) => mul_ln158_reg_2670_reg_n_104,
      P(0) => mul_ln158_reg_2670_reg_n_105,
      PATTERNBDETECT => NLW_mul_ln158_reg_2670_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln158_reg_2670_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_38ns_4ns_42_2_1_U5_n_17,
      PCIN(46) => mul_38ns_4ns_42_2_1_U5_n_18,
      PCIN(45) => mul_38ns_4ns_42_2_1_U5_n_19,
      PCIN(44) => mul_38ns_4ns_42_2_1_U5_n_20,
      PCIN(43) => mul_38ns_4ns_42_2_1_U5_n_21,
      PCIN(42) => mul_38ns_4ns_42_2_1_U5_n_22,
      PCIN(41) => mul_38ns_4ns_42_2_1_U5_n_23,
      PCIN(40) => mul_38ns_4ns_42_2_1_U5_n_24,
      PCIN(39) => mul_38ns_4ns_42_2_1_U5_n_25,
      PCIN(38) => mul_38ns_4ns_42_2_1_U5_n_26,
      PCIN(37) => mul_38ns_4ns_42_2_1_U5_n_27,
      PCIN(36) => mul_38ns_4ns_42_2_1_U5_n_28,
      PCIN(35) => mul_38ns_4ns_42_2_1_U5_n_29,
      PCIN(34) => mul_38ns_4ns_42_2_1_U5_n_30,
      PCIN(33) => mul_38ns_4ns_42_2_1_U5_n_31,
      PCIN(32) => mul_38ns_4ns_42_2_1_U5_n_32,
      PCIN(31) => mul_38ns_4ns_42_2_1_U5_n_33,
      PCIN(30) => mul_38ns_4ns_42_2_1_U5_n_34,
      PCIN(29) => mul_38ns_4ns_42_2_1_U5_n_35,
      PCIN(28) => mul_38ns_4ns_42_2_1_U5_n_36,
      PCIN(27) => mul_38ns_4ns_42_2_1_U5_n_37,
      PCIN(26) => mul_38ns_4ns_42_2_1_U5_n_38,
      PCIN(25) => mul_38ns_4ns_42_2_1_U5_n_39,
      PCIN(24) => mul_38ns_4ns_42_2_1_U5_n_40,
      PCIN(23) => mul_38ns_4ns_42_2_1_U5_n_41,
      PCIN(22) => mul_38ns_4ns_42_2_1_U5_n_42,
      PCIN(21) => mul_38ns_4ns_42_2_1_U5_n_43,
      PCIN(20) => mul_38ns_4ns_42_2_1_U5_n_44,
      PCIN(19) => mul_38ns_4ns_42_2_1_U5_n_45,
      PCIN(18) => mul_38ns_4ns_42_2_1_U5_n_46,
      PCIN(17) => mul_38ns_4ns_42_2_1_U5_n_47,
      PCIN(16) => mul_38ns_4ns_42_2_1_U5_n_48,
      PCIN(15) => mul_38ns_4ns_42_2_1_U5_n_49,
      PCIN(14) => mul_38ns_4ns_42_2_1_U5_n_50,
      PCIN(13) => mul_38ns_4ns_42_2_1_U5_n_51,
      PCIN(12) => mul_38ns_4ns_42_2_1_U5_n_52,
      PCIN(11) => mul_38ns_4ns_42_2_1_U5_n_53,
      PCIN(10) => mul_38ns_4ns_42_2_1_U5_n_54,
      PCIN(9) => mul_38ns_4ns_42_2_1_U5_n_55,
      PCIN(8) => mul_38ns_4ns_42_2_1_U5_n_56,
      PCIN(7) => mul_38ns_4ns_42_2_1_U5_n_57,
      PCIN(6) => mul_38ns_4ns_42_2_1_U5_n_58,
      PCIN(5) => mul_38ns_4ns_42_2_1_U5_n_59,
      PCIN(4) => mul_38ns_4ns_42_2_1_U5_n_60,
      PCIN(3) => mul_38ns_4ns_42_2_1_U5_n_61,
      PCIN(2) => mul_38ns_4ns_42_2_1_U5_n_62,
      PCIN(1) => mul_38ns_4ns_42_2_1_U5_n_63,
      PCIN(0) => mul_38ns_4ns_42_2_1_U5_n_64,
      PCOUT(47 downto 0) => NLW_mul_ln158_reg_2670_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln158_reg_2670_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln158_reg_2670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_16,
      Q => \mul_ln158_reg_2670_reg_n_0_[0]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_6,
      Q => \mul_ln158_reg_2670_reg_n_0_[10]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_5,
      Q => \mul_ln158_reg_2670_reg_n_0_[11]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_4,
      Q => \mul_ln158_reg_2670_reg_n_0_[12]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_3,
      Q => \mul_ln158_reg_2670_reg_n_0_[13]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_2,
      Q => \mul_ln158_reg_2670_reg_n_0_[14]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_1,
      Q => \mul_ln158_reg_2670_reg_n_0_[15]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_0,
      Q => \mul_ln158_reg_2670_reg_n_0_[16]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_15,
      Q => \mul_ln158_reg_2670_reg_n_0_[1]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_14,
      Q => \mul_ln158_reg_2670_reg_n_0_[2]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_13,
      Q => \mul_ln158_reg_2670_reg_n_0_[3]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_12,
      Q => \mul_ln158_reg_2670_reg_n_0_[4]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_11,
      Q => \mul_ln158_reg_2670_reg_n_0_[5]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_10,
      Q => \mul_ln158_reg_2670_reg_n_0_[6]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_9,
      Q => \mul_ln158_reg_2670_reg_n_0_[7]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_8,
      Q => \mul_ln158_reg_2670_reg_n_0_[8]\,
      R => '0'
    );
\mul_ln158_reg_2670_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_38ns_4ns_42_2_1_U5_n_7,
      Q => \mul_ln158_reg_2670_reg_n_0_[9]\,
      R => '0'
    );
mul_ln970_1_reg_2752_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000010011010",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln970_1_reg_2752_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5),
      B(16) => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5),
      B(15) => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5),
      B(14) => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5),
      B(13) => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5),
      B(12) => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5),
      B(11) => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5),
      B(10) => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5),
      B(9) => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5),
      B(8) => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5),
      B(7) => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5),
      B(6) => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5),
      B(5 downto 0) => ap_phi_reg_pp0_iter16_b_exp_05_reg_467(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln970_1_reg_2752_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln970_1_reg_2752_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln970_1_reg_2752_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_enable_reg_pp0_iter16,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln970_1_reg_2752_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_ln970_1_reg_2752_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln970_1_reg_2752_reg_n_58,
      P(46) => mul_ln970_1_reg_2752_reg_n_59,
      P(45) => mul_ln970_1_reg_2752_reg_n_60,
      P(44) => mul_ln970_1_reg_2752_reg_n_61,
      P(43) => mul_ln970_1_reg_2752_reg_n_62,
      P(42) => mul_ln970_1_reg_2752_reg_n_63,
      P(41) => mul_ln970_1_reg_2752_reg_n_64,
      P(40) => mul_ln970_1_reg_2752_reg_n_65,
      P(39) => mul_ln970_1_reg_2752_reg_n_66,
      P(38) => mul_ln970_1_reg_2752_reg_n_67,
      P(37) => mul_ln970_1_reg_2752_reg_n_68,
      P(36) => mul_ln970_1_reg_2752_reg_n_69,
      P(35) => mul_ln970_1_reg_2752_reg_n_70,
      P(34) => mul_ln970_1_reg_2752_reg_n_71,
      P(33) => mul_ln970_1_reg_2752_reg_n_72,
      P(32) => mul_ln970_1_reg_2752_reg_n_73,
      P(31) => mul_ln970_1_reg_2752_reg_n_74,
      P(30) => mul_ln970_1_reg_2752_reg_n_75,
      P(29) => mul_ln970_1_reg_2752_reg_n_76,
      P(28) => mul_ln970_1_reg_2752_reg_n_77,
      P(27) => mul_ln970_1_reg_2752_reg_n_78,
      P(26) => mul_ln970_1_reg_2752_reg_n_79,
      P(25) => mul_ln970_1_reg_2752_reg_n_80,
      P(24) => mul_ln970_1_reg_2752_reg_n_81,
      P(23) => mul_ln970_1_reg_2752_reg_n_82,
      P(22) => mul_ln970_1_reg_2752_reg_n_83,
      P(21) => mul_ln970_1_reg_2752_reg_n_84,
      P(20) => mul_ln970_1_reg_2752_reg_n_85,
      P(19) => mul_ln970_1_reg_2752_reg_n_86,
      P(18) => mul_ln970_1_reg_2752_reg_n_87,
      P(17) => mul_ln970_1_reg_2752_reg_n_88,
      P(16) => mul_ln970_1_reg_2752_reg_n_89,
      P(15) => mul_ln970_1_reg_2752_reg_n_90,
      P(14) => mul_ln970_1_reg_2752_reg_n_91,
      P(13) => mul_ln970_1_reg_2752_reg_n_92,
      P(12 downto 0) => shl_ln2_fu_2408_p3(83 downto 71),
      PATTERNBDETECT => NLW_mul_ln970_1_reg_2752_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln970_1_reg_2752_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_6s_43ns_47_3_1_U1_n_34,
      PCIN(46) => mul_6s_43ns_47_3_1_U1_n_35,
      PCIN(45) => mul_6s_43ns_47_3_1_U1_n_36,
      PCIN(44) => mul_6s_43ns_47_3_1_U1_n_37,
      PCIN(43) => mul_6s_43ns_47_3_1_U1_n_38,
      PCIN(42) => mul_6s_43ns_47_3_1_U1_n_39,
      PCIN(41) => mul_6s_43ns_47_3_1_U1_n_40,
      PCIN(40) => mul_6s_43ns_47_3_1_U1_n_41,
      PCIN(39) => mul_6s_43ns_47_3_1_U1_n_42,
      PCIN(38) => mul_6s_43ns_47_3_1_U1_n_43,
      PCIN(37) => mul_6s_43ns_47_3_1_U1_n_44,
      PCIN(36) => mul_6s_43ns_47_3_1_U1_n_45,
      PCIN(35) => mul_6s_43ns_47_3_1_U1_n_46,
      PCIN(34) => mul_6s_43ns_47_3_1_U1_n_47,
      PCIN(33) => mul_6s_43ns_47_3_1_U1_n_48,
      PCIN(32) => mul_6s_43ns_47_3_1_U1_n_49,
      PCIN(31) => mul_6s_43ns_47_3_1_U1_n_50,
      PCIN(30) => mul_6s_43ns_47_3_1_U1_n_51,
      PCIN(29) => mul_6s_43ns_47_3_1_U1_n_52,
      PCIN(28) => mul_6s_43ns_47_3_1_U1_n_53,
      PCIN(27) => mul_6s_43ns_47_3_1_U1_n_54,
      PCIN(26) => mul_6s_43ns_47_3_1_U1_n_55,
      PCIN(25) => mul_6s_43ns_47_3_1_U1_n_56,
      PCIN(24) => mul_6s_43ns_47_3_1_U1_n_57,
      PCIN(23) => mul_6s_43ns_47_3_1_U1_n_58,
      PCIN(22) => mul_6s_43ns_47_3_1_U1_n_59,
      PCIN(21) => mul_6s_43ns_47_3_1_U1_n_60,
      PCIN(20) => mul_6s_43ns_47_3_1_U1_n_61,
      PCIN(19) => mul_6s_43ns_47_3_1_U1_n_62,
      PCIN(18) => mul_6s_43ns_47_3_1_U1_n_63,
      PCIN(17) => mul_6s_43ns_47_3_1_U1_n_64,
      PCIN(16) => mul_6s_43ns_47_3_1_U1_n_65,
      PCIN(15) => mul_6s_43ns_47_3_1_U1_n_66,
      PCIN(14) => mul_6s_43ns_47_3_1_U1_n_67,
      PCIN(13) => mul_6s_43ns_47_3_1_U1_n_68,
      PCIN(12) => mul_6s_43ns_47_3_1_U1_n_69,
      PCIN(11) => mul_6s_43ns_47_3_1_U1_n_70,
      PCIN(10) => mul_6s_43ns_47_3_1_U1_n_71,
      PCIN(9) => mul_6s_43ns_47_3_1_U1_n_72,
      PCIN(8) => mul_6s_43ns_47_3_1_U1_n_73,
      PCIN(7) => mul_6s_43ns_47_3_1_U1_n_74,
      PCIN(6) => mul_6s_43ns_47_3_1_U1_n_75,
      PCIN(5) => mul_6s_43ns_47_3_1_U1_n_76,
      PCIN(4) => mul_6s_43ns_47_3_1_U1_n_77,
      PCIN(3) => mul_6s_43ns_47_3_1_U1_n_78,
      PCIN(2) => mul_6s_43ns_47_3_1_U1_n_79,
      PCIN(1) => mul_6s_43ns_47_3_1_U1_n_80,
      PCIN(0) => mul_6s_43ns_47_3_1_U1_n_81,
      PCOUT(47 downto 0) => NLW_mul_ln970_1_reg_2752_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln970_1_reg_2752_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln970_1_reg_2752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_16,
      Q => shl_ln2_fu_2408_p3(37),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_33,
      Q => shl_ln2_fu_2408_p3(54),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_6,
      Q => shl_ln2_fu_2408_p3(47),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_23,
      Q => shl_ln2_fu_2408_p3(64),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_5,
      Q => shl_ln2_fu_2408_p3(48),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_22,
      Q => shl_ln2_fu_2408_p3(65),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_4,
      Q => shl_ln2_fu_2408_p3(49),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_21,
      Q => shl_ln2_fu_2408_p3(66),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_3,
      Q => shl_ln2_fu_2408_p3(50),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_20,
      Q => shl_ln2_fu_2408_p3(67),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_2,
      Q => shl_ln2_fu_2408_p3(51),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_19,
      Q => shl_ln2_fu_2408_p3(68),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_1,
      Q => shl_ln2_fu_2408_p3(52),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_18,
      Q => shl_ln2_fu_2408_p3(69),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_0,
      Q => shl_ln2_fu_2408_p3(53),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_17,
      Q => shl_ln2_fu_2408_p3(70),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_15,
      Q => shl_ln2_fu_2408_p3(38),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_32,
      Q => shl_ln2_fu_2408_p3(55),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_14,
      Q => shl_ln2_fu_2408_p3(39),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_31,
      Q => shl_ln2_fu_2408_p3(56),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_13,
      Q => shl_ln2_fu_2408_p3(40),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_30,
      Q => shl_ln2_fu_2408_p3(57),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_12,
      Q => shl_ln2_fu_2408_p3(41),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_29,
      Q => shl_ln2_fu_2408_p3(58),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_11,
      Q => shl_ln2_fu_2408_p3(42),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_28,
      Q => shl_ln2_fu_2408_p3(59),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_10,
      Q => shl_ln2_fu_2408_p3(43),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_27,
      Q => shl_ln2_fu_2408_p3(60),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_9,
      Q => shl_ln2_fu_2408_p3(44),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_26,
      Q => shl_ln2_fu_2408_p3(61),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_8,
      Q => shl_ln2_fu_2408_p3(45),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_25,
      Q => shl_ln2_fu_2408_p3(62),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_7,
      Q => shl_ln2_fu_2408_p3(46),
      R => '0'
    );
\mul_ln970_1_reg_2752_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_6s_43ns_47_3_1_U1_n_24,
      Q => shl_ln2_fu_2408_p3(63),
      R => '0'
    );
\mul_ln970_reg_2757_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(36),
      Q => mul_ln970_reg_2757(36),
      R => '0'
    );
\mul_ln970_reg_2757_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(37),
      Q => mul_ln970_reg_2757(37),
      R => '0'
    );
\mul_ln970_reg_2757_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(38),
      Q => mul_ln970_reg_2757(38),
      R => '0'
    );
\mul_ln970_reg_2757_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(39),
      Q => mul_ln970_reg_2757(39),
      R => '0'
    );
\mul_ln970_reg_2757_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(40),
      Q => mul_ln970_reg_2757(40),
      R => '0'
    );
\mul_ln970_reg_2757_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(41),
      Q => mul_ln970_reg_2757(41),
      R => '0'
    );
\mul_ln970_reg_2757_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(42),
      Q => mul_ln970_reg_2757(42),
      R => '0'
    );
\mul_ln970_reg_2757_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(43),
      Q => mul_ln970_reg_2757(43),
      R => '0'
    );
\mul_ln970_reg_2757_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(44),
      Q => mul_ln970_reg_2757(44),
      R => '0'
    );
\mul_ln970_reg_2757_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(45),
      Q => mul_ln970_reg_2757(45),
      R => '0'
    );
\mul_ln970_reg_2757_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(46),
      Q => mul_ln970_reg_2757(46),
      R => '0'
    );
\mul_ln970_reg_2757_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(47),
      Q => mul_ln970_reg_2757(47),
      R => '0'
    );
\mul_ln970_reg_2757_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(48),
      Q => mul_ln970_reg_2757(48),
      R => '0'
    );
\mul_ln970_reg_2757_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(49),
      Q => mul_ln970_reg_2757(49),
      R => '0'
    );
\mul_ln970_reg_2757_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(50),
      Q => mul_ln970_reg_2757(50),
      R => '0'
    );
\mul_ln970_reg_2757_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(51),
      Q => mul_ln970_reg_2757(51),
      R => '0'
    );
\mul_ln970_reg_2757_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(52),
      Q => mul_ln970_reg_2757(52),
      R => '0'
    );
\mul_ln970_reg_2757_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(53),
      Q => mul_ln970_reg_2757(53),
      R => '0'
    );
\mul_ln970_reg_2757_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(54),
      Q => mul_ln970_reg_2757(54),
      R => '0'
    );
\mul_ln970_reg_2757_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(55),
      Q => mul_ln970_reg_2757(55),
      R => '0'
    );
\mul_ln970_reg_2757_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(56),
      Q => mul_ln970_reg_2757(56),
      R => '0'
    );
\mul_ln970_reg_2757_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(57),
      Q => mul_ln970_reg_2757(57),
      R => '0'
    );
\mul_ln970_reg_2757_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(58),
      Q => mul_ln970_reg_2757(58),
      R => '0'
    );
\mul_ln970_reg_2757_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(59),
      Q => mul_ln970_reg_2757(59),
      R => '0'
    );
\mul_ln970_reg_2757_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(60),
      Q => mul_ln970_reg_2757(60),
      R => '0'
    );
\mul_ln970_reg_2757_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(61),
      Q => mul_ln970_reg_2757(61),
      R => '0'
    );
\mul_ln970_reg_2757_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(62),
      Q => mul_ln970_reg_2757(62),
      R => '0'
    );
\mul_ln970_reg_2757_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(63),
      Q => mul_ln970_reg_2757(63),
      R => '0'
    );
\mul_ln970_reg_2757_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(64),
      Q => mul_ln970_reg_2757(64),
      R => '0'
    );
\mul_ln970_reg_2757_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(65),
      Q => mul_ln970_reg_2757(65),
      R => '0'
    );
\mul_ln970_reg_2757_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(66),
      Q => mul_ln970_reg_2757(66),
      R => '0'
    );
\mul_ln970_reg_2757_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(67),
      Q => mul_ln970_reg_2757(67),
      R => '0'
    );
\mul_ln970_reg_2757_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(68),
      Q => mul_ln970_reg_2757(68),
      R => '0'
    );
\mul_ln970_reg_2757_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(69),
      Q => mul_ln970_reg_2757(69),
      R => '0'
    );
\mul_ln970_reg_2757_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(70),
      Q => mul_ln970_reg_2757(70),
      R => '0'
    );
\mul_ln970_reg_2757_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(71),
      Q => mul_ln970_reg_2757(71),
      R => '0'
    );
\mul_ln970_reg_2757_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(72),
      Q => mul_ln970_reg_2757(72),
      R => '0'
    );
\mul_ln970_reg_2757_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(73),
      Q => mul_ln970_reg_2757(73),
      R => '0'
    );
\mul_ln970_reg_2757_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(74),
      Q => mul_ln970_reg_2757(74),
      R => '0'
    );
\mul_ln970_reg_2757_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(75),
      Q => mul_ln970_reg_2757(75),
      R => '0'
    );
\mul_ln970_reg_2757_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(76),
      Q => mul_ln970_reg_2757(76),
      R => '0'
    );
\mul_ln970_reg_2757_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(77),
      Q => mul_ln970_reg_2757(77),
      R => '0'
    );
\mul_ln970_reg_2757_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__2\(78),
      Q => mul_ln970_reg_2757(78),
      R => '0'
    );
\ref_tmp5_reg_228[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln899_reg_2462_pp0_iter19_reg,
      I1 => Q(0),
      O => \icmp_ln899_reg_2462_pp0_iter19_reg_reg[0]_0\
    );
\ref_tmp5_reg_228[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(54),
      I1 => mul_ln970_reg_2757(54),
      O => \ref_tmp5_reg_228[0]_i_10_n_0\
    );
\ref_tmp5_reg_228[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(53),
      I1 => mul_ln970_reg_2757(53),
      O => \ref_tmp5_reg_228[0]_i_11_n_0\
    );
\ref_tmp5_reg_228[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(52),
      I1 => mul_ln970_reg_2757(52),
      O => \ref_tmp5_reg_228[0]_i_12_n_0\
    );
\ref_tmp5_reg_228[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(51),
      I1 => mul_ln970_reg_2757(51),
      O => \ref_tmp5_reg_228[0]_i_14_n_0\
    );
\ref_tmp5_reg_228[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(50),
      I1 => mul_ln970_reg_2757(50),
      O => \ref_tmp5_reg_228[0]_i_15_n_0\
    );
\ref_tmp5_reg_228[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(49),
      I1 => mul_ln970_reg_2757(49),
      O => \ref_tmp5_reg_228[0]_i_16_n_0\
    );
\ref_tmp5_reg_228[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(48),
      I1 => mul_ln970_reg_2757(48),
      O => \ref_tmp5_reg_228[0]_i_17_n_0\
    );
\ref_tmp5_reg_228[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(47),
      I1 => mul_ln970_reg_2757(47),
      O => \ref_tmp5_reg_228[0]_i_19_n_0\
    );
\ref_tmp5_reg_228[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(46),
      I1 => mul_ln970_reg_2757(46),
      O => \ref_tmp5_reg_228[0]_i_20_n_0\
    );
\ref_tmp5_reg_228[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(45),
      I1 => mul_ln970_reg_2757(45),
      O => \ref_tmp5_reg_228[0]_i_21_n_0\
    );
\ref_tmp5_reg_228[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(44),
      I1 => mul_ln970_reg_2757(44),
      O => \ref_tmp5_reg_228[0]_i_22_n_0\
    );
\ref_tmp5_reg_228[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(43),
      I1 => mul_ln970_reg_2757(43),
      O => \ref_tmp5_reg_228[0]_i_24_n_0\
    );
\ref_tmp5_reg_228[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(42),
      I1 => mul_ln970_reg_2757(42),
      O => \ref_tmp5_reg_228[0]_i_25_n_0\
    );
\ref_tmp5_reg_228[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(41),
      I1 => mul_ln970_reg_2757(41),
      O => \ref_tmp5_reg_228[0]_i_26_n_0\
    );
\ref_tmp5_reg_228[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(40),
      I1 => mul_ln970_reg_2757(40),
      O => \ref_tmp5_reg_228[0]_i_27_n_0\
    );
\ref_tmp5_reg_228[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(39),
      I1 => mul_ln970_reg_2757(39),
      O => \ref_tmp5_reg_228[0]_i_28_n_0\
    );
\ref_tmp5_reg_228[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(38),
      I1 => mul_ln970_reg_2757(38),
      O => \ref_tmp5_reg_228[0]_i_29_n_0\
    );
\ref_tmp5_reg_228[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(37),
      I1 => mul_ln970_reg_2757(37),
      O => \ref_tmp5_reg_228[0]_i_30_n_0\
    );
\ref_tmp5_reg_228[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(59),
      I1 => mul_ln970_reg_2757(59),
      O => \ref_tmp5_reg_228[0]_i_4_n_0\
    );
\ref_tmp5_reg_228[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(58),
      I1 => mul_ln970_reg_2757(58),
      O => \ref_tmp5_reg_228[0]_i_5_n_0\
    );
\ref_tmp5_reg_228[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(57),
      I1 => mul_ln970_reg_2757(57),
      O => \ref_tmp5_reg_228[0]_i_6_n_0\
    );
\ref_tmp5_reg_228[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(56),
      I1 => mul_ln970_reg_2757(56),
      O => \ref_tmp5_reg_228[0]_i_7_n_0\
    );
\ref_tmp5_reg_228[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(55),
      I1 => mul_ln970_reg_2757(55),
      O => \ref_tmp5_reg_228[0]_i_9_n_0\
    );
\ref_tmp5_reg_228[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(67),
      I1 => mul_ln970_reg_2757(67),
      O => \ref_tmp5_reg_228[11]_i_2_n_0\
    );
\ref_tmp5_reg_228[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(66),
      I1 => mul_ln970_reg_2757(66),
      O => \ref_tmp5_reg_228[11]_i_3_n_0\
    );
\ref_tmp5_reg_228[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(65),
      I1 => mul_ln970_reg_2757(65),
      O => \ref_tmp5_reg_228[11]_i_4_n_0\
    );
\ref_tmp5_reg_228[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(64),
      I1 => mul_ln970_reg_2757(64),
      O => \ref_tmp5_reg_228[11]_i_5_n_0\
    );
\ref_tmp5_reg_228[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(71),
      I1 => mul_ln970_reg_2757(71),
      O => \ref_tmp5_reg_228[15]_i_2_n_0\
    );
\ref_tmp5_reg_228[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(70),
      I1 => mul_ln970_reg_2757(70),
      O => \ref_tmp5_reg_228[15]_i_3_n_0\
    );
\ref_tmp5_reg_228[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(69),
      I1 => mul_ln970_reg_2757(69),
      O => \ref_tmp5_reg_228[15]_i_4_n_0\
    );
\ref_tmp5_reg_228[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(68),
      I1 => mul_ln970_reg_2757(68),
      O => \ref_tmp5_reg_228[15]_i_5_n_0\
    );
\ref_tmp5_reg_228[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(75),
      I1 => mul_ln970_reg_2757(75),
      O => \ref_tmp5_reg_228[19]_i_2_n_0\
    );
\ref_tmp5_reg_228[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(74),
      I1 => mul_ln970_reg_2757(74),
      O => \ref_tmp5_reg_228[19]_i_3_n_0\
    );
\ref_tmp5_reg_228[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(73),
      I1 => mul_ln970_reg_2757(73),
      O => \ref_tmp5_reg_228[19]_i_4_n_0\
    );
\ref_tmp5_reg_228[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(72),
      I1 => mul_ln970_reg_2757(72),
      O => \ref_tmp5_reg_228[19]_i_5_n_0\
    );
\ref_tmp5_reg_228[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln970_reg_2757(78),
      O => \ref_tmp5_reg_228[23]_i_2_n_0\
    );
\ref_tmp5_reg_228[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln970_reg_2757(78),
      I1 => shl_ln2_fu_2408_p3(79),
      O => \ref_tmp5_reg_228[23]_i_3_n_0\
    );
\ref_tmp5_reg_228[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln970_reg_2757(78),
      I1 => shl_ln2_fu_2408_p3(78),
      O => \ref_tmp5_reg_228[23]_i_4_n_0\
    );
\ref_tmp5_reg_228[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(77),
      I1 => mul_ln970_reg_2757(77),
      O => \ref_tmp5_reg_228[23]_i_5_n_0\
    );
\ref_tmp5_reg_228[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(76),
      I1 => mul_ln970_reg_2757(76),
      O => \ref_tmp5_reg_228[23]_i_6_n_0\
    );
\ref_tmp5_reg_228[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(82),
      I1 => shl_ln2_fu_2408_p3(83),
      O => \ref_tmp5_reg_228[27]_i_2_n_0\
    );
\ref_tmp5_reg_228[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(81),
      I1 => shl_ln2_fu_2408_p3(82),
      O => \ref_tmp5_reg_228[27]_i_3_n_0\
    );
\ref_tmp5_reg_228[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(80),
      I1 => shl_ln2_fu_2408_p3(81),
      O => \ref_tmp5_reg_228[27]_i_4_n_0\
    );
\ref_tmp5_reg_228[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(79),
      I1 => shl_ln2_fu_2408_p3(80),
      O => \ref_tmp5_reg_228[27]_i_5_n_0\
    );
\ref_tmp5_reg_228[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(63),
      I1 => mul_ln970_reg_2757(63),
      O => \ref_tmp5_reg_228[7]_i_2_n_0\
    );
\ref_tmp5_reg_228[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(62),
      I1 => mul_ln970_reg_2757(62),
      O => \ref_tmp5_reg_228[7]_i_3_n_0\
    );
\ref_tmp5_reg_228[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(61),
      I1 => mul_ln970_reg_2757(61),
      O => \ref_tmp5_reg_228[7]_i_4_n_0\
    );
\ref_tmp5_reg_228[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln2_fu_2408_p3(60),
      I1 => mul_ln970_reg_2757(60),
      O => \ref_tmp5_reg_228[7]_i_5_n_0\
    );
\ref_tmp5_reg_228_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \ref_tmp5_reg_228_reg[0]_i_18_n_0\,
      CO(3) => \ref_tmp5_reg_228_reg[0]_i_13_n_0\,
      CO(2) => \ref_tmp5_reg_228_reg[0]_i_13_n_1\,
      CO(1) => \ref_tmp5_reg_228_reg[0]_i_13_n_2\,
      CO(0) => \ref_tmp5_reg_228_reg[0]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln2_fu_2408_p3(47 downto 44),
      O(3 downto 0) => \NLW_ref_tmp5_reg_228_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \ref_tmp5_reg_228[0]_i_19_n_0\,
      S(2) => \ref_tmp5_reg_228[0]_i_20_n_0\,
      S(1) => \ref_tmp5_reg_228[0]_i_21_n_0\,
      S(0) => \ref_tmp5_reg_228[0]_i_22_n_0\
    );
\ref_tmp5_reg_228_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \ref_tmp5_reg_228_reg[0]_i_23_n_0\,
      CO(3) => \ref_tmp5_reg_228_reg[0]_i_18_n_0\,
      CO(2) => \ref_tmp5_reg_228_reg[0]_i_18_n_1\,
      CO(1) => \ref_tmp5_reg_228_reg[0]_i_18_n_2\,
      CO(0) => \ref_tmp5_reg_228_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln2_fu_2408_p3(43 downto 40),
      O(3 downto 0) => \NLW_ref_tmp5_reg_228_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \ref_tmp5_reg_228[0]_i_24_n_0\,
      S(2) => \ref_tmp5_reg_228[0]_i_25_n_0\,
      S(1) => \ref_tmp5_reg_228[0]_i_26_n_0\,
      S(0) => \ref_tmp5_reg_228[0]_i_27_n_0\
    );
\ref_tmp5_reg_228_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ref_tmp5_reg_228_reg[0]_i_3_n_0\,
      CO(3) => \ref_tmp5_reg_228_reg[0]_i_2_n_0\,
      CO(2) => \ref_tmp5_reg_228_reg[0]_i_2_n_1\,
      CO(1) => \ref_tmp5_reg_228_reg[0]_i_2_n_2\,
      CO(0) => \ref_tmp5_reg_228_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln2_fu_2408_p3(59 downto 56),
      O(3 downto 0) => add_ln970_fu_2418_p2(3 downto 0),
      S(3) => \ref_tmp5_reg_228[0]_i_4_n_0\,
      S(2) => \ref_tmp5_reg_228[0]_i_5_n_0\,
      S(1) => \ref_tmp5_reg_228[0]_i_6_n_0\,
      S(0) => \ref_tmp5_reg_228[0]_i_7_n_0\
    );
\ref_tmp5_reg_228_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ref_tmp5_reg_228_reg[0]_i_23_n_0\,
      CO(2) => \ref_tmp5_reg_228_reg[0]_i_23_n_1\,
      CO(1) => \ref_tmp5_reg_228_reg[0]_i_23_n_2\,
      CO(0) => \ref_tmp5_reg_228_reg[0]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => shl_ln2_fu_2408_p3(39 downto 37),
      DI(0) => '0',
      O(3 downto 0) => \NLW_ref_tmp5_reg_228_reg[0]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \ref_tmp5_reg_228[0]_i_28_n_0\,
      S(2) => \ref_tmp5_reg_228[0]_i_29_n_0\,
      S(1) => \ref_tmp5_reg_228[0]_i_30_n_0\,
      S(0) => mul_ln970_reg_2757(36)
    );
\ref_tmp5_reg_228_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ref_tmp5_reg_228_reg[0]_i_8_n_0\,
      CO(3) => \ref_tmp5_reg_228_reg[0]_i_3_n_0\,
      CO(2) => \ref_tmp5_reg_228_reg[0]_i_3_n_1\,
      CO(1) => \ref_tmp5_reg_228_reg[0]_i_3_n_2\,
      CO(0) => \ref_tmp5_reg_228_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln2_fu_2408_p3(55 downto 52),
      O(3 downto 0) => \NLW_ref_tmp5_reg_228_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ref_tmp5_reg_228[0]_i_9_n_0\,
      S(2) => \ref_tmp5_reg_228[0]_i_10_n_0\,
      S(1) => \ref_tmp5_reg_228[0]_i_11_n_0\,
      S(0) => \ref_tmp5_reg_228[0]_i_12_n_0\
    );
\ref_tmp5_reg_228_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \ref_tmp5_reg_228_reg[0]_i_13_n_0\,
      CO(3) => \ref_tmp5_reg_228_reg[0]_i_8_n_0\,
      CO(2) => \ref_tmp5_reg_228_reg[0]_i_8_n_1\,
      CO(1) => \ref_tmp5_reg_228_reg[0]_i_8_n_2\,
      CO(0) => \ref_tmp5_reg_228_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln2_fu_2408_p3(51 downto 48),
      O(3 downto 0) => \NLW_ref_tmp5_reg_228_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \ref_tmp5_reg_228[0]_i_14_n_0\,
      S(2) => \ref_tmp5_reg_228[0]_i_15_n_0\,
      S(1) => \ref_tmp5_reg_228[0]_i_16_n_0\,
      S(0) => \ref_tmp5_reg_228[0]_i_17_n_0\
    );
\ref_tmp5_reg_228_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ref_tmp5_reg_228_reg[7]_i_1_n_0\,
      CO(3) => \ref_tmp5_reg_228_reg[11]_i_1_n_0\,
      CO(2) => \ref_tmp5_reg_228_reg[11]_i_1_n_1\,
      CO(1) => \ref_tmp5_reg_228_reg[11]_i_1_n_2\,
      CO(0) => \ref_tmp5_reg_228_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln2_fu_2408_p3(67 downto 64),
      O(3 downto 0) => add_ln970_fu_2418_p2(11 downto 8),
      S(3) => \ref_tmp5_reg_228[11]_i_2_n_0\,
      S(2) => \ref_tmp5_reg_228[11]_i_3_n_0\,
      S(1) => \ref_tmp5_reg_228[11]_i_4_n_0\,
      S(0) => \ref_tmp5_reg_228[11]_i_5_n_0\
    );
\ref_tmp5_reg_228_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ref_tmp5_reg_228_reg[11]_i_1_n_0\,
      CO(3) => \ref_tmp5_reg_228_reg[15]_i_1_n_0\,
      CO(2) => \ref_tmp5_reg_228_reg[15]_i_1_n_1\,
      CO(1) => \ref_tmp5_reg_228_reg[15]_i_1_n_2\,
      CO(0) => \ref_tmp5_reg_228_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln2_fu_2408_p3(71 downto 68),
      O(3 downto 0) => add_ln970_fu_2418_p2(15 downto 12),
      S(3) => \ref_tmp5_reg_228[15]_i_2_n_0\,
      S(2) => \ref_tmp5_reg_228[15]_i_3_n_0\,
      S(1) => \ref_tmp5_reg_228[15]_i_4_n_0\,
      S(0) => \ref_tmp5_reg_228[15]_i_5_n_0\
    );
\ref_tmp5_reg_228_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ref_tmp5_reg_228_reg[15]_i_1_n_0\,
      CO(3) => \ref_tmp5_reg_228_reg[19]_i_1_n_0\,
      CO(2) => \ref_tmp5_reg_228_reg[19]_i_1_n_1\,
      CO(1) => \ref_tmp5_reg_228_reg[19]_i_1_n_2\,
      CO(0) => \ref_tmp5_reg_228_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln2_fu_2408_p3(75 downto 72),
      O(3 downto 0) => add_ln970_fu_2418_p2(19 downto 16),
      S(3) => \ref_tmp5_reg_228[19]_i_2_n_0\,
      S(2) => \ref_tmp5_reg_228[19]_i_3_n_0\,
      S(1) => \ref_tmp5_reg_228[19]_i_4_n_0\,
      S(0) => \ref_tmp5_reg_228[19]_i_5_n_0\
    );
\ref_tmp5_reg_228_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ref_tmp5_reg_228_reg[19]_i_1_n_0\,
      CO(3) => \ref_tmp5_reg_228_reg[23]_i_1_n_0\,
      CO(2) => \ref_tmp5_reg_228_reg[23]_i_1_n_1\,
      CO(1) => \ref_tmp5_reg_228_reg[23]_i_1_n_2\,
      CO(0) => \ref_tmp5_reg_228_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \ref_tmp5_reg_228[23]_i_2_n_0\,
      DI(2) => mul_ln970_reg_2757(78),
      DI(1 downto 0) => shl_ln2_fu_2408_p3(77 downto 76),
      O(3 downto 0) => add_ln970_fu_2418_p2(23 downto 20),
      S(3) => \ref_tmp5_reg_228[23]_i_3_n_0\,
      S(2) => \ref_tmp5_reg_228[23]_i_4_n_0\,
      S(1) => \ref_tmp5_reg_228[23]_i_5_n_0\,
      S(0) => \ref_tmp5_reg_228[23]_i_6_n_0\
    );
\ref_tmp5_reg_228_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ref_tmp5_reg_228_reg[23]_i_1_n_0\,
      CO(3) => \NLW_ref_tmp5_reg_228_reg[27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ref_tmp5_reg_228_reg[27]_i_1_n_1\,
      CO(1) => \ref_tmp5_reg_228_reg[27]_i_1_n_2\,
      CO(0) => \ref_tmp5_reg_228_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => shl_ln2_fu_2408_p3(81 downto 79),
      O(3 downto 0) => add_ln970_fu_2418_p2(27 downto 24),
      S(3) => \ref_tmp5_reg_228[27]_i_2_n_0\,
      S(2) => \ref_tmp5_reg_228[27]_i_3_n_0\,
      S(1) => \ref_tmp5_reg_228[27]_i_4_n_0\,
      S(0) => \ref_tmp5_reg_228[27]_i_5_n_0\
    );
\ref_tmp5_reg_228_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ref_tmp5_reg_228_reg[0]_i_2_n_0\,
      CO(3) => \ref_tmp5_reg_228_reg[7]_i_1_n_0\,
      CO(2) => \ref_tmp5_reg_228_reg[7]_i_1_n_1\,
      CO(1) => \ref_tmp5_reg_228_reg[7]_i_1_n_2\,
      CO(0) => \ref_tmp5_reg_228_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln2_fu_2408_p3(63 downto 60),
      O(3 downto 0) => add_ln970_fu_2418_p2(7 downto 4),
      S(3) => \ref_tmp5_reg_228[7]_i_2_n_0\,
      S(2) => \ref_tmp5_reg_228[7]_i_3_n_0\,
      S(1) => \ref_tmp5_reg_228[7]_i_4_n_0\,
      S(0) => \ref_tmp5_reg_228[7]_i_5_n_0\
    );
\select_ln156_reg_2655[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(0),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(1),
      O => \select_ln156_reg_2655[0]_i_1_n_0\
    );
\select_ln156_reg_2655[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(10),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(11),
      O => \select_ln156_reg_2655[10]_i_1_n_0\
    );
\select_ln156_reg_2655[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(11),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(12),
      O => \select_ln156_reg_2655[11]_i_1_n_0\
    );
\select_ln156_reg_2655[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(12),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(13),
      O => \select_ln156_reg_2655[12]_i_1_n_0\
    );
\select_ln156_reg_2655[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(13),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(14),
      O => \select_ln156_reg_2655[13]_i_1_n_0\
    );
\select_ln156_reg_2655[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(14),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(15),
      O => \select_ln156_reg_2655[14]_i_1_n_0\
    );
\select_ln156_reg_2655[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(15),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(16),
      O => \select_ln156_reg_2655[15]_i_1_n_0\
    );
\select_ln156_reg_2655[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(16),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(17),
      O => \select_ln156_reg_2655[16]_i_1_n_0\
    );
\select_ln156_reg_2655[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(17),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(18),
      O => \select_ln156_reg_2655[17]_i_1_n_0\
    );
\select_ln156_reg_2655[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(18),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(19),
      O => \select_ln156_reg_2655[18]_i_1_n_0\
    );
\select_ln156_reg_2655[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(19),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(20),
      O => \select_ln156_reg_2655[19]_i_1_n_0\
    );
\select_ln156_reg_2655[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(1),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(2),
      O => \select_ln156_reg_2655[1]_i_1_n_0\
    );
\select_ln156_reg_2655[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(20),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(21),
      O => \select_ln156_reg_2655[20]_i_1_n_0\
    );
\select_ln156_reg_2655[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(21),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(22),
      O => \select_ln156_reg_2655[21]_i_1_n_0\
    );
\select_ln156_reg_2655[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(22),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(23),
      O => \select_ln156_reg_2655[22]_i_1_n_0\
    );
\select_ln156_reg_2655[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(23),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(24),
      O => \select_ln156_reg_2655[23]_i_1_n_0\
    );
\select_ln156_reg_2655[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(24),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(25),
      O => \select_ln156_reg_2655[24]_i_1_n_0\
    );
\select_ln156_reg_2655[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(25),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(26),
      O => \select_ln156_reg_2655[25]_i_1_n_0\
    );
\select_ln156_reg_2655[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(26),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(27),
      O => \select_ln156_reg_2655[26]_i_1_n_0\
    );
\select_ln156_reg_2655[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(27),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(28),
      O => \select_ln156_reg_2655[27]_i_1_n_0\
    );
\select_ln156_reg_2655[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(28),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(29),
      O => \select_ln156_reg_2655[28]_i_1_n_0\
    );
\select_ln156_reg_2655[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(29),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(30),
      O => \select_ln156_reg_2655[29]_i_1_n_0\
    );
\select_ln156_reg_2655[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(2),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(3),
      O => \select_ln156_reg_2655[2]_i_1_n_0\
    );
\select_ln156_reg_2655[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(30),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(31),
      O => \select_ln156_reg_2655[30]_i_1_n_0\
    );
\select_ln156_reg_2655[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(31),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(32),
      O => \select_ln156_reg_2655[31]_i_1_n_0\
    );
\select_ln156_reg_2655[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(32),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(33),
      O => \select_ln156_reg_2655[32]_i_1_n_0\
    );
\select_ln156_reg_2655[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(33),
      I1 => tmp_49_reg_2640,
      I2 => tmp_48_reg_2634(34),
      O => \select_ln156_reg_2655[33]_i_1_n_0\
    );
\select_ln156_reg_2655[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_48_reg_2634(34),
      I1 => tmp_49_reg_2640,
      I2 => tmp_48_reg_2634(35),
      O => \select_ln156_reg_2655[34]_i_1_n_0\
    );
\select_ln156_reg_2655[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_48_reg_2634(35),
      I1 => tmp_49_reg_2640,
      I2 => tmp_48_reg_2634(36),
      O => \select_ln156_reg_2655[35]_i_1_n_0\
    );
\select_ln156_reg_2655[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_49_reg_2640,
      I1 => tmp_48_reg_2634(36),
      O => \select_ln156_reg_2655[36]_i_1_n_0\
    );
\select_ln156_reg_2655[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(3),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(4),
      O => \select_ln156_reg_2655[3]_i_1_n_0\
    );
\select_ln156_reg_2655[41]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_2640,
      O => \select_ln156_reg_2655[41]_i_1_n_0\
    );
\select_ln156_reg_2655[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(4),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(5),
      O => \select_ln156_reg_2655[4]_i_1_n_0\
    );
\select_ln156_reg_2655[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(5),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(6),
      O => \select_ln156_reg_2655[5]_i_1_n_0\
    );
\select_ln156_reg_2655[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(6),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(7),
      O => \select_ln156_reg_2655[6]_i_1_n_0\
    );
\select_ln156_reg_2655[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(7),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(8),
      O => \select_ln156_reg_2655[7]_i_1_n_0\
    );
\select_ln156_reg_2655[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(8),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(9),
      O => \select_ln156_reg_2655[8]_i_1_n_0\
    );
\select_ln156_reg_2655[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_52_reg_2650(9),
      I1 => tmp_49_reg_2640,
      I2 => tmp_52_reg_2650(10),
      O => \select_ln156_reg_2655[9]_i_1_n_0\
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(0),
      Q => select_ln156_reg_2655_pp0_iter9_reg(0),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(10),
      Q => select_ln156_reg_2655_pp0_iter9_reg(10),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(11),
      Q => select_ln156_reg_2655_pp0_iter9_reg(11),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(12),
      Q => select_ln156_reg_2655_pp0_iter9_reg(12),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(13),
      Q => select_ln156_reg_2655_pp0_iter9_reg(13),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(14),
      Q => select_ln156_reg_2655_pp0_iter9_reg(14),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(15),
      Q => select_ln156_reg_2655_pp0_iter9_reg(15),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(16),
      Q => select_ln156_reg_2655_pp0_iter9_reg(16),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(17),
      Q => select_ln156_reg_2655_pp0_iter9_reg(17),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(18),
      Q => select_ln156_reg_2655_pp0_iter9_reg(18),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(19),
      Q => select_ln156_reg_2655_pp0_iter9_reg(19),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(1),
      Q => select_ln156_reg_2655_pp0_iter9_reg(1),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(20),
      Q => select_ln156_reg_2655_pp0_iter9_reg(20),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(21),
      Q => select_ln156_reg_2655_pp0_iter9_reg(21),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(22),
      Q => select_ln156_reg_2655_pp0_iter9_reg(22),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(23),
      Q => select_ln156_reg_2655_pp0_iter9_reg(23),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(24),
      Q => select_ln156_reg_2655_pp0_iter9_reg(24),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(25),
      Q => select_ln156_reg_2655_pp0_iter9_reg(25),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(26),
      Q => select_ln156_reg_2655_pp0_iter9_reg(26),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(27),
      Q => select_ln156_reg_2655_pp0_iter9_reg(27),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(28),
      Q => select_ln156_reg_2655_pp0_iter9_reg(28),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(29),
      Q => select_ln156_reg_2655_pp0_iter9_reg(29),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(2),
      Q => select_ln156_reg_2655_pp0_iter9_reg(2),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(30),
      Q => select_ln156_reg_2655_pp0_iter9_reg(30),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(31),
      Q => select_ln156_reg_2655_pp0_iter9_reg(31),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(32),
      Q => select_ln156_reg_2655_pp0_iter9_reg(32),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(33),
      Q => select_ln156_reg_2655_pp0_iter9_reg(33),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(34),
      Q => select_ln156_reg_2655_pp0_iter9_reg(34),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(35),
      Q => select_ln156_reg_2655_pp0_iter9_reg(35),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(36),
      Q => select_ln156_reg_2655_pp0_iter9_reg(36),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(37),
      Q => select_ln156_reg_2655_pp0_iter9_reg(37),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(3),
      Q => select_ln156_reg_2655_pp0_iter9_reg(3),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655_reg(0),
      Q => select_ln156_reg_2655_pp0_iter9_reg(41),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(4),
      Q => select_ln156_reg_2655_pp0_iter9_reg(4),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(5),
      Q => select_ln156_reg_2655_pp0_iter9_reg(5),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(6),
      Q => select_ln156_reg_2655_pp0_iter9_reg(6),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(7),
      Q => select_ln156_reg_2655_pp0_iter9_reg(7),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(8),
      Q => select_ln156_reg_2655_pp0_iter9_reg(8),
      R => '0'
    );
\select_ln156_reg_2655_pp0_iter9_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln156_reg_2655(9),
      Q => select_ln156_reg_2655_pp0_iter9_reg(9),
      R => '0'
    );
\select_ln156_reg_2655_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[0]_i_1_n_0\,
      Q => select_ln156_reg_2655(0),
      R => '0'
    );
\select_ln156_reg_2655_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[10]_i_1_n_0\,
      Q => select_ln156_reg_2655(10),
      R => '0'
    );
\select_ln156_reg_2655_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[11]_i_1_n_0\,
      Q => select_ln156_reg_2655(11),
      R => '0'
    );
\select_ln156_reg_2655_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[12]_i_1_n_0\,
      Q => select_ln156_reg_2655(12),
      R => '0'
    );
\select_ln156_reg_2655_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[13]_i_1_n_0\,
      Q => select_ln156_reg_2655(13),
      R => '0'
    );
\select_ln156_reg_2655_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[14]_i_1_n_0\,
      Q => select_ln156_reg_2655(14),
      R => '0'
    );
\select_ln156_reg_2655_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[15]_i_1_n_0\,
      Q => select_ln156_reg_2655(15),
      R => '0'
    );
\select_ln156_reg_2655_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[16]_i_1_n_0\,
      Q => select_ln156_reg_2655(16),
      R => '0'
    );
\select_ln156_reg_2655_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[17]_i_1_n_0\,
      Q => select_ln156_reg_2655(17),
      R => '0'
    );
\select_ln156_reg_2655_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[18]_i_1_n_0\,
      Q => select_ln156_reg_2655(18),
      R => '0'
    );
\select_ln156_reg_2655_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[19]_i_1_n_0\,
      Q => select_ln156_reg_2655(19),
      R => '0'
    );
\select_ln156_reg_2655_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[1]_i_1_n_0\,
      Q => select_ln156_reg_2655(1),
      R => '0'
    );
\select_ln156_reg_2655_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[20]_i_1_n_0\,
      Q => select_ln156_reg_2655(20),
      R => '0'
    );
\select_ln156_reg_2655_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[21]_i_1_n_0\,
      Q => select_ln156_reg_2655(21),
      R => '0'
    );
\select_ln156_reg_2655_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[22]_i_1_n_0\,
      Q => select_ln156_reg_2655(22),
      R => '0'
    );
\select_ln156_reg_2655_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[23]_i_1_n_0\,
      Q => select_ln156_reg_2655(23),
      R => '0'
    );
\select_ln156_reg_2655_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[24]_i_1_n_0\,
      Q => select_ln156_reg_2655(24),
      R => '0'
    );
\select_ln156_reg_2655_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[25]_i_1_n_0\,
      Q => select_ln156_reg_2655(25),
      R => '0'
    );
\select_ln156_reg_2655_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[26]_i_1_n_0\,
      Q => select_ln156_reg_2655(26),
      R => '0'
    );
\select_ln156_reg_2655_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[27]_i_1_n_0\,
      Q => select_ln156_reg_2655(27),
      R => '0'
    );
\select_ln156_reg_2655_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[28]_i_1_n_0\,
      Q => select_ln156_reg_2655(28),
      R => '0'
    );
\select_ln156_reg_2655_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[29]_i_1_n_0\,
      Q => select_ln156_reg_2655(29),
      R => '0'
    );
\select_ln156_reg_2655_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[2]_i_1_n_0\,
      Q => select_ln156_reg_2655(2),
      R => '0'
    );
\select_ln156_reg_2655_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[30]_i_1_n_0\,
      Q => select_ln156_reg_2655(30),
      R => '0'
    );
\select_ln156_reg_2655_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[31]_i_1_n_0\,
      Q => select_ln156_reg_2655(31),
      R => '0'
    );
\select_ln156_reg_2655_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[32]_i_1_n_0\,
      Q => select_ln156_reg_2655(32),
      R => '0'
    );
\select_ln156_reg_2655_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[33]_i_1_n_0\,
      Q => select_ln156_reg_2655(33),
      R => '0'
    );
\select_ln156_reg_2655_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[34]_i_1_n_0\,
      Q => select_ln156_reg_2655(34),
      R => '0'
    );
\select_ln156_reg_2655_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[35]_i_1_n_0\,
      Q => select_ln156_reg_2655(35),
      R => '0'
    );
\select_ln156_reg_2655_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[36]_i_1_n_0\,
      Q => select_ln156_reg_2655(36),
      R => '0'
    );
\select_ln156_reg_2655_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_49_reg_2640,
      Q => select_ln156_reg_2655(37),
      R => '0'
    );
\select_ln156_reg_2655_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[3]_i_1_n_0\,
      Q => select_ln156_reg_2655(3),
      R => '0'
    );
\select_ln156_reg_2655_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[41]_i_1_n_0\,
      Q => select_ln156_reg_2655_reg(0),
      R => '0'
    );
\select_ln156_reg_2655_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[4]_i_1_n_0\,
      Q => select_ln156_reg_2655(4),
      R => '0'
    );
\select_ln156_reg_2655_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[5]_i_1_n_0\,
      Q => select_ln156_reg_2655(5),
      R => '0'
    );
\select_ln156_reg_2655_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[6]_i_1_n_0\,
      Q => select_ln156_reg_2655(6),
      R => '0'
    );
\select_ln156_reg_2655_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[7]_i_1_n_0\,
      Q => select_ln156_reg_2655(7),
      R => '0'
    );
\select_ln156_reg_2655_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[8]_i_1_n_0\,
      Q => select_ln156_reg_2655(8),
      R => '0'
    );
\select_ln156_reg_2655_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln156_reg_2655[9]_i_1_n_0\,
      Q => select_ln156_reg_2655(9),
      R => '0'
    );
\select_ln923_10_reg_2524[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(13),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(12),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(14),
      O => \select_ln923_10_reg_2524[0]_i_1_n_0\
    );
\select_ln923_10_reg_2524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_10_reg_2524[0]_i_1_n_0\,
      Q => \select_ln923_10_reg_2524_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_11_reg_2528[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(12),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(11),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(13),
      O => \select_ln923_11_reg_2528[0]_i_1_n_0\
    );
\select_ln923_11_reg_2528_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_11_reg_2528[0]_i_1_n_0\,
      Q => \select_ln923_11_reg_2528_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_12_reg_2532[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(11),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(10),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(12),
      O => \select_ln923_12_reg_2532[0]_i_1_n_0\
    );
\select_ln923_12_reg_2532_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_12_reg_2532[0]_i_1_n_0\,
      Q => \select_ln923_12_reg_2532_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_13_reg_2536[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(10),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(9),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(11),
      O => \select_ln923_13_reg_2536[0]_i_1_n_0\
    );
\select_ln923_13_reg_2536_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_13_reg_2536[0]_i_1_n_0\,
      Q => \select_ln923_13_reg_2536_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_14_reg_2540[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(9),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(8),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(10),
      O => \select_ln923_14_reg_2540[0]_i_1_n_0\
    );
\select_ln923_14_reg_2540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_14_reg_2540[0]_i_1_n_0\,
      Q => \select_ln923_14_reg_2540_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_15_reg_2544[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(8),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(7),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(9),
      O => \select_ln923_15_reg_2544[0]_i_1_n_0\
    );
\select_ln923_15_reg_2544_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_15_reg_2544[0]_i_1_n_0\,
      Q => \select_ln923_15_reg_2544_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_16_reg_2548[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(7),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(6),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(8),
      O => \select_ln923_16_reg_2548[0]_i_1_n_0\
    );
\select_ln923_16_reg_2548_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_16_reg_2548[0]_i_1_n_0\,
      Q => \select_ln923_16_reg_2548_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_17_reg_2552[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(6),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(5),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(7),
      O => \select_ln923_17_reg_2552[0]_i_1_n_0\
    );
\select_ln923_17_reg_2552_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_17_reg_2552[0]_i_1_n_0\,
      Q => \select_ln923_17_reg_2552_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_18_reg_2556[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(5),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(4),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(6),
      O => \select_ln923_18_reg_2556[0]_i_1_n_0\
    );
\select_ln923_18_reg_2556_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_18_reg_2556[0]_i_1_n_0\,
      Q => \select_ln923_18_reg_2556_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_19_reg_2560[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(4),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(3),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(5),
      O => \select_ln923_19_reg_2560[0]_i_1_n_0\
    );
\select_ln923_19_reg_2560_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_19_reg_2560[0]_i_1_n_0\,
      Q => \select_ln923_19_reg_2560_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_1_reg_2488[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(22),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(21),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(23),
      O => \select_ln923_1_reg_2488[0]_i_1_n_0\
    );
\select_ln923_1_reg_2488_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_1_reg_2488[0]_i_1_n_0\,
      Q => \select_ln923_1_reg_2488_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_20_reg_2564[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(3),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(2),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(4),
      O => \select_ln923_20_reg_2564[0]_i_1_n_0\
    );
\select_ln923_20_reg_2564_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_20_reg_2564[0]_i_1_n_0\,
      Q => \select_ln923_20_reg_2564_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_21_reg_2568[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(2),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(1),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(3),
      O => \select_ln923_21_reg_2568[0]_i_1_n_0\
    );
\select_ln923_21_reg_2568_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_21_reg_2568[0]_i_1_n_0\,
      Q => \select_ln923_21_reg_2568_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_22_reg_2572[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(1),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(0),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(2),
      O => \select_ln923_22_reg_2572[0]_i_1_n_0\
    );
\select_ln923_22_reg_2572_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_22_reg_2572[0]_i_1_n_0\,
      Q => select_ln923_22_reg_2572,
      R => '0'
    );
\select_ln923_23_reg_2590[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(0),
      O => \select_ln923_23_reg_2590[2]_i_1_n_0\
    );
\select_ln923_23_reg_2590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_23_reg_2590[2]_i_1_n_0\,
      Q => select_ln923_23_reg_2590_reg(2),
      R => '0'
    );
\select_ln923_23_reg_2590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(0),
      Q => select_ln923_23_reg_2590_reg(3),
      R => '0'
    );
\select_ln923_2_reg_2492[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(21),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(20),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(22),
      O => \select_ln923_2_reg_2492[0]_i_1_n_0\
    );
\select_ln923_2_reg_2492_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_2_reg_2492[0]_i_1_n_0\,
      Q => \select_ln923_2_reg_2492_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_3_reg_2496[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(20),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(19),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(21),
      O => \select_ln923_3_reg_2496[0]_i_1_n_0\
    );
\select_ln923_3_reg_2496_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_3_reg_2496[0]_i_1_n_0\,
      Q => \select_ln923_3_reg_2496_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_4_reg_2500[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(19),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(18),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(20),
      O => \select_ln923_4_reg_2500[0]_i_1_n_0\
    );
\select_ln923_4_reg_2500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_4_reg_2500[0]_i_1_n_0\,
      Q => \select_ln923_4_reg_2500_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_5_reg_2504[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(18),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(17),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(19),
      O => \select_ln923_5_reg_2504[0]_i_1_n_0\
    );
\select_ln923_5_reg_2504_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_5_reg_2504[0]_i_1_n_0\,
      Q => \select_ln923_5_reg_2504_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_6_reg_2508[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(17),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(16),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(18),
      O => \select_ln923_6_reg_2508[0]_i_1_n_0\
    );
\select_ln923_6_reg_2508_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_6_reg_2508[0]_i_1_n_0\,
      Q => \select_ln923_6_reg_2508_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_7_reg_2512[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(16),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(15),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(17),
      O => \select_ln923_7_reg_2512[0]_i_1_n_0\
    );
\select_ln923_7_reg_2512_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_7_reg_2512[0]_i_1_n_0\,
      Q => \select_ln923_7_reg_2512_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_8_reg_2516[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(15),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(14),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(16),
      O => \select_ln923_8_reg_2516[0]_i_1_n_0\
    );
\select_ln923_8_reg_2516_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_8_reg_2516[0]_i_1_n_0\,
      Q => \select_ln923_8_reg_2516_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_9_reg_2520[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(14),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(13),
      I2 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(15),
      O => \select_ln923_9_reg_2520[0]_i_1_n_0\
    );
\select_ln923_9_reg_2520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_9_reg_2520[0]_i_1_n_0\,
      Q => \select_ln923_9_reg_2520_reg_n_0_[0]\,
      R => '0'
    );
\select_ln923_reg_2484[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(22),
      I1 => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(23),
      O => \select_ln923_reg_2484[0]_i_1_n_0\
    );
\select_ln923_reg_2484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln923_reg_2484[0]_i_1_n_0\,
      Q => \select_ln923_reg_2484_reg_n_0_[0]\,
      R => '0'
    );
\tmp_48_reg_2634_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(54),
      Q => tmp_48_reg_2634(34),
      R => '0'
    );
\tmp_48_reg_2634_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(55),
      Q => tmp_48_reg_2634(35),
      R => '0'
    );
\tmp_48_reg_2634_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(56),
      Q => tmp_48_reg_2634(36),
      R => '0'
    );
\tmp_49_reg_2640_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(57),
      Q => tmp_49_reg_2640,
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(0),
      Q => tmp_52_reg_2650_pp0_iter8_reg(0),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(10),
      Q => tmp_52_reg_2650_pp0_iter8_reg(10),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(11),
      Q => tmp_52_reg_2650_pp0_iter8_reg(11),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(12),
      Q => tmp_52_reg_2650_pp0_iter8_reg(12),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(13),
      Q => tmp_52_reg_2650_pp0_iter8_reg(13),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(14),
      Q => tmp_52_reg_2650_pp0_iter8_reg(14),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(15),
      Q => tmp_52_reg_2650_pp0_iter8_reg(15),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(16),
      Q => tmp_52_reg_2650_pp0_iter8_reg(16),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(17),
      Q => tmp_52_reg_2650_pp0_iter8_reg(17),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(18),
      Q => tmp_52_reg_2650_pp0_iter8_reg(18),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(19),
      Q => tmp_52_reg_2650_pp0_iter8_reg(19),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(1),
      Q => tmp_52_reg_2650_pp0_iter8_reg(1),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(20),
      Q => tmp_52_reg_2650_pp0_iter8_reg(20),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(21),
      Q => tmp_52_reg_2650_pp0_iter8_reg(21),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(22),
      Q => tmp_52_reg_2650_pp0_iter8_reg(22),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(23),
      Q => tmp_52_reg_2650_pp0_iter8_reg(23),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(24),
      Q => tmp_52_reg_2650_pp0_iter8_reg(24),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(25),
      Q => tmp_52_reg_2650_pp0_iter8_reg(25),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(26),
      Q => tmp_52_reg_2650_pp0_iter8_reg(26),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(27),
      Q => tmp_52_reg_2650_pp0_iter8_reg(27),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(28),
      Q => tmp_52_reg_2650_pp0_iter8_reg(28),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(29),
      Q => tmp_52_reg_2650_pp0_iter8_reg(29),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(2),
      Q => tmp_52_reg_2650_pp0_iter8_reg(2),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(30),
      Q => tmp_52_reg_2650_pp0_iter8_reg(30),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(31),
      Q => tmp_52_reg_2650_pp0_iter8_reg(31),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(32),
      Q => tmp_52_reg_2650_pp0_iter8_reg(32),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(33),
      Q => tmp_52_reg_2650_pp0_iter8_reg(33),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(3),
      Q => tmp_52_reg_2650_pp0_iter8_reg(3),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(4),
      Q => tmp_52_reg_2650_pp0_iter8_reg(4),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(5),
      Q => tmp_52_reg_2650_pp0_iter8_reg(5),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(6),
      Q => tmp_52_reg_2650_pp0_iter8_reg(6),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(7),
      Q => tmp_52_reg_2650_pp0_iter8_reg(7),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(8),
      Q => tmp_52_reg_2650_pp0_iter8_reg(8),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter8_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650(9),
      Q => tmp_52_reg_2650_pp0_iter8_reg(9),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(0),
      Q => zext_ln158_fu_2189_p1(8),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(10),
      Q => zext_ln158_fu_2189_p1(18),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(11),
      Q => zext_ln158_fu_2189_p1(19),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(12),
      Q => zext_ln158_fu_2189_p1(20),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(13),
      Q => zext_ln158_fu_2189_p1(21),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(14),
      Q => zext_ln158_fu_2189_p1(22),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(15),
      Q => zext_ln158_fu_2189_p1(23),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(16),
      Q => zext_ln158_fu_2189_p1(24),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(17),
      Q => zext_ln158_fu_2189_p1(25),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(18),
      Q => zext_ln158_fu_2189_p1(26),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(19),
      Q => zext_ln158_fu_2189_p1(27),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(1),
      Q => zext_ln158_fu_2189_p1(9),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(20),
      Q => zext_ln158_fu_2189_p1(28),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(21),
      Q => zext_ln158_fu_2189_p1(29),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(22),
      Q => zext_ln158_fu_2189_p1(30),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(23),
      Q => zext_ln158_fu_2189_p1(31),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(24),
      Q => zext_ln158_fu_2189_p1(32),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(25),
      Q => zext_ln158_fu_2189_p1(33),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(26),
      Q => zext_ln158_fu_2189_p1(34),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(27),
      Q => zext_ln158_fu_2189_p1(35),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(28),
      Q => zext_ln158_fu_2189_p1(36),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(29),
      Q => zext_ln158_fu_2189_p1(37),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(2),
      Q => zext_ln158_fu_2189_p1(10),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(30),
      Q => zext_ln158_fu_2189_p1(38),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(31),
      Q => zext_ln158_fu_2189_p1(39),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(32),
      Q => zext_ln158_fu_2189_p1(40),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(33),
      Q => zext_ln158_fu_2189_p1(41),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(3),
      Q => zext_ln158_fu_2189_p1(11),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(4),
      Q => zext_ln158_fu_2189_p1(12),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(5),
      Q => zext_ln158_fu_2189_p1(13),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(6),
      Q => zext_ln158_fu_2189_p1(14),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(7),
      Q => zext_ln158_fu_2189_p1(15),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(8),
      Q => zext_ln158_fu_2189_p1(16),
      R => '0'
    );
\tmp_52_reg_2650_pp0_iter9_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_52_reg_2650_pp0_iter8_reg(9),
      Q => zext_ln158_fu_2189_p1(17),
      R => '0'
    );
\tmp_52_reg_2650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(20),
      Q => tmp_52_reg_2650(0),
      R => '0'
    );
\tmp_52_reg_2650_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(30),
      Q => tmp_52_reg_2650(10),
      R => '0'
    );
\tmp_52_reg_2650_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(31),
      Q => tmp_52_reg_2650(11),
      R => '0'
    );
\tmp_52_reg_2650_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(32),
      Q => tmp_52_reg_2650(12),
      R => '0'
    );
\tmp_52_reg_2650_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(33),
      Q => tmp_52_reg_2650(13),
      R => '0'
    );
\tmp_52_reg_2650_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(34),
      Q => tmp_52_reg_2650(14),
      R => '0'
    );
\tmp_52_reg_2650_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(35),
      Q => tmp_52_reg_2650(15),
      R => '0'
    );
\tmp_52_reg_2650_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(36),
      Q => tmp_52_reg_2650(16),
      R => '0'
    );
\tmp_52_reg_2650_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(37),
      Q => tmp_52_reg_2650(17),
      R => '0'
    );
\tmp_52_reg_2650_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(38),
      Q => tmp_52_reg_2650(18),
      R => '0'
    );
\tmp_52_reg_2650_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(39),
      Q => tmp_52_reg_2650(19),
      R => '0'
    );
\tmp_52_reg_2650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(21),
      Q => tmp_52_reg_2650(1),
      R => '0'
    );
\tmp_52_reg_2650_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(40),
      Q => tmp_52_reg_2650(20),
      R => '0'
    );
\tmp_52_reg_2650_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(41),
      Q => tmp_52_reg_2650(21),
      R => '0'
    );
\tmp_52_reg_2650_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(42),
      Q => tmp_52_reg_2650(22),
      R => '0'
    );
\tmp_52_reg_2650_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(43),
      Q => tmp_52_reg_2650(23),
      R => '0'
    );
\tmp_52_reg_2650_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(44),
      Q => tmp_52_reg_2650(24),
      R => '0'
    );
\tmp_52_reg_2650_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(45),
      Q => tmp_52_reg_2650(25),
      R => '0'
    );
\tmp_52_reg_2650_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(46),
      Q => tmp_52_reg_2650(26),
      R => '0'
    );
\tmp_52_reg_2650_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(47),
      Q => tmp_52_reg_2650(27),
      R => '0'
    );
\tmp_52_reg_2650_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(48),
      Q => tmp_52_reg_2650(28),
      R => '0'
    );
\tmp_52_reg_2650_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(49),
      Q => tmp_52_reg_2650(29),
      R => '0'
    );
\tmp_52_reg_2650_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(22),
      Q => tmp_52_reg_2650(2),
      R => '0'
    );
\tmp_52_reg_2650_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(50),
      Q => tmp_52_reg_2650(30),
      R => '0'
    );
\tmp_52_reg_2650_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(51),
      Q => tmp_52_reg_2650(31),
      R => '0'
    );
\tmp_52_reg_2650_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(52),
      Q => tmp_52_reg_2650(32),
      R => '0'
    );
\tmp_52_reg_2650_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(53),
      Q => tmp_52_reg_2650(33),
      R => '0'
    );
\tmp_52_reg_2650_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(23),
      Q => tmp_52_reg_2650(3),
      R => '0'
    );
\tmp_52_reg_2650_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(24),
      Q => tmp_52_reg_2650(4),
      R => '0'
    );
\tmp_52_reg_2650_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(25),
      Q => tmp_52_reg_2650(5),
      R => '0'
    );
\tmp_52_reg_2650_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(26),
      Q => tmp_52_reg_2650(6),
      R => '0'
    );
\tmp_52_reg_2650_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(27),
      Q => tmp_52_reg_2650(7),
      R => '0'
    );
\tmp_52_reg_2650_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(28),
      Q => tmp_52_reg_2650(8),
      R => '0'
    );
\tmp_52_reg_2650_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff2_reg__0\(29),
      Q => tmp_52_reg_2650(9),
      R => '0'
    );
\tmp_53_reg_2681_pp0_iter11_reg_reg[24]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(37),
      Q => \tmp_53_reg_2681_pp0_iter11_reg_reg[24]_srl2_n_0\
    );
\tmp_53_reg_2681_pp0_iter11_reg_reg[25]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(38),
      Q => \tmp_53_reg_2681_pp0_iter11_reg_reg[25]_srl2_n_0\
    );
\tmp_53_reg_2681_pp0_iter11_reg_reg[26]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(39),
      Q => \tmp_53_reg_2681_pp0_iter11_reg_reg[26]_srl2_n_0\
    );
\tmp_53_reg_2681_pp0_iter11_reg_reg[27]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(40),
      Q => \tmp_53_reg_2681_pp0_iter11_reg_reg[27]_srl2_n_0\
    );
\tmp_53_reg_2681_pp0_iter11_reg_reg[28]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(41),
      Q => \tmp_53_reg_2681_pp0_iter11_reg_reg[28]_srl2_n_0\
    );
\tmp_53_reg_2681_pp0_iter11_reg_reg[29]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(42),
      Q => \tmp_53_reg_2681_pp0_iter11_reg_reg[29]_srl2_n_0\
    );
\tmp_53_reg_2681_pp0_iter12_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_53_reg_2681_pp0_iter11_reg_reg[24]_srl2_n_0\,
      Q => zext_ln158_5_fu_2263_p1(24),
      R => '0'
    );
\tmp_53_reg_2681_pp0_iter12_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_53_reg_2681_pp0_iter11_reg_reg[25]_srl2_n_0\,
      Q => zext_ln158_5_fu_2263_p1(25),
      R => '0'
    );
\tmp_53_reg_2681_pp0_iter12_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_53_reg_2681_pp0_iter11_reg_reg[26]_srl2_n_0\,
      Q => zext_ln158_5_fu_2263_p1(26),
      R => '0'
    );
\tmp_53_reg_2681_pp0_iter12_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_53_reg_2681_pp0_iter11_reg_reg[27]_srl2_n_0\,
      Q => zext_ln158_5_fu_2263_p1(27),
      R => '0'
    );
\tmp_53_reg_2681_pp0_iter12_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_53_reg_2681_pp0_iter11_reg_reg[28]_srl2_n_0\,
      Q => zext_ln158_5_fu_2263_p1(28),
      R => '0'
    );
\tmp_53_reg_2681_pp0_iter12_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_53_reg_2681_pp0_iter11_reg_reg[29]_srl2_n_0\,
      Q => zext_ln158_5_fu_2263_p1(29),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(13),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[0]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(23),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[10]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(24),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[11]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(25),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[12]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(26),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[13]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(27),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[14]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(28),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[15]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(29),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[16]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[17]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(30),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[17]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[18]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(31),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[18]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[19]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(32),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[19]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(14),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[1]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[20]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(33),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[20]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[21]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(34),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[21]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[22]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(35),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[22]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[23]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(36),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[23]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(15),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[2]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(16),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[3]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(17),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[4]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(18),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[5]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(19),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[6]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(20),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[7]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(21),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[8]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter11_reg_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sub_ln158_fu_2201_p2(22),
      Q => \tmp_54_reg_2687_pp0_iter11_reg_reg[9]_srl2_n_0\
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[0]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(14),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[10]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(24),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[11]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(25),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[12]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(26),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[13]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(27),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[14]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(28),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[15]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(29),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[16]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(30),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[17]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(31),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[18]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(32),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[19]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(33),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[1]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(15),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[20]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(34),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[21]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(35),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[22]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(36),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[23]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(37),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[2]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(16),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[3]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(17),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[4]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(18),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[5]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(19),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[6]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(20),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[7]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(21),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[8]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(22),
      R => '0'
    );
\tmp_54_reg_2687_pp0_iter12_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_54_reg_2687_pp0_iter11_reg_reg[9]_srl2_n_0\,
      Q => zext_ln158_4_fu_2259_p1(23),
      R => '0'
    );
\tmp_55_reg_2707[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_100,
      I1 => zext_ln158_4_fu_2259_p1(37),
      I2 => zext_ln158_4_fu_2259_p1(23),
      O => \tmp_55_reg_2707[10]_i_2_n_0\
    );
\tmp_55_reg_2707[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_101,
      I1 => zext_ln158_4_fu_2259_p1(36),
      I2 => zext_ln158_4_fu_2259_p1(22),
      O => \tmp_55_reg_2707[10]_i_3_n_0\
    );
\tmp_55_reg_2707[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_102,
      I1 => zext_ln158_4_fu_2259_p1(35),
      I2 => zext_ln158_4_fu_2259_p1(21),
      O => \tmp_55_reg_2707[10]_i_4_n_0\
    );
\tmp_55_reg_2707[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_103,
      I1 => zext_ln158_4_fu_2259_p1(34),
      I2 => zext_ln158_4_fu_2259_p1(20),
      O => \tmp_55_reg_2707[10]_i_5_n_0\
    );
\tmp_55_reg_2707[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_99,
      I1 => zext_ln158_5_fu_2263_p1(24),
      I2 => zext_ln158_4_fu_2259_p1(24),
      I3 => \tmp_55_reg_2707[10]_i_2_n_0\,
      O => \tmp_55_reg_2707[10]_i_6_n_0\
    );
\tmp_55_reg_2707[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_100,
      I1 => zext_ln158_4_fu_2259_p1(37),
      I2 => zext_ln158_4_fu_2259_p1(23),
      I3 => \tmp_55_reg_2707[10]_i_3_n_0\,
      O => \tmp_55_reg_2707[10]_i_7_n_0\
    );
\tmp_55_reg_2707[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_101,
      I1 => zext_ln158_4_fu_2259_p1(36),
      I2 => zext_ln158_4_fu_2259_p1(22),
      I3 => \tmp_55_reg_2707[10]_i_4_n_0\,
      O => \tmp_55_reg_2707[10]_i_8_n_0\
    );
\tmp_55_reg_2707[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_102,
      I1 => zext_ln158_4_fu_2259_p1(35),
      I2 => zext_ln158_4_fu_2259_p1(21),
      I3 => \tmp_55_reg_2707[10]_i_5_n_0\,
      O => \tmp_55_reg_2707[10]_i_9_n_0\
    );
\tmp_55_reg_2707[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[11]\,
      I1 => zext_ln158_4_fu_2259_p1(26),
      I2 => zext_ln158_4_fu_2259_p1(27),
      I3 => \mul_ln158_1_reg_2702_reg_n_0_[12]\,
      O => \tmp_55_reg_2707[2]_i_10_n_0\
    );
\tmp_55_reg_2707[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(25),
      I1 => \mul_ln158_1_reg_2702_reg_n_0_[10]\,
      O => \tmp_55_reg_2707[2]_i_12_n_0\
    );
\tmp_55_reg_2707[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(24),
      I1 => \mul_ln158_1_reg_2702_reg_n_0_[9]\,
      O => \tmp_55_reg_2707[2]_i_13_n_0\
    );
\tmp_55_reg_2707[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(23),
      I1 => \mul_ln158_1_reg_2702_reg_n_0_[8]\,
      O => \tmp_55_reg_2707[2]_i_14_n_0\
    );
\tmp_55_reg_2707[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(22),
      I1 => \mul_ln158_1_reg_2702_reg_n_0_[7]\,
      O => \tmp_55_reg_2707[2]_i_15_n_0\
    );
\tmp_55_reg_2707[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[10]\,
      I1 => zext_ln158_4_fu_2259_p1(25),
      I2 => zext_ln158_4_fu_2259_p1(26),
      I3 => \mul_ln158_1_reg_2702_reg_n_0_[11]\,
      O => \tmp_55_reg_2707[2]_i_16_n_0\
    );
\tmp_55_reg_2707[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[9]\,
      I1 => zext_ln158_4_fu_2259_p1(24),
      I2 => zext_ln158_4_fu_2259_p1(25),
      I3 => \mul_ln158_1_reg_2702_reg_n_0_[10]\,
      O => \tmp_55_reg_2707[2]_i_17_n_0\
    );
\tmp_55_reg_2707[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[8]\,
      I1 => zext_ln158_4_fu_2259_p1(23),
      I2 => zext_ln158_4_fu_2259_p1(24),
      I3 => \mul_ln158_1_reg_2702_reg_n_0_[9]\,
      O => \tmp_55_reg_2707[2]_i_18_n_0\
    );
\tmp_55_reg_2707[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[7]\,
      I1 => zext_ln158_4_fu_2259_p1(22),
      I2 => zext_ln158_4_fu_2259_p1(23),
      I3 => \mul_ln158_1_reg_2702_reg_n_0_[8]\,
      O => \tmp_55_reg_2707[2]_i_19_n_0\
    );
\tmp_55_reg_2707[2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(21),
      I1 => \mul_ln158_1_reg_2702_reg_n_0_[6]\,
      O => \tmp_55_reg_2707[2]_i_21_n_0\
    );
\tmp_55_reg_2707[2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(20),
      I1 => \mul_ln158_1_reg_2702_reg_n_0_[5]\,
      O => \tmp_55_reg_2707[2]_i_22_n_0\
    );
\tmp_55_reg_2707[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(19),
      I1 => \mul_ln158_1_reg_2702_reg_n_0_[4]\,
      O => \tmp_55_reg_2707[2]_i_23_n_0\
    );
\tmp_55_reg_2707[2]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(18),
      I1 => \mul_ln158_1_reg_2702_reg_n_0_[3]\,
      O => \tmp_55_reg_2707[2]_i_24_n_0\
    );
\tmp_55_reg_2707[2]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[6]\,
      I1 => zext_ln158_4_fu_2259_p1(21),
      I2 => zext_ln158_4_fu_2259_p1(22),
      I3 => \mul_ln158_1_reg_2702_reg_n_0_[7]\,
      O => \tmp_55_reg_2707[2]_i_25_n_0\
    );
\tmp_55_reg_2707[2]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[5]\,
      I1 => zext_ln158_4_fu_2259_p1(20),
      I2 => zext_ln158_4_fu_2259_p1(21),
      I3 => \mul_ln158_1_reg_2702_reg_n_0_[6]\,
      O => \tmp_55_reg_2707[2]_i_26_n_0\
    );
\tmp_55_reg_2707[2]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[4]\,
      I1 => zext_ln158_4_fu_2259_p1(19),
      I2 => zext_ln158_4_fu_2259_p1(20),
      I3 => \mul_ln158_1_reg_2702_reg_n_0_[5]\,
      O => \tmp_55_reg_2707[2]_i_27_n_0\
    );
\tmp_55_reg_2707[2]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[3]\,
      I1 => zext_ln158_4_fu_2259_p1(18),
      I2 => zext_ln158_4_fu_2259_p1(19),
      I3 => \mul_ln158_1_reg_2702_reg_n_0_[4]\,
      O => \tmp_55_reg_2707[2]_i_28_n_0\
    );
\tmp_55_reg_2707[2]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(17),
      I1 => \mul_ln158_1_reg_2702_reg_n_0_[2]\,
      O => \tmp_55_reg_2707[2]_i_29_n_0\
    );
\tmp_55_reg_2707[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[14]\,
      I1 => zext_ln158_4_fu_2259_p1(29),
      I2 => zext_ln158_4_fu_2259_p1(15),
      O => \tmp_55_reg_2707[2]_i_3_n_0\
    );
\tmp_55_reg_2707[2]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(16),
      I1 => \mul_ln158_1_reg_2702_reg_n_0_[1]\,
      O => \tmp_55_reg_2707[2]_i_30_n_0\
    );
\tmp_55_reg_2707[2]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(15),
      I1 => \mul_ln158_1_reg_2702_reg_n_0_[0]\,
      O => \tmp_55_reg_2707[2]_i_31_n_0\
    );
\tmp_55_reg_2707[2]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[2]\,
      I1 => zext_ln158_4_fu_2259_p1(17),
      I2 => zext_ln158_4_fu_2259_p1(18),
      I3 => \mul_ln158_1_reg_2702_reg_n_0_[3]\,
      O => \tmp_55_reg_2707[2]_i_32_n_0\
    );
\tmp_55_reg_2707[2]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[1]\,
      I1 => zext_ln158_4_fu_2259_p1(16),
      I2 => zext_ln158_4_fu_2259_p1(17),
      I3 => \mul_ln158_1_reg_2702_reg_n_0_[2]\,
      O => \tmp_55_reg_2707[2]_i_33_n_0\
    );
\tmp_55_reg_2707[2]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[0]\,
      I1 => zext_ln158_4_fu_2259_p1(15),
      I2 => zext_ln158_4_fu_2259_p1(16),
      I3 => \mul_ln158_1_reg_2702_reg_n_0_[1]\,
      O => \tmp_55_reg_2707[2]_i_34_n_0\
    );
\tmp_55_reg_2707[2]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[0]\,
      I1 => zext_ln158_4_fu_2259_p1(15),
      O => \tmp_55_reg_2707[2]_i_35_n_0\
    );
\tmp_55_reg_2707[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[13]\,
      I1 => zext_ln158_4_fu_2259_p1(28),
      I2 => zext_ln158_4_fu_2259_p1(14),
      O => \tmp_55_reg_2707[2]_i_4_n_0\
    );
\tmp_55_reg_2707[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(14),
      I1 => zext_ln158_4_fu_2259_p1(28),
      I2 => \mul_ln158_1_reg_2702_reg_n_0_[13]\,
      O => \tmp_55_reg_2707[2]_i_5_n_0\
    );
\tmp_55_reg_2707[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln158_4_fu_2259_p1(26),
      I1 => \mul_ln158_1_reg_2702_reg_n_0_[11]\,
      O => \tmp_55_reg_2707[2]_i_6_n_0\
    );
\tmp_55_reg_2707[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[15]\,
      I1 => zext_ln158_4_fu_2259_p1(30),
      I2 => zext_ln158_4_fu_2259_p1(16),
      I3 => \tmp_55_reg_2707[2]_i_3_n_0\,
      O => \tmp_55_reg_2707[2]_i_7_n_0\
    );
\tmp_55_reg_2707[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[14]\,
      I1 => zext_ln158_4_fu_2259_p1(29),
      I2 => zext_ln158_4_fu_2259_p1(15),
      I3 => \tmp_55_reg_2707[2]_i_4_n_0\,
      O => \tmp_55_reg_2707[2]_i_8_n_0\
    );
\tmp_55_reg_2707[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[13]\,
      I1 => zext_ln158_4_fu_2259_p1(28),
      I2 => zext_ln158_4_fu_2259_p1(14),
      I3 => \mul_ln158_1_reg_2702_reg_n_0_[12]\,
      I4 => zext_ln158_4_fu_2259_p1(27),
      O => \tmp_55_reg_2707[2]_i_9_n_0\
    );
\tmp_55_reg_2707[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_104,
      I1 => zext_ln158_4_fu_2259_p1(33),
      I2 => zext_ln158_4_fu_2259_p1(19),
      O => \tmp_55_reg_2707[6]_i_2_n_0\
    );
\tmp_55_reg_2707[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_105,
      I1 => zext_ln158_4_fu_2259_p1(32),
      I2 => zext_ln158_4_fu_2259_p1(18),
      O => \tmp_55_reg_2707[6]_i_3_n_0\
    );
\tmp_55_reg_2707[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[16]\,
      I1 => zext_ln158_4_fu_2259_p1(31),
      I2 => zext_ln158_4_fu_2259_p1(17),
      O => \tmp_55_reg_2707[6]_i_4_n_0\
    );
\tmp_55_reg_2707[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[15]\,
      I1 => zext_ln158_4_fu_2259_p1(30),
      I2 => zext_ln158_4_fu_2259_p1(16),
      O => \tmp_55_reg_2707[6]_i_5_n_0\
    );
\tmp_55_reg_2707[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_103,
      I1 => zext_ln158_4_fu_2259_p1(34),
      I2 => zext_ln158_4_fu_2259_p1(20),
      I3 => \tmp_55_reg_2707[6]_i_2_n_0\,
      O => \tmp_55_reg_2707[6]_i_6_n_0\
    );
\tmp_55_reg_2707[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_104,
      I1 => zext_ln158_4_fu_2259_p1(33),
      I2 => zext_ln158_4_fu_2259_p1(19),
      I3 => \tmp_55_reg_2707[6]_i_3_n_0\,
      O => \tmp_55_reg_2707[6]_i_7_n_0\
    );
\tmp_55_reg_2707[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => mul_ln158_1_reg_2702_reg_n_105,
      I1 => zext_ln158_4_fu_2259_p1(32),
      I2 => zext_ln158_4_fu_2259_p1(18),
      I3 => \tmp_55_reg_2707[6]_i_4_n_0\,
      O => \tmp_55_reg_2707[6]_i_8_n_0\
    );
\tmp_55_reg_2707[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \mul_ln158_1_reg_2702_reg_n_0_[16]\,
      I1 => zext_ln158_4_fu_2259_p1(31),
      I2 => zext_ln158_4_fu_2259_p1(17),
      I3 => \tmp_55_reg_2707[6]_i_5_n_0\,
      O => \tmp_55_reg_2707[6]_i_9_n_0\
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(0),
      Q => zext_ln962_1_fu_2348_p1(15),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(10),
      Q => zext_ln962_1_fu_2348_p1(25),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(11),
      Q => zext_ln962_1_fu_2348_p1(26),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(12),
      Q => zext_ln962_1_fu_2348_p1(27),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(13),
      Q => zext_ln962_1_fu_2348_p1(28),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(14),
      Q => zext_ln962_1_fu_2348_p1(29),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(15),
      Q => zext_ln962_1_fu_2348_p1(30),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(16),
      Q => zext_ln962_1_fu_2348_p1(31),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(17),
      Q => zext_ln962_1_fu_2348_p1(32),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(18),
      Q => zext_ln962_1_fu_2348_p1(33),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(19),
      Q => zext_ln962_1_fu_2348_p1(34),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(1),
      Q => zext_ln962_1_fu_2348_p1(16),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(20),
      Q => zext_ln962_1_fu_2348_p1(35),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(21),
      Q => zext_ln962_1_fu_2348_p1(36),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(22),
      Q => zext_ln962_1_fu_2348_p1(37),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(23),
      Q => zext_ln962_1_fu_2348_p1(38),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(24),
      Q => zext_ln962_1_fu_2348_p1(39),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(2),
      Q => zext_ln962_1_fu_2348_p1(17),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(3),
      Q => zext_ln962_1_fu_2348_p1(18),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(4),
      Q => zext_ln962_1_fu_2348_p1(19),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(5),
      Q => zext_ln962_1_fu_2348_p1(20),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(6),
      Q => zext_ln962_1_fu_2348_p1(21),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(7),
      Q => zext_ln962_1_fu_2348_p1(22),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(8),
      Q => zext_ln962_1_fu_2348_p1(23),
      R => '0'
    );
\tmp_55_reg_2707_pp0_iter14_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_55_reg_2707(9),
      Q => zext_ln962_1_fu_2348_p1(24),
      R => '0'
    );
\tmp_55_reg_2707_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(14),
      Q => tmp_55_reg_2707(0),
      R => '0'
    );
\tmp_55_reg_2707_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(24),
      Q => tmp_55_reg_2707(10),
      R => '0'
    );
\tmp_55_reg_2707_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_55_reg_2707_reg[6]_i_1_n_0\,
      CO(3) => \tmp_55_reg_2707_reg[10]_i_1_n_0\,
      CO(2) => \tmp_55_reg_2707_reg[10]_i_1_n_1\,
      CO(1) => \tmp_55_reg_2707_reg[10]_i_1_n_2\,
      CO(0) => \tmp_55_reg_2707_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_55_reg_2707[10]_i_2_n_0\,
      DI(2) => \tmp_55_reg_2707[10]_i_3_n_0\,
      DI(1) => \tmp_55_reg_2707[10]_i_4_n_0\,
      DI(0) => \tmp_55_reg_2707[10]_i_5_n_0\,
      O(3 downto 0) => sub_ln158_1_fu_2284_p2(24 downto 21),
      S(3) => \tmp_55_reg_2707[10]_i_6_n_0\,
      S(2) => \tmp_55_reg_2707[10]_i_7_n_0\,
      S(1) => \tmp_55_reg_2707[10]_i_8_n_0\,
      S(0) => \tmp_55_reg_2707[10]_i_9_n_0\
    );
\tmp_55_reg_2707_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(25),
      Q => tmp_55_reg_2707(11),
      R => '0'
    );
\tmp_55_reg_2707_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(26),
      Q => tmp_55_reg_2707(12),
      R => '0'
    );
\tmp_55_reg_2707_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(27),
      Q => tmp_55_reg_2707(13),
      R => '0'
    );
\tmp_55_reg_2707_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(28),
      Q => tmp_55_reg_2707(14),
      R => '0'
    );
\tmp_55_reg_2707_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(29),
      Q => tmp_55_reg_2707(15),
      R => '0'
    );
\tmp_55_reg_2707_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(30),
      Q => tmp_55_reg_2707(16),
      R => '0'
    );
\tmp_55_reg_2707_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(31),
      Q => tmp_55_reg_2707(17),
      R => '0'
    );
\tmp_55_reg_2707_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(32),
      Q => tmp_55_reg_2707(18),
      R => '0'
    );
\tmp_55_reg_2707_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(33),
      Q => tmp_55_reg_2707(19),
      R => '0'
    );
\tmp_55_reg_2707_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(15),
      Q => tmp_55_reg_2707(1),
      R => '0'
    );
\tmp_55_reg_2707_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(34),
      Q => tmp_55_reg_2707(20),
      R => '0'
    );
\tmp_55_reg_2707_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(35),
      Q => tmp_55_reg_2707(21),
      R => '0'
    );
\tmp_55_reg_2707_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(36),
      Q => tmp_55_reg_2707(22),
      R => '0'
    );
\tmp_55_reg_2707_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(37),
      Q => tmp_55_reg_2707(23),
      R => '0'
    );
\tmp_55_reg_2707_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(38),
      Q => tmp_55_reg_2707(24),
      R => '0'
    );
\tmp_55_reg_2707_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(16),
      Q => tmp_55_reg_2707(2),
      R => '0'
    );
\tmp_55_reg_2707_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_55_reg_2707_reg[2]_i_2_n_0\,
      CO(3) => \tmp_55_reg_2707_reg[2]_i_1_n_0\,
      CO(2) => \tmp_55_reg_2707_reg[2]_i_1_n_1\,
      CO(1) => \tmp_55_reg_2707_reg[2]_i_1_n_2\,
      CO(0) => \tmp_55_reg_2707_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_55_reg_2707[2]_i_3_n_0\,
      DI(2) => \tmp_55_reg_2707[2]_i_4_n_0\,
      DI(1) => \tmp_55_reg_2707[2]_i_5_n_0\,
      DI(0) => \tmp_55_reg_2707[2]_i_6_n_0\,
      O(3 downto 1) => sub_ln158_1_fu_2284_p2(16 downto 14),
      O(0) => \NLW_tmp_55_reg_2707_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp_55_reg_2707[2]_i_7_n_0\,
      S(2) => \tmp_55_reg_2707[2]_i_8_n_0\,
      S(1) => \tmp_55_reg_2707[2]_i_9_n_0\,
      S(0) => \tmp_55_reg_2707[2]_i_10_n_0\
    );
\tmp_55_reg_2707_reg[2]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_55_reg_2707_reg[2]_i_20_n_0\,
      CO(3) => \tmp_55_reg_2707_reg[2]_i_11_n_0\,
      CO(2) => \tmp_55_reg_2707_reg[2]_i_11_n_1\,
      CO(1) => \tmp_55_reg_2707_reg[2]_i_11_n_2\,
      CO(0) => \tmp_55_reg_2707_reg[2]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_55_reg_2707[2]_i_21_n_0\,
      DI(2) => \tmp_55_reg_2707[2]_i_22_n_0\,
      DI(1) => \tmp_55_reg_2707[2]_i_23_n_0\,
      DI(0) => \tmp_55_reg_2707[2]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_55_reg_2707_reg[2]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_55_reg_2707[2]_i_25_n_0\,
      S(2) => \tmp_55_reg_2707[2]_i_26_n_0\,
      S(1) => \tmp_55_reg_2707[2]_i_27_n_0\,
      S(0) => \tmp_55_reg_2707[2]_i_28_n_0\
    );
\tmp_55_reg_2707_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_55_reg_2707_reg[2]_i_11_n_0\,
      CO(3) => \tmp_55_reg_2707_reg[2]_i_2_n_0\,
      CO(2) => \tmp_55_reg_2707_reg[2]_i_2_n_1\,
      CO(1) => \tmp_55_reg_2707_reg[2]_i_2_n_2\,
      CO(0) => \tmp_55_reg_2707_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_55_reg_2707[2]_i_12_n_0\,
      DI(2) => \tmp_55_reg_2707[2]_i_13_n_0\,
      DI(1) => \tmp_55_reg_2707[2]_i_14_n_0\,
      DI(0) => \tmp_55_reg_2707[2]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_55_reg_2707_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_55_reg_2707[2]_i_16_n_0\,
      S(2) => \tmp_55_reg_2707[2]_i_17_n_0\,
      S(1) => \tmp_55_reg_2707[2]_i_18_n_0\,
      S(0) => \tmp_55_reg_2707[2]_i_19_n_0\
    );
\tmp_55_reg_2707_reg[2]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_55_reg_2707_reg[2]_i_20_n_0\,
      CO(2) => \tmp_55_reg_2707_reg[2]_i_20_n_1\,
      CO(1) => \tmp_55_reg_2707_reg[2]_i_20_n_2\,
      CO(0) => \tmp_55_reg_2707_reg[2]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_55_reg_2707[2]_i_29_n_0\,
      DI(2) => \tmp_55_reg_2707[2]_i_30_n_0\,
      DI(1) => \tmp_55_reg_2707[2]_i_31_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_tmp_55_reg_2707_reg[2]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_55_reg_2707[2]_i_32_n_0\,
      S(2) => \tmp_55_reg_2707[2]_i_33_n_0\,
      S(1) => \tmp_55_reg_2707[2]_i_34_n_0\,
      S(0) => \tmp_55_reg_2707[2]_i_35_n_0\
    );
\tmp_55_reg_2707_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(17),
      Q => tmp_55_reg_2707(3),
      R => '0'
    );
\tmp_55_reg_2707_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(18),
      Q => tmp_55_reg_2707(4),
      R => '0'
    );
\tmp_55_reg_2707_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(19),
      Q => tmp_55_reg_2707(5),
      R => '0'
    );
\tmp_55_reg_2707_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(20),
      Q => tmp_55_reg_2707(6),
      R => '0'
    );
\tmp_55_reg_2707_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_55_reg_2707_reg[2]_i_1_n_0\,
      CO(3) => \tmp_55_reg_2707_reg[6]_i_1_n_0\,
      CO(2) => \tmp_55_reg_2707_reg[6]_i_1_n_1\,
      CO(1) => \tmp_55_reg_2707_reg[6]_i_1_n_2\,
      CO(0) => \tmp_55_reg_2707_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_55_reg_2707[6]_i_2_n_0\,
      DI(2) => \tmp_55_reg_2707[6]_i_3_n_0\,
      DI(1) => \tmp_55_reg_2707[6]_i_4_n_0\,
      DI(0) => \tmp_55_reg_2707[6]_i_5_n_0\,
      O(3 downto 0) => sub_ln158_1_fu_2284_p2(20 downto 17),
      S(3) => \tmp_55_reg_2707[6]_i_6_n_0\,
      S(2) => \tmp_55_reg_2707[6]_i_7_n_0\,
      S(1) => \tmp_55_reg_2707[6]_i_8_n_0\,
      S(0) => \tmp_55_reg_2707[6]_i_9_n_0\
    );
\tmp_55_reg_2707_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(21),
      Q => tmp_55_reg_2707(7),
      R => '0'
    );
\tmp_55_reg_2707_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(22),
      Q => tmp_55_reg_2707(8),
      R => '0'
    );
\tmp_55_reg_2707_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln158_1_fu_2284_p2(23),
      Q => tmp_55_reg_2707(9),
      R => '0'
    );
tmp_product_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_2_n_0,
      CO(3 downto 0) => NLW_tmp_product_i_1_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_tmp_product_i_1_O_UNCONNECTED(3 downto 1),
      O(0) => log_base_fu_2393_p2(36),
      S(3 downto 1) => B"000",
      S(0) => mul_37s_43ns_79_3_1_U3_n_0
    );
tmp_product_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(31),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(31),
      I2 => add_ln964_1_reg_2732(31),
      O => tmp_product_i_10_n_0
    );
tmp_product_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(34),
      I1 => log_sum_reg_2618_pp0_iter15_reg(35),
      O => tmp_product_i_11_n_0
    );
tmp_product_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"693C3C96"
    )
        port map (
      I0 => add_ln964_1_reg_2732(31),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(32),
      I2 => log_sum_reg_2618_pp0_iter15_reg(32),
      I3 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(31),
      I4 => log_sum_reg_2618_pp0_iter15_reg(31),
      O => tmp_product_i_14_n_0
    );
tmp_product_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln964_1_reg_2732(31),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(31),
      I2 => log_sum_reg_2618_pp0_iter15_reg(31),
      O => tmp_product_i_15_n_0
    );
tmp_product_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(29),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(29),
      I2 => add_ln964_1_reg_2732(29),
      O => tmp_product_i_16_n_0
    );
tmp_product_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(28),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(28),
      I2 => add_ln964_1_reg_2732(28),
      O => tmp_product_i_17_n_0
    );
tmp_product_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(27),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(27),
      I2 => add_ln964_1_reg_2732(27),
      O => tmp_product_i_18_n_0
    );
tmp_product_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_3_n_0,
      CO(3) => tmp_product_i_2_n_0,
      CO(2) => tmp_product_i_2_n_1,
      CO(1) => tmp_product_i_2_n_2,
      CO(0) => tmp_product_i_2_n_3,
      CYINIT => '0',
      DI(3) => log_sum_reg_2618_pp0_iter15_reg(34),
      DI(2) => tmp_product_i_8_n_0,
      DI(1) => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U_n_36,
      DI(0) => tmp_product_i_10_n_0,
      O(3 downto 0) => log_base_fu_2393_p2(35 downto 32),
      S(3) => tmp_product_i_11_n_0,
      S(2) => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U_n_34,
      S(1) => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U_n_35,
      S(0) => tmp_product_i_14_n_0
    );
tmp_product_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_i_16_n_0,
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(30),
      I2 => log_sum_reg_2618_pp0_iter15_reg(30),
      I3 => add_ln964_1_reg_2732(30),
      O => tmp_product_i_20_n_0
    );
tmp_product_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(29),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(29),
      I2 => add_ln964_1_reg_2732(29),
      I3 => tmp_product_i_17_n_0,
      O => tmp_product_i_21_n_0
    );
tmp_product_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(28),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(28),
      I2 => add_ln964_1_reg_2732(28),
      I3 => tmp_product_i_18_n_0,
      O => tmp_product_i_22_n_0
    );
tmp_product_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(26),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(26),
      I2 => add_ln964_1_reg_2732(26),
      O => tmp_product_i_23_n_0
    );
tmp_product_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(25),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(25),
      I2 => add_ln964_1_reg_2732(25),
      O => tmp_product_i_24_n_0
    );
tmp_product_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(24),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(24),
      I2 => add_ln964_1_reg_2732(24),
      O => tmp_product_i_25_n_0
    );
tmp_product_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(23),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(23),
      I2 => add_ln964_1_reg_2732(23),
      O => tmp_product_i_26_n_0
    );
tmp_product_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(27),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(27),
      I2 => add_ln964_1_reg_2732(27),
      I3 => tmp_product_i_23_n_0,
      O => tmp_product_i_27_n_0
    );
tmp_product_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(26),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(26),
      I2 => add_ln964_1_reg_2732(26),
      I3 => tmp_product_i_24_n_0,
      O => tmp_product_i_28_n_0
    );
tmp_product_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(25),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(25),
      I2 => add_ln964_1_reg_2732(25),
      I3 => tmp_product_i_25_n_0,
      O => tmp_product_i_29_n_0
    );
tmp_product_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_4_n_0,
      CO(3) => tmp_product_i_3_n_0,
      CO(2) => tmp_product_i_3_n_1,
      CO(1) => tmp_product_i_3_n_2,
      CO(0) => tmp_product_i_3_n_3,
      CYINIT => '0',
      DI(3) => tmp_product_i_15_n_0,
      DI(2) => tmp_product_i_16_n_0,
      DI(1) => tmp_product_i_17_n_0,
      DI(0) => tmp_product_i_18_n_0,
      O(3 downto 0) => log_base_fu_2393_p2(31 downto 28),
      S(3) => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U_n_0,
      S(2) => tmp_product_i_20_n_0,
      S(1) => tmp_product_i_21_n_0,
      S(0) => tmp_product_i_22_n_0
    );
tmp_product_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(24),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(24),
      I2 => add_ln964_1_reg_2732(24),
      I3 => tmp_product_i_26_n_0,
      O => tmp_product_i_30_n_0
    );
tmp_product_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(22),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(22),
      I2 => add_ln964_1_reg_2732(22),
      O => tmp_product_i_31_n_0
    );
tmp_product_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(21),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(21),
      I2 => add_ln964_1_reg_2732(21),
      O => tmp_product_i_32_n_0
    );
tmp_product_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(20),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(20),
      I2 => add_ln964_1_reg_2732(20),
      O => tmp_product_i_33_n_0
    );
tmp_product_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(19),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(19),
      I2 => add_ln964_1_reg_2732(19),
      O => tmp_product_i_34_n_0
    );
tmp_product_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(23),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(23),
      I2 => add_ln964_1_reg_2732(23),
      I3 => tmp_product_i_31_n_0,
      O => tmp_product_i_35_n_0
    );
tmp_product_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(22),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(22),
      I2 => add_ln964_1_reg_2732(22),
      I3 => tmp_product_i_32_n_0,
      O => tmp_product_i_36_n_0
    );
tmp_product_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(21),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(21),
      I2 => add_ln964_1_reg_2732(21),
      I3 => tmp_product_i_33_n_0,
      O => tmp_product_i_37_n_0
    );
tmp_product_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(20),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(20),
      I2 => add_ln964_1_reg_2732(20),
      I3 => tmp_product_i_34_n_0,
      O => tmp_product_i_38_n_0
    );
tmp_product_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(18),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(18),
      I2 => add_ln964_1_reg_2732(18),
      O => tmp_product_i_39_n_0
    );
tmp_product_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_5_n_0,
      CO(3) => tmp_product_i_4_n_0,
      CO(2) => tmp_product_i_4_n_1,
      CO(1) => tmp_product_i_4_n_2,
      CO(0) => tmp_product_i_4_n_3,
      CYINIT => '0',
      DI(3) => tmp_product_i_23_n_0,
      DI(2) => tmp_product_i_24_n_0,
      DI(1) => tmp_product_i_25_n_0,
      DI(0) => tmp_product_i_26_n_0,
      O(3 downto 0) => log_base_fu_2393_p2(27 downto 24),
      S(3) => tmp_product_i_27_n_0,
      S(2) => tmp_product_i_28_n_0,
      S(1) => tmp_product_i_29_n_0,
      S(0) => tmp_product_i_30_n_0
    );
tmp_product_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(17),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(17),
      I2 => add_ln964_1_reg_2732(17),
      O => tmp_product_i_40_n_0
    );
tmp_product_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(16),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(16),
      I2 => add_ln964_1_reg_2732(16),
      O => tmp_product_i_41_n_0
    );
tmp_product_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(15),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(15),
      I2 => add_ln964_1_reg_2732(15),
      O => tmp_product_i_42_n_0
    );
tmp_product_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(19),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(19),
      I2 => add_ln964_1_reg_2732(19),
      I3 => tmp_product_i_39_n_0,
      O => tmp_product_i_43_n_0
    );
tmp_product_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(18),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(18),
      I2 => add_ln964_1_reg_2732(18),
      I3 => tmp_product_i_40_n_0,
      O => tmp_product_i_44_n_0
    );
tmp_product_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(17),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(17),
      I2 => add_ln964_1_reg_2732(17),
      I3 => tmp_product_i_41_n_0,
      O => tmp_product_i_45_n_0
    );
tmp_product_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(16),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(16),
      I2 => add_ln964_1_reg_2732(16),
      I3 => tmp_product_i_42_n_0,
      O => tmp_product_i_46_n_0
    );
tmp_product_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_6_n_0,
      CO(3) => tmp_product_i_5_n_0,
      CO(2) => tmp_product_i_5_n_1,
      CO(1) => tmp_product_i_5_n_2,
      CO(0) => tmp_product_i_5_n_3,
      CYINIT => '0',
      DI(3) => tmp_product_i_31_n_0,
      DI(2) => tmp_product_i_32_n_0,
      DI(1) => tmp_product_i_33_n_0,
      DI(0) => tmp_product_i_34_n_0,
      O(3 downto 0) => log_base_fu_2393_p2(23 downto 20),
      S(3) => tmp_product_i_35_n_0,
      S(2) => tmp_product_i_36_n_0,
      S(1) => tmp_product_i_37_n_0,
      S(0) => tmp_product_i_38_n_0
    );
tmp_product_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg__0_i_1_n_0\,
      CO(3) => tmp_product_i_6_n_0,
      CO(2) => tmp_product_i_6_n_1,
      CO(1) => tmp_product_i_6_n_2,
      CO(0) => tmp_product_i_6_n_3,
      CYINIT => '0',
      DI(3) => tmp_product_i_39_n_0,
      DI(2) => tmp_product_i_40_n_0,
      DI(1) => tmp_product_i_41_n_0,
      DI(0) => tmp_product_i_42_n_0,
      O(3 downto 0) => log_base_fu_2393_p2(19 downto 16),
      S(3) => tmp_product_i_43_n_0,
      S(2) => tmp_product_i_44_n_0,
      S(1) => tmp_product_i_45_n_0,
      S(0) => tmp_product_i_46_n_0
    );
tmp_product_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => log_sum_reg_2618_pp0_iter15_reg(32),
      I1 => log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0(32),
      I2 => log_sum_reg_2618_pp0_iter15_reg(33),
      O => tmp_product_i_8_n_0
    );
\x_val_read_reg_2435_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(10),
      Q => \x_val_read_reg_2435_reg_n_0_[10]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(11),
      Q => \x_val_read_reg_2435_reg_n_0_[11]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(12),
      Q => \x_val_read_reg_2435_reg_n_0_[12]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(13),
      Q => \x_val_read_reg_2435_reg_n_0_[13]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(14),
      Q => \x_val_read_reg_2435_reg_n_0_[14]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(15),
      Q => \x_val_read_reg_2435_reg_n_0_[15]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(16),
      Q => \x_val_read_reg_2435_reg_n_0_[16]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(17),
      Q => \x_val_read_reg_2435_reg_n_0_[17]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(18),
      Q => \x_val_read_reg_2435_reg_n_0_[18]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(19),
      Q => \x_val_read_reg_2435_reg_n_0_[19]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(1),
      Q => data1(55),
      R => '0'
    );
\x_val_read_reg_2435_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(20),
      Q => \x_val_read_reg_2435_reg_n_0_[20]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(21),
      Q => \x_val_read_reg_2435_reg_n_0_[21]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(22),
      Q => \x_val_read_reg_2435_reg_n_0_[22]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(23),
      Q => \x_val_read_reg_2435_reg_n_0_[23]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(2),
      Q => data1(56),
      R => '0'
    );
\x_val_read_reg_2435_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(3),
      Q => data1(57),
      R => '0'
    );
\x_val_read_reg_2435_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(4),
      Q => \x_val_read_reg_2435_reg_n_0_[4]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(5),
      Q => \x_val_read_reg_2435_reg_n_0_[5]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(6),
      Q => \x_val_read_reg_2435_reg_n_0_[6]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(7),
      Q => \x_val_read_reg_2435_reg_n_0_[7]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(8),
      Q => \x_val_read_reg_2435_reg_n_0_[8]\,
      R => '0'
    );
\x_val_read_reg_2435_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(9),
      Q => \x_val_read_reg_2435_reg_n_0_[9]\,
      R => '0'
    );
zext_ln946_reg_2598_reg_0: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"00000000000000000000000000000000FC015FFFFF5A955A5FF55FFFC0FFFD7F",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00000000000000000000000000000000FFFFFFFAAAAAAA55AAAAA5555550003F",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4ECD1A801A801A80A035A035CB56CB56CB56165E165ED849D849FFABFFABFFAB",
      INIT_01 => X"1D971D97034703470347034708450845084508451AD81AD81AD81AD84ECD4ECD",
      INIT_02 => X"41A3E381E381E381586E586E0DC40DC40DC4E453E453E453A9D5A9D5A23AA23A",
      INIT_03 => X"273727372737F3AAF3AAF3AAF3AAAE4EAE4EAE4E11E511E511E511E541A341A3",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"A51F57D557D557D50D590D59C57BC57BC57B800D800D3CE63CE6FBE0FBE0FBE0",
      INIT_21 => X"FB40FB40A036A036A036A036490D490D490D490DF572F572F572F572A51FA51F",
      INIT_22 => X"D28B9BED9BED9BED66BB66BB32E132E132E1004F004F004FCEF5CEF59EC49EC4",
      INIT_23 => X"BCDBBCDBBCDB7FB87FB87FB87FB8445A445A445A0AA80AA80AA80AA8D28BD28B",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9) => mul_58s_6ns_58_5_1_U4_n_75,
      ADDRARDADDR(8) => mul_58s_6ns_58_5_1_U4_n_73,
      ADDRARDADDR(7) => mul_58s_6ns_58_5_1_U4_n_72,
      ADDRARDADDR(6) => mul_58s_6ns_58_5_1_U4_n_69,
      ADDRARDADDR(5) => mul_58s_6ns_58_5_1_U4_n_68,
      ADDRARDADDR(4) => mul_58s_6ns_58_5_1_U4_n_65,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 10) => B"1000",
      ADDRBWRADDR(9) => mul_58s_6ns_58_5_1_U4_n_75,
      ADDRBWRADDR(8) => mul_58s_6ns_58_5_1_U4_n_73,
      ADDRBWRADDR(7) => mul_58s_6ns_58_5_1_U4_n_72,
      ADDRBWRADDR(6) => mul_58s_6ns_58_5_1_U4_n_69,
      ADDRBWRADDR(5) => mul_58s_6ns_58_5_1_U4_n_68,
      ADDRBWRADDR(4) => mul_58s_6ns_58_5_1_U4_n_65,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => zext_ln946_reg_2598_reg_0_n_0,
      DOADO(14) => zext_ln946_reg_2598_reg_0_n_1,
      DOADO(13) => zext_ln946_reg_2598_reg_0_n_2,
      DOADO(12) => zext_ln946_reg_2598_reg_0_n_3,
      DOADO(11) => zext_ln946_reg_2598_reg_0_n_4,
      DOADO(10) => zext_ln946_reg_2598_reg_0_n_5,
      DOADO(9) => zext_ln946_reg_2598_reg_0_n_6,
      DOADO(8) => zext_ln946_reg_2598_reg_0_n_7,
      DOADO(7) => zext_ln946_reg_2598_reg_0_n_8,
      DOADO(6) => zext_ln946_reg_2598_reg_0_n_9,
      DOADO(5) => zext_ln946_reg_2598_reg_0_n_10,
      DOADO(4) => zext_ln946_reg_2598_reg_0_n_11,
      DOADO(3) => zext_ln946_reg_2598_reg_0_n_12,
      DOADO(2) => zext_ln946_reg_2598_reg_0_n_13,
      DOADO(1) => zext_ln946_reg_2598_reg_0_n_14,
      DOADO(0) => zext_ln946_reg_2598_reg_0_n_15,
      DOBDO(15) => zext_ln946_reg_2598_reg_0_n_16,
      DOBDO(14) => zext_ln946_reg_2598_reg_0_n_17,
      DOBDO(13) => zext_ln946_reg_2598_reg_0_n_18,
      DOBDO(12) => zext_ln946_reg_2598_reg_0_n_19,
      DOBDO(11) => zext_ln946_reg_2598_reg_0_n_20,
      DOBDO(10) => zext_ln946_reg_2598_reg_0_n_21,
      DOBDO(9) => zext_ln946_reg_2598_reg_0_n_22,
      DOBDO(8) => zext_ln946_reg_2598_reg_0_n_23,
      DOBDO(7) => zext_ln946_reg_2598_reg_0_n_24,
      DOBDO(6) => zext_ln946_reg_2598_reg_0_n_25,
      DOBDO(5) => zext_ln946_reg_2598_reg_0_n_26,
      DOBDO(4) => zext_ln946_reg_2598_reg_0_n_27,
      DOBDO(3) => zext_ln946_reg_2598_reg_0_n_28,
      DOBDO(2) => zext_ln946_reg_2598_reg_0_n_29,
      DOBDO(1) => zext_ln946_reg_2598_reg_0_n_30,
      DOBDO(0) => zext_ln946_reg_2598_reg_0_n_31,
      DOPADOP(1) => zext_ln946_reg_2598_reg_0_n_32,
      DOPADOP(0) => zext_ln946_reg_2598_reg_0_n_33,
      DOPBDOP(1) => zext_ln946_reg_2598_reg_0_n_34,
      DOPBDOP(0) => zext_ln946_reg_2598_reg_0_n_35,
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => ap_enable_reg_pp0_iter2,
      REGCEB => ap_enable_reg_pp0_iter2,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
zext_ln946_reg_2598_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000100010001",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_03 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9) => mul_58s_6ns_58_5_1_U4_n_75,
      ADDRARDADDR(8) => mul_58s_6ns_58_5_1_U4_n_73,
      ADDRARDADDR(7) => mul_58s_6ns_58_5_1_U4_n_72,
      ADDRARDADDR(6) => mul_58s_6ns_58_5_1_U4_n_69,
      ADDRARDADDR(5) => mul_58s_6ns_58_5_1_U4_n_68,
      ADDRARDADDR(4) => mul_58s_6ns_58_5_1_U4_n_65,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 10) => B"1000",
      ADDRBWRADDR(9) => mul_58s_6ns_58_5_1_U4_n_75,
      ADDRBWRADDR(8) => mul_58s_6ns_58_5_1_U4_n_73,
      ADDRBWRADDR(7) => mul_58s_6ns_58_5_1_U4_n_72,
      ADDRBWRADDR(6) => mul_58s_6ns_58_5_1_U4_n_69,
      ADDRBWRADDR(5) => mul_58s_6ns_58_5_1_U4_n_68,
      ADDRBWRADDR(4) => mul_58s_6ns_58_5_1_U4_n_65,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 1) => NLW_zext_ln946_reg_2598_reg_1_DOADO_UNCONNECTED(15 downto 1),
      DOADO(0) => zext_ln946_reg_2598_reg_1_n_15,
      DOBDO(15 downto 0) => NLW_zext_ln946_reg_2598_reg_1_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_zext_ln946_reg_2598_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_zext_ln946_reg_2598_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => ap_enable_reg_pp0_iter2,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dbfs_converter_0_dbfs_converter is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    linear_value : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_return : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dbfs_converter_0_dbfs_converter : entity is "dbfs_converter";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of dbfs_converter_0_dbfs_converter : entity is "24'b000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of dbfs_converter_0_dbfs_converter : entity is "24'b000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of dbfs_converter_0_dbfs_converter : entity is "24'b000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of dbfs_converter_0_dbfs_converter : entity is "24'b000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of dbfs_converter_0_dbfs_converter : entity is "24'b000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of dbfs_converter_0_dbfs_converter : entity is "24'b000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of dbfs_converter_0_dbfs_converter : entity is "24'b001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of dbfs_converter_0_dbfs_converter : entity is "24'b010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of dbfs_converter_0_dbfs_converter : entity is "24'b100000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of dbfs_converter_0_dbfs_converter : entity is "24'b000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of dbfs_converter_0_dbfs_converter : entity is "yes";
end dbfs_converter_0_dbfs_converter;

architecture STRUCTURE of dbfs_converter_0_dbfs_converter is
  signal \<const0>\ : STD_LOGIC;
  signal add_ln970_fu_2418_p2 : STD_LOGIC_VECTOR ( 83 downto 56 );
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_done\ : STD_LOGIC;
  signal \^ap_return\ : STD_LOGIC_VECTOR ( 47 downto 2 );
  signal \ap_return[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ap_return[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \ap_return[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \ap_return[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \ap_return[11]_INST_0_n_0\ : STD_LOGIC;
  signal \ap_return[11]_INST_0_n_1\ : STD_LOGIC;
  signal \ap_return[11]_INST_0_n_2\ : STD_LOGIC;
  signal \ap_return[11]_INST_0_n_3\ : STD_LOGIC;
  signal \ap_return[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ap_return[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \ap_return[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \ap_return[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \ap_return[15]_INST_0_n_0\ : STD_LOGIC;
  signal \ap_return[15]_INST_0_n_1\ : STD_LOGIC;
  signal \ap_return[15]_INST_0_n_2\ : STD_LOGIC;
  signal \ap_return[15]_INST_0_n_3\ : STD_LOGIC;
  signal \ap_return[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ap_return[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \ap_return[19]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \ap_return[19]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \ap_return[19]_INST_0_n_0\ : STD_LOGIC;
  signal \ap_return[19]_INST_0_n_1\ : STD_LOGIC;
  signal \ap_return[19]_INST_0_n_2\ : STD_LOGIC;
  signal \ap_return[19]_INST_0_n_3\ : STD_LOGIC;
  signal \ap_return[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ap_return[23]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \ap_return[23]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \ap_return[23]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \ap_return[23]_INST_0_n_0\ : STD_LOGIC;
  signal \ap_return[23]_INST_0_n_1\ : STD_LOGIC;
  signal \ap_return[23]_INST_0_n_2\ : STD_LOGIC;
  signal \ap_return[23]_INST_0_n_3\ : STD_LOGIC;
  signal \ap_return[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ap_return[27]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \ap_return[27]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \ap_return[27]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \ap_return[27]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \ap_return[27]_INST_0_n_0\ : STD_LOGIC;
  signal \ap_return[27]_INST_0_n_1\ : STD_LOGIC;
  signal \ap_return[27]_INST_0_n_2\ : STD_LOGIC;
  signal \ap_return[27]_INST_0_n_3\ : STD_LOGIC;
  signal \ap_return[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ap_return[31]_INST_0_n_3\ : STD_LOGIC;
  signal \ap_return[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ap_return[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \ap_return[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \ap_return[3]_INST_0_n_0\ : STD_LOGIC;
  signal \ap_return[3]_INST_0_n_1\ : STD_LOGIC;
  signal \ap_return[3]_INST_0_n_2\ : STD_LOGIC;
  signal \ap_return[3]_INST_0_n_3\ : STD_LOGIC;
  signal \ap_return[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ap_return[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \ap_return[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \ap_return[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \ap_return[7]_INST_0_n_0\ : STD_LOGIC;
  signal \ap_return[7]_INST_0_n_1\ : STD_LOGIC;
  signal \ap_return[7]_INST_0_n_2\ : STD_LOGIC;
  signal \ap_return[7]_INST_0_n_3\ : STD_LOGIC;
  signal grp_log10_48_24_s_fu_70_ap_start_reg : STD_LOGIC;
  signal grp_log10_48_24_s_fu_70_n_0 : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_10_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_11_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_12_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_14_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_15_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_16_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_17_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_19_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_20_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_21_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_22_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_24_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_25_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_26_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_27_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_28_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_29_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_30_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_7_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[23]_i_9_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[24]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[24]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[24]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[24]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[24]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[25]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[26]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[27]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[28]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[28]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[28]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[28]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[28]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[29]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[30]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[31]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[32]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[32]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[32]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[32]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[32]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[33]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[34]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[35]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[36]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[36]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[36]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[36]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[36]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[37]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[38]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[39]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[40]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[40]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[40]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[40]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[40]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[41]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[42]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[43]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[44]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[44]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[44]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[44]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[45]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208[46]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_18_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_18_n_1\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_18_n_2\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_18_n_3\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_23_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_23_n_1\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_23_n_2\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_23_n_3\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_8_n_1\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_8_n_2\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[23]_i_8_n_3\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[32]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[32]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[36]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[36]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[36]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[36]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[40]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[40]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[44]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln154_reg_208_reg[44]_i_2_n_3\ : STD_LOGIC;
  signal sext_ln8_fu_183_p1 : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal shl_ln7_fu_133_p3 : STD_LOGIC_VECTOR ( 70 downto 47 );
  signal tmp_fu_89_p4 : STD_LOGIC_VECTOR ( 46 downto 23 );
  signal \x_reg_223_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[10]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[11]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[12]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[13]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[14]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[15]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[16]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[17]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[18]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[19]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[20]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[21]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[22]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[23]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[4]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[5]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[6]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[7]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[8]\ : STD_LOGIC;
  signal \x_reg_223_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_ap_return[31]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ap_return[31]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_select_ln154_reg_208_reg[23]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln154_reg_208_reg[23]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln154_reg_208_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_select_ln154_reg_208_reg[23]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln154_reg_208_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln154_reg_208_reg[23]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln154_reg_208_reg[44]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_select_ln154_reg_208_reg[44]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair97";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_idle_INST_0 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[23]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[24]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[25]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[26]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[27]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[28]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[29]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[30]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[31]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[32]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[33]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[34]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[35]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[36]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[37]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[38]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[39]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[40]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[41]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[42]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[43]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[44]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[45]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \select_ln154_reg_208[46]_i_1\ : label is "soft_lutpair109";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \select_ln154_reg_208_reg[23]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln154_reg_208_reg[23]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln154_reg_208_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln154_reg_208_reg[23]_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln154_reg_208_reg[23]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln154_reg_208_reg[23]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln154_reg_208_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln154_reg_208_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln154_reg_208_reg[32]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln154_reg_208_reg[36]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln154_reg_208_reg[40]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln154_reg_208_reg[44]_i_2\ : label is 35;
begin
  ap_done <= \^ap_done\;
  ap_ready <= \^ap_done\;
  ap_return(47) <= \^ap_return\(47);
  ap_return(46) <= \^ap_return\(47);
  ap_return(45) <= \^ap_return\(47);
  ap_return(44) <= \^ap_return\(47);
  ap_return(43) <= \^ap_return\(47);
  ap_return(42) <= \^ap_return\(47);
  ap_return(41) <= \^ap_return\(47);
  ap_return(40) <= \^ap_return\(47);
  ap_return(39) <= \^ap_return\(47);
  ap_return(38) <= \^ap_return\(47);
  ap_return(37) <= \^ap_return\(47);
  ap_return(36) <= \^ap_return\(47);
  ap_return(35) <= \^ap_return\(47);
  ap_return(34) <= \^ap_return\(47);
  ap_return(33) <= \^ap_return\(47);
  ap_return(32) <= \^ap_return\(47);
  ap_return(31 downto 2) <= \^ap_return\(31 downto 2);
  ap_return(1) <= \<const0>\;
  ap_return(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_start,
      I1 => ap_CS_fsm_state1,
      I2 => \^ap_done\,
      O => \ap_NS_fsm__0\(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => \ap_CS_fsm[1]_i_3_n_0\,
      I2 => \ap_CS_fsm[1]_i_4_n_0\,
      I3 => ap_start,
      I4 => \ap_CS_fsm[1]_i_5_n_0\,
      O => \ap_NS_fsm__0\(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[2]\,
      I1 => \ap_CS_fsm_reg_n_0_[3]\,
      I2 => ap_CS_fsm_state1,
      I3 => ap_CS_fsm_state2,
      I4 => \ap_CS_fsm_reg_n_0_[5]\,
      I5 => \ap_CS_fsm_reg_n_0_[4]\,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[20]\,
      I1 => \ap_CS_fsm_reg_n_0_[21]\,
      I2 => \ap_CS_fsm_reg_n_0_[18]\,
      I3 => \ap_CS_fsm_reg_n_0_[19]\,
      I4 => \^ap_done\,
      I5 => ap_CS_fsm_state23,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[14]\,
      I1 => \ap_CS_fsm_reg_n_0_[15]\,
      I2 => \ap_CS_fsm_reg_n_0_[12]\,
      I3 => \ap_CS_fsm_reg_n_0_[13]\,
      I4 => \ap_CS_fsm_reg_n_0_[17]\,
      I5 => \ap_CS_fsm_reg_n_0_[16]\,
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[8]\,
      I1 => \ap_CS_fsm_reg_n_0_[9]\,
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => \ap_CS_fsm_reg_n_0_[7]\,
      I4 => \ap_CS_fsm_reg_n_0_[11]\,
      I5 => \ap_CS_fsm_reg_n_0_[10]\,
      O => \ap_CS_fsm[1]_i_5_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[9]\,
      Q => \ap_CS_fsm_reg_n_0_[10]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[10]\,
      Q => \ap_CS_fsm_reg_n_0_[11]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[11]\,
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => \ap_CS_fsm_reg_n_0_[13]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[13]\,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => \ap_CS_fsm_reg_n_0_[16]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[16]\,
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[17]\,
      Q => \ap_CS_fsm_reg_n_0_[18]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[18]\,
      Q => \ap_CS_fsm_reg_n_0_[19]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[19]\,
      Q => \ap_CS_fsm_reg_n_0_[20]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[20]\,
      Q => \ap_CS_fsm_reg_n_0_[21]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[21]\,
      Q => ap_CS_fsm_state23,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state23,
      Q => \^ap_done\,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => \ap_CS_fsm_reg_n_0_[8]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[8]\,
      Q => \ap_CS_fsm_reg_n_0_[9]\,
      R => ap_rst
    );
ap_idle_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => ap_start,
      O => ap_idle
    );
\ap_return[11]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return[7]_INST_0_n_0\,
      CO(3) => \ap_return[11]_INST_0_n_0\,
      CO(2) => \ap_return[11]_INST_0_n_1\,
      CO(1) => \ap_return[11]_INST_0_n_2\,
      CO(0) => \ap_return[11]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln8_fu_183_p1(14 downto 11),
      O(3 downto 0) => \^ap_return\(14 downto 11),
      S(3) => \ap_return[11]_INST_0_i_1_n_0\,
      S(2) => \ap_return[11]_INST_0_i_2_n_0\,
      S(1) => \ap_return[11]_INST_0_i_3_n_0\,
      S(0) => \ap_return[11]_INST_0_i_4_n_0\
    );
\ap_return[11]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(14),
      I1 => sext_ln8_fu_183_p1(16),
      O => \ap_return[11]_INST_0_i_1_n_0\
    );
\ap_return[11]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(13),
      I1 => sext_ln8_fu_183_p1(15),
      O => \ap_return[11]_INST_0_i_2_n_0\
    );
\ap_return[11]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(12),
      I1 => sext_ln8_fu_183_p1(14),
      O => \ap_return[11]_INST_0_i_3_n_0\
    );
\ap_return[11]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(11),
      I1 => sext_ln8_fu_183_p1(13),
      O => \ap_return[11]_INST_0_i_4_n_0\
    );
\ap_return[15]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return[11]_INST_0_n_0\,
      CO(3) => \ap_return[15]_INST_0_n_0\,
      CO(2) => \ap_return[15]_INST_0_n_1\,
      CO(1) => \ap_return[15]_INST_0_n_2\,
      CO(0) => \ap_return[15]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln8_fu_183_p1(18 downto 15),
      O(3 downto 0) => \^ap_return\(18 downto 15),
      S(3) => \ap_return[15]_INST_0_i_1_n_0\,
      S(2) => \ap_return[15]_INST_0_i_2_n_0\,
      S(1) => \ap_return[15]_INST_0_i_3_n_0\,
      S(0) => \ap_return[15]_INST_0_i_4_n_0\
    );
\ap_return[15]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(18),
      I1 => sext_ln8_fu_183_p1(20),
      O => \ap_return[15]_INST_0_i_1_n_0\
    );
\ap_return[15]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(17),
      I1 => sext_ln8_fu_183_p1(19),
      O => \ap_return[15]_INST_0_i_2_n_0\
    );
\ap_return[15]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(16),
      I1 => sext_ln8_fu_183_p1(18),
      O => \ap_return[15]_INST_0_i_3_n_0\
    );
\ap_return[15]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(15),
      I1 => sext_ln8_fu_183_p1(17),
      O => \ap_return[15]_INST_0_i_4_n_0\
    );
\ap_return[19]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return[15]_INST_0_n_0\,
      CO(3) => \ap_return[19]_INST_0_n_0\,
      CO(2) => \ap_return[19]_INST_0_n_1\,
      CO(1) => \ap_return[19]_INST_0_n_2\,
      CO(0) => \ap_return[19]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln8_fu_183_p1(22 downto 19),
      O(3 downto 0) => \^ap_return\(22 downto 19),
      S(3) => \ap_return[19]_INST_0_i_1_n_0\,
      S(2) => \ap_return[19]_INST_0_i_2_n_0\,
      S(1) => \ap_return[19]_INST_0_i_3_n_0\,
      S(0) => \ap_return[19]_INST_0_i_4_n_0\
    );
\ap_return[19]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(22),
      I1 => sext_ln8_fu_183_p1(24),
      O => \ap_return[19]_INST_0_i_1_n_0\
    );
\ap_return[19]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(21),
      I1 => sext_ln8_fu_183_p1(23),
      O => \ap_return[19]_INST_0_i_2_n_0\
    );
\ap_return[19]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(20),
      I1 => sext_ln8_fu_183_p1(22),
      O => \ap_return[19]_INST_0_i_3_n_0\
    );
\ap_return[19]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(19),
      I1 => sext_ln8_fu_183_p1(21),
      O => \ap_return[19]_INST_0_i_4_n_0\
    );
\ap_return[23]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return[19]_INST_0_n_0\,
      CO(3) => \ap_return[23]_INST_0_n_0\,
      CO(2) => \ap_return[23]_INST_0_n_1\,
      CO(1) => \ap_return[23]_INST_0_n_2\,
      CO(0) => \ap_return[23]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln8_fu_183_p1(26 downto 23),
      O(3 downto 0) => \^ap_return\(26 downto 23),
      S(3) => \ap_return[23]_INST_0_i_1_n_0\,
      S(2) => \ap_return[23]_INST_0_i_2_n_0\,
      S(1) => \ap_return[23]_INST_0_i_3_n_0\,
      S(0) => \ap_return[23]_INST_0_i_4_n_0\
    );
\ap_return[23]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(26),
      I1 => sext_ln8_fu_183_p1(28),
      O => \ap_return[23]_INST_0_i_1_n_0\
    );
\ap_return[23]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(25),
      I1 => sext_ln8_fu_183_p1(27),
      O => \ap_return[23]_INST_0_i_2_n_0\
    );
\ap_return[23]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(24),
      I1 => sext_ln8_fu_183_p1(26),
      O => \ap_return[23]_INST_0_i_3_n_0\
    );
\ap_return[23]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(23),
      I1 => sext_ln8_fu_183_p1(25),
      O => \ap_return[23]_INST_0_i_4_n_0\
    );
\ap_return[27]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return[23]_INST_0_n_0\,
      CO(3) => \ap_return[27]_INST_0_n_0\,
      CO(2) => \ap_return[27]_INST_0_n_1\,
      CO(1) => \ap_return[27]_INST_0_n_2\,
      CO(0) => \ap_return[27]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \ap_return[27]_INST_0_i_1_n_0\,
      DI(2) => sext_ln8_fu_183_p1(31),
      DI(1 downto 0) => sext_ln8_fu_183_p1(28 downto 27),
      O(3 downto 0) => \^ap_return\(30 downto 27),
      S(3) => \ap_return[27]_INST_0_i_2_n_0\,
      S(2) => \ap_return[27]_INST_0_i_3_n_0\,
      S(1) => \ap_return[27]_INST_0_i_4_n_0\,
      S(0) => \ap_return[27]_INST_0_i_5_n_0\
    );
\ap_return[27]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(31),
      O => \ap_return[27]_INST_0_i_1_n_0\
    );
\ap_return[27]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(31),
      I1 => sext_ln8_fu_183_p1(30),
      O => \ap_return[27]_INST_0_i_2_n_0\
    );
\ap_return[27]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(31),
      I1 => sext_ln8_fu_183_p1(29),
      O => \ap_return[27]_INST_0_i_3_n_0\
    );
\ap_return[27]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(28),
      I1 => sext_ln8_fu_183_p1(30),
      O => \ap_return[27]_INST_0_i_4_n_0\
    );
\ap_return[27]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(27),
      I1 => sext_ln8_fu_183_p1(29),
      O => \ap_return[27]_INST_0_i_5_n_0\
    );
\ap_return[31]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return[27]_INST_0_n_0\,
      CO(3 downto 1) => \NLW_ap_return[31]_INST_0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ap_return[31]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sext_ln8_fu_183_p1(30),
      O(3 downto 2) => \NLW_ap_return[31]_INST_0_O_UNCONNECTED\(3 downto 2),
      O(1) => \^ap_return\(47),
      O(0) => \^ap_return\(31),
      S(3 downto 1) => B"001",
      S(0) => \ap_return[31]_INST_0_i_1_n_0\
    );
\ap_return[31]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(30),
      I1 => sext_ln8_fu_183_p1(31),
      O => \ap_return[31]_INST_0_i_1_n_0\
    );
\ap_return[3]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_return[3]_INST_0_n_0\,
      CO(2) => \ap_return[3]_INST_0_n_1\,
      CO(1) => \ap_return[3]_INST_0_n_2\,
      CO(0) => \ap_return[3]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => sext_ln8_fu_183_p1(6 downto 5),
      DI(1) => \^ap_return\(2),
      DI(0) => '0',
      O(3 downto 0) => \^ap_return\(6 downto 3),
      S(3) => \ap_return[3]_INST_0_i_1_n_0\,
      S(2) => \ap_return[3]_INST_0_i_2_n_0\,
      S(1) => \ap_return[3]_INST_0_i_3_n_0\,
      S(0) => sext_ln8_fu_183_p1(5)
    );
\ap_return[3]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(6),
      I1 => sext_ln8_fu_183_p1(8),
      O => \ap_return[3]_INST_0_i_1_n_0\
    );
\ap_return[3]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(5),
      I1 => sext_ln8_fu_183_p1(7),
      O => \ap_return[3]_INST_0_i_2_n_0\
    );
\ap_return[3]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_return\(2),
      I1 => sext_ln8_fu_183_p1(6),
      O => \ap_return[3]_INST_0_i_3_n_0\
    );
\ap_return[7]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return[3]_INST_0_n_0\,
      CO(3) => \ap_return[7]_INST_0_n_0\,
      CO(2) => \ap_return[7]_INST_0_n_1\,
      CO(1) => \ap_return[7]_INST_0_n_2\,
      CO(0) => \ap_return[7]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln8_fu_183_p1(10 downto 7),
      O(3 downto 0) => \^ap_return\(10 downto 7),
      S(3) => \ap_return[7]_INST_0_i_1_n_0\,
      S(2) => \ap_return[7]_INST_0_i_2_n_0\,
      S(1) => \ap_return[7]_INST_0_i_3_n_0\,
      S(0) => \ap_return[7]_INST_0_i_4_n_0\
    );
\ap_return[7]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(10),
      I1 => sext_ln8_fu_183_p1(12),
      O => \ap_return[7]_INST_0_i_1_n_0\
    );
\ap_return[7]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(9),
      I1 => sext_ln8_fu_183_p1(11),
      O => \ap_return[7]_INST_0_i_2_n_0\
    );
\ap_return[7]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(8),
      I1 => sext_ln8_fu_183_p1(10),
      O => \ap_return[7]_INST_0_i_3_n_0\
    );
\ap_return[7]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln8_fu_183_p1(7),
      I1 => sext_ln8_fu_183_p1(9),
      O => \ap_return[7]_INST_0_i_4_n_0\
    );
grp_log10_48_24_s_fu_70: entity work.dbfs_converter_0_dbfs_converter_log10_48_24_s
     port map (
      Q(0) => ap_CS_fsm_state23,
      add_ln970_fu_2418_p2(27 downto 0) => add_ln970_fu_2418_p2(83 downto 56),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(23) => \x_reg_223_reg_n_0_[23]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(22) => \x_reg_223_reg_n_0_[22]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(21) => \x_reg_223_reg_n_0_[21]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(20) => \x_reg_223_reg_n_0_[20]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(19) => \x_reg_223_reg_n_0_[19]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(18) => \x_reg_223_reg_n_0_[18]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(17) => \x_reg_223_reg_n_0_[17]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(16) => \x_reg_223_reg_n_0_[16]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(15) => \x_reg_223_reg_n_0_[15]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(14) => \x_reg_223_reg_n_0_[14]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(13) => \x_reg_223_reg_n_0_[13]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(12) => \x_reg_223_reg_n_0_[12]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(11) => \x_reg_223_reg_n_0_[11]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(10) => \x_reg_223_reg_n_0_[10]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(9) => \x_reg_223_reg_n_0_[9]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(8) => \x_reg_223_reg_n_0_[8]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(7) => \x_reg_223_reg_n_0_[7]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(6) => \x_reg_223_reg_n_0_[6]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(5) => \x_reg_223_reg_n_0_[5]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(4) => \x_reg_223_reg_n_0_[4]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(3) => \x_reg_223_reg_n_0_[3]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(2) => \x_reg_223_reg_n_0_[2]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(1) => \x_reg_223_reg_n_0_[1]\,
      \ap_phi_reg_pp0_iter1_b_frac_07_reg_398_reg[54]_0\(0) => \x_reg_223_reg_n_0_[0]\,
      ap_rst => ap_rst,
      grp_log10_48_24_s_fu_70_ap_start_reg => grp_log10_48_24_s_fu_70_ap_start_reg,
      \icmp_ln899_reg_2462_pp0_iter19_reg_reg[0]_0\ => grp_log10_48_24_s_fu_70_n_0
    );
grp_log10_48_24_s_fu_70_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => grp_log10_48_24_s_fu_70_ap_start_reg,
      R => ap_rst
    );
\ref_tmp5_reg_228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(56),
      Q => \^ap_return\(2),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(66),
      Q => sext_ln8_fu_183_p1(14),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(67),
      Q => sext_ln8_fu_183_p1(15),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(68),
      Q => sext_ln8_fu_183_p1(16),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(69),
      Q => sext_ln8_fu_183_p1(17),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(70),
      Q => sext_ln8_fu_183_p1(18),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(71),
      Q => sext_ln8_fu_183_p1(19),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(72),
      Q => sext_ln8_fu_183_p1(20),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(73),
      Q => sext_ln8_fu_183_p1(21),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(74),
      Q => sext_ln8_fu_183_p1(22),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(75),
      Q => sext_ln8_fu_183_p1(23),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(57),
      Q => sext_ln8_fu_183_p1(5),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(76),
      Q => sext_ln8_fu_183_p1(24),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(77),
      Q => sext_ln8_fu_183_p1(25),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(78),
      Q => sext_ln8_fu_183_p1(26),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(79),
      Q => sext_ln8_fu_183_p1(27),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(80),
      Q => sext_ln8_fu_183_p1(28),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(81),
      Q => sext_ln8_fu_183_p1(29),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(82),
      Q => sext_ln8_fu_183_p1(30),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(83),
      Q => sext_ln8_fu_183_p1(31),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(58),
      Q => sext_ln8_fu_183_p1(6),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(59),
      Q => sext_ln8_fu_183_p1(7),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(60),
      Q => sext_ln8_fu_183_p1(8),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(61),
      Q => sext_ln8_fu_183_p1(9),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(62),
      Q => sext_ln8_fu_183_p1(10),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(63),
      Q => sext_ln8_fu_183_p1(11),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(64),
      Q => sext_ln8_fu_183_p1(12),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\ref_tmp5_reg_228_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => add_ln970_fu_2418_p2(65),
      Q => sext_ln8_fu_183_p1(13),
      R => grp_log10_48_24_s_fu_70_n_0
    );
\select_ln154_reg_208[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(23),
      I1 => linear_value(47),
      I2 => linear_value(23),
      O => \select_ln154_reg_208[23]_i_1_n_0\
    );
\select_ln154_reg_208[23]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(18),
      O => \select_ln154_reg_208[23]_i_10_n_0\
    );
\select_ln154_reg_208[23]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(17),
      O => \select_ln154_reg_208[23]_i_11_n_0\
    );
\select_ln154_reg_208[23]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(16),
      O => \select_ln154_reg_208[23]_i_12_n_0\
    );
\select_ln154_reg_208[23]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(15),
      O => \select_ln154_reg_208[23]_i_14_n_0\
    );
\select_ln154_reg_208[23]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(14),
      O => \select_ln154_reg_208[23]_i_15_n_0\
    );
\select_ln154_reg_208[23]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(13),
      O => \select_ln154_reg_208[23]_i_16_n_0\
    );
\select_ln154_reg_208[23]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(12),
      O => \select_ln154_reg_208[23]_i_17_n_0\
    );
\select_ln154_reg_208[23]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(11),
      O => \select_ln154_reg_208[23]_i_19_n_0\
    );
\select_ln154_reg_208[23]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(10),
      O => \select_ln154_reg_208[23]_i_20_n_0\
    );
\select_ln154_reg_208[23]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(9),
      O => \select_ln154_reg_208[23]_i_21_n_0\
    );
\select_ln154_reg_208[23]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(8),
      O => \select_ln154_reg_208[23]_i_22_n_0\
    );
\select_ln154_reg_208[23]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(7),
      O => \select_ln154_reg_208[23]_i_24_n_0\
    );
\select_ln154_reg_208[23]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(6),
      O => \select_ln154_reg_208[23]_i_25_n_0\
    );
\select_ln154_reg_208[23]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(5),
      O => \select_ln154_reg_208[23]_i_26_n_0\
    );
\select_ln154_reg_208[23]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(4),
      O => \select_ln154_reg_208[23]_i_27_n_0\
    );
\select_ln154_reg_208[23]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(3),
      O => \select_ln154_reg_208[23]_i_28_n_0\
    );
\select_ln154_reg_208[23]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(2),
      O => \select_ln154_reg_208[23]_i_29_n_0\
    );
\select_ln154_reg_208[23]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(1),
      O => \select_ln154_reg_208[23]_i_30_n_0\
    );
\select_ln154_reg_208[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(23),
      O => \select_ln154_reg_208[23]_i_4_n_0\
    );
\select_ln154_reg_208[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(22),
      O => \select_ln154_reg_208[23]_i_5_n_0\
    );
\select_ln154_reg_208[23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(21),
      O => \select_ln154_reg_208[23]_i_6_n_0\
    );
\select_ln154_reg_208[23]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(20),
      O => \select_ln154_reg_208[23]_i_7_n_0\
    );
\select_ln154_reg_208[23]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(19),
      O => \select_ln154_reg_208[23]_i_9_n_0\
    );
\select_ln154_reg_208[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(24),
      I1 => linear_value(47),
      I2 => linear_value(24),
      O => \select_ln154_reg_208[24]_i_1_n_0\
    );
\select_ln154_reg_208[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(27),
      O => \select_ln154_reg_208[24]_i_3_n_0\
    );
\select_ln154_reg_208[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(26),
      O => \select_ln154_reg_208[24]_i_4_n_0\
    );
\select_ln154_reg_208[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(25),
      O => \select_ln154_reg_208[24]_i_5_n_0\
    );
\select_ln154_reg_208[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(24),
      O => \select_ln154_reg_208[24]_i_6_n_0\
    );
\select_ln154_reg_208[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(25),
      I1 => linear_value(47),
      I2 => linear_value(25),
      O => \select_ln154_reg_208[25]_i_1_n_0\
    );
\select_ln154_reg_208[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(26),
      I1 => linear_value(47),
      I2 => linear_value(26),
      O => \select_ln154_reg_208[26]_i_1_n_0\
    );
\select_ln154_reg_208[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(27),
      I1 => linear_value(47),
      I2 => linear_value(27),
      O => \select_ln154_reg_208[27]_i_1_n_0\
    );
\select_ln154_reg_208[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(28),
      I1 => linear_value(47),
      I2 => linear_value(28),
      O => \select_ln154_reg_208[28]_i_1_n_0\
    );
\select_ln154_reg_208[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(31),
      O => \select_ln154_reg_208[28]_i_3_n_0\
    );
\select_ln154_reg_208[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(30),
      O => \select_ln154_reg_208[28]_i_4_n_0\
    );
\select_ln154_reg_208[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(29),
      O => \select_ln154_reg_208[28]_i_5_n_0\
    );
\select_ln154_reg_208[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(28),
      O => \select_ln154_reg_208[28]_i_6_n_0\
    );
\select_ln154_reg_208[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(29),
      I1 => linear_value(47),
      I2 => linear_value(29),
      O => \select_ln154_reg_208[29]_i_1_n_0\
    );
\select_ln154_reg_208[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(30),
      I1 => linear_value(47),
      I2 => linear_value(30),
      O => \select_ln154_reg_208[30]_i_1_n_0\
    );
\select_ln154_reg_208[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(31),
      I1 => linear_value(47),
      I2 => linear_value(31),
      O => \select_ln154_reg_208[31]_i_1_n_0\
    );
\select_ln154_reg_208[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(32),
      I1 => linear_value(47),
      I2 => linear_value(32),
      O => \select_ln154_reg_208[32]_i_1_n_0\
    );
\select_ln154_reg_208[32]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(35),
      O => \select_ln154_reg_208[32]_i_3_n_0\
    );
\select_ln154_reg_208[32]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(34),
      O => \select_ln154_reg_208[32]_i_4_n_0\
    );
\select_ln154_reg_208[32]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(33),
      O => \select_ln154_reg_208[32]_i_5_n_0\
    );
\select_ln154_reg_208[32]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(32),
      O => \select_ln154_reg_208[32]_i_6_n_0\
    );
\select_ln154_reg_208[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(33),
      I1 => linear_value(47),
      I2 => linear_value(33),
      O => \select_ln154_reg_208[33]_i_1_n_0\
    );
\select_ln154_reg_208[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(34),
      I1 => linear_value(47),
      I2 => linear_value(34),
      O => \select_ln154_reg_208[34]_i_1_n_0\
    );
\select_ln154_reg_208[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(35),
      I1 => linear_value(47),
      I2 => linear_value(35),
      O => \select_ln154_reg_208[35]_i_1_n_0\
    );
\select_ln154_reg_208[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(36),
      I1 => linear_value(47),
      I2 => linear_value(36),
      O => \select_ln154_reg_208[36]_i_1_n_0\
    );
\select_ln154_reg_208[36]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(39),
      O => \select_ln154_reg_208[36]_i_3_n_0\
    );
\select_ln154_reg_208[36]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(38),
      O => \select_ln154_reg_208[36]_i_4_n_0\
    );
\select_ln154_reg_208[36]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(37),
      O => \select_ln154_reg_208[36]_i_5_n_0\
    );
\select_ln154_reg_208[36]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(36),
      O => \select_ln154_reg_208[36]_i_6_n_0\
    );
\select_ln154_reg_208[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(37),
      I1 => linear_value(47),
      I2 => linear_value(37),
      O => \select_ln154_reg_208[37]_i_1_n_0\
    );
\select_ln154_reg_208[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(38),
      I1 => linear_value(47),
      I2 => linear_value(38),
      O => \select_ln154_reg_208[38]_i_1_n_0\
    );
\select_ln154_reg_208[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(39),
      I1 => linear_value(47),
      I2 => linear_value(39),
      O => \select_ln154_reg_208[39]_i_1_n_0\
    );
\select_ln154_reg_208[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(40),
      I1 => linear_value(47),
      I2 => linear_value(40),
      O => \select_ln154_reg_208[40]_i_1_n_0\
    );
\select_ln154_reg_208[40]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(43),
      O => \select_ln154_reg_208[40]_i_3_n_0\
    );
\select_ln154_reg_208[40]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(42),
      O => \select_ln154_reg_208[40]_i_4_n_0\
    );
\select_ln154_reg_208[40]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(41),
      O => \select_ln154_reg_208[40]_i_5_n_0\
    );
\select_ln154_reg_208[40]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(40),
      O => \select_ln154_reg_208[40]_i_6_n_0\
    );
\select_ln154_reg_208[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(41),
      I1 => linear_value(47),
      I2 => linear_value(41),
      O => \select_ln154_reg_208[41]_i_1_n_0\
    );
\select_ln154_reg_208[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(42),
      I1 => linear_value(47),
      I2 => linear_value(42),
      O => \select_ln154_reg_208[42]_i_1_n_0\
    );
\select_ln154_reg_208[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(43),
      I1 => linear_value(47),
      I2 => linear_value(43),
      O => \select_ln154_reg_208[43]_i_1_n_0\
    );
\select_ln154_reg_208[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(44),
      I1 => linear_value(47),
      I2 => linear_value(44),
      O => \select_ln154_reg_208[44]_i_1_n_0\
    );
\select_ln154_reg_208[44]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(46),
      O => \select_ln154_reg_208[44]_i_3_n_0\
    );
\select_ln154_reg_208[44]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(45),
      O => \select_ln154_reg_208[44]_i_4_n_0\
    );
\select_ln154_reg_208[44]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => linear_value(44),
      O => \select_ln154_reg_208[44]_i_5_n_0\
    );
\select_ln154_reg_208[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(45),
      I1 => linear_value(47),
      I2 => linear_value(45),
      O => \select_ln154_reg_208[45]_i_1_n_0\
    );
\select_ln154_reg_208[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_89_p4(46),
      I1 => linear_value(47),
      I2 => linear_value(46),
      O => \select_ln154_reg_208[46]_i_1_n_0\
    );
\select_ln154_reg_208_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[23]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(47),
      R => '0'
    );
\select_ln154_reg_208_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln154_reg_208_reg[23]_i_18_n_0\,
      CO(3) => \select_ln154_reg_208_reg[23]_i_13_n_0\,
      CO(2) => \select_ln154_reg_208_reg[23]_i_13_n_1\,
      CO(1) => \select_ln154_reg_208_reg[23]_i_13_n_2\,
      CO(0) => \select_ln154_reg_208_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_select_ln154_reg_208_reg[23]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln154_reg_208[23]_i_19_n_0\,
      S(2) => \select_ln154_reg_208[23]_i_20_n_0\,
      S(1) => \select_ln154_reg_208[23]_i_21_n_0\,
      S(0) => \select_ln154_reg_208[23]_i_22_n_0\
    );
\select_ln154_reg_208_reg[23]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln154_reg_208_reg[23]_i_23_n_0\,
      CO(3) => \select_ln154_reg_208_reg[23]_i_18_n_0\,
      CO(2) => \select_ln154_reg_208_reg[23]_i_18_n_1\,
      CO(1) => \select_ln154_reg_208_reg[23]_i_18_n_2\,
      CO(0) => \select_ln154_reg_208_reg[23]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_select_ln154_reg_208_reg[23]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln154_reg_208[23]_i_24_n_0\,
      S(2) => \select_ln154_reg_208[23]_i_25_n_0\,
      S(1) => \select_ln154_reg_208[23]_i_26_n_0\,
      S(0) => \select_ln154_reg_208[23]_i_27_n_0\
    );
\select_ln154_reg_208_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln154_reg_208_reg[23]_i_3_n_0\,
      CO(3) => \select_ln154_reg_208_reg[23]_i_2_n_0\,
      CO(2) => \select_ln154_reg_208_reg[23]_i_2_n_1\,
      CO(1) => \select_ln154_reg_208_reg[23]_i_2_n_2\,
      CO(0) => \select_ln154_reg_208_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => tmp_fu_89_p4(23),
      O(2 downto 0) => \NLW_select_ln154_reg_208_reg[23]_i_2_O_UNCONNECTED\(2 downto 0),
      S(3) => \select_ln154_reg_208[23]_i_4_n_0\,
      S(2) => \select_ln154_reg_208[23]_i_5_n_0\,
      S(1) => \select_ln154_reg_208[23]_i_6_n_0\,
      S(0) => \select_ln154_reg_208[23]_i_7_n_0\
    );
\select_ln154_reg_208_reg[23]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln154_reg_208_reg[23]_i_23_n_0\,
      CO(2) => \select_ln154_reg_208_reg[23]_i_23_n_1\,
      CO(1) => \select_ln154_reg_208_reg[23]_i_23_n_2\,
      CO(0) => \select_ln154_reg_208_reg[23]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_select_ln154_reg_208_reg[23]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln154_reg_208[23]_i_28_n_0\,
      S(2) => \select_ln154_reg_208[23]_i_29_n_0\,
      S(1) => \select_ln154_reg_208[23]_i_30_n_0\,
      S(0) => linear_value(0)
    );
\select_ln154_reg_208_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln154_reg_208_reg[23]_i_8_n_0\,
      CO(3) => \select_ln154_reg_208_reg[23]_i_3_n_0\,
      CO(2) => \select_ln154_reg_208_reg[23]_i_3_n_1\,
      CO(1) => \select_ln154_reg_208_reg[23]_i_3_n_2\,
      CO(0) => \select_ln154_reg_208_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_select_ln154_reg_208_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln154_reg_208[23]_i_9_n_0\,
      S(2) => \select_ln154_reg_208[23]_i_10_n_0\,
      S(1) => \select_ln154_reg_208[23]_i_11_n_0\,
      S(0) => \select_ln154_reg_208[23]_i_12_n_0\
    );
\select_ln154_reg_208_reg[23]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln154_reg_208_reg[23]_i_13_n_0\,
      CO(3) => \select_ln154_reg_208_reg[23]_i_8_n_0\,
      CO(2) => \select_ln154_reg_208_reg[23]_i_8_n_1\,
      CO(1) => \select_ln154_reg_208_reg[23]_i_8_n_2\,
      CO(0) => \select_ln154_reg_208_reg[23]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_select_ln154_reg_208_reg[23]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln154_reg_208[23]_i_14_n_0\,
      S(2) => \select_ln154_reg_208[23]_i_15_n_0\,
      S(1) => \select_ln154_reg_208[23]_i_16_n_0\,
      S(0) => \select_ln154_reg_208[23]_i_17_n_0\
    );
\select_ln154_reg_208_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[24]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(48),
      R => '0'
    );
\select_ln154_reg_208_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln154_reg_208_reg[23]_i_2_n_0\,
      CO(3) => \select_ln154_reg_208_reg[24]_i_2_n_0\,
      CO(2) => \select_ln154_reg_208_reg[24]_i_2_n_1\,
      CO(1) => \select_ln154_reg_208_reg[24]_i_2_n_2\,
      CO(0) => \select_ln154_reg_208_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_fu_89_p4(27 downto 24),
      S(3) => \select_ln154_reg_208[24]_i_3_n_0\,
      S(2) => \select_ln154_reg_208[24]_i_4_n_0\,
      S(1) => \select_ln154_reg_208[24]_i_5_n_0\,
      S(0) => \select_ln154_reg_208[24]_i_6_n_0\
    );
\select_ln154_reg_208_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[25]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(49),
      R => '0'
    );
\select_ln154_reg_208_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[26]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(50),
      R => '0'
    );
\select_ln154_reg_208_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[27]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(51),
      R => '0'
    );
\select_ln154_reg_208_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[28]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(52),
      R => '0'
    );
\select_ln154_reg_208_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln154_reg_208_reg[24]_i_2_n_0\,
      CO(3) => \select_ln154_reg_208_reg[28]_i_2_n_0\,
      CO(2) => \select_ln154_reg_208_reg[28]_i_2_n_1\,
      CO(1) => \select_ln154_reg_208_reg[28]_i_2_n_2\,
      CO(0) => \select_ln154_reg_208_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_fu_89_p4(31 downto 28),
      S(3) => \select_ln154_reg_208[28]_i_3_n_0\,
      S(2) => \select_ln154_reg_208[28]_i_4_n_0\,
      S(1) => \select_ln154_reg_208[28]_i_5_n_0\,
      S(0) => \select_ln154_reg_208[28]_i_6_n_0\
    );
\select_ln154_reg_208_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[29]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(53),
      R => '0'
    );
\select_ln154_reg_208_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[30]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(54),
      R => '0'
    );
\select_ln154_reg_208_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[31]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(55),
      R => '0'
    );
\select_ln154_reg_208_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[32]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(56),
      R => '0'
    );
\select_ln154_reg_208_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln154_reg_208_reg[28]_i_2_n_0\,
      CO(3) => \select_ln154_reg_208_reg[32]_i_2_n_0\,
      CO(2) => \select_ln154_reg_208_reg[32]_i_2_n_1\,
      CO(1) => \select_ln154_reg_208_reg[32]_i_2_n_2\,
      CO(0) => \select_ln154_reg_208_reg[32]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_fu_89_p4(35 downto 32),
      S(3) => \select_ln154_reg_208[32]_i_3_n_0\,
      S(2) => \select_ln154_reg_208[32]_i_4_n_0\,
      S(1) => \select_ln154_reg_208[32]_i_5_n_0\,
      S(0) => \select_ln154_reg_208[32]_i_6_n_0\
    );
\select_ln154_reg_208_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[33]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(57),
      R => '0'
    );
\select_ln154_reg_208_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[34]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(58),
      R => '0'
    );
\select_ln154_reg_208_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[35]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(59),
      R => '0'
    );
\select_ln154_reg_208_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[36]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(60),
      R => '0'
    );
\select_ln154_reg_208_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln154_reg_208_reg[32]_i_2_n_0\,
      CO(3) => \select_ln154_reg_208_reg[36]_i_2_n_0\,
      CO(2) => \select_ln154_reg_208_reg[36]_i_2_n_1\,
      CO(1) => \select_ln154_reg_208_reg[36]_i_2_n_2\,
      CO(0) => \select_ln154_reg_208_reg[36]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_fu_89_p4(39 downto 36),
      S(3) => \select_ln154_reg_208[36]_i_3_n_0\,
      S(2) => \select_ln154_reg_208[36]_i_4_n_0\,
      S(1) => \select_ln154_reg_208[36]_i_5_n_0\,
      S(0) => \select_ln154_reg_208[36]_i_6_n_0\
    );
\select_ln154_reg_208_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[37]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(61),
      R => '0'
    );
\select_ln154_reg_208_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[38]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(62),
      R => '0'
    );
\select_ln154_reg_208_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[39]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(63),
      R => '0'
    );
\select_ln154_reg_208_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[40]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(64),
      R => '0'
    );
\select_ln154_reg_208_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln154_reg_208_reg[36]_i_2_n_0\,
      CO(3) => \select_ln154_reg_208_reg[40]_i_2_n_0\,
      CO(2) => \select_ln154_reg_208_reg[40]_i_2_n_1\,
      CO(1) => \select_ln154_reg_208_reg[40]_i_2_n_2\,
      CO(0) => \select_ln154_reg_208_reg[40]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_fu_89_p4(43 downto 40),
      S(3) => \select_ln154_reg_208[40]_i_3_n_0\,
      S(2) => \select_ln154_reg_208[40]_i_4_n_0\,
      S(1) => \select_ln154_reg_208[40]_i_5_n_0\,
      S(0) => \select_ln154_reg_208[40]_i_6_n_0\
    );
\select_ln154_reg_208_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[41]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(65),
      R => '0'
    );
\select_ln154_reg_208_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[42]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(66),
      R => '0'
    );
\select_ln154_reg_208_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[43]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(67),
      R => '0'
    );
\select_ln154_reg_208_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[44]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(68),
      R => '0'
    );
\select_ln154_reg_208_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln154_reg_208_reg[40]_i_2_n_0\,
      CO(3 downto 2) => \NLW_select_ln154_reg_208_reg[44]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \select_ln154_reg_208_reg[44]_i_2_n_2\,
      CO(0) => \select_ln154_reg_208_reg[44]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_select_ln154_reg_208_reg[44]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_fu_89_p4(46 downto 44),
      S(3) => '0',
      S(2) => \select_ln154_reg_208[44]_i_3_n_0\,
      S(1) => \select_ln154_reg_208[44]_i_4_n_0\,
      S(0) => \select_ln154_reg_208[44]_i_5_n_0\
    );
\select_ln154_reg_208_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[45]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(69),
      R => '0'
    );
\select_ln154_reg_208_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \select_ln154_reg_208[46]_i_1_n_0\,
      Q => shl_ln7_fu_133_p3(70),
      R => '0'
    );
\x_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(47),
      Q => \x_reg_223_reg_n_0_[0]\,
      R => '0'
    );
\x_reg_223_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(57),
      Q => \x_reg_223_reg_n_0_[10]\,
      R => '0'
    );
\x_reg_223_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(58),
      Q => \x_reg_223_reg_n_0_[11]\,
      R => '0'
    );
\x_reg_223_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(59),
      Q => \x_reg_223_reg_n_0_[12]\,
      R => '0'
    );
\x_reg_223_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(60),
      Q => \x_reg_223_reg_n_0_[13]\,
      R => '0'
    );
\x_reg_223_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(61),
      Q => \x_reg_223_reg_n_0_[14]\,
      R => '0'
    );
\x_reg_223_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(62),
      Q => \x_reg_223_reg_n_0_[15]\,
      R => '0'
    );
\x_reg_223_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(63),
      Q => \x_reg_223_reg_n_0_[16]\,
      R => '0'
    );
\x_reg_223_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(64),
      Q => \x_reg_223_reg_n_0_[17]\,
      R => '0'
    );
\x_reg_223_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(65),
      Q => \x_reg_223_reg_n_0_[18]\,
      R => '0'
    );
\x_reg_223_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(66),
      Q => \x_reg_223_reg_n_0_[19]\,
      R => '0'
    );
\x_reg_223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(48),
      Q => \x_reg_223_reg_n_0_[1]\,
      R => '0'
    );
\x_reg_223_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(67),
      Q => \x_reg_223_reg_n_0_[20]\,
      R => '0'
    );
\x_reg_223_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(68),
      Q => \x_reg_223_reg_n_0_[21]\,
      R => '0'
    );
\x_reg_223_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(69),
      Q => \x_reg_223_reg_n_0_[22]\,
      R => '0'
    );
\x_reg_223_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(70),
      Q => \x_reg_223_reg_n_0_[23]\,
      R => '0'
    );
\x_reg_223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(49),
      Q => \x_reg_223_reg_n_0_[2]\,
      R => '0'
    );
\x_reg_223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(50),
      Q => \x_reg_223_reg_n_0_[3]\,
      R => '0'
    );
\x_reg_223_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(51),
      Q => \x_reg_223_reg_n_0_[4]\,
      R => '0'
    );
\x_reg_223_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(52),
      Q => \x_reg_223_reg_n_0_[5]\,
      R => '0'
    );
\x_reg_223_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(53),
      Q => \x_reg_223_reg_n_0_[6]\,
      R => '0'
    );
\x_reg_223_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(54),
      Q => \x_reg_223_reg_n_0_[7]\,
      R => '0'
    );
\x_reg_223_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(55),
      Q => \x_reg_223_reg_n_0_[8]\,
      R => '0'
    );
\x_reg_223_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln7_fu_133_p3(56),
      Q => \x_reg_223_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dbfs_converter_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_return : out STD_LOGIC_VECTOR ( 47 downto 0 );
    linear_value : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of dbfs_converter_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dbfs_converter_0 : entity is "dbfs_converter_0,dbfs_converter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dbfs_converter_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of dbfs_converter_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dbfs_converter_0 : entity is "dbfs_converter,Vivado 2023.2";
  attribute hls_module : string;
  attribute hls_module of dbfs_converter_0 : entity is "yes";
end dbfs_converter_0;

architecture STRUCTURE of dbfs_converter_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^ap_return\ : STD_LOGIC_VECTOR ( 47 downto 2 );
  signal NLW_inst_ap_return_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "24'b000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "24'b000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "24'b000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "24'b000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "24'b000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "24'b000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "24'b000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "24'b000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "24'b000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "24'b000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "24'b000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "24'b000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "24'b000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "24'b000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "24'b001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "24'b010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "24'b100000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "24'b000000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "24'b000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "24'b000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "24'b000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "24'b000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "24'b000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "24'b000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_INFO of ap_rst : signal is "xilinx.com:signal:reset:1.0 ap_rst RST";
  attribute X_INTERFACE_PARAMETER of ap_rst : signal is "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of ap_return : signal is "xilinx.com:signal:data:1.0 ap_return DATA";
  attribute X_INTERFACE_PARAMETER of ap_return : signal is "XIL_INTERFACENAME ap_return, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of linear_value : signal is "xilinx.com:signal:data:1.0 linear_value DATA";
  attribute X_INTERFACE_PARAMETER of linear_value : signal is "XIL_INTERFACENAME linear_value, LAYERED_METADATA undef";
begin
  ap_return(47 downto 2) <= \^ap_return\(47 downto 2);
  ap_return(1) <= \<const0>\;
  ap_return(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.dbfs_converter_0_dbfs_converter
     port map (
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_return(47 downto 2) => \^ap_return\(47 downto 2),
      ap_return(1 downto 0) => NLW_inst_ap_return_UNCONNECTED(1 downto 0),
      ap_rst => ap_rst,
      ap_start => ap_start,
      linear_value(47 downto 0) => linear_value(47 downto 0)
    );
end STRUCTURE;
