
d
Command: %s
1870*	planAhead28
$read_checkpoint v6pcieDMA_routed.dcp2default:defaultZ12-2866
π
öIn future releases read_checkpoint will not automatically initialize a design.  Please use link_design to initialize a design after reading one or more checkpoint files.  Alternatively, to initialize a design with just this checkpoint file, the open_checkpoint command can be used.
2071*	planAheadZ12-3492
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1042default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.32default:defaultZ1-479
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2013.3/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2013.3/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
®
Parsing XDC File [%s]
179*designutils2r
^D:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-1616-vvs/dcp/v6pcieDMA_early.xdc2default:defaultZ20-179
±
Finished Parsing XDC File [%s]
178*designutils2r
^D:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-1616-vvs/dcp/v6pcieDMA_early.xdc2default:defaultZ20-178
¢
Parsing XDC File [%s]
179*designutils2l
XD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-1616-vvs/dcp/v6pcieDMA.xdc2default:defaultZ20-179
«
No cells matched '%s'.
180*	planAhead2ò
Épcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
1842default:default8@Z12-180
‘
"'%s' expects at least one object.
55*common2 
set_property2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
1842default:default8@Z17-55
ù
No nets matched '%s'.
507*	planAhead2p
\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk22default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2162default:default8@Z12-507
ï
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2"
set_false_path2default:default2
through2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2162default:default8@Z12-1387
ƒ
$%s: '%s' is not a valid startpoint.
402*constraints2"
set_false_path2default:default2c
Mpcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2352default:default8@Z18-402
“
ñ%s: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified.
513*constraints2"
set_false_path2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2352default:default8@Z18-513
¬
"%s: '%s' is not a valid endpoint.
401*constraints2"
set_false_path2default:default2c
Mpcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2372default:default8@Z18-401
Ã
ê%s: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified.
512*constraints2"
set_false_path2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2372default:default8@Z18-512
…
$%s: '%s' is not a valid startpoint.
402*constraints2"
set_false_path2default:default2h
Rpcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2392default:default8@Z18-402
“
ñ%s: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified.
513*constraints2"
set_false_path2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2392default:default8@Z18-513
«
"%s: '%s' is not a valid endpoint.
401*constraints2"
set_false_path2default:default2h
Rpcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2412default:default8@Z18-401
Ã
ê%s: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified.
512*constraints2"
set_false_path2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2412default:default8@Z18-512
’
$%s: '%s' is not a valid startpoint.
402*constraints2"
set_false_path2default:default2t
^pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/RST2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2442default:default8@Z18-402
“
ñ%s: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified.
513*constraints2"
set_false_path2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2442default:default8@Z18-513
à
No nets matched '%s'.
507*	planAhead2[
Gpcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_resetdone*2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2482default:default8@Z12-507
ï
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2"
set_false_path2default:default2
through2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2482default:default8@Z12-1387
µ
%Done setting XDC timing constraints.
35*timing2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2582default:default8@Z38-35
Ô
<Port '%s' already specified as part of a differential pair.
93*coretcl2!
adc_data_or_p2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5332default:default8@Z2-93
Ô
<Port '%s' already specified as part of a differential pair.
93*coretcl2!
adc_data_or_p2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5342default:default8@Z2-93
“
No ports matched '%s'.
584*	planAhead2$
userclk_200MHz_n2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5352default:default8@Z12-584
‘
"'%s' expects at least one object.
55*common2 
set_property2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5352default:default8@Z17-55
“
No ports matched '%s'.
584*	planAhead2$
userclk_200MHz_p2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5362default:default8@Z12-584
‘
"'%s' expects at least one object.
55*common2 
set_property2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5362default:default8@Z17-55
´
Finished Parsing XDC File [%s]
178*designutils2l
XD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-1616-vvs/dcp/v6pcieDMA.xdc2default:defaultZ20-178
ß
Parsing XDC File [%s]
179*designutils2q
]D:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-1616-vvs/dcp/v6pcieDMA_late.xdc2default:defaultZ20-179
v
<Port '%s' already specified as part of a differential pair.
93*coretcl2!
adc_data_or_p2default:defaultZ2-93
∞
Finished Parsing XDC File [%s]
178*designutils2q
]D:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-1616-vvs/dcp/v6pcieDMA_late.xdc2default:defaultZ20-178
6
Reading XDEF placement.
206*designutilsZ20-206
4
Reading XDEF routing.
207*designutilsZ20-207
Ä
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2$
Read XDEF File: 2default:default2
00:00:012default:default2 
00:00:00.8772default:default2
915.3712default:default2
9.1682default:defaultZ17-268
3
Restoring placement.
754*designutilsZ20-754
›
ORestored %s out of %s XDEF sites from archive | CPU: %s secs | Memory: %s MB |
403*designutils2
26262default:default2
26262default:default2
3.0000002default:default2
0.0000002default:defaultZ20-403
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
Y
$Checkpoint was created with build %s293*project2
3293902default:defaultZ1-484
ˇ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2%
read_checkpoint: 2default:default2
00:00:342default:default2
00:00:342default:default2
924.8632default:default2
720.3832default:defaultZ17-268
õ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7a200t2default:defaultZ17-347
ã
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7a200t2default:defaultZ17-349
o
,Running DRC as a precondition to command %s
1349*	planAhead2#
write_bitstream2default:defaultZ12-1349
G
Running DRC with %s threads
24*drc2
22default:defaultZ23-27
k
DRC finished with %s
1905*	planAhead26
"0 Errors, 3 Warnings, 1 Advisories2default:defaultZ12-3199
`
BPlease refer to the DRC report (report_drc) for more information.
1906*	planAheadZ12-3200
6
Loading data files...
1271*designutilsZ12-1165
5
Loading site data...
1273*designutilsZ12-1167
6
Loading route data...
1272*designutilsZ12-1166
6
Processing options...
1362*designutilsZ12-1514
3
Creating bitmap...
1249*designutilsZ12-1141
.
Creating bitstream...
7*	bitstreamZ40-7
W
Writing bitstream %s...
11*	bitstream2#
./v6pcieDMA.bit2default:defaultZ40-11
=
Bitgen Completed Successfully.
1606*	planAheadZ12-1842
j
QWebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
118*projectZ1-118
s
ZWebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
185*commonZ17-185
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
Ä
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2%
write_bitstream: 2default:default2
00:01:062default:default2
00:01:092default:default2
1316.4412default:default2
391.5782default:defaultZ17-268


End Record