void\r\nF_1 ( void )\r\n{\r\nF_2 ( V_1 , NULL , 1 ) ;\r\n}\r\nvoid\r\nF_3 ( void )\r\n{\r\nF_2 ( V_2 , NULL , 1 ) ;\r\n}\r\nvoid\r\nF_4 ( void )\r\n{\r\nV_2 ( NULL ) ;\r\nV_1 ( NULL ) ;\r\n}\r\nvoid\r\nF_5 ( struct V_3 * V_4 , unsigned long V_5 , T_1 * V_6 )\r\n{\r\nunsigned long V_7 = F_6 ( * V_6 ) ;\r\nstruct V_8 * V_8 ;\r\nif ( ! F_7 ( V_7 ) )\r\nreturn;\r\nV_8 = F_8 ( V_7 ) ;\r\nif ( F_9 ( V_8 ) && F_10 ( V_9 , & V_8 -> V_10 ) ) {\r\nF_11 ( F_12 ( V_7 ) ) ;\r\nF_13 ( V_9 , & V_8 -> V_10 ) ;\r\n} else if ( F_14 () )\r\nF_11 ( F_12 ( V_7 ) ) ;\r\n}\r\nvoid\r\nF_15 ( struct V_11 * V_12 )\r\n{\r\nchar V_13 [ 32 ] ;\r\nF_16 ( V_12 , L_1 ,\r\nV_14 . V_15 / 1024 ) ;\r\nif ( V_14 . V_16 != 1 )\r\nsnprintf ( V_13 , 32 , L_2 , V_14 . V_16 ) ;\r\nF_16 ( V_12 , L_3 ,\r\nV_14 . V_17 / 1024 ,\r\n( V_14 . V_18 . V_19 ? L_4 : L_5 ) ,\r\n( V_14 . V_18 . V_20 ? L_6 : L_7 ) ,\r\n( ( V_14 . V_16 == 1 ) ? L_8 : V_13 ) ) ;\r\nF_16 ( V_12 , L_9 L_10 ,\r\nV_14 . V_21 ,\r\nV_14 . V_22 ,\r\nV_14 . V_23 . V_24 ? L_11 : L_7\r\n) ;\r\n#ifndef F_17\r\nif ( V_25 . V_26 == 0 ) {\r\nF_16 ( V_12 , L_12 ) ;\r\n} else {\r\nF_16 ( V_12 ,\r\nL_13\r\nL_14\r\nL_15 ,\r\nV_25 . V_26 , ( int ) 4096 ,\r\nV_25 . V_26 >> 8 ,\r\nV_25 . V_27 . V_28 ,\r\nV_25 . V_27 . V_29 ,\r\nV_25 . V_27 . V_30 ,\r\nV_25 . V_31 . V_28 ,\r\nV_25 . V_31 . V_29 ,\r\nV_25 . V_31 . V_30\r\n) ;\r\n}\r\n#endif\r\n}\r\nvoid T_2\r\nF_18 ( void )\r\n{\r\nif ( F_19 ( & V_14 ) < 0 )\r\nF_20 ( L_16 ) ;\r\n#if 0\r\nprintk("ic_size %lx dc_size %lx it_size %lx\n",\r\ncache_info.ic_size,\r\ncache_info.dc_size,\r\ncache_info.it_size);\r\nprintk("DC base 0x%lx stride 0x%lx count 0x%lx loop 0x%lx\n",\r\ncache_info.dc_base,\r\ncache_info.dc_stride,\r\ncache_info.dc_count,\r\ncache_info.dc_loop);\r\nprintk("dc_conf = 0x%lx alias %d blk %d line %d shift %d\n",\r\n*(unsigned long *) (&cache_info.dc_conf),\r\ncache_info.dc_conf.cc_alias,\r\ncache_info.dc_conf.cc_block,\r\ncache_info.dc_conf.cc_line,\r\ncache_info.dc_conf.cc_shift);\r\nprintk(" wt %d sh %d cst %d hv %d\n",\r\ncache_info.dc_conf.cc_wt,\r\ncache_info.dc_conf.cc_sh,\r\ncache_info.dc_conf.cc_cst,\r\ncache_info.dc_conf.cc_hv);\r\nprintk("IC base 0x%lx stride 0x%lx count 0x%lx loop 0x%lx\n",\r\ncache_info.ic_base,\r\ncache_info.ic_stride,\r\ncache_info.ic_count,\r\ncache_info.ic_loop);\r\nprintk("IT base 0x%lx stride 0x%lx count 0x%lx loop 0x%lx off_base 0x%lx off_stride 0x%lx off_count 0x%lx\n",\r\ncache_info.it_sp_base,\r\ncache_info.it_sp_stride,\r\ncache_info.it_sp_count,\r\ncache_info.it_loop,\r\ncache_info.it_off_base,\r\ncache_info.it_off_stride,\r\ncache_info.it_off_count);\r\nprintk("DT base 0x%lx stride 0x%lx count 0x%lx loop 0x%lx off_base 0x%lx off_stride 0x%lx off_count 0x%lx\n",\r\ncache_info.dt_sp_base,\r\ncache_info.dt_sp_stride,\r\ncache_info.dt_sp_count,\r\ncache_info.dt_loop,\r\ncache_info.dt_off_base,\r\ncache_info.dt_off_stride,\r\ncache_info.dt_off_count);\r\nprintk("ic_conf = 0x%lx alias %d blk %d line %d shift %d\n",\r\n*(unsigned long *) (&cache_info.ic_conf),\r\ncache_info.ic_conf.cc_alias,\r\ncache_info.ic_conf.cc_block,\r\ncache_info.ic_conf.cc_line,\r\ncache_info.ic_conf.cc_shift);\r\nprintk(" wt %d sh %d cst %d hv %d\n",\r\ncache_info.ic_conf.cc_wt,\r\ncache_info.ic_conf.cc_sh,\r\ncache_info.ic_conf.cc_cst,\r\ncache_info.ic_conf.cc_hv);\r\nprintk("D-TLB conf: sh %d page %d cst %d aid %d sr %d\n",\r\ncache_info.dt_conf.tc_sh,\r\ncache_info.dt_conf.tc_page,\r\ncache_info.dt_conf.tc_cst,\r\ncache_info.dt_conf.tc_aid,\r\ncache_info.dt_conf.tc_sr);\r\nprintk("I-TLB conf: sh %d page %d cst %d aid %d sr %d\n",\r\ncache_info.it_conf.tc_sh,\r\ncache_info.it_conf.tc_page,\r\ncache_info.it_conf.tc_cst,\r\ncache_info.it_conf.tc_aid,\r\ncache_info.it_conf.tc_sr);\r\n#endif\r\nV_32 = 0 ;\r\nif ( V_14 . V_23 . V_24 == 0 || V_14 . V_23 . V_24 == 2 ) {\r\nif ( V_14 . V_23 . V_24 == 2 )\r\nF_21 ( V_33 L_17\r\nL_18 ) ;\r\nV_32 = 1 ;\r\n}\r\n#define F_22 ( T_3 ) (cnf.cc_line << (3 + cnf.cc_block + cnf.cc_shift))\r\nV_34 = F_22 ( V_14 . V_18 ) ;\r\nV_35 = F_22 ( V_14 . V_36 ) ;\r\n#undef F_22\r\n#ifndef F_17\r\nif ( F_23 ( & V_25 ) < 0 ) {\r\nmemset ( & V_25 , 0 , sizeof V_25 ) ;\r\n}\r\n#endif\r\nif ( ( V_37 . V_38 . V_39 & V_40 ) ==\r\nV_41 ) {\r\nF_21 ( V_33 L_19 ) ;\r\n#if 0\r\npanic("SMP kernel required to avoid non-equivalent aliasing");\r\n#endif\r\n}\r\n}\r\nvoid F_24 ( void )\r\n{\r\nint V_42 , V_43 ;\r\nunsigned long V_44 ;\r\nswitch ( V_37 . V_45 ) {\r\ncase V_46 :\r\nF_25 () ;\r\nreturn;\r\ncase V_47 :\r\ncase V_48 :\r\ncase V_49 :\r\nV_42 = V_50 ;\r\nbreak;\r\ncase V_51 :\r\nV_42 = V_52 ;\r\nbreak;\r\ncase V_53 :\r\nreturn;\r\ndefault:\r\nV_42 = V_54 ;\r\nbreak;\r\n}\r\nF_26 ( V_42 ) ;\r\nV_43 = F_27 ( & V_44 ) ;\r\nif ( V_43 < 0 && V_43 != V_55 )\r\nF_20 ( L_20 ) ;\r\nif ( V_44 != 0 )\r\nF_20 ( L_21 ) ;\r\n}\r\nstatic inline void\r\nF_28 ( struct V_3 * V_4 , unsigned long V_56 ,\r\nunsigned long V_57 )\r\n{\r\nF_29 () ;\r\nF_30 ( V_57 , V_56 ) ;\r\nif ( V_4 -> V_58 & V_59 )\r\nF_31 ( V_57 , V_56 ) ;\r\nF_32 () ;\r\n}\r\nvoid F_33 ( struct V_8 * V_8 )\r\n{\r\nstruct V_60 * V_61 = F_9 ( V_8 ) ;\r\nstruct V_3 * V_62 ;\r\nunsigned long V_63 ;\r\nunsigned long V_64 , V_65 = 0 ;\r\nT_4 V_66 ;\r\nif ( V_61 && ! F_34 ( V_61 ) ) {\r\nF_35 ( V_9 , & V_8 -> V_10 ) ;\r\nreturn;\r\n}\r\nF_36 ( V_8 ) ;\r\nif ( ! V_61 )\r\nreturn;\r\nV_66 = V_8 -> V_67 ;\r\nF_37 ( V_61 ) ;\r\nF_38 (mpnt, &mapping->i_mmap, pgoff, pgoff) {\r\nV_63 = ( V_66 - V_62 -> V_68 ) << V_69 ;\r\nV_64 = V_62 -> V_70 + V_63 ;\r\nF_39 ( V_62 , V_64 ) ;\r\nif ( V_65 == 0 || ( V_65 & ( V_71 - 1 ) )\r\n!= ( V_64 & ( V_71 - 1 ) ) ) {\r\nF_28 ( V_62 , V_64 , F_40 ( V_8 ) ) ;\r\nif ( V_65 )\r\nF_21 ( V_72 L_22 , V_65 , V_64 , V_62 -> V_73 ? ( char * ) V_62 -> V_73 -> V_74 . V_75 -> V_76 . V_77 : L_23 ) ;\r\nV_65 = V_64 ;\r\n}\r\n}\r\nF_41 ( V_61 ) ;\r\n}\r\nvoid T_2 F_42 ( void )\r\n{\r\nunsigned long V_78 , V_79 ;\r\nunsigned long V_80 , V_81 ;\r\nV_79 = F_43 ( 16 ) ;\r\nF_1 () ;\r\nV_79 = F_43 ( 16 ) - V_79 ;\r\nV_80 = ( unsigned long ) ( V_82 - V_83 ) ;\r\nV_78 = F_43 ( 16 ) ;\r\nF_44 ( ( unsigned long ) V_83 , V_80 ) ;\r\nV_78 = F_43 ( 16 ) - V_78 ;\r\nF_21 ( V_84 L_24 ,\r\nV_79 , V_80 , V_78 ) ;\r\nV_85 = V_80 * V_79 / V_78 ;\r\nV_85 = F_45 ( V_85 ) ;\r\nif ( ! V_85 )\r\nV_85 = V_86 ;\r\nif ( V_85 > V_14 . V_17 )\r\nV_85 = V_14 . V_17 ;\r\nF_21 ( V_87 L_25 ,\r\nV_85 / 1024 ) ;\r\nV_79 = F_43 ( 16 ) ;\r\nF_46 () ;\r\nV_79 = F_43 ( 16 ) - V_79 ;\r\nV_80 = V_88 ;\r\nV_81 = ( unsigned long ) V_83 ;\r\nV_78 = F_43 ( 16 ) ;\r\nwhile ( V_81 < ( unsigned long ) V_82 ) {\r\nF_47 ( V_81 , V_81 + V_88 ) ;\r\nV_81 += V_88 ;\r\nV_80 += V_88 ;\r\n}\r\nV_78 = F_43 ( 16 ) - V_78 ;\r\nF_21 ( V_84 L_26 ,\r\nV_79 , V_80 , V_78 ) ;\r\nV_89 = V_80 * V_79 / V_78 ;\r\nV_89 *= F_48 () ;\r\nV_89 = F_49 ( V_89 ) ;\r\nif ( ! V_89 )\r\nV_89 = V_90 ;\r\nF_21 ( V_87 L_27 ,\r\nV_89 / 1024 ) ;\r\n}\r\nvoid F_11 ( void * V_64 )\r\n{\r\nunsigned long V_10 ;\r\nF_50 ( V_64 ) ;\r\nF_51 ( V_10 ) ;\r\nF_52 ( V_64 ) ;\r\nF_53 ( V_10 ) ;\r\n}\r\nvoid F_54 ( void * V_91 , void * V_92 , unsigned long V_93 ,\r\nstruct V_8 * V_94 )\r\n{\r\nF_29 () ;\r\nF_30 ( F_55 ( V_92 ) , V_93 ) ;\r\nF_32 () ;\r\nF_56 ( V_91 , V_92 ) ;\r\n}\r\nint F_57 ( unsigned long V_95 , unsigned long V_81 ,\r\nunsigned long V_96 )\r\n{\r\nunsigned long V_10 , V_80 ;\r\nV_80 = ( V_96 - V_81 ) ;\r\nif ( V_80 >= V_89 ) {\r\nF_46 () ;\r\nreturn 1 ;\r\n}\r\nif ( F_58 ( ! V_32 ) ) {\r\nwhile ( V_81 < V_96 ) {\r\nF_51 ( V_10 ) ;\r\nF_59 ( V_95 , 1 ) ;\r\nF_60 ( V_81 ) ;\r\nF_53 ( V_10 ) ;\r\nV_81 += V_88 ;\r\n}\r\nreturn 0 ;\r\n}\r\nwhile ( V_81 < V_96 ) {\r\nF_51 ( V_10 ) ;\r\nF_59 ( V_95 , 1 ) ;\r\nF_60 ( V_81 ) ;\r\nF_61 ( V_81 ) ;\r\nF_53 ( V_10 ) ;\r\nV_81 += V_88 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_62 ( void * V_97 )\r\n{\r\nF_4 () ;\r\n}\r\nvoid F_63 ( void )\r\n{\r\nF_2 ( F_62 , NULL , 1 ) ;\r\n}\r\nstatic inline unsigned long F_64 ( struct V_98 * V_99 )\r\n{\r\nstruct V_3 * V_4 ;\r\nunsigned long V_100 = 0 ;\r\nfor ( V_4 = V_99 -> V_101 ; V_4 ; V_4 = V_4 -> V_102 )\r\nV_100 += V_4 -> V_103 - V_4 -> V_70 ;\r\nreturn V_100 ;\r\n}\r\nstatic inline T_1 * F_65 ( T_5 * V_104 , unsigned long V_64 )\r\n{\r\nT_1 * V_6 = NULL ;\r\nif ( ! F_66 ( * V_104 ) ) {\r\nT_6 * V_105 = F_67 ( V_104 , V_64 ) ;\r\nif ( ! F_68 ( * V_105 ) ) {\r\nT_7 * V_106 = F_69 ( V_105 , V_64 ) ;\r\nif ( ! F_70 ( * V_106 ) )\r\nV_6 = F_71 ( V_106 , V_64 ) ;\r\n}\r\n}\r\nreturn V_6 ;\r\n}\r\nvoid F_72 ( struct V_98 * V_99 )\r\n{\r\nstruct V_3 * V_4 ;\r\nT_5 * V_104 ;\r\nif ( F_64 ( V_99 ) >= V_85 ) {\r\nF_63 () ;\r\nreturn;\r\n}\r\nif ( V_99 -> V_107 == F_73 ( 3 ) ) {\r\nfor ( V_4 = V_99 -> V_101 ; V_4 ; V_4 = V_4 -> V_102 ) {\r\nF_74 ( V_4 -> V_70 , V_4 -> V_103 ) ;\r\nif ( ( V_4 -> V_58 & V_59 ) == 0 )\r\ncontinue;\r\nF_75 ( V_4 -> V_70 , V_4 -> V_103 ) ;\r\n}\r\nreturn;\r\n}\r\nV_104 = V_99 -> V_104 ;\r\nfor ( V_4 = V_99 -> V_101 ; V_4 ; V_4 = V_4 -> V_102 ) {\r\nunsigned long V_64 ;\r\nfor ( V_64 = V_4 -> V_70 ; V_64 < V_4 -> V_103 ;\r\nV_64 += V_88 ) {\r\nunsigned long V_7 ;\r\nT_1 * V_6 = F_65 ( V_104 , V_64 ) ;\r\nif ( ! V_6 )\r\ncontinue;\r\nV_7 = F_6 ( * V_6 ) ;\r\nif ( ! F_7 ( V_7 ) )\r\ncontinue;\r\nF_28 ( V_4 , V_64 , F_76 ( V_7 ) ) ;\r\n}\r\n}\r\n}\r\nvoid\r\nF_77 ( unsigned long V_81 , unsigned long V_96 )\r\n{\r\nif ( ( V_96 - V_81 ) < V_85 )\r\nF_74 ( V_81 , V_96 ) ;\r\nelse\r\nF_1 () ;\r\n}\r\nvoid\r\nF_78 ( unsigned long V_81 , unsigned long V_96 )\r\n{\r\nif ( ( V_96 - V_81 ) < V_85 )\r\nF_75 ( V_81 , V_96 ) ;\r\nelse\r\nF_3 () ;\r\n}\r\nvoid F_79 ( struct V_3 * V_4 ,\r\nunsigned long V_81 , unsigned long V_96 )\r\n{\r\nunsigned long V_64 ;\r\nT_5 * V_104 ;\r\nF_80 ( ! V_4 -> V_108 -> V_107 ) ;\r\nif ( ( V_96 - V_81 ) >= V_85 ) {\r\nF_63 () ;\r\nreturn;\r\n}\r\nif ( V_4 -> V_108 -> V_107 == F_73 ( 3 ) ) {\r\nF_74 ( V_81 , V_96 ) ;\r\nif ( V_4 -> V_58 & V_59 )\r\nF_75 ( V_81 , V_96 ) ;\r\nreturn;\r\n}\r\nV_104 = V_4 -> V_108 -> V_104 ;\r\nfor ( V_64 = V_81 & V_109 ; V_64 < V_96 ; V_64 += V_88 ) {\r\nunsigned long V_7 ;\r\nT_1 * V_6 = F_65 ( V_104 , V_64 ) ;\r\nif ( ! V_6 )\r\ncontinue;\r\nV_7 = F_6 ( * V_6 ) ;\r\nif ( F_7 ( V_7 ) )\r\nF_28 ( V_4 , V_64 , F_76 ( V_7 ) ) ;\r\n}\r\n}\r\nvoid\r\nF_81 ( struct V_3 * V_4 , unsigned long V_56 , unsigned long V_7 )\r\n{\r\nF_80 ( ! V_4 -> V_108 -> V_107 ) ;\r\nif ( F_7 ( V_7 ) ) {\r\nF_39 ( V_4 , V_56 ) ;\r\nF_28 ( V_4 , V_56 , F_76 ( V_7 ) ) ;\r\n}\r\n}
