# Systolic-Array
An implementation of 8x8 systolic array written in Verilog, compatible to synthesize with Vivado 2023.01. You should create a wrapper module for matmul_system.v and create a block diagram connecting PS and 4 BRAMs corresponsing to SP, Activation, Weight, and Output.
