$comment
	File created using the following command:
		vcd file Aula5_2.msim.vcd -direction
$end
$date
	Mon Mar 20 15:03:42 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_2_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & PALAVRA_CONTROLE [11] $end
$var wire 1 ' PALAVRA_CONTROLE [10] $end
$var wire 1 ( PALAVRA_CONTROLE [9] $end
$var wire 1 ) PALAVRA_CONTROLE [8] $end
$var wire 1 * PALAVRA_CONTROLE [7] $end
$var wire 1 + PALAVRA_CONTROLE [6] $end
$var wire 1 , PALAVRA_CONTROLE [5] $end
$var wire 1 - PALAVRA_CONTROLE [4] $end
$var wire 1 . PALAVRA_CONTROLE [3] $end
$var wire 1 / PALAVRA_CONTROLE [2] $end
$var wire 1 0 PALAVRA_CONTROLE [1] $end
$var wire 1 1 PALAVRA_CONTROLE [0] $end
$var wire 1 2 PC_OUT [8] $end
$var wire 1 3 PC_OUT [7] $end
$var wire 1 4 PC_OUT [6] $end
$var wire 1 5 PC_OUT [5] $end
$var wire 1 6 PC_OUT [4] $end
$var wire 1 7 PC_OUT [3] $end
$var wire 1 8 PC_OUT [2] $end
$var wire 1 9 PC_OUT [1] $end
$var wire 1 : PC_OUT [0] $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var wire 1 > devoe $end
$var wire 1 ? devclrn $end
$var wire 1 @ devpor $end
$var wire 1 A ww_devoe $end
$var wire 1 B ww_devclrn $end
$var wire 1 C ww_devpor $end
$var wire 1 D ww_CLOCK_50 $end
$var wire 1 E ww_KEY [3] $end
$var wire 1 F ww_KEY [2] $end
$var wire 1 G ww_KEY [1] $end
$var wire 1 H ww_KEY [0] $end
$var wire 1 I ww_PC_OUT [8] $end
$var wire 1 J ww_PC_OUT [7] $end
$var wire 1 K ww_PC_OUT [6] $end
$var wire 1 L ww_PC_OUT [5] $end
$var wire 1 M ww_PC_OUT [4] $end
$var wire 1 N ww_PC_OUT [3] $end
$var wire 1 O ww_PC_OUT [2] $end
$var wire 1 P ww_PC_OUT [1] $end
$var wire 1 Q ww_PC_OUT [0] $end
$var wire 1 R ww_PALAVRA_CONTROLE [11] $end
$var wire 1 S ww_PALAVRA_CONTROLE [10] $end
$var wire 1 T ww_PALAVRA_CONTROLE [9] $end
$var wire 1 U ww_PALAVRA_CONTROLE [8] $end
$var wire 1 V ww_PALAVRA_CONTROLE [7] $end
$var wire 1 W ww_PALAVRA_CONTROLE [6] $end
$var wire 1 X ww_PALAVRA_CONTROLE [5] $end
$var wire 1 Y ww_PALAVRA_CONTROLE [4] $end
$var wire 1 Z ww_PALAVRA_CONTROLE [3] $end
$var wire 1 [ ww_PALAVRA_CONTROLE [2] $end
$var wire 1 \ ww_PALAVRA_CONTROLE [1] $end
$var wire 1 ] ww_PALAVRA_CONTROLE [0] $end
$var wire 1 ^ \CLOCK_50~input_o\ $end
$var wire 1 _ \KEY[1]~input_o\ $end
$var wire 1 ` \KEY[2]~input_o\ $end
$var wire 1 a \KEY[3]~input_o\ $end
$var wire 1 b \KEY[0]~input_o\ $end
$var wire 1 c \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 d \incrementaPC|Add0~2\ $end
$var wire 1 e \incrementaPC|Add0~5_sumout\ $end
$var wire 1 f \incrementaPC|Add0~30\ $end
$var wire 1 g \incrementaPC|Add0~33_sumout\ $end
$var wire 1 h \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 i \ROM1|memROM~8_combout\ $end
$var wire 1 j \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 k \ROM1|memROM~7_combout\ $end
$var wire 1 l \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 m \ROM1|memROM~3_combout\ $end
$var wire 1 n \ROM1|memROM~0_combout\ $end
$var wire 1 o \ROM1|memROM~4_combout\ $end
$var wire 1 p \ROM1|memROM~2_combout\ $end
$var wire 1 q \DEC|saida~1_combout\ $end
$var wire 1 r \DEC|saida[4]~2_combout\ $end
$var wire 1 s \DEC|saida[6]~4_combout\ $end
$var wire 1 t \DEC|Equal5~0_combout\ $end
$var wire 1 u \RAM1|ram~176_combout\ $end
$var wire 1 v \RAM1|ram~25_q\ $end
$var wire 1 w \RAM1|ram~41feeder_combout\ $end
$var wire 1 x \RAM1|ram~174_combout\ $end
$var wire 1 y \RAM1|ram~41_q\ $end
$var wire 1 z \RAM1|ram~173_combout\ $end
$var wire 1 { \RAM1|ram~33_q\ $end
$var wire 1 | \RAM1|ram~175_combout\ $end
$var wire 1 } \RAM1|ram~17_q\ $end
$var wire 1 ~ \RAM1|ram~159_combout\ $end
$var wire 1 !! \RAM1|ram~160_combout\ $end
$var wire 1 "! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 #! \ULA1|Add0~34_cout\ $end
$var wire 1 $! \ULA1|Add0~17_sumout\ $end
$var wire 1 %! \ULA1|saida[0]~4_combout\ $end
$var wire 1 &! \DEC|saida[5]~3_combout\ $end
$var wire 1 '! \ULA1|Add0~18\ $end
$var wire 1 (! \ULA1|Add0~21_sumout\ $end
$var wire 1 )! \ULA1|saida[1]~5_combout\ $end
$var wire 1 *! \RAM1|ram~42_q\ $end
$var wire 1 +! \RAM1|ram~162_combout\ $end
$var wire 1 ,! \RAM1|ram~26_q\ $end
$var wire 1 -! \RAM1|ram~164_combout\ $end
$var wire 1 .! \RAM1|ram~18_q\ $end
$var wire 1 /! \RAM1|ram~163_combout\ $end
$var wire 1 0! \RAM1|ram~34_q\ $end
$var wire 1 1! \RAM1|ram~161_combout\ $end
$var wire 1 2! \RAM1|ram~165_combout\ $end
$var wire 1 3! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 4! \HabFlag|DOUT~2_combout\ $end
$var wire 1 5! \HabFlag|DOUT~0_combout\ $end
$var wire 1 6! \Desvio|saida[0]~0_combout\ $end
$var wire 1 7! \RAM1|ram~32_q\ $end
$var wire 1 8! \RAM1|ram~148_combout\ $end
$var wire 1 9! \RAM1|ram~48_q\ $end
$var wire 1 :! \RAM1|ram~146_combout\ $end
$var wire 1 ;! \RAM1|ram~24_q\ $end
$var wire 1 <! \RAM1|ram~147_combout\ $end
$var wire 1 =! \RAM1|ram~40_q\ $end
$var wire 1 >! \RAM1|ram~145_combout\ $end
$var wire 1 ?! \RAM1|ram~149_combout\ $end
$var wire 1 @! \RAM1|ram~23_q\ $end
$var wire 1 A! \RAM1|ram~39_q\ $end
$var wire 1 B! \RAM1|ram~47_q\ $end
$var wire 1 C! \RAM1|ram~31_q\ $end
$var wire 1 D! \RAM1|ram~150_combout\ $end
$var wire 1 E! \RAM1|ram~151_combout\ $end
$var wire 1 F! \RAM1|ram~20_q\ $end
$var wire 1 G! \RAM1|ram~168_combout\ $end
$var wire 1 H! \RAM1|ram~36_q\ $end
$var wire 1 I! \RAM1|ram~166_combout\ $end
$var wire 1 J! \RAM1|ram~44_q\ $end
$var wire 1 K! \RAM1|ram~167_combout\ $end
$var wire 1 L! \RAM1|ram~28_q\ $end
$var wire 1 M! \RAM1|ram~169_combout\ $end
$var wire 1 N! \RAM1|ram~170_combout\ $end
$var wire 1 O! \MUX1|saida_MUX[3]~2_combout\ $end
$var wire 1 P! \RAM1|ram~27_q\ $end
$var wire 1 Q! \RAM1|ram~43_q\ $end
$var wire 1 R! \RAM1|ram~35_q\ $end
$var wire 1 S! \RAM1|ram~19_q\ $end
$var wire 1 T! \RAM1|ram~171_combout\ $end
$var wire 1 U! \RAM1|ram~172_combout\ $end
$var wire 1 V! \MUX1|saida_MUX[2]~3_combout\ $end
$var wire 1 W! \ULA1|Add0~22\ $end
$var wire 1 X! \ULA1|Add0~29_sumout\ $end
$var wire 1 Y! \ULA1|saida[2]~7_combout\ $end
$var wire 1 Z! \REGA|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 [! \ULA1|Add0~30\ $end
$var wire 1 \! \ULA1|Add0~25_sumout\ $end
$var wire 1 ]! \ULA1|saida[3]~6_combout\ $end
$var wire 1 ^! \REGA|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 _! \ULA1|Add0~26\ $end
$var wire 1 `! \ULA1|Add0~13_sumout\ $end
$var wire 1 a! \ULA1|saida[4]~3_combout\ $end
$var wire 1 b! \RAM1|ram~37_q\ $end
$var wire 1 c! \RAM1|ram~29_q\ $end
$var wire 1 d! \RAM1|ram~21_q\ $end
$var wire 1 e! \RAM1|ram~45_q\ $end
$var wire 1 f! \RAM1|ram~157_combout\ $end
$var wire 1 g! \RAM1|ram~158_combout\ $end
$var wire 1 h! \ULA1|Add0~14\ $end
$var wire 1 i! \ULA1|Add0~9_sumout\ $end
$var wire 1 j! \ULA1|saida[5]~2_combout\ $end
$var wire 1 k! \RAM1|ram~30_q\ $end
$var wire 1 l! \RAM1|ram~155_combout\ $end
$var wire 1 m! \RAM1|ram~22_q\ $end
$var wire 1 n! \RAM1|ram~154_combout\ $end
$var wire 1 o! \RAM1|ram~38_q\ $end
$var wire 1 p! \RAM1|ram~152_combout\ $end
$var wire 1 q! \RAM1|ram~46_q\ $end
$var wire 1 r! \RAM1|ram~153_combout\ $end
$var wire 1 s! \RAM1|ram~156_combout\ $end
$var wire 1 t! \ULA1|Add0~10\ $end
$var wire 1 u! \ULA1|Add0~5_sumout\ $end
$var wire 1 v! \ULA1|saida[6]~1_combout\ $end
$var wire 1 w! \ULA1|Add0~6\ $end
$var wire 1 x! \ULA1|Add0~1_sumout\ $end
$var wire 1 y! \ULA1|saida[7]~0_combout\ $end
$var wire 1 z! \HabFlag|DOUT~3_combout\ $end
$var wire 1 {! \HabFlag|DOUT~1_combout\ $end
$var wire 1 |! \HabFlag|DOUT~4_combout\ $end
$var wire 1 }! \HabFlag|DOUT~q\ $end
$var wire 1 ~! \MUX_PC|saida_MUX[8]~0_combout\ $end
$var wire 1 !" \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 "" \ROM1|memROM~1_combout\ $end
$var wire 1 #" \ROM1|memROM~9_combout\ $end
$var wire 1 $" \ROM1|memROM~11_combout\ $end
$var wire 1 %" \ROM1|memROM~6_combout\ $end
$var wire 1 &" \incrementaPC|Add0~6\ $end
$var wire 1 '" \incrementaPC|Add0~9_sumout\ $end
$var wire 1 (" \incrementaPC|Add0~10\ $end
$var wire 1 )" \incrementaPC|Add0~13_sumout\ $end
$var wire 1 *" \incrementaPC|Add0~14\ $end
$var wire 1 +" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 ," \~GND~combout\ $end
$var wire 1 -" \incrementaPC|Add0~18\ $end
$var wire 1 ." \incrementaPC|Add0~21_sumout\ $end
$var wire 1 /" \incrementaPC|Add0~22\ $end
$var wire 1 0" \incrementaPC|Add0~25_sumout\ $end
$var wire 1 1" \incrementaPC|Add0~26\ $end
$var wire 1 2" \incrementaPC|Add0~29_sumout\ $end
$var wire 1 3" \ROM1|memROM~10_combout\ $end
$var wire 1 4" \ROM1|memROM~5_combout\ $end
$var wire 1 5" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 6" \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 7" \PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 8" \DEC|saida[1]~0_combout\ $end
$var wire 1 9" \DEC|saida~5_combout\ $end
$var wire 1 :" \DEC|saida~6_combout\ $end
$var wire 1 ;" \DEC|saida~7_combout\ $end
$var wire 1 <" \DEC|Equal4~0_combout\ $end
$var wire 1 =" \PC|DOUT\ [8] $end
$var wire 1 >" \PC|DOUT\ [7] $end
$var wire 1 ?" \PC|DOUT\ [6] $end
$var wire 1 @" \PC|DOUT\ [5] $end
$var wire 1 A" \PC|DOUT\ [4] $end
$var wire 1 B" \PC|DOUT\ [3] $end
$var wire 1 C" \PC|DOUT\ [2] $end
$var wire 1 D" \PC|DOUT\ [1] $end
$var wire 1 E" \PC|DOUT\ [0] $end
$var wire 1 F" \REGA|DOUT\ [7] $end
$var wire 1 G" \REGA|DOUT\ [6] $end
$var wire 1 H" \REGA|DOUT\ [5] $end
$var wire 1 I" \REGA|DOUT\ [4] $end
$var wire 1 J" \REGA|DOUT\ [3] $end
$var wire 1 K" \REGA|DOUT\ [2] $end
$var wire 1 L" \REGA|DOUT\ [1] $end
$var wire 1 M" \REGA|DOUT\ [0] $end
$var wire 1 N" \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 O" \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 P" \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 Q" \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 R" \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 S" \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 T" \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 U" \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 V" \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 W" \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 X" \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 Y" \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 Z" \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 [" \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 \" \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 ]" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 ^" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 _" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 `" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 a" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 b" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 c" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 d" \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 e" \Desvio|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 f" \HabFlag|ALT_INV_DOUT~3_combout\ $end
$var wire 1 g" \MUX1|ALT_INV_saida_MUX[2]~3_combout\ $end
$var wire 1 h" \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 i" \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 j" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 k" \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 l" \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 m" \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 n" \MUX1|ALT_INV_saida_MUX[3]~2_combout\ $end
$var wire 1 o" \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 p" \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 r" \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 u" \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 v" \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 x" \HabFlag|ALT_INV_DOUT~2_combout\ $end
$var wire 1 y" \MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 %# \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 )# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 +# \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 ,# \HabFlag|ALT_INV_DOUT~1_combout\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 .# \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 0# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 1# \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 2# \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 3# \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 4# \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 6# \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 7# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 8# \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 9# \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 :# \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 ;# \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 <# \ULA1|ALT_INV_saida[6]~1_combout\ $end
$var wire 1 =# \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 ># \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 ?# \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 @# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 A# \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 B# \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 C# \ULA1|ALT_INV_saida[7]~0_combout\ $end
$var wire 1 D# \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 E# \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 F# \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 G# \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 H# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 I# \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 J# \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 K# \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 L# \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 M# \HabFlag|ALT_INV_DOUT~0_combout\ $end
$var wire 1 N# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 O# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 P# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 Q# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 R# \HabFlag|ALT_INV_DOUT~q\ $end
$var wire 1 S# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 T# \DEC|ALT_INV_saida~6_combout\ $end
$var wire 1 U# \DEC|ALT_INV_saida[6]~4_combout\ $end
$var wire 1 V# \DEC|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 W# \DEC|ALT_INV_saida~1_combout\ $end
$var wire 1 X# \DEC|ALT_INV_Equal5~0_combout\ $end
$var wire 1 Y# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 Z# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 [# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 \# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 ]# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 ^# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 _# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 `# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 a# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 b# \REGA|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 c# \REGA|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 d# \PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 e# \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 f# \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 g# \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 h# \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0;
1<
x=
1>
1?
1@
1A
1B
1C
xD
x^
x_
x`
xa
1b
1c
0d
0e
0f
0g
0h
1i
0j
1k
0l
1m
0n
0o
1p
1q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
1#!
0$!
0%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
16!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
1W!
0X!
0Y!
0Z!
1[!
0\!
0]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
1t!
0u!
0v!
1w!
0x!
0y!
1z!
0{!
0|!
0}!
1~!
0!"
1""
0#"
1$"
1%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
15"
06"
07"
08"
09"
0:"
0;"
0<"
1N"
1O"
1P"
1Q"
0["
1\"
0e"
0f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
0O#
0P#
0Q#
1R#
1S#
1T#
1U#
1V#
0W#
1X#
1Y#
0Z#
0[#
0\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
x"
x#
x$
1%
02
03
04
05
06
07
08
09
0:
1&
0'
0(
1)
0*
0+
0,
0-
0.
0/
00
01
xE
xF
xG
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1]"
1^"
1_"
1`"
xa"
xb"
1c"
1d"
$end
#10000
0%
0H
0b
0c
#20000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#30000
0%
0H
0b
0c
#40000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#50000
0%
0H
0b
0c
#60000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#70000
0%
0H
0b
0c
#80000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#90000
0%
0H
0b
0c
#100000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#110000
0%
0H
0b
0c
#120000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#130000
0%
0H
0b
0c
#140000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#150000
0%
0H
0b
0c
#160000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#170000
0%
0H
0b
0c
#180000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#190000
0%
0H
0b
0c
#200000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#210000
0%
0H
0b
0c
#220000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#230000
0%
0H
0b
0c
#240000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#250000
0%
0H
0b
0c
#260000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#270000
0%
0H
0b
0c
#280000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#290000
0%
0H
0b
0c
#300000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#310000
0%
0H
0b
0c
#320000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#330000
0%
0H
0b
0c
#340000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#350000
0%
0H
0b
0c
#360000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#370000
0%
0H
0b
0c
#380000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#390000
0%
0H
0b
0c
#400000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#410000
0%
0H
0b
0c
#420000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#430000
0%
0H
0b
0c
#440000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#450000
0%
0H
0b
0c
#460000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#470000
0%
0H
0b
0c
#480000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#490000
0%
0H
0b
0c
#500000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#510000
0%
0H
0b
0c
#520000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#530000
0%
0H
0b
0c
#540000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#550000
0%
0H
0b
0c
#560000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#570000
0%
0H
0b
0c
#580000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#590000
0%
0H
0b
0c
#600000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#610000
0%
0H
0b
0c
#620000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#630000
0%
0H
0b
0c
#640000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#650000
0%
0H
0b
0c
#660000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#670000
0%
0H
0b
0c
#680000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#690000
0%
0H
0b
0c
#700000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#710000
0%
0H
0b
0c
#720000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#730000
0%
0H
0b
0c
#740000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#750000
0%
0H
0b
0c
#760000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#770000
0%
0H
0b
0c
#780000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#790000
0%
0H
0b
0c
#800000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#810000
0%
0H
0b
0c
#820000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#830000
0%
0H
0b
0c
#840000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#850000
0%
0H
0b
0c
#860000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#870000
0%
0H
0b
0c
#880000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#890000
0%
0H
0b
0c
#900000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#910000
0%
0H
0b
0c
#920000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#930000
0%
0H
0b
0c
#940000
1%
1H
1b
1c
1E"
16"
0h#
0Z"
05"
1d
1n
1p
0[#
0]#
1Q
0e
1&"
16!
1~!
1;"
1:
0'"
1("
0e"
0)"
1*"
1T
1+"
1(
#950000
0%
0H
0b
0c
#960000
1%
1H
1b
1c
0h
0j
0l
0D"
0C"
0B"
0E"
06"
1h#
1Z"
1W"
1X"
1Y"
1f#
1e#
1g#
1e
0&"
1'"
0("
1)"
0*"
15"
0d
1i
1m
0n
1$"
1k
0P#
0["
1]#
0Z#
0O#
0Q
0O
0N
0P
0e
0+"
0)"
0'"
0:"
0;"
1%"
0:
09
08
07
0Q#
1T#
0T
1U
1R
0(
1)
1&
#970000
0%
0H
0b
0c
#980000
1%
1H
1b
1c
1h
1j
1l
1D"
1C"
1B"
0W"
0X"
0Y"
0f#
0e#
0g#
1e
0$"
0i
0k
1'"
0m
0p
1)"
1[#
1Z#
1P#
1O#
1["
1O
1N
1P
0%"
06!
0~!
1:"
19
18
17
0T#
1e"
1Q#
0U
0R
0)
0&
#990000
0%
0H
0b
0c
#1000000
