# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Date created = 15:56:34  April 01, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Uart2EEPROM_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name TOP_LEVEL_ENTITY uart_eeprom
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:56:34  APRIL 01, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 256
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VERILOG_FILE ../src/uart_eeprom.v
set_global_assignment -name VERILOG_FILE ../src/uart_byte_tx.v
set_global_assignment -name VERILOG_FILE ../src/uart_byte_rx.v
set_global_assignment -name VERILOG_FILE ../src/I2C.v
set_global_assignment -name VERILOG_FILE ../src/cmd_analysis.v
set_global_assignment -name VERILOG_FILE ../sim/uart_eeprom_tb.v
set_global_assignment -name VERILOG_FILE ../sim/I2C_tb.v
set_global_assignment -name VERILOG_FILE ../sim/cmd_analysis_tb.v
set_global_assignment -name VERILOG_FILE ../sim/24LC64.v
set_global_assignment -name VERILOG_FILE ../sim/24LC04B.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name QIP_FILE ../core/fifo_rd.qip
set_global_assignment -name QIP_FILE ../core/fifo_wr.qip
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH uart_eeprom_tb -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME I2C_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id I2C_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME I2C_tb -section_id I2C_tb
set_global_assignment -name EDA_TEST_BENCH_NAME cmd_analysis_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id cmd_analysis_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME cmd_analysis_tb -section_id cmd_analysis_tb
set_global_assignment -name EDA_TEST_BENCH_NAME uart_eeprom_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id uart_eeprom_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME uart_eeprom_tb -section_id uart_eeprom_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/I2C_tb.v -section_id I2C_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/24LC64.v -section_id I2C_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/24LC04B.v -section_id I2C_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/cmd_analysis_tb.v -section_id cmd_analysis_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../src/cmd_analysis.v -section_id cmd_analysis_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/24LC04B.v -section_id cmd_analysis_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/24LC64.v -section_id cmd_analysis_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../core/fifo_wr.v -section_id cmd_analysis_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/uart_eeprom_tb.v -section_id uart_eeprom_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/24LC64.v -section_id uart_eeprom_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/24LC04B.v -section_id uart_eeprom_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../src/uart_eeprom.v -section_id uart_eeprom_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../src/uart_byte_tx.v -section_id uart_eeprom_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../src/uart_byte_rx.v -section_id uart_eeprom_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../src/I2C.v -section_id uart_eeprom_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../src/cmd_analysis.v -section_id uart_eeprom_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../core/fifo_rd.v -section_id uart_eeprom_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../core/fifo_wr.v -section_id uart_eeprom_tb
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top