{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740671547970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740671547970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 10:52:27 2025 " "Processing started: Thu Feb 27 10:52:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740671547970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740671547970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740671547970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740671548297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740671548302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_period.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_period.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_PERIOD " "Found entity 1: PWM_PERIOD" {  } { { "PWM_PERIOD.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM_PERIOD.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740671554337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740671554337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_out.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_OUT " "Found entity 1: PWM_OUT" {  } { { "PWM_OUT.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM_OUT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740671554339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740671554339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740671554341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740671554341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM " "Elaborating entity \"PWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740671554346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_OUT PWM_OUT:inst5 " "Elaborating entity \"PWM_OUT\" for hierarchy \"PWM_OUT:inst5\"" {  } { { "PWM.bdf" "inst5" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 120 592 720 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740671554362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\"" {  } { { "PWM_OUT.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM_OUT.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740671554409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\"" {  } { { "PWM_OUT.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM_OUT.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740671554409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740671554409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740671554409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740671554409 ""}  } { { "PWM_OUT.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM_OUT.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740671554409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2gg " "Found entity 1: cmpr_2gg" {  } { { "db/cmpr_2gg.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/db/cmpr_2gg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740671554456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740671554456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2gg PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_2gg:auto_generated " "Elaborating entity \"cmpr_2gg\" for hierarchy \"PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_2gg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740671554456 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_register_32.v 1 1 " "Using design file en_register_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_register_32 " "Found entity 1: en_register_32" {  } { { "en_register_32.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/en_register_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740671554471 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740671554471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_register_32 en_register_32:inst " "Elaborating entity \"en_register_32\" for hierarchy \"en_register_32:inst\"" {  } { { "PWM.bdf" "inst" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 80 336 496 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740671554471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_PERIOD PWM_PERIOD:inst2 " "Elaborating entity \"PWM_PERIOD\" for hierarchy \"PWM_PERIOD:inst2\"" {  } { { "PWM.bdf" "inst2" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 232 352 496 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740671554487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "PWM_PERIOD.v" "LPM_COUNTER_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM_PERIOD.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740671554581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "PWM_PERIOD.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM_PERIOD.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740671554581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740671554581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 1000000 " "Parameter \"lpm_modulus\" = \"1000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740671554581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740671554581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740671554581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740671554581 ""}  } { { "PWM_PERIOD.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM_PERIOD.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740671554581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bkj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bkj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bkj " "Found entity 1: cntr_bkj" {  } { { "db/cntr_bkj.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/db/cntr_bkj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740671554612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740671554612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bkj PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_bkj:auto_generated " "Elaborating entity \"cntr_bkj\" for hierarchy \"PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_bkj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740671554612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/db/cmpr_qac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740671554659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740671554659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_bkj:auto_generated\|cmpr_qac:cmpr1 " "Elaborating entity \"cmpr_qac\" for hierarchy \"PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_bkj:auto_generated\|cmpr_qac:cmpr1\"" {  } { { "db/cntr_bkj.tdf" "cmpr1" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/db/cntr_bkj.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740671554659 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740671555099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740671555341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740671555341 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DC_in\[31\] " "No output dependent on input pin \"DC_in\[31\]\"" {  } { { "PWM.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 104 168 336 120 "DC_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740671555390 "|PWM|DC_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DC_in\[30\] " "No output dependent on input pin \"DC_in\[30\]\"" {  } { { "PWM.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 104 168 336 120 "DC_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740671555390 "|PWM|DC_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DC_in\[29\] " "No output dependent on input pin \"DC_in\[29\]\"" {  } { { "PWM.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 104 168 336 120 "DC_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740671555390 "|PWM|DC_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DC_in\[28\] " "No output dependent on input pin \"DC_in\[28\]\"" {  } { { "PWM.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 104 168 336 120 "DC_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740671555390 "|PWM|DC_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DC_in\[27\] " "No output dependent on input pin \"DC_in\[27\]\"" {  } { { "PWM.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 104 168 336 120 "DC_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740671555390 "|PWM|DC_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DC_in\[26\] " "No output dependent on input pin \"DC_in\[26\]\"" {  } { { "PWM.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 104 168 336 120 "DC_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740671555390 "|PWM|DC_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DC_in\[25\] " "No output dependent on input pin \"DC_in\[25\]\"" {  } { { "PWM.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 104 168 336 120 "DC_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740671555390 "|PWM|DC_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DC_in\[24\] " "No output dependent on input pin \"DC_in\[24\]\"" {  } { { "PWM.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 104 168 336 120 "DC_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740671555390 "|PWM|DC_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DC_in\[23\] " "No output dependent on input pin \"DC_in\[23\]\"" {  } { { "PWM.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 104 168 336 120 "DC_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740671555390 "|PWM|DC_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DC_in\[22\] " "No output dependent on input pin \"DC_in\[22\]\"" {  } { { "PWM.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 104 168 336 120 "DC_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740671555390 "|PWM|DC_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DC_in\[21\] " "No output dependent on input pin \"DC_in\[21\]\"" {  } { { "PWM.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 104 168 336 120 "DC_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740671555390 "|PWM|DC_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DC_in\[20\] " "No output dependent on input pin \"DC_in\[20\]\"" {  } { { "PWM.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/PWM/PWM.bdf" { { 104 168 336 120 "DC_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740671555390 "|PWM|DC_in[20]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1740671555390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740671555391 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740671555391 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740671555391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740671555391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740671555396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 10:52:35 2025 " "Processing ended: Thu Feb 27 10:52:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740671555396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740671555396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740671555396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740671555396 ""}
