5 18 101 7 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (generate22.2.vcd) 2 -o (generate22.2.cdd) 2 -v (generate22.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 generate22.2.v 9 33 1
2 1 3d 28 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clock 1 11 1070004 1 0 0 0 1 17 0 1 0 1 1 0
1 a 2 12 70004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 28 8 1 0 0 1
3 0 foobar "main.f0" 0 generate22.2.v 35 52 1
2 2 1 46 150019 6 100c 0 0 1 1 clock
2 3 27 46 d0019 a 100a 2 0 1 18 0 1 0 0 0 0
2 4 1 46 1c001c 0 1410 0 0 1 1 b
2 5 1 46 210021 1 1004 0 0 1 1 a
2 6 37 46 1c0021 3 6 5 4
1 clock 3 36 d 1 0 0 0 1 17 1 1 0 1 1 0
1 a 4 37 d 1 0 0 0 1 17 1 1 0 0 0 0
1 b 5 42 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 X 6 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
4 3 46 13 1 6 0 3
4 6 46 28 6 3 3 0
3 0 foobar "main.f1" 0 generate22.2.v 35 52 1
2 7 1 48 150019 6 100c 0 0 1 1 clock
2 8 27 48 d0019 a 100a 7 0 1 18 0 1 0 0 0 0
2 9 1 48 1c001c 0 1410 0 0 1 1 b
2 10 1 48 210021 1 1004 0 0 1 1 a
2 11 1b 48 200020 1 1008 10 0 1 18 0 1 0 1 0 0
2 12 37 48 1c0021 3 a 11 9
1 clock 7 36 d 1 0 0 0 1 17 1 1 0 1 1 0
1 a 8 37 d 1 0 0 0 1 17 1 1 0 0 0 0
1 b 9 42 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 X 10 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 8 48 13 1 12 0 8
4 12 48 28 6 8 8 0
3 0 foobar "main.f2" 0 generate22.2.v 35 52 1
2 13 1 46 150019 6 100c 0 0 1 1 clock
2 14 27 46 d0019 a 100a 13 0 1 18 0 1 0 0 0 0
2 15 1 46 1c001c 0 1410 0 0 1 1 b
2 16 1 46 210021 1 1008 0 0 1 1 a
2 17 37 46 1c0021 3 a 16 15
1 clock 11 36 d 1 0 0 0 1 17 1 1 0 1 1 0
1 a 12 37 d 1 0 0 0 1 17 1 1 0 0 0 0
1 b 13 42 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 X 14 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
4 14 46 13 1 17 0 14
4 17 46 28 6 14 14 0
3 1 main.$u0 "main.$u0" 0 generate22.2.v 0 26 1
3 1 main.$u1 "main.$u1" 0 generate22.2.v 0 31 1
2 18 0 29 9000c 1 21004 0 0 1 16 0 0
2 19 1 29 10005 0 1410 0 0 1 1 clock
2 20 37 29 1000c 1 16 18 19
2 21 68 30 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 22 0 30 b000b 1 1008 0 0 32 48 2 0
2 23 2c 30 9000c d 900a 22 0 32 18 0 ffffffff 0 0 0 0
2 24 1 30 17001b 6 101c 0 0 1 1 clock
2 25 1b 30 160016 6 102c 24 0 1 18 0 1 1 1 0 0
2 26 1 30 e0012 0 1410 0 0 1 1 clock
2 27 37 30 e001b 6 3e 25 26
4 20 29 1 11 21 21 20
4 21 30 1 0 0 23 20
4 23 30 9 0 27 0 20
4 27 30 14 6 23 23 20
