--------------- Build Started: 02/26/2016 12:06:49 Project: 145i2ccapsenseled-ble, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Alan\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "\\vmware-host\Shared Folders\Documents\BLEIOSAPP\PSoC_Creator\capsenseled\145i2ccapsenseled-ble.cydsn\145i2ccapsenseled-ble.cyprj" -d CYBLE-022001-00 -s "\\vmware-host\Shared Folders\Documents\BLEIOSAPP\PSoC_Creator\capsenseled\145i2ccapsenseled-ble.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Succeeded: 02/26/2016 12:07:04 ---------------
