// Seed: 965910651
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = -1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  logic id_0,
    input  wire  id_1,
    input  tri0  id_2#(.id_8(1'b0 - -1), .id_9(id_9 - -1)),
    input  wire  id_3,
    input  wor   id_4,
    output wire  id_5,
    input  tri1  id_6
);
  always id_8 <= id_0;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
