<profile>

<section name = "Vitis HLS Report for 'ProcessingElement_9_Pipeline_WriteC_Flattened'" level="0">
<item name = "Date">Mon Nov 11 16:40:48 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">MatrixMultiplication</item>
<item name = "Solution">xcu250-figd2104-2L-e (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.188 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">24578, 24578, 0.246 ms, 0.246 ms, 24577, 24577, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WriteC_Flattened">24576, 24576, 2, 1, 1, 24576, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 224, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 95, -</column>
<column name="Register">-, -, 62, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_4_fu_136_p2">+, 0, 0, 22, 15, 1</column>
<column name="inner_5_fu_203_p2">+, 0, 0, 39, 32, 1</column>
<column name="m1_2_fu_177_p2">+, 0, 0, 13, 6, 1</column>
<column name="n1_fu_197_p2">+, 0, 0, 12, 4, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_247">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln168_fu_130_p2">icmp, 0, 0, 22, 15, 15</column>
<column name="icmp_ln170_fu_152_p2">icmp, 0, 0, 33, 26, 1</column>
<column name="icmp_ln187_fu_191_p2">icmp, 0, 0, 39, 32, 11</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="inner_6_fu_217_p3">select, 0, 0, 32, 1, 1</column>
<column name="n1_6_fu_209_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="cPipes_8_blk_n">9, 2, 1, 2</column>
<column name="cPipes_8_din_local">14, 3, 256, 768</column>
<column name="cPipes_9_blk_n">9, 2, 1, 2</column>
<column name="i_fu_68">9, 2, 15, 30</column>
<column name="inner_fu_64">9, 2, 32, 64</column>
<column name="m1_fu_72">9, 2, 6, 12</column>
<column name="n1_2_fu_60">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_fu_68">15, 0, 15, 0</column>
<column name="icmp_ln170_reg_272">1, 0, 1, 0</column>
<column name="inner_fu_64">32, 0, 32, 0</column>
<column name="m1_fu_72">6, 0, 6, 0</column>
<column name="n1_2_fu_60">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ProcessingElement.9_Pipeline_WriteC_Flattened, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ProcessingElement.9_Pipeline_WriteC_Flattened, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ProcessingElement.9_Pipeline_WriteC_Flattened, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ProcessingElement.9_Pipeline_WriteC_Flattened, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ProcessingElement.9_Pipeline_WriteC_Flattened, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ProcessingElement.9_Pipeline_WriteC_Flattened, return value</column>
<column name="cPipes_9_dout">in, 256, ap_fifo, cPipes_9, pointer</column>
<column name="cPipes_9_num_data_valid">in, 3, ap_fifo, cPipes_9, pointer</column>
<column name="cPipes_9_fifo_cap">in, 3, ap_fifo, cPipes_9, pointer</column>
<column name="cPipes_9_empty_n">in, 1, ap_fifo, cPipes_9, pointer</column>
<column name="cPipes_9_read">out, 1, ap_fifo, cPipes_9, pointer</column>
<column name="cPipes_8_din">out, 256, ap_fifo, cPipes_8, pointer</column>
<column name="cPipes_8_num_data_valid">in, 3, ap_fifo, cPipes_8, pointer</column>
<column name="cPipes_8_fifo_cap">in, 3, ap_fifo, cPipes_8, pointer</column>
<column name="cPipes_8_full_n">in, 1, ap_fifo, cPipes_8, pointer</column>
<column name="cPipes_8_write">out, 1, ap_fifo, cPipes_8, pointer</column>
<column name="cBuffer_address0">out, 10, ap_memory, cBuffer, array</column>
<column name="cBuffer_ce0">out, 1, ap_memory, cBuffer, array</column>
<column name="cBuffer_q0">in, 256, ap_memory, cBuffer, array</column>
</table>
</item>
</section>
</profile>
