/* Generated by Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os) */

module add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2(a, b, clk, reset, acc_fir, z_out);
  input [19:0] a;
  input [4:0] acc_fir;
  input [17:0] b;
  input clk;
  input reset;
  output [37:0] z_out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:2.21-2.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:2.21-2.22" *)
  wire [19:0] a;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:5.23-5.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:5.23-5.30" *)
  wire [4:0] acc_fir;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:3.24-3.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:3.24-3.25" *)
  wire [17:0] b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:4.17-4.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:4.17-4.20" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:9.13-9.18" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] dly_b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:4.22-4.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:4.22-4.27" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:6.24-6.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:6.24-6.29" *)
  wire [37:0] z_out;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/EDA-2522/./rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:22.3-42.2" *)
  DSP19X2 #(
    .COEFF1_0(10'h000),
    .COEFF1_1(10'h000),
    .COEFF1_2(10'h000),
    .COEFF1_3(10'h000),
    .COEFF2_0(10'h000),
    .COEFF2_1(10'h001),
    .COEFF2_2(10'h000),
    .COEFF2_3(10'h000),
    .DSP_MODE("MULTIPLY_ADD_SUB"),
    .INPUT_REG_EN("TRUE"),
    .OUTPUT_REG_EN("FALSE")
  ) DSP_inst (
    .A1(a[9:0]),
    .A2(a[19:10]),
    .ACC_FIR(acc_fir),
    .B1(b[8:0]),
    .B2(b[17:9]),
    .CLK(clk),
    .DLY_B1(dly_b[8:0]),
    .DLY_B2(dly_b[17:9]),
    .FEEDBACK(3'h5),
    .LOAD_ACC(1'h0),
    .RESET(reset),
    .ROUND(1'h0),
    .SATURATE(1'h0),
    .SHIFT_RIGHT(5'h00),
    .SUBTRACT(1'h0),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z1(z_out[18:0]),
    .Z2(z_out[37:19])
  );
endmodule
