@W: MT530 :"x:\graduate\ecen5863\programmablelogicprojects\project2\module1\smarttimetutorial\shifter\shifter\hdl\shifter.v":27:2:27:7|Found inferred clock Shifter|clk which controls 37 sequential elements including count[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
