module shift_reg (
    input clk,
    input rst,
    input d,
    output reg [3:0] q
);

always @(posedge clk) begin
    if (rst)
        q <= 4'b0000;
    else
        q <= {d, q[3:1]};
end

endmodule
