
3X8E_TC_Delay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000004cc  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  000804cc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000044  20000434  00080900  00020434  2**2
                  ALLOC
  3 .stack        00000400  20000478  00080944  00020434  2**0
                  ALLOC
  4 .heap         00000200  20000878  00080d44  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000128a  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000484  00000000  00000000  00021740  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000117  00000000  00000000  00021bc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000000a8  00000000  00000000  00021cdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000068  00000000  00000000  00021d83  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00010601  00000000  00000000  00021deb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001cdc  00000000  00000000  000323ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000506b0  00000000  00000000  000340c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000002b0  00000000  00000000  00084778  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	78 08 00 20 e9 01 08 00 e5 01 08 00 e5 01 08 00     x.. ............
   80010:	e5 01 08 00 e5 01 08 00 e5 01 08 00 00 00 00 00     ................
	...
   8002c:	e5 01 08 00 e5 01 08 00 00 00 00 00 e5 01 08 00     ................
   8003c:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   8004c:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   8005c:	e5 01 08 00 e5 01 08 00 e5 01 08 00 00 00 00 00     ................
   8006c:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
	...
   80084:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   80094:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   800a4:	00 00 00 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   800b4:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   800c4:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   800d4:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................
   800e4:	e5 01 08 00 e5 01 08 00 e5 01 08 00 e5 01 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	000804cc 	.word	0x000804cc

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	000804cc 	.word	0x000804cc
   80154:	20000438 	.word	0x20000438
   80158:	000804cc 	.word	0x000804cc
   8015c:	00000000 	.word	0x00000000

00080160 <initDelay>:
unsigned long clockConstant;


void initDelay(unsigned long F_MCK){

PMC->PMC_PCER0 |= PMC_PCER0_PID27; //Enable TC0 Peripheral
   80160:	4a0c      	ldr	r2, [pc, #48]	; (80194 <initDelay+0x34>)
   80162:	6913      	ldr	r3, [r2, #16]
   80164:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
   80168:	6113      	str	r3, [r2, #16]

TC0->TC_CHANNEL[0].TC_CCR = TC_CCR_CLKEN; //Enable Counter Clock
   8016a:	4b0b      	ldr	r3, [pc, #44]	; (80198 <initDelay+0x38>)
   8016c:	2201      	movs	r2, #1
   8016e:	601a      	str	r2, [r3, #0]
//TC0->TC_CHANNEL[0].TC_CCR = 0x01;
TC0->TC_CHANNEL[0].TC_CMR = 0; //Clear Register
   80170:	2200      	movs	r2, #0
   80172:	605a      	str	r2, [r3, #4]
TC0->TC_CHANNEL[0].TC_CMR |= TC_CMR_WAVE; //Channel Mode Register, run on Waveform mode
   80174:	685a      	ldr	r2, [r3, #4]
   80176:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
   8017a:	605a      	str	r2, [r3, #4]
//TC0->TC_CHANNEL[0].TC_CMR |=  (1 << 15) ;

clockConstant = F_MCK/1000000UL; //Divide to fit for corresponding value in Counter Value Reg.
   8017c:	f103 7344 	add.w	r3, r3, #51380224	; 0x3100000
   80180:	f503 3377 	add.w	r3, r3, #252928	; 0x3dc00
   80184:	f203 2383 	addw	r3, r3, #643	; 0x283
   80188:	fba3 3000 	umull	r3, r0, r3, r0
   8018c:	0c80      	lsrs	r0, r0, #18
   8018e:	4b03      	ldr	r3, [pc, #12]	; (8019c <initDelay+0x3c>)
   80190:	6018      	str	r0, [r3, #0]
   80192:	4770      	bx	lr
   80194:	400e0600 	.word	0x400e0600
   80198:	40080000 	.word	0x40080000
   8019c:	20000450 	.word	0x20000450

000801a0 <delay_us>:
*/

}

void delay_us(int us){
	TC0->TC_CHANNEL[0].TC_CCR |=TC_CCR_SWTRG; //Clear the Counter Value
   801a0:	4a06      	ldr	r2, [pc, #24]	; (801bc <delay_us+0x1c>)
   801a2:	6813      	ldr	r3, [r2, #0]
   801a4:	f043 0304 	orr.w	r3, r3, #4
   801a8:	6013      	str	r3, [r2, #0]
	//TC0->TC_CHANNEL[0].TC_CCR |=  (1 << 2) ;
	
	while( (TC0->TC_CHANNEL[0].TC_CV/clockConstant) < us );
   801aa:	4b05      	ldr	r3, [pc, #20]	; (801c0 <delay_us+0x20>)
   801ac:	6819      	ldr	r1, [r3, #0]
   801ae:	6913      	ldr	r3, [r2, #16]
   801b0:	fbb3 f3f1 	udiv	r3, r3, r1
   801b4:	4283      	cmp	r3, r0
   801b6:	d3fa      	bcc.n	801ae <delay_us+0xe>

}
   801b8:	4770      	bx	lr
   801ba:	bf00      	nop
   801bc:	40080000 	.word	0x40080000
   801c0:	20000450 	.word	0x20000450

000801c4 <delay_ms>:

void delay_ms(int ms){
   801c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for(int i=0; i < ms; i++){
   801c6:	1e05      	subs	r5, r0, #0
   801c8:	dd08      	ble.n	801dc <delay_ms+0x18>
   801ca:	2400      	movs	r4, #0
		delay_us(1000);
   801cc:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
   801d0:	4e03      	ldr	r6, [pc, #12]	; (801e0 <delay_ms+0x1c>)
   801d2:	4638      	mov	r0, r7
   801d4:	47b0      	blx	r6
	for(int i=0; i < ms; i++){
   801d6:	3401      	adds	r4, #1
   801d8:	42a5      	cmp	r5, r4
   801da:	d1fa      	bne.n	801d2 <delay_ms+0xe>
   801dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   801de:	bf00      	nop
   801e0:	000801a1 	.word	0x000801a1

000801e4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   801e4:	e7fe      	b.n	801e4 <Dummy_Handler>
	...

000801e8 <Reset_Handler>:
{
   801e8:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   801ea:	4b18      	ldr	r3, [pc, #96]	; (8024c <Reset_Handler+0x64>)
   801ec:	4a18      	ldr	r2, [pc, #96]	; (80250 <Reset_Handler+0x68>)
   801ee:	429a      	cmp	r2, r3
   801f0:	d010      	beq.n	80214 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
   801f2:	4b18      	ldr	r3, [pc, #96]	; (80254 <Reset_Handler+0x6c>)
   801f4:	4a15      	ldr	r2, [pc, #84]	; (8024c <Reset_Handler+0x64>)
   801f6:	429a      	cmp	r2, r3
   801f8:	d20c      	bcs.n	80214 <Reset_Handler+0x2c>
   801fa:	3b01      	subs	r3, #1
   801fc:	1a9b      	subs	r3, r3, r2
   801fe:	f023 0303 	bic.w	r3, r3, #3
   80202:	3304      	adds	r3, #4
   80204:	4413      	add	r3, r2
   80206:	4912      	ldr	r1, [pc, #72]	; (80250 <Reset_Handler+0x68>)
                        *pDest++ = *pSrc++;
   80208:	f851 0b04 	ldr.w	r0, [r1], #4
   8020c:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
   80210:	429a      	cmp	r2, r3
   80212:	d1f9      	bne.n	80208 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
   80214:	4b10      	ldr	r3, [pc, #64]	; (80258 <Reset_Handler+0x70>)
   80216:	4a11      	ldr	r2, [pc, #68]	; (8025c <Reset_Handler+0x74>)
   80218:	429a      	cmp	r2, r3
   8021a:	d20a      	bcs.n	80232 <Reset_Handler+0x4a>
   8021c:	3b01      	subs	r3, #1
   8021e:	1a9b      	subs	r3, r3, r2
   80220:	f023 0303 	bic.w	r3, r3, #3
   80224:	3304      	adds	r3, #4
   80226:	4413      	add	r3, r2
                *pDest++ = 0;
   80228:	2100      	movs	r1, #0
   8022a:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
   8022e:	4293      	cmp	r3, r2
   80230:	d1fb      	bne.n	8022a <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80232:	4b0b      	ldr	r3, [pc, #44]	; (80260 <Reset_Handler+0x78>)
   80234:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80238:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8023c:	4a09      	ldr	r2, [pc, #36]	; (80264 <Reset_Handler+0x7c>)
   8023e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   80240:	4b09      	ldr	r3, [pc, #36]	; (80268 <Reset_Handler+0x80>)
   80242:	4798      	blx	r3
        main();
   80244:	4b09      	ldr	r3, [pc, #36]	; (8026c <Reset_Handler+0x84>)
   80246:	4798      	blx	r3
   80248:	e7fe      	b.n	80248 <Reset_Handler+0x60>
   8024a:	bf00      	nop
   8024c:	20000000 	.word	0x20000000
   80250:	000804cc 	.word	0x000804cc
   80254:	20000434 	.word	0x20000434
   80258:	20000478 	.word	0x20000478
   8025c:	20000434 	.word	0x20000434
   80260:	00080000 	.word	0x00080000
   80264:	e000ed00 	.word	0xe000ed00
   80268:	00080335 	.word	0x00080335
   8026c:	00080305 	.word	0x00080305

00080270 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   80270:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80274:	4a1c      	ldr	r2, [pc, #112]	; (802e8 <SystemInit+0x78>)
   80276:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   80278:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8027c:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   8027e:	4b1b      	ldr	r3, [pc, #108]	; (802ec <SystemInit+0x7c>)
   80280:	6a1b      	ldr	r3, [r3, #32]
   80282:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80286:	d107      	bne.n	80298 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   80288:	4a19      	ldr	r2, [pc, #100]	; (802f0 <SystemInit+0x80>)
   8028a:	4b18      	ldr	r3, [pc, #96]	; (802ec <SystemInit+0x7c>)
   8028c:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   8028e:	461a      	mov	r2, r3
   80290:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80292:	f013 0f01 	tst.w	r3, #1
   80296:	d0fb      	beq.n	80290 <SystemInit+0x20>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   80298:	4a16      	ldr	r2, [pc, #88]	; (802f4 <SystemInit+0x84>)
   8029a:	4b14      	ldr	r3, [pc, #80]	; (802ec <SystemInit+0x7c>)
   8029c:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   8029e:	461a      	mov	r2, r3
   802a0:	6e93      	ldr	r3, [r2, #104]	; 0x68
   802a2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   802a6:	d0fb      	beq.n	802a0 <SystemInit+0x30>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   802a8:	4a10      	ldr	r2, [pc, #64]	; (802ec <SystemInit+0x7c>)
   802aa:	6b13      	ldr	r3, [r2, #48]	; 0x30
   802ac:	f023 0303 	bic.w	r3, r3, #3
   802b0:	f043 0301 	orr.w	r3, r3, #1
   802b4:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   802b6:	6e93      	ldr	r3, [r2, #104]	; 0x68
   802b8:	f013 0f08 	tst.w	r3, #8
   802bc:	d0fb      	beq.n	802b6 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   802be:	4a0e      	ldr	r2, [pc, #56]	; (802f8 <SystemInit+0x88>)
   802c0:	4b0a      	ldr	r3, [pc, #40]	; (802ec <SystemInit+0x7c>)
   802c2:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   802c4:	461a      	mov	r2, r3
   802c6:	6e93      	ldr	r3, [r2, #104]	; 0x68
   802c8:	f013 0f02 	tst.w	r3, #2
   802cc:	d0fb      	beq.n	802c6 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  //PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
  PMC->PMC_MCKR = 0x01ul;
   802ce:	2201      	movs	r2, #1
   802d0:	4b06      	ldr	r3, [pc, #24]	; (802ec <SystemInit+0x7c>)
   802d2:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   802d4:	461a      	mov	r2, r3
   802d6:	6e93      	ldr	r3, [r2, #104]	; 0x68
   802d8:	f013 0f08 	tst.w	r3, #8
   802dc:	d0fb      	beq.n	802d6 <SystemInit+0x66>
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
  {
  }*/

  //SystemCoreClock = CHIP_FREQ_CPU_MAX;
  SystemCoreClock = 12000000UL;
   802de:	4a07      	ldr	r2, [pc, #28]	; (802fc <SystemInit+0x8c>)
   802e0:	4b07      	ldr	r3, [pc, #28]	; (80300 <SystemInit+0x90>)
   802e2:	601a      	str	r2, [r3, #0]
   802e4:	4770      	bx	lr
   802e6:	bf00      	nop
   802e8:	400e0a00 	.word	0x400e0a00
   802ec:	400e0600 	.word	0x400e0600
   802f0:	00370809 	.word	0x00370809
   802f4:	01370809 	.word	0x01370809
   802f8:	200d3f01 	.word	0x200d3f01
   802fc:	00b71b00 	.word	0x00b71b00
   80300:	20000000 	.word	0x20000000

00080304 <main>:
#include "sam.h"
#include "delay.h"


int main(void)
{
   80304:	b508      	push	{r3, lr}
	
	/*
	Run Main Clock (MAINCK) @ 12Mhz(from XTAL)
	Master Clock (MCK) divide by 2  -> MAINCK/2	
	*/
    SystemInit();
   80306:	4b06      	ldr	r3, [pc, #24]	; (80320 <main+0x1c>)
   80308:	4798      	blx	r3
	
	/*
	void initDelay(unsigned long F_MCK) in delay.h
	agr F_MCK = Clock of Master Clock
	*/
	initDelay(6000000ul);
   8030a:	4806      	ldr	r0, [pc, #24]	; (80324 <main+0x20>)
   8030c:	4b06      	ldr	r3, [pc, #24]	; (80328 <main+0x24>)
   8030e:	4798      	blx	r3
	
	
	delay_ms(200);
   80310:	20c8      	movs	r0, #200	; 0xc8
   80312:	4b06      	ldr	r3, [pc, #24]	; (8032c <main+0x28>)
   80314:	4798      	blx	r3
	
	delay_us(200);
   80316:	20c8      	movs	r0, #200	; 0xc8
   80318:	4b05      	ldr	r3, [pc, #20]	; (80330 <main+0x2c>)
   8031a:	4798      	blx	r3
   8031c:	e7fe      	b.n	8031c <main+0x18>
   8031e:	bf00      	nop
   80320:	00080271 	.word	0x00080271
   80324:	005b8d80 	.word	0x005b8d80
   80328:	00080161 	.word	0x00080161
   8032c:	000801c5 	.word	0x000801c5
   80330:	000801a1 	.word	0x000801a1

00080334 <__libc_init_array>:
   80334:	b570      	push	{r4, r5, r6, lr}
   80336:	4e0f      	ldr	r6, [pc, #60]	; (80374 <__libc_init_array+0x40>)
   80338:	4d0f      	ldr	r5, [pc, #60]	; (80378 <__libc_init_array+0x44>)
   8033a:	1b76      	subs	r6, r6, r5
   8033c:	10b6      	asrs	r6, r6, #2
   8033e:	bf18      	it	ne
   80340:	2400      	movne	r4, #0
   80342:	d005      	beq.n	80350 <__libc_init_array+0x1c>
   80344:	3401      	adds	r4, #1
   80346:	f855 3b04 	ldr.w	r3, [r5], #4
   8034a:	4798      	blx	r3
   8034c:	42a6      	cmp	r6, r4
   8034e:	d1f9      	bne.n	80344 <__libc_init_array+0x10>
   80350:	4e0a      	ldr	r6, [pc, #40]	; (8037c <__libc_init_array+0x48>)
   80352:	4d0b      	ldr	r5, [pc, #44]	; (80380 <__libc_init_array+0x4c>)
   80354:	f000 f8a8 	bl	804a8 <_init>
   80358:	1b76      	subs	r6, r6, r5
   8035a:	10b6      	asrs	r6, r6, #2
   8035c:	bf18      	it	ne
   8035e:	2400      	movne	r4, #0
   80360:	d006      	beq.n	80370 <__libc_init_array+0x3c>
   80362:	3401      	adds	r4, #1
   80364:	f855 3b04 	ldr.w	r3, [r5], #4
   80368:	4798      	blx	r3
   8036a:	42a6      	cmp	r6, r4
   8036c:	d1f9      	bne.n	80362 <__libc_init_array+0x2e>
   8036e:	bd70      	pop	{r4, r5, r6, pc}
   80370:	bd70      	pop	{r4, r5, r6, pc}
   80372:	bf00      	nop
   80374:	000804b4 	.word	0x000804b4
   80378:	000804b4 	.word	0x000804b4
   8037c:	000804bc 	.word	0x000804bc
   80380:	000804b4 	.word	0x000804b4

00080384 <register_fini>:
   80384:	4b02      	ldr	r3, [pc, #8]	; (80390 <register_fini+0xc>)
   80386:	b113      	cbz	r3, 8038e <register_fini+0xa>
   80388:	4802      	ldr	r0, [pc, #8]	; (80394 <register_fini+0x10>)
   8038a:	f000 b805 	b.w	80398 <atexit>
   8038e:	4770      	bx	lr
   80390:	00000000 	.word	0x00000000
   80394:	000803a5 	.word	0x000803a5

00080398 <atexit>:
   80398:	2300      	movs	r3, #0
   8039a:	4601      	mov	r1, r0
   8039c:	461a      	mov	r2, r3
   8039e:	4618      	mov	r0, r3
   803a0:	f000 b81e 	b.w	803e0 <__register_exitproc>

000803a4 <__libc_fini_array>:
   803a4:	b538      	push	{r3, r4, r5, lr}
   803a6:	4c0a      	ldr	r4, [pc, #40]	; (803d0 <__libc_fini_array+0x2c>)
   803a8:	4d0a      	ldr	r5, [pc, #40]	; (803d4 <__libc_fini_array+0x30>)
   803aa:	1b64      	subs	r4, r4, r5
   803ac:	10a4      	asrs	r4, r4, #2
   803ae:	d00a      	beq.n	803c6 <__libc_fini_array+0x22>
   803b0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   803b4:	3b01      	subs	r3, #1
   803b6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   803ba:	3c01      	subs	r4, #1
   803bc:	f855 3904 	ldr.w	r3, [r5], #-4
   803c0:	4798      	blx	r3
   803c2:	2c00      	cmp	r4, #0
   803c4:	d1f9      	bne.n	803ba <__libc_fini_array+0x16>
   803c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   803ca:	f000 b877 	b.w	804bc <_fini>
   803ce:	bf00      	nop
   803d0:	000804cc 	.word	0x000804cc
   803d4:	000804c8 	.word	0x000804c8

000803d8 <__retarget_lock_acquire_recursive>:
   803d8:	4770      	bx	lr
   803da:	bf00      	nop

000803dc <__retarget_lock_release_recursive>:
   803dc:	4770      	bx	lr
   803de:	bf00      	nop

000803e0 <__register_exitproc>:
   803e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   803e4:	4d2c      	ldr	r5, [pc, #176]	; (80498 <__register_exitproc+0xb8>)
   803e6:	4606      	mov	r6, r0
   803e8:	6828      	ldr	r0, [r5, #0]
   803ea:	4698      	mov	r8, r3
   803ec:	460f      	mov	r7, r1
   803ee:	4691      	mov	r9, r2
   803f0:	f7ff fff2 	bl	803d8 <__retarget_lock_acquire_recursive>
   803f4:	4b29      	ldr	r3, [pc, #164]	; (8049c <__register_exitproc+0xbc>)
   803f6:	681c      	ldr	r4, [r3, #0]
   803f8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   803fc:	2b00      	cmp	r3, #0
   803fe:	d03e      	beq.n	8047e <__register_exitproc+0x9e>
   80400:	685a      	ldr	r2, [r3, #4]
   80402:	2a1f      	cmp	r2, #31
   80404:	dc1c      	bgt.n	80440 <__register_exitproc+0x60>
   80406:	f102 0e01 	add.w	lr, r2, #1
   8040a:	b176      	cbz	r6, 8042a <__register_exitproc+0x4a>
   8040c:	2101      	movs	r1, #1
   8040e:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   80412:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80416:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   8041a:	4091      	lsls	r1, r2
   8041c:	4308      	orrs	r0, r1
   8041e:	2e02      	cmp	r6, #2
   80420:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80424:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80428:	d023      	beq.n	80472 <__register_exitproc+0x92>
   8042a:	3202      	adds	r2, #2
   8042c:	f8c3 e004 	str.w	lr, [r3, #4]
   80430:	6828      	ldr	r0, [r5, #0]
   80432:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80436:	f7ff ffd1 	bl	803dc <__retarget_lock_release_recursive>
   8043a:	2000      	movs	r0, #0
   8043c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80440:	4b17      	ldr	r3, [pc, #92]	; (804a0 <__register_exitproc+0xc0>)
   80442:	b30b      	cbz	r3, 80488 <__register_exitproc+0xa8>
   80444:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80448:	f3af 8000 	nop.w
   8044c:	4603      	mov	r3, r0
   8044e:	b1d8      	cbz	r0, 80488 <__register_exitproc+0xa8>
   80450:	2000      	movs	r0, #0
   80452:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80456:	f04f 0e01 	mov.w	lr, #1
   8045a:	6058      	str	r0, [r3, #4]
   8045c:	6019      	str	r1, [r3, #0]
   8045e:	4602      	mov	r2, r0
   80460:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80464:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80468:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   8046c:	2e00      	cmp	r6, #0
   8046e:	d0dc      	beq.n	8042a <__register_exitproc+0x4a>
   80470:	e7cc      	b.n	8040c <__register_exitproc+0x2c>
   80472:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80476:	4301      	orrs	r1, r0
   80478:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   8047c:	e7d5      	b.n	8042a <__register_exitproc+0x4a>
   8047e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80482:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80486:	e7bb      	b.n	80400 <__register_exitproc+0x20>
   80488:	6828      	ldr	r0, [r5, #0]
   8048a:	f7ff ffa7 	bl	803dc <__retarget_lock_release_recursive>
   8048e:	f04f 30ff 	mov.w	r0, #4294967295
   80492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80496:	bf00      	nop
   80498:	20000430 	.word	0x20000430
   8049c:	000804a4 	.word	0x000804a4
   804a0:	00000000 	.word	0x00000000

000804a4 <_global_impure_ptr>:
   804a4:	20000008                                ... 

000804a8 <_init>:
   804a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   804aa:	bf00      	nop
   804ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
   804ae:	bc08      	pop	{r3}
   804b0:	469e      	mov	lr, r3
   804b2:	4770      	bx	lr

000804b4 <__init_array_start>:
   804b4:	00080385 	.word	0x00080385

000804b8 <__frame_dummy_init_array_entry>:
   804b8:	00080119                                ....

000804bc <_fini>:
   804bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   804be:	bf00      	nop
   804c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   804c2:	bc08      	pop	{r3}
   804c4:	469e      	mov	lr, r3
   804c6:	4770      	bx	lr

000804c8 <__fini_array_start>:
   804c8:	000800f5 	.word	0x000800f5
