#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jul 16 12:40:25 2024
# Process ID: 15016
# Current directory: C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/impl_1/top.vdi
# Journal file: C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/impl_1\vivado.jou
# Running On: Thorntanker, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 464.773 ; gain = 183.004
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Dev/apollo_sm_vivado/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 591.859 ; gain = 105.379
Command: link_design -top top -part xczu7ev-fbvb900-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-fbvb900-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/onboardclk/ip/onboardclk/onboardclk.dcp' for cell 'onboardCLK_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MON'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_0/zynq_bd_C2C1_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_AXILITE_FW_0/zynq_bd_C2C1_AXILITE_FW_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXILITE_FW'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_AXI_FW_0/zynq_bd_C2C1_AXI_FW_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXI_FW'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_0/zynq_bd_C2C2_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_0/zynq_bd_C2C2B_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_AXILITE_FW_0/zynq_bd_C2C2_AXILITE_FW_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXILITE_FW'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_AXI_FW_0/zynq_bd_C2C2_AXI_FW_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXI_FW'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM1_PB_UART_0/zynq_bd_CM1_PB_UART_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM1_PB_UART'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM1_UART_0/zynq_bd_CM1_UART_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM1_UART'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM2_PB_UART_0/zynq_bd_CM2_PB_UART_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM2_PB_UART'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM2_UART_0/zynq_bd_CM2_UART_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM2_UART'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM_MON_AXI_FW_0/zynq_bd_CM_MON_AXI_FW_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM_MON_AXI_FW'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_ESM_UART_0/zynq_bd_ESM_UART_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/ESM_UART'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_INT_AXI_FW_0/zynq_bd_INT_AXI_FW_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_IRQ0_INTR_CTRL_0/zynq_bd_IRQ0_INTR_CTRL_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/IRQ0_INTR_CTRL'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_MONITOR_0/zynq_bd_MONITOR_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/MONITOR'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_PL_MEM_0/zynq_bd_PL_MEM_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/PL_MEM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_PL_MEM_CM_0/zynq_bd_PL_MEM_CM_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_CM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_PL_MEM_CM_RAM_0/zynq_bd_PL_MEM_CM_RAM_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_CM_RAM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_PL_MEM_RAM_0/zynq_bd_PL_MEM_RAM_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_RAM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SI_0/zynq_bd_SI_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/SI'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SYS_RESET_0/zynq_bd_SYS_RESET_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/SYS_RESET'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_ZynqMPSoC_0/zynq_bd_ZynqMPSoC_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_1/zynq_bd_axi_dma_0_1.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axis_data_fifo_0_1/zynq_bd_axis_data_fifo_0_1.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/zynq_bd_smartconnect_0_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SYS_RESET_BUS_RST_N_0/zynq_bd_SYS_RESET_BUS_RST_N_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_reset_bus_rst_n_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_c2c_0/zynq_bd_sys_resetter_c2c_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_c2c'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_c2c_BUS_RST_N_0/zynq_bd_sys_resetter_c2c_BUS_RST_N_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_c2c_bus_rst_n_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_primary_0/zynq_bd_sys_resetter_primary_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_primary'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_primary_BUS_RST_N_0/zynq_bd_sys_resetter_primary_BUS_RST_N_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_primary_bus_rst_n_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xbar_1/zynq_bd_xbar_1.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_15/zynq_bd_auto_pc_15.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_16/zynq_bd_auto_pc_16.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_17/zynq_bd_auto_pc_17.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_18/zynq_bd_auto_pc_18.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_19/zynq_bd_auto_pc_19.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_20/zynq_bd_auto_pc_20.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_21/zynq_bd_auto_pc_21.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xbar_2/zynq_bd_xbar_2.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_22/zynq_bd_auto_pc_22.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_23/zynq_bd_auto_pc_23.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_24/zynq_bd_auto_pc_24.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xbar_0/zynq_bd_xbar_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_0/zynq_bd_auto_pc_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_1/zynq_bd_auto_pc_1.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_2/zynq_bd_auto_pc_2.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_3/zynq_bd_auto_pc_3.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_4/zynq_bd_auto_pc_4.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_5/zynq_bd_auto_pc_5.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_6/zynq_bd_auto_pc_6.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_7/zynq_bd_auto_pc_7.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_8/zynq_bd_auto_pc_8.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m09_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_9/zynq_bd_auto_pc_9.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m10_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_10/zynq_bd_auto_pc_10.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m11_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_11/zynq_bd_auto_pc_11.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m12_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_12/zynq_bd_auto_pc_12.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m13_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_13/zynq_bd_auto_pc_13.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m14_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_14/zynq_bd_auto_pc_14.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_0/zynq_bd_axi_dma_0_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axis_data_fifo_0_0/zynq_bd_axis_data_fifo_0_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axis_jtag_0_0/zynq_bd_axis_jtag_0_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axis_jtag_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xbar_3/zynq_bd_xbar_3.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_0/zynq_bd_auto_us_0.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_1/zynq_bd_auto_us_1.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_2/zynq_bd_auto_us_2.dcp' for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s02_couplers/auto_us'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2160.660 ; gain = 20.711
INFO: [Netlist 29-17] Analyzing 2230 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_ZynqMPSoC_0/zynq_bd_ZynqMPSoC_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_ZynqMPSoC_0/zynq_bd_ZynqMPSoC_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_primary_0/zynq_bd_sys_resetter_primary_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_primary/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_primary_0/zynq_bd_sys_resetter_primary_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_primary/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_primary_0/zynq_bd_sys_resetter_primary_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_primary/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_primary_0/zynq_bd_sys_resetter_primary_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_primary/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_c2c_0/zynq_bd_sys_resetter_c2c_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_c2c/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_c2c_0/zynq_bd_sys_resetter_c2c_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_c2c/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_c2c_0/zynq_bd_sys_resetter_c2c_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_c2c/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_c2c_0/zynq_bd_sys_resetter_c2c_0.xdc:50]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_c2c_0/zynq_bd_sys_resetter_c2c_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_c2c/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SYS_RESET_0/zynq_bd_SYS_RESET_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/SYS_RESET/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SYS_RESET_0/zynq_bd_SYS_RESET_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/SYS_RESET/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SYS_RESET_0/zynq_bd_SYS_RESET_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/SYS_RESET/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SYS_RESET_0/zynq_bd_SYS_RESET_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/SYS_RESET/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_IRQ0_INTR_CTRL_0/zynq_bd_IRQ0_INTR_CTRL_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/IRQ0_INTR_CTRL/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_IRQ0_INTR_CTRL_0/zynq_bd_IRQ0_INTR_CTRL_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/IRQ0_INTR_CTRL/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_0/zynq_bd_C2C1_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_0/zynq_bd_C2C1_0.xdc:75]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_0/zynq_bd_C2C1_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_0/zynq_bd_C2C1_0.xdc:77]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_0/zynq_bd_C2C1_0.xdc:78]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-4' -from list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_0/zynq_bd_C2C1_0.xdc:79]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_0/zynq_bd_C2C1_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/ip_1/zynq_bd_C2C1_PHY_0_fifo_gen_master.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/ip_1/zynq_bd_C2C1_PHY_0_fifo_gen_master.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/ip_0/synth/zynq_bd_C2C1_PHY_0_gt.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/ip_0/synth/zynq_bd_C2C1_PHY_0_gt.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0.xdc:126]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0.xdc:127]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0.xdc:75]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0.xdc:77]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0.xdc:78]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-4' -from list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0.xdc:79]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/ip_1/zynq_bd_C2C1B_PHY_0_fifo_gen_master.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/ip_1/zynq_bd_C2C1B_PHY_0_fifo_gen_master.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/ip_0/synth/zynq_bd_C2C1B_PHY_0_gt.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst'
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST'... zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST Instance zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST can not be placed in GTHE4_CHANNEL of site GTHE4_CHANNEL_X0Y4 because the bel is occupied by zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST. This could be caused by bel constraint conflict [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/ip_0/synth/zynq_bd_C2C1B_PHY_0_gt.xdc:68]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/ip_0/synth/zynq_bd_C2C1B_PHY_0_gt.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0.xdc:126]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0.xdc:127]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_0/zynq_bd_C2C2_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_0/zynq_bd_C2C2_0.xdc:75]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_0/zynq_bd_C2C2_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_0/zynq_bd_C2C2_0.xdc:77]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_0/zynq_bd_C2C2_0.xdc:78]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-4' -from list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_0/zynq_bd_C2C2_0.xdc:79]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_0/zynq_bd_C2C2_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/ip_1/zynq_bd_C2C2_PHY_0_fifo_gen_master.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/ip_1/zynq_bd_C2C2_PHY_0_fifo_gen_master.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/ip_0/synth/zynq_bd_C2C2_PHY_0_gt.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst'
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST'... zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST Instance zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST can not be placed in GTHE4_CHANNEL of site GTHE4_CHANNEL_X0Y4 because the bel is occupied by zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST. This could be caused by bel constraint conflict [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/ip_0/synth/zynq_bd_C2C2_PHY_0_gt.xdc:68]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/ip_0/synth/zynq_bd_C2C2_PHY_0_gt.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0.xdc:126]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0.xdc:127]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_0/zynq_bd_C2C2B_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_0/zynq_bd_C2C2B_0.xdc:75]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_0/zynq_bd_C2C2B_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_0/zynq_bd_C2C2B_0.xdc:77]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_0/zynq_bd_C2C2B_0.xdc:78]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-4' -from list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_0/zynq_bd_C2C2B_0.xdc:79]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_0/zynq_bd_C2C2B_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/ip_1/zynq_bd_C2C2B_PHY_0_fifo_gen_master.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/ip_1/zynq_bd_C2C2B_PHY_0_fifo_gen_master.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/ip_0/synth/zynq_bd_C2C2B_PHY_0_gt.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst'
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST'... zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST Instance zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST can not be placed in GTHE4_CHANNEL of site GTHE4_CHANNEL_X0Y4 because the bel is occupied by zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST. This could be caused by bel constraint conflict [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/ip_0/synth/zynq_bd_C2C2B_PHY_0_gt.xdc:68]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/ip_0/synth/zynq_bd_C2C2B_PHY_0_gt.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0.xdc:126]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0.xdc:127]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_MONITOR_0/zynq_bd_MONITOR_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_MONITOR_0/zynq_bd_MONITOR_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_MONITOR_0/zynq_bd_MONITOR_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_MONITOR_0/zynq_bd_MONITOR_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_MONITOR_0/zynq_bd_MONITOR_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_MONITOR_0/zynq_bd_MONITOR_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SI_0/zynq_bd_SI_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/SI/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SI_0/zynq_bd_SI_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/SI/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM1_UART_0/zynq_bd_CM1_UART_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM1_UART/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM1_UART_0/zynq_bd_CM1_UART_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM1_UART/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM1_UART_0/zynq_bd_CM1_UART_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM1_UART/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM1_UART_0/zynq_bd_CM1_UART_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM1_UART/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM2_UART_0/zynq_bd_CM2_UART_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM2_UART/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM2_UART_0/zynq_bd_CM2_UART_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM2_UART/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM2_UART_0/zynq_bd_CM2_UART_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM2_UART/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM2_UART_0/zynq_bd_CM2_UART_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM2_UART/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM1_PB_UART_0/zynq_bd_CM1_PB_UART_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM1_PB_UART/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM1_PB_UART_0/zynq_bd_CM1_PB_UART_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM1_PB_UART/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM1_PB_UART_0/zynq_bd_CM1_PB_UART_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM1_PB_UART/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM1_PB_UART_0/zynq_bd_CM1_PB_UART_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM1_PB_UART/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM2_PB_UART_0/zynq_bd_CM2_PB_UART_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM2_PB_UART/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM2_PB_UART_0/zynq_bd_CM2_PB_UART_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM2_PB_UART/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM2_PB_UART_0/zynq_bd_CM2_PB_UART_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM2_PB_UART/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM2_PB_UART_0/zynq_bd_CM2_PB_UART_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM2_PB_UART/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_ESM_UART_0/zynq_bd_ESM_UART_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/ESM_UART/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_ESM_UART_0/zynq_bd_ESM_UART_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/ESM_UART/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_ESM_UART_0/zynq_bd_ESM_UART_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/ESM_UART/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_ESM_UART_0/zynq_bd_ESM_UART_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/ESM_UART/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MON/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:69]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:77]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:81]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:89]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:93]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:101]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:105]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:109]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:117]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:123]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:126]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:129]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:132]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:135]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:139]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:142]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:145]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:148]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:151]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc:154]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MON/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_0/zynq_bd_axi_dma_0_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_0/zynq_bd_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_0/zynq_bd_axi_dma_0_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_1/zynq_bd_axi_dma_0_1.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_1/zynq_bd_axi_dma_0_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_1/zynq_bd_axi_dma_0_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_1/zynq_bd_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_1/zynq_bd_axi_dma_0_1.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_191c_psr_aclk_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_191c_psr_aclk_0_board.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_191c_psr_aclk_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_191c_psr_aclk_0.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:100]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_11/bd_191c_sarn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_12/bd_191c_srn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_12/bd_191c_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_12/bd_191c_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_12/bd_191c_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_12/bd_191c_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_12/bd_191c_srn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_12/bd_191c_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_12/bd_191c_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_12/bd_191c_srn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_12/bd_191c_srn_0_clocks.xdc:76]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_12/bd_191c_srn_0_clocks.xdc:76]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_12/bd_191c_srn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_17/bd_191c_sawn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_17/bd_191c_sawn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_18/bd_191c_swn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_18/bd_191c_swn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_19/bd_191c_sbn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_19/bd_191c_sbn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_21/bd_191c_m00arn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_21/bd_191c_m00arn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_22/bd_191c_m00rn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_22/bd_191c_m00rn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_23/bd_191c_m00awn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_23/bd_191c_m00awn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_24/bd_191c_m00wn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_24/bd_191c_m00wn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_25/bd_191c_m00bn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/bd_0/ip/ip_25/bd_191c_m00bn_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/smartconnect.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/smartconnect.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/onboardclk/ip/onboardclk/onboardclk_board.xdc] for cell 'onboardCLK_1/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/onboardclk/ip/onboardclk/onboardclk_board.xdc] for cell 'onboardCLK_1/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/onboardclk/ip/onboardclk/onboardclk.xdc] for cell 'onboardCLK_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/onboardclk/ip/onboardclk/onboardclk.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/onboardclk/ip/onboardclk/onboardclk.xdc:54]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2981.617 ; gain = 462.055
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/onboardclk/ip/onboardclk/onboardclk.xdc] for cell 'onboardCLK_1/inst'
Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_RX_ZYNQ'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TX_ZYNQ'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:40]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'CM2_MON_RX'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TTC_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TTC_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TTS_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TTS_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IPMC_IN[0]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IPMC_IN[1]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IPMC_IN[2]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IPMC_IN[3]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc]
Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK_REC_OUT_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_REC_OUT_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-627] No clocks matched 'onboard_CLK_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'zynq_bd_wrapper_1/zynq_bd_i/XVC_LOCAL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks onboard_CLK_P -include_generated_clocks]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks zynq_bd_wrapper_1/zynq_bd_i/XVC_LOCAL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK -include_generated_clocks]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O}]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O}]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc]
Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc]
WARNING: [Vivado 12-584] No ports matched 'REFCLK_SSD_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'REFCLK_SSD_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site PS8_X0Y0.REFP1IN is Reserved. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:7]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site PS8_X0Y0.REFN1IN is Reserved. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'CM1_TCDS_TTS_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CM1_TCDS_TTS_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CM1_TCDS_TTC_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CM1_TCDS_TTC_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TCDS_TTC_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TCDS_TTC_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TCDS_TTS_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TCDS_TTS_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CM2_TCDS_TTS_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CM2_TCDS_TTS_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CM2_TCDS_TTC_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CM2_TCDS_TTC_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LDAQ_RX_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LDAQ_RX_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LDAQ_TX_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LDAQ_TX_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, the positive port (P-side) 'AXI_C2C_CM1_TX_P[1]' of a differential pair cannot be placed on a negative package pin 'L3' (IOBS). [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:94]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, the negative port (N-side) 'AXI_C2C_CM1_TX_N[1]' of a differential pair cannot be placed on a positive package pin 'L4' (IOBM). [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:95]
Finished Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc]
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_IRQ0_INTR_CTRL_0/zynq_bd_IRQ0_INTR_CTRL_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/IRQ0_INTR_CTRL/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_IRQ0_INTR_CTRL_0/zynq_bd_IRQ0_INTR_CTRL_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/IRQ0_INTR_CTRL/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_0/zynq_bd_C2C1_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_0/zynq_bd_C2C1_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/ip_1/zynq_bd_C2C1_PHY_0_fifo_gen_master_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/ip_1/zynq_bd_C2C1_PHY_0_fifo_gen_master_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/ip_1/zynq_bd_C2C1B_PHY_0_fifo_gen_master_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/ip_1/zynq_bd_C2C1B_PHY_0_fifo_gen_master_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_0/zynq_bd_C2C2_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_0/zynq_bd_C2C2_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/ip_1/zynq_bd_C2C2_PHY_0_fifo_gen_master_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/ip_1/zynq_bd_C2C2_PHY_0_fifo_gen_master_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_0/zynq_bd_C2C2B_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_0/zynq_bd_C2C2B_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/ip_1/zynq_bd_C2C2B_PHY_0_fifo_gen_master_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/ip_1/zynq_bd_C2C2B_PHY_0_fifo_gen_master_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/cbcc_gtx0_i/master_fifo.data_fifo/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MON/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MON/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_0/zynq_bd_axi_dma_0_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_0/zynq_bd_axi_dma_0_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0/U0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_0/zynq_bd_auto_us_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_0/zynq_bd_auto_us_0_clocks.xdc:30]
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_0/zynq_bd_auto_us_0_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_1/zynq_bd_auto_us_1_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_1/zynq_bd_auto_us_1_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_2/zynq_bd_auto_us_2_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_2/zynq_bd_auto_us_2_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s02_couplers/auto_us/inst'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_1/zynq_bd_axi_dma_0_1_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_1/zynq_bd_axi_dma_0_1_clocks.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0/U0'
INFO: [Project 1-1714] 271 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_CM_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_CM_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-1687] 578 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2991.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 600 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 24 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 4 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 150 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 37 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 216 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 28 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 78 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM64M => RAM64M (RAMD64E(x4)): 8 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

97 Infos, 147 Warnings, 48 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 2991.160 ; gain = 2397.004
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2991.160 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13322179b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.160 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 13322179b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3333.008 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 13322179b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 3333.008 ; gain = 0.000
Phase 1 Initialization | Checksum: 13322179b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 3333.008 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 13322179b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.316 ; gain = 133.309

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 13322179b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.316 ; gain = 133.309
Phase 2 Timer Update And Timing Data Collection | Checksum: 13322179b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.316 ; gain = 133.309

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 44 inverters resulting in an inversion of 161 pins
INFO: [Opt 31-138] Pushed 244 inverter(s) to 12795 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18bea56f4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3466.316 ; gain = 133.309
Retarget | Checksum: 18bea56f4
INFO: [Opt 31-389] Phase Retarget created 871 cells and removed 11410 cells
INFO: [Opt 31-1021] In phase Retarget, 202 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 11 load pin(s).
Phase 4 Constant propagation | Checksum: 1f3a2066c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3466.316 ; gain = 133.309
Constant propagation | Checksum: 1f3a2066c
INFO: [Opt 31-389] Phase Constant propagation created 2233 cells and removed 6668 cells
INFO: [Opt 31-1021] In phase Constant propagation, 324 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 183d399e7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3466.316 ; gain = 133.309
Sweep | Checksum: 183d399e7
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 14263 cells
INFO: [Opt 31-1021] In phase Sweep, 335 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 183d399e7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3466.316 ; gain = 133.309
BUFG optimization | Checksum: 183d399e7
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/CM_Monitoring_1/uart_rx6_1/data_width_loop[0].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/CM_Monitoring_1/uart_rx6_1/data_width_loop[1].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/CM_Monitoring_1/uart_rx6_1/data_width_loop[2].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/CM_Monitoring_1/uart_rx6_1/data_width_loop[3].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/CM_Monitoring_1/uart_rx6_1/data_width_loop[4].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/CM_Monitoring_1/uart_rx6_1/data_width_loop[5].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/CM_Monitoring_1/uart_rx6_1/data_width_loop[6].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/CM_Monitoring_1/uart_rx6_1/data_width_loop[7].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_rx_mod/data_width_loop[0].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_rx_mod/data_width_loop[1].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_rx_mod/data_width_loop[2].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_rx_mod/data_width_loop[3].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_rx_mod/data_width_loop[4].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_rx_mod/data_width_loop[5].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_rx_mod/data_width_loop[6].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_rx_mod/data_width_loop[7].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_tx_mod/data_width_loop[0].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_tx_mod/data_width_loop[1].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_tx_mod/data_width_loop[2].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_tx_mod/data_width_loop[3].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_tx_mod/data_width_loop[4].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_tx_mod/data_width_loop[5].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_tx_mod/data_width_loop[6].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[1].uC_1/TDC_tx_mod/data_width_loop[7].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_rx_mod/data_width_loop[0].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_rx_mod/data_width_loop[1].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_rx_mod/data_width_loop[2].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_rx_mod/data_width_loop[3].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_rx_mod/data_width_loop[4].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_rx_mod/data_width_loop[5].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_rx_mod/data_width_loop[6].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_rx_mod/data_width_loop[7].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_tx_mod/data_width_loop[0].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_tx_mod/data_width_loop[1].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_tx_mod/data_width_loop[2].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_tx_mod/data_width_loop[3].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_tx_mod/data_width_loop[4].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_tx_mod/data_width_loop[5].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_tx_mod/data_width_loop[6].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CM_interface_1/GENERATE_LOOP[2].uC_1/TDC_tx_mod/data_width_loop[7].storage_srl due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/SI/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXILITE_FW/inst/gen_mi.checks/gen_write_checks.awid_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXI_FW/inst/gen_mi.checks/gen_write_checks.awid_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXILITE_FW/inst/gen_mi.checks/gen_write_checks.awid_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXI_FW/inst/gen_mi.checks/gen_write_checks.awid_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/CM_MON_AXI_FW/inst/gen_mi.checks/gen_write_checks.awid_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[1].rlen_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[1].rlen_queue/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[1].rlen_queue/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[1].rlen_queue/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[1].rlen_queue/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[1].rlen_queue/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[1].rlen_queue/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[1].rlen_queue/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[2].rlen_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[2].rlen_queue/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[2].rlen_queue/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[2].rlen_queue/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[2].rlen_queue/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 183d399e7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3466.316 ; gain = 133.309
Shift Register Optimization | Checksum: 183d399e7
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 19b933288

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3466.316 ; gain = 133.309
Post Processing Netlist | Checksum: 19b933288
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 194 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 234279364

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3466.316 ; gain = 133.309

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 3466.316 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 234279364

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3466.316 ; gain = 133.309
Phase 9 Finalization | Checksum: 234279364

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3466.316 ; gain = 133.309
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             871  |           11410  |                                            202  |
|  Constant propagation         |            2233  |            6668  |                                            324  |
|  Sweep                        |               8  |           14263  |                                            335  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            194  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 234279364

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3466.316 ; gain = 133.309
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 3466.316 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for ULTRASCALE_DNA.dna
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 29 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 21 newly gated: 13 Total Ports: 58
Ending PowerOpt Patch Enables Task | Checksum: 1f96c6f95

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5898.574 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f96c6f95

Time (s): cpu = 00:00:58 ; elapsed = 00:00:54 . Memory (MB): peak = 5898.574 ; gain = 2432.258

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 27a78cb4a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5898.574 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 5898.574 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 27a78cb4a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5898.574 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 5898.574 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 27a78cb4a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 5898.574 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 247 Warnings, 48 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:30 . Memory (MB): peak = 5898.574 ; gain = 2907.414
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5898.574 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 5898.574 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5898.574 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 5898.574 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.295 . Memory (MB): peak = 5898.574 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5898.574 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 5898.574 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.369 . Memory (MB): peak = 5898.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 5898.574 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 5898.574 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19d24c03d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 5898.574 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11c21fc00

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20c9f48e3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20c9f48e3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 5898.574 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20c9f48e3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1a8fb1405

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 10f91e9eb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 10f91e9eb

Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 17f93b604

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 17f93b604

Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 5898.574 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 17f93b604

Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 5898.574 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 186f3c774

Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 186f3c774

Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 186f3c774

Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 264e44257

Time (s): cpu = 00:03:03 ; elapsed = 00:02:33 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2946 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1191 nets or LUTs. Breaked 0 LUT, combined 1191 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 31 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 20 nets.  Re-placed 101 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 0 new cell, deleted 1 existing cell and moved 101 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.344 . Memory (MB): peak = 5898.574 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 5898.574 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1191  |                  1191  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              1  |                    20  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1192  |                  1211  |           0  |           5  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 21d688bd8

Time (s): cpu = 00:03:11 ; elapsed = 00:02:42 . Memory (MB): peak = 5898.574 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1a29501c7

Time (s): cpu = 00:03:46 ; elapsed = 00:03:08 . Memory (MB): peak = 5898.574 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a29501c7

Time (s): cpu = 00:03:46 ; elapsed = 00:03:08 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18c0154f8

Time (s): cpu = 00:04:07 ; elapsed = 00:03:21 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d7498de8

Time (s): cpu = 00:04:13 ; elapsed = 00:03:27 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 16aa8cf3a

Time (s): cpu = 00:04:45 ; elapsed = 00:03:50 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1f56e143f

Time (s): cpu = 00:05:01 ; elapsed = 00:04:05 . Memory (MB): peak = 5898.574 ; gain = 0.000
Phase 3.3.2 Slice Area Swap | Checksum: 1f56e143f

Time (s): cpu = 00:05:01 ; elapsed = 00:04:05 . Memory (MB): peak = 5898.574 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 94ac1a57

Time (s): cpu = 00:05:49 ; elapsed = 00:04:35 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 134b9950f

Time (s): cpu = 00:05:52 ; elapsed = 00:04:39 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 156da2327

Time (s): cpu = 00:05:53 ; elapsed = 00:04:41 . Memory (MB): peak = 5898.574 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 156da2327

Time (s): cpu = 00:05:54 ; elapsed = 00:04:41 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2419aa9ae

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.534 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19a6de9c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 5898.574 ; gain = 0.000
INFO: [Place 46-33] Processed net zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_primary/U0/peripheral_aresetn[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 19a6de9c2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5898.574 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2419aa9ae

Time (s): cpu = 00:06:31 ; elapsed = 00:05:18 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.534. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 173782584

Time (s): cpu = 00:06:31 ; elapsed = 00:05:19 . Memory (MB): peak = 5898.574 ; gain = 0.000

Time (s): cpu = 00:06:31 ; elapsed = 00:05:19 . Memory (MB): peak = 5898.574 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 173782584

Time (s): cpu = 00:06:32 ; elapsed = 00:05:19 . Memory (MB): peak = 5898.574 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d8f0ed56

Time (s): cpu = 00:06:49 ; elapsed = 00:05:34 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d8f0ed56

Time (s): cpu = 00:06:50 ; elapsed = 00:05:34 . Memory (MB): peak = 5898.574 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1d8f0ed56

Time (s): cpu = 00:06:50 ; elapsed = 00:05:34 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 5898.574 ; gain = 0.000

Time (s): cpu = 00:06:50 ; elapsed = 00:05:35 . Memory (MB): peak = 5898.574 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 148960eee

Time (s): cpu = 00:06:50 ; elapsed = 00:05:35 . Memory (MB): peak = 5898.574 ; gain = 0.000
Ending Placer Task | Checksum: 123d55647

Time (s): cpu = 00:06:50 ; elapsed = 00:05:35 . Memory (MB): peak = 5898.574 ; gain = 0.000
172 Infos, 247 Warnings, 48 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:55 ; elapsed = 00:05:39 . Memory (MB): peak = 5898.574 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.112 . Memory (MB): peak = 5898.574 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed_1.rpt -pb top_utilization_placed_1.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 5898.574 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.413 . Memory (MB): peak = 5898.574 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5898.574 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5898.574 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.270 . Memory (MB): peak = 5898.574 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 5898.574 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 5898.574 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 5898.574 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5898.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 5898.574 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 5898.574 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
182 Infos, 247 Warnings, 48 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 5898.574 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.358 . Memory (MB): peak = 5898.574 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 5898.574 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5898.574 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 5898.574 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.130 . Memory (MB): peak = 5898.574 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 5898.574 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 5898.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 5898.574 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5d5ce56e ConstDB: 0 ShapeSum: 60ffa907 RouteDB: 6578c7d2
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.999 . Memory (MB): peak = 5898.574 ; gain = 0.000
Post Restoration Checksum: NetGraph: 9dd958ca | NumContArr: cacbecf7 | Constraints: 41c53150 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26d1371ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26d1371ae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26d1371ae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1cf15c93e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 5898.574 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a7b584a0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 5898.574 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.589  | TNS=0.000  | WHS=-0.991 | THS=-155.097|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 12e26585c

Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 5936.633 ; gain = 38.059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.589  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 106eb3f93

Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 5936.633 ; gain = 38.059

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00368053 %
  Global Horizontal Routing Utilization  = 0.000778819 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 91585
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 74660
  Number of Partially Routed Nets     = 16925
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 182dce10c

Time (s): cpu = 00:00:46 ; elapsed = 00:01:05 . Memory (MB): peak = 6089.832 ; gain = 191.258

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 182dce10c

Time (s): cpu = 00:00:46 ; elapsed = 00:01:05 . Memory (MB): peak = 6089.832 ; gain = 191.258

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 253637ba9

Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 6089.832 ; gain = 191.258
Phase 3 Initial Routing | Checksum: 2cf1fff39

Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 6089.832 ; gain = 191.258

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_4_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 18144
 Number of Nodes with overlaps = 1202
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.282  | TNS=0.000  | WHS=-0.143 | THS=-2.767 |

Phase 4.1 Global Iteration 0 | Checksum: 17fb7e51f

Time (s): cpu = 00:02:03 ; elapsed = 00:02:51 . Memory (MB): peak = 6286.863 ; gain = 388.289

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.282  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2e3f41cae

Time (s): cpu = 00:02:08 ; elapsed = 00:02:56 . Memory (MB): peak = 6286.863 ; gain = 388.289
Phase 4 Rip-up And Reroute | Checksum: 2e3f41cae

Time (s): cpu = 00:02:08 ; elapsed = 00:02:56 . Memory (MB): peak = 6286.863 ; gain = 388.289

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 27bfef853

Time (s): cpu = 00:02:11 ; elapsed = 00:03:07 . Memory (MB): peak = 6286.863 ; gain = 388.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.282  | TNS=0.000  | WHS=0.008  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 29e57c5d5

Time (s): cpu = 00:02:17 ; elapsed = 00:03:15 . Memory (MB): peak = 6286.863 ; gain = 388.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.282  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2be3facd2

Time (s): cpu = 00:02:17 ; elapsed = 00:03:15 . Memory (MB): peak = 6286.863 ; gain = 388.289

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2be3facd2

Time (s): cpu = 00:02:17 ; elapsed = 00:03:15 . Memory (MB): peak = 6286.863 ; gain = 388.289
Phase 5 Delay and Skew Optimization | Checksum: 2be3facd2

Time (s): cpu = 00:02:17 ; elapsed = 00:03:15 . Memory (MB): peak = 6286.863 ; gain = 388.289

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c814e469

Time (s): cpu = 00:02:23 ; elapsed = 00:03:22 . Memory (MB): peak = 6286.863 ; gain = 388.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.282  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28b27598e

Time (s): cpu = 00:02:23 ; elapsed = 00:03:22 . Memory (MB): peak = 6286.863 ; gain = 388.289
Phase 6 Post Hold Fix | Checksum: 28b27598e

Time (s): cpu = 00:02:24 ; elapsed = 00:03:23 . Memory (MB): peak = 6286.863 ; gain = 388.289

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.52683 %
  Global Horizontal Routing Utilization  = 5.89573 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 28b27598e

Time (s): cpu = 00:02:24 ; elapsed = 00:03:23 . Memory (MB): peak = 6286.863 ; gain = 388.289

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 28b27598e

Time (s): cpu = 00:02:24 ; elapsed = 00:03:23 . Memory (MB): peak = 6286.863 ; gain = 388.289

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y10/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y11/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y18/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE4_CHANNEL_X0Y8/SOUTHREFCLK1
Phase 9 Depositing Routes | Checksum: 28b27598e

Time (s): cpu = 00:02:28 ; elapsed = 00:03:27 . Memory (MB): peak = 6286.863 ; gain = 388.289

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 28b27598e

Time (s): cpu = 00:02:28 ; elapsed = 00:03:28 . Memory (MB): peak = 6286.863 ; gain = 388.289

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.282  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 28b27598e

Time (s): cpu = 00:02:30 ; elapsed = 00:03:31 . Memory (MB): peak = 6286.863 ; gain = 388.289
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: eee903a1

Time (s): cpu = 00:02:33 ; elapsed = 00:03:34 . Memory (MB): peak = 6286.863 ; gain = 388.289
Ending Routing Task | Checksum: eee903a1

Time (s): cpu = 00:02:34 ; elapsed = 00:03:36 . Memory (MB): peak = 6286.863 ; gain = 388.289

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
205 Infos, 247 Warnings, 48 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:44 ; elapsed = 00:03:42 . Memory (MB): peak = 6286.863 ; gain = 388.289
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed_1.rpt -pb top_drc_routed_1.pb -rpx top_drc_routed_1.rpx
Command: report_drc -file top_drc_routed_1.rpt -pb top_drc_routed_1.pb -rpx top_drc_routed_1.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/impl_1/top_drc_routed_1.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 6286.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 6286.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_power_routed_1.rpt -pb top_power_summary_routed_1.pb -rpx top_power_routed_1.rpx
Command: report_power -file top_power_routed_1.rpt -pb top_power_summary_routed_1.pb -rpx top_power_routed_1.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
215 Infos, 248 Warnings, 48 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 6286.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed_1.rpt -pb top_timing_summary_routed_1.pb -rpx top_timing_summary_routed_1.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6286.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 6286.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 6286.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.297 . Memory (MB): peak = 6286.863 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6286.863 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6286.863 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 6286.863 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 6286.863 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 6286.863 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 6286.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 6286.863 ; gain = 0.000
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/C2C2B/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/C2C2B>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/C2C2B/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/C2C2B>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/C2C2B/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/C2C2B>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/C2C2B/inst/axi_lite_master_gen.axi_chip2chip_lite_master_inst/axi_chip2chip_lite_master_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/C2C2B/inst/axi_lite_master_gen.axi_chip2chip_lite_master_inst/axi_chip2chip_lite_master_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/C2C2B/inst/axi_lite_master_gen.axi_chip2chip_lite_master_inst/axi_chip2chip_lite_master_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/C2C2B/inst/axi_lite_master_gen.axi_chip2chip_lite_master_inst/axi_chip2chip_lite_master_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/C2C2/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/C2C2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/C2C2/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/C2C2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/C2C2/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/C2C2/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/C2C2/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/C2C2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/C2C2/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/C2C2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/C2C2/inst/axi_lite_master_gen.axi_chip2chip_lite_master_inst/axi_chip2chip_lite_master_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/C2C2/inst/axi_lite_master_gen.axi_chip2chip_lite_master_inst/axi_chip2chip_lite_master_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/C2C1B/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/C2C1B>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/C2C1B/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/C2C1B>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/C2C1B/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/C2C1B>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/C2C1B/inst/axi_lite_master_gen.axi_chip2chip_lite_master_inst/axi_chip2chip_lite_master_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/C2C1B/inst/axi_lite_master_gen.axi_chip2chip_lite_master_inst/axi_chip2chip_lite_master_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/C2C1B/inst/axi_lite_master_gen.axi_chip2chip_lite_master_inst/axi_chip2chip_lite_master_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/C2C1B/inst/axi_lite_master_gen.axi_chip2chip_lite_master_inst/axi_chip2chip_lite_master_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/C2C1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/C2C1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/C2C1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/C2C1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/C2C1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/C2C1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/C2C1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/C2C1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zynq_bd_wrapper_1/zynq_bd_i/C2C1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_bd_wrapper_1/zynq_bd_i/C2C1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/C2C1/inst/axi_lite_master_gen.axi_chip2chip_lite_master_inst/axi_chip2chip_lite_master_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/C2C1/inst/axi_lite_master_gen.axi_chip2chip_lite_master_inst/axi_chip2chip_lite_master_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/AXI_MON/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/AXI_MON/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_bd_wrapper_1/zynq_bd_i/AXI_MON/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_bd_wrapper_1/zynq_bd_i/AXI_MON/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_CM_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_CM_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 174 net(s) have no routable loads. The problem bus(es) and/or net(s) are zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/daddr_C_master_reg2[7:0], zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/daddr_C_master_reg[7:0], zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/daddr_C_slave0_reg2[7:0], zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/daddr_C_slave0_reg[7:0], zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/daddr_C_slave1_reg2[7:0], zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/daddr_C_slave1_reg[7:0], zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/di_C_master_reg2[15:0], zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/di_C_master_reg[15:0], zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/di_C_slave0_reg2[15:0], zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/di_C_slave0_reg[15:0], zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/di_C_slave1_reg2[15:0], zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/di_C_slave1_reg[15:0], zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/dwe_C_master_reg, zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/dwe_C_master_reg2, zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/dwe_C_slave0_reg... and (the first 15 of 26 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 6559.941 ; gain = 273.078
INFO: [Common 17-206] Exiting Vivado at Tue Jul 16 12:57:05 2024...
