package accel
object api {
  
// ArgIns
  val M_arg = 0
  val K_arg = 2
  val N_arg = 1
  
// DRAM Ptrs:
  val A_ptr = 3
  val B_ptr = 4
  val C_ptr = 5
  
// ArgIOs
  
// ArgOuts
  
// Instrumentation Counters
  val numCtrls = 55
  val X810_instrctr = 0
  val X1704_instrctr = 1
  val X921_instrctr = 2
  val X1703_instrctr = 3
  val X932_instrctr = 4
  val X1002_instrctr = 5
  val X964_instrctr = 6
  val X1001_instrctr = 7
  val X981_instrctr = 8
  val X1000_instrctr = 9
  val X1812_instrctr = 10
  val X1016_instrctr = 11
  val X1811_instrctr = 12
  val X1087_instrctr = 13
  val X1049_instrctr = 14
  val X1086_instrctr = 15
  val X1066_instrctr = 16
  val X1085_instrctr = 17
  val X1158_instrctr = 18
  val X1117_instrctr = 19
  val X1157_instrctr = 20
  val X1134_instrctr = 21
  val X1156_instrctr = 22
  val X1638_instrctr = 23
  val X1637_instrctr = 24
  val X1294_instrctr = 25
  val X1293_instrctr = 26
  val X1223_instrctr = 27
  val X1246_instrctr = 28
  val X1269_instrctr = 29
  val X1292_instrctr = 30
  val X1408_instrctr = 31
  val X1407_instrctr = 32
  val X1337_instrctr = 33
  val X1360_instrctr = 34
  val X1383_instrctr = 35
  val X1406_instrctr = 36
  val X1522_instrctr = 37
  val X1521_instrctr = 38
  val X1451_instrctr = 39
  val X1474_instrctr = 40
  val X1497_instrctr = 41
  val X1520_instrctr = 42
  val X1636_instrctr = 43
  val X1635_instrctr = 44
  val X1565_instrctr = 45
  val X1588_instrctr = 46
  val X1611_instrctr = 47
  val X1634_instrctr = 48
  val X1701_instrctr = 49
  val X1700_instrctr = 50
  val X1695_instrctr = 51
  val X1672_instrctr = 52
  val X1694_instrctr = 53
  val X1699_instrctr = 54
  val X810_cycles_arg = 0
  val X810_iters_arg = 1
  val X1704_cycles_arg = 2
  val X1704_iters_arg = 3
  val X921_cycles_arg = 4
  val X921_iters_arg = 5
  val X1703_cycles_arg = 6
  val X1703_iters_arg = 7
  val X932_cycles_arg = 8
  val X932_iters_arg = 9
  val X1002_cycles_arg = 10
  val X1002_iters_arg = 11
  val X964_cycles_arg = 12
  val X964_iters_arg = 13
  val X964_stalled_arg = 14
  val X964_idle_arg = 15
  val X1001_cycles_arg = 16
  val X1001_iters_arg = 17
  val X981_cycles_arg = 18
  val X981_iters_arg = 19
  val X981_stalled_arg = 20
  val X981_idle_arg = 21
  val X1000_cycles_arg = 22
  val X1000_iters_arg = 23
  val X1000_stalled_arg = 24
  val X1000_idle_arg = 25
  val X1812_cycles_arg = 26
  val X1812_iters_arg = 27
  val X1016_cycles_arg = 28
  val X1016_iters_arg = 29
  val X1811_cycles_arg = 30
  val X1811_iters_arg = 31
  val X1087_cycles_arg = 32
  val X1087_iters_arg = 33
  val X1049_cycles_arg = 34
  val X1049_iters_arg = 35
  val X1049_stalled_arg = 36
  val X1049_idle_arg = 37
  val X1086_cycles_arg = 38
  val X1086_iters_arg = 39
  val X1066_cycles_arg = 40
  val X1066_iters_arg = 41
  val X1066_stalled_arg = 42
  val X1066_idle_arg = 43
  val X1085_cycles_arg = 44
  val X1085_iters_arg = 45
  val X1085_stalled_arg = 46
  val X1085_idle_arg = 47
  val X1158_cycles_arg = 48
  val X1158_iters_arg = 49
  val X1117_cycles_arg = 50
  val X1117_iters_arg = 51
  val X1117_stalled_arg = 52
  val X1117_idle_arg = 53
  val X1157_cycles_arg = 54
  val X1157_iters_arg = 55
  val X1134_cycles_arg = 56
  val X1134_iters_arg = 57
  val X1134_stalled_arg = 58
  val X1134_idle_arg = 59
  val X1156_cycles_arg = 60
  val X1156_iters_arg = 61
  val X1156_stalled_arg = 62
  val X1156_idle_arg = 63
  val X1638_cycles_arg = 64
  val X1638_iters_arg = 65
  val X1637_cycles_arg = 66
  val X1637_iters_arg = 67
  val X1294_cycles_arg = 68
  val X1294_iters_arg = 69
  val X1293_cycles_arg = 70
  val X1293_iters_arg = 71
  val X1223_cycles_arg = 72
  val X1223_iters_arg = 73
  val X1246_cycles_arg = 74
  val X1246_iters_arg = 75
  val X1269_cycles_arg = 76
  val X1269_iters_arg = 77
  val X1292_cycles_arg = 78
  val X1292_iters_arg = 79
  val X1408_cycles_arg = 80
  val X1408_iters_arg = 81
  val X1407_cycles_arg = 82
  val X1407_iters_arg = 83
  val X1337_cycles_arg = 84
  val X1337_iters_arg = 85
  val X1360_cycles_arg = 86
  val X1360_iters_arg = 87
  val X1383_cycles_arg = 88
  val X1383_iters_arg = 89
  val X1406_cycles_arg = 90
  val X1406_iters_arg = 91
  val X1522_cycles_arg = 92
  val X1522_iters_arg = 93
  val X1521_cycles_arg = 94
  val X1521_iters_arg = 95
  val X1451_cycles_arg = 96
  val X1451_iters_arg = 97
  val X1474_cycles_arg = 98
  val X1474_iters_arg = 99
  val X1497_cycles_arg = 100
  val X1497_iters_arg = 101
  val X1520_cycles_arg = 102
  val X1520_iters_arg = 103
  val X1636_cycles_arg = 104
  val X1636_iters_arg = 105
  val X1635_cycles_arg = 106
  val X1635_iters_arg = 107
  val X1565_cycles_arg = 108
  val X1565_iters_arg = 109
  val X1588_cycles_arg = 110
  val X1588_iters_arg = 111
  val X1611_cycles_arg = 112
  val X1611_iters_arg = 113
  val X1634_cycles_arg = 114
  val X1634_iters_arg = 115
  val X1701_cycles_arg = 116
  val X1701_iters_arg = 117
  val X1700_cycles_arg = 118
  val X1700_iters_arg = 119
  val X1695_cycles_arg = 120
  val X1695_iters_arg = 121
  val X1672_cycles_arg = 122
  val X1672_iters_arg = 123
  val X1672_stalled_arg = 124
  val X1672_idle_arg = 125
  val X1694_cycles_arg = 126
  val X1694_iters_arg = 127
  val X1694_stalled_arg = 128
  val X1694_idle_arg = 129
  val X1699_cycles_arg = 130
  val X1699_iters_arg = 131
  val X1699_stalled_arg = 132
  val X1699_idle_arg = 133
  val numArgOuts_breakpts = 1
}
