// Seed: 3009769157
module module_0 #(
    parameter id_3 = 32'd34
) (
    id_1,
    id_2
);
  output wire id_2;
  output logic [7:0] id_1;
  wire _id_3;
  wire [-1 : -1] id_4;
  logic id_5;
  logic [-1 'b0 : ~  id_3] id_6;
endmodule
module module_1 #(
    parameter id_5 = 32'd5
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout logic [7:0] id_12;
  input wire id_11;
  input wire id_10;
  output logic [7:0] id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire _id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_14;
  module_0 modCall_1 (
      id_12,
      id_4
  );
  assign id_9[1] = ~id_12[id_5];
  wire id_15, id_16, id_17;
  parameter id_18 = -1;
endmodule
