Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Feb 06 13:24:26 2017
| Host         : ECE402-F6M8KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file nexys4DDR_control_sets_placed.rpt
| Design       : nexys4DDR
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             162 |           41 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+----------------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------+---------------+----------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | U_DBN_L/E[0]  | U_DBN_U/SR[0]                    |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG |               |                                  |                4 |              6 |
|  CLK100MHZ_IBUF_BUFG |               | U_DBN_C/button_state_next1       |                6 |             27 |
|  CLK100MHZ_IBUF_BUFG |               | U_DBN_L/count_reg[26]_i_1__1_n_0 |                8 |             27 |
|  CLK100MHZ_IBUF_BUFG |               | U_DBN_R/count_reg[26]_i_1__0_n_0 |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG |               | U_DBN_U/count_reg[26]_i_1__2_n_0 |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG |               | BTNU_IBUF                        |               13 |             54 |
+----------------------+---------------+----------------------------------+------------------+----------------+


