Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 20 23:23:16 2023
| Host         : DESKTOP-OTSQRGJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sistema_control_sets_placed.rpt
| Design       : sistema
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            6 |
|      4 |            1 |
|      6 |            1 |
|     10 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           17 |
| No           | No                    | Yes                    |             127 |           38 |
| No           | Yes                   | No                     |              68 |           25 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              96 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------+-------------------------------------------+------------------+----------------+
|                    Clock Signal                    |           Enable Signal          |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------------------------------------+----------------------------------+-------------------------------------------+------------------+----------------+
|  gestor_lectura_inst/READ_FIFO_reg_i_1_n_3         |                                  |                                           |                1 |              1 |
|  gestor_lectura_inst/START_reg_i_1_n_3             |                                  |                                           |                1 |              1 |
|  motor_stepper_inst/FINISHED_reg_i_1_n_3           |                                  |                                           |                1 |              1 |
|  gestor_lectura_inst/FSM_onehot_actual_reg_n_3_[2] |                                  |                                           |                2 |              2 |
|  motor_stepper_inst/FSM_onehot_actual_reg_n_3_[1]  |                                  |                                           |                2 |              2 |
|  CLK_IBUF_BUFG                                     |                                  |                                           |                2 |              2 |
|  n_0_36_BUFG                                       |                                  |                                           |                1 |              2 |
|  debouncing_inst1/futuro_reg[1]_i_2_n_3            |                                  | debouncing_inst1/futuro_reg[1]_i_3_n_3    |                1 |              2 |
|  debouncing_inst2/futuro_reg[1]_i_2__0_n_3         |                                  | debouncing_inst2/futuro_reg[1]_i_3__0_n_3 |                2 |              2 |
|  gestor_lectura_inst/futuro                        |                                  |                                           |                1 |              4 |
|  motor_stepper_inst/contador_futuro_reg[5]_i_2_n_3 |                                  |                                           |                3 |              6 |
|  motor_stepper_inst/futuro                         |                                  |                                           |                3 |             10 |
|  divisor_frecuencia_inst/contador_reg[0]_0         |                                  | BUTTON_RESET_IBUF                         |                5 |             16 |
|  CLK_IBUF_BUFG                                     | gestor_lectura_inst/READ_FIFO    | BUTTON_RESET_IBUF                         |               12 |             32 |
|  CLK_IBUF_BUFG                                     | n_0_36_BUFG                      | BUTTON_RESET_IBUF                         |                9 |             32 |
|  CLK_IBUF_BUFG                                     | gestor_escritura_inst/FIFO_COUNT | BUTTON_RESET_IBUF                         |                8 |             32 |
|  n_1_38_BUFG                                       |                                  | debouncing_inst2/futuro_reg[1]_i_3__0_n_3 |               11 |             32 |
|  n_2_37_BUFG                                       |                                  | debouncing_inst1/futuro_reg[1]_i_3_n_3    |               11 |             32 |
|  CLK_IBUF_BUFG                                     |                                  | BUTTON_RESET_IBUF                         |               33 |            111 |
+----------------------------------------------------+----------------------------------+-------------------------------------------+------------------+----------------+


