# VERILOG_combinational
This contains basic combinational designs coded in Verilog

adder_sub.v contains :
Half Adder
Full Adder (Behavioral)
Full Adder using Half Adders
Half Subtractor
Full Subtractor (Behavioral)
4-bit Binary Adder-Subtractor
100-bit Binary Adder
32-bit Adder using Two 16-bit Adders
32-bit Adder using two 16-bit Adders (each with 1-bit Adders)
Carry Select Adder
