module DeMux1to2(a,sel,y1,y2);
input [7:0] a;
input sel;
output reg [7:0] y1,y2;
always @(sel or a)
begin 
if(sel==0)
begin 
y1<=a;
end 
else 
begin 
y2<=a;
end
end 
endmodule 