// Seed: 1721914756
module module_0 #(
    parameter id_3 = 32'd41
) (
    input uwire id_0,
    input supply0 id_1,
    output supply0 id_2,
    output tri _id_3,
    output supply1 id_4
);
  logic [-1  &  1 : id_3] id_6;
endmodule
module module_1 #(
    parameter id_6 = 32'd67
) (
    input  wand id_0,
    output wire id_1,
    input  tri0 id_2
);
  wire id_4;
  ;
  uwire id_5;
  parameter id_6 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_6,
      id_1
  );
  assign modCall_1._id_3 = 0;
  logic [7:0] id_7;
  wire id_8;
  wire id_9;
  assign id_5 = 1'd0 == id_7[id_6];
endmodule
