/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [38:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [33:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [26:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~(celloutsig_0_12z & celloutsig_0_9z);
  assign celloutsig_1_5z = ~(in_data[170] & celloutsig_1_0z);
  assign celloutsig_1_8z = ~(celloutsig_1_1z[6] | celloutsig_1_0z);
  assign celloutsig_0_3z = in_data[14] | in_data[9];
  assign celloutsig_1_12z = celloutsig_1_11z | in_data[172];
  assign celloutsig_0_13z = celloutsig_0_10z | celloutsig_0_6z;
  assign celloutsig_0_14z = celloutsig_0_0z | celloutsig_0_13z;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 7'h00;
    else _00_ <= { in_data[10:7], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_14z = { celloutsig_1_1z[10:7], celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_5z } || { celloutsig_1_10z[19:15], celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_1z[10:5], celloutsig_1_6z, celloutsig_1_7z } || { celloutsig_1_3z[14:3], celloutsig_1_13z };
  assign celloutsig_0_6z = _00_[4:1] || _00_[4:1];
  assign celloutsig_0_1z = { in_data[62:59], celloutsig_0_0z, celloutsig_0_0z } || in_data[72:67];
  assign celloutsig_1_4z = in_data[134:132] || celloutsig_1_1z[14:12];
  assign celloutsig_1_9z = celloutsig_1_1z[14:1] || { in_data[102:96], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_6z } < { celloutsig_1_7z[2:0], celloutsig_1_15z };
  assign celloutsig_0_8z = celloutsig_0_7z[7:2] < { celloutsig_0_7z[8:6], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_8z } < { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_10z } < { in_data[35:24], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_19z, _00_, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_1_11z = celloutsig_1_10z[24:9] < { celloutsig_1_1z[10:4], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_17z = ~ { celloutsig_0_7z[5:0], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_20z = ~ { celloutsig_0_7z[6:5], celloutsig_0_10z };
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_12z } | { celloutsig_1_3z[9:3], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_7z = { in_data[57:49], celloutsig_0_3z } | { in_data[56:48], celloutsig_0_3z };
  assign celloutsig_1_1z = { in_data[126:115], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } | { in_data[160:147], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[143:133], celloutsig_1_1z, celloutsig_1_2z } | { in_data[143:118], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_1z[8:4], celloutsig_1_5z } | celloutsig_1_3z[8:3];
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z } | { celloutsig_1_1z[3], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_15z = & { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_7z[2] };
  assign celloutsig_0_5z = & in_data[53:41];
  assign celloutsig_0_9z = & { _00_[3:0], celloutsig_0_3z };
  assign celloutsig_0_12z = & _00_[4:2];
  assign celloutsig_1_0z = & in_data[118:111];
  assign celloutsig_0_2z = & { celloutsig_0_1z, in_data[44:39] };
  assign celloutsig_1_13z = celloutsig_1_4z & celloutsig_1_7z[2];
  assign celloutsig_0_18z = celloutsig_0_12z & celloutsig_0_5z;
  assign celloutsig_0_10z = ^ { in_data[8:7], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, _00_, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, _00_, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_15z = ^ { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_6z = ^ in_data[135:119];
  assign celloutsig_0_0z = ~((in_data[74] & in_data[44]) | in_data[40]);
  assign celloutsig_0_19z = ~((celloutsig_0_18z & in_data[60]) | celloutsig_0_17z[8]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[2] & celloutsig_1_1z[9]) | celloutsig_1_1z[0]);
  assign { celloutsig_0_22z[1], out_data[28:26], out_data[24], out_data[22:12], out_data[25], celloutsig_0_22z[3], out_data[11], celloutsig_0_22z[38:36], out_data[31:29], celloutsig_0_22z[0] } = ~ { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_11z, _00_[6:1], celloutsig_0_2z };
  assign { celloutsig_0_22z[35:4], celloutsig_0_22z[2] } = { out_data[31:24], out_data[25], out_data[22:11], out_data[22:12], celloutsig_0_22z[3] };
  assign { out_data[128], out_data[104:96], out_data[32], out_data[23], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, out_data[25], out_data[22:12] };
endmodule
