// Seed: 1261005273
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wire id_3
    , id_11,
    output supply0 id_4,
    output tri1 id_5,
    input wand id_6,
    input wor id_7,
    output supply0 id_8,
    input wire id_9
);
  wire id_12;
  wor  id_13 = 1;
  wire id_14;
  assign id_11 = id_14;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    output wire id_4,
    input tri1 id_5,
    output wire id_6,
    output tri1 id_7,
    input wire id_8,
    input wand id_9,
    input tri1 id_10,
    input wor id_11,
    output logic id_12,
    input tri id_13,
    output supply1 id_14,
    input tri1 id_15,
    input wand id_16,
    output tri id_17,
    input wand id_18,
    output supply0 id_19,
    output uwire id_20,
    input uwire id_21,
    input uwire id_22,
    output wire id_23,
    output uwire id_24,
    input uwire id_25,
    output tri id_26,
    output wire id_27,
    inout wand id_28,
    output wand id_29,
    input uwire id_30,
    output wand id_31,
    input logic id_32,
    output tri0 id_33
);
  id_35(
      .id_0(1),
      .id_1(1 ^ 1),
      .id_2(~id_19),
      .id_3(1),
      .id_4(id_26),
      .id_5(1),
      .id_6(id_18),
      .id_7(1),
      .id_8(id_25)
  );
  assign id_4 = 1;
  module_0(
      id_18, id_27, id_2, id_22, id_24, id_24, id_9, id_15, id_4, id_9
  );
  always @(negedge 1) begin
    id_12 <= id_32;
  end
endmodule
