<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>PCMPEQQ — Compare Packed Qword Data for Equal</title>
</head>
<body>
<h1 id="pcmpeqq---compare-packed-qword-data-for-equal">PCMPEQQ — Compare Packed Qword Data for Equal</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32 bit Mode Support</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>66 0F 38 29 /r PCMPEQQ xmm1, xmm2/m128</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE4_1</td>
	<td>Compare packed qwords in xmm2/m128 and xmm1 for equality.</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F38.WIG 29 /r VPCMPEQQ xmm1, xmm2, xmm3/m128</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Compare packed quadwords in xmm3/m128and xmm2 for equality.</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F38.WIG 29 /r VPCMPEQQ ymm1, ymm2, ymm3 /m256</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Compare packed quadwords in ymm3/m256and ymm2 for equality.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>RVM</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Performs an SIMD compare for equality of the packed quadwords in the destination operand (first operand) and the</p>
<table>
<tr>
	<td>source operand (second operand). nation is set to all 1s; otherwise, it is set to 0s. 128-bit Legacy SSE version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. VEX.128 encoded version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM register are zeroed. VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. Note: VEX.L must be 0, otherwise the instruction will #UD.</td>
	<td>If a pair of data elements is equal, the corresponding data element in the desti-</td>
</tr>
</table>
<h2 id="operation">Operation</h2>
<pre>IF (DEST[63:0] = SRC[63:0])
  THEN DEST[63:0] ← FFFFFFFFFFFFFFFFH;
  ELSE DEST[63:0] ← 0; FI;
IF (DEST[127:64] = SRC[127:64])
  THEN DEST[127:64] ← FFFFFFFFFFFFFFFFH;
  ELSE DEST[127:64] ← 0; FI;
VPCMPEQQ (VEX.128 encoded version)
DEST[127:0] ←COMPARE_QWORDS_EQUAL(SRC1,SRC2)
DEST[VLMAX-1:128] ← 0
VPCMPEQQ (VEX.256 encoded version)
DEST[127:0] ←COMPARE_QWORDS_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[255:128] ←COMPARE_QWORDS_EQUAL(SRC1[255:128],SRC2[255:128])
</pre>
<h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>(V)PCMPEQQ:</td>
	<td>__m128i _mm_cmpeq_epi64(__m128i a, __m128i b);</td>
</tr>
<tr>
	<td>VPCMPEQQ:</td>
	<td>__m256i _mm256_cmpeq_epi64( __m256i a, __m256i b);</td>
</tr>
</table>
<h2 id="flags-affected">Flags Affected</h2>
<p>None.</p>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 4; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.L = 1.</td>
</tr>
</table>
</body>
</html>
