#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Sep 20 19:52:07 2024
# Process ID: 14888
# Current directory: C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11864 C:\Users\Dusan\Desktop\master_sve\GITHAB\DSONG\fir_standby_sparing\fir_filtar.xpr
# Log file: C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/vivado.log
# Journal file: C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 1125.289 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xelab -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.txt_util
Compiling package xil_defaultlib.util_pkg
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.block_ram [\block_ram(width=17)\]
Compiling architecture behavioral of entity xil_defaultlib.mac [\mac(width=17)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_filtar [fir_filtar_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filtar_bram [\fir_filtar_bram(bram_size=1024)...]
Compiling architecture behavioral of entity xil_defaultlib.fir_fault_tolerant [\fir_fault_tolerant(bram_size=10...]
Compiling architecture behavioral of entity xil_defaultlib.fir_tb
Built simulation snapshot fir_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_tb_behav -key {Behavioral:sim_1:Functional:fir_tb} -tclbatch {fir_tb.tcl} -view {C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg
source fir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 1125.289 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1125.289 ; gain = 0.000
run 100 us
Failure: verification done!
Time: 62460 ns  Iteration: 1  Process: /fir_tb/stim_process  File: C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd
$finish called at time : 62460 ns : File "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" Line 161
save_wave_config {C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_fault_tolerant'
ERROR: [VRFC 10-3462] indexed name is not a 'std_logic_vector' [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd:90]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd:63]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_fault_tolerant'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xelab -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 1 elements ; formal 'data_o' expects 17 [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd:90]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fir_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.289 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_fault_tolerant'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xelab -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.txt_util
Compiling package xil_defaultlib.util_pkg
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.block_ram [\block_ram(width=17)\]
Compiling architecture behavioral of entity xil_defaultlib.mac [\mac(width=17)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_filtar [fir_filtar_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filtar_bram [\fir_filtar_bram(bram_size=1024)...]
Compiling architecture behavioral of entity xil_defaultlib.fir_fault_tolerant [\fir_fault_tolerant(bram_size=10...]
Compiling architecture behavioral of entity xil_defaultlib.fir_tb
Built simulation snapshot fir_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1125.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_tb_behav -key {Behavioral:sim_1:Functional:fir_tb} -tclbatch {fir_tb.tcl} -view {C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg
source fir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.289 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1125.289 ; gain = 0.000
run all
Failure: verification done!
Time: 62460 ns  Iteration: 1  Process: /fir_tb/stim_process  File: C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd
$finish called at time : 62460 ns : File "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" Line 161
save_wave_config {C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xelab -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.txt_util
Compiling package xil_defaultlib.util_pkg
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.block_ram [\block_ram(width=17)\]
Compiling architecture behavioral of entity xil_defaultlib.mac [\mac(width=17)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_filtar [fir_filtar_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filtar_bram [\fir_filtar_bram(bram_size=1024)...]
Compiling architecture behavioral of entity xil_defaultlib.fir_fault_tolerant [\fir_fault_tolerant(bram_size=10...]
Compiling architecture behavioral of entity xil_defaultlib.fir_tb
Built simulation snapshot fir_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1125.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_tb_behav -key {Behavioral:sim_1:Functional:fir_tb} -tclbatch {fir_tb.tcl} -view {C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg
source fir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1125.289 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1125.289 ; gain = 0.000
run all
Failure: verification done!
Time: 62460 ns  Iteration: 1  Process: /fir_tb/stim_process  File: C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd
$finish called at time : 62460 ns : File "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" Line 161
save_wave_config {C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/voter_standby_sparing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter_stanby_sparing'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_fault_tolerant'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xelab -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 170 elements ; formal 'data_o' expects 17 [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd:96]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fir_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.289 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_fault_tolerant'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xelab -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 170 elements ; formal 'data_o' expects 17 [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd:96]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fir_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.289 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_fault_tolerant'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xelab -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 170 elements ; formal 'data_o' expects 17 [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd:92]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fir_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.289 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_fault_tolerant'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xelab -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.txt_util
Compiling package xil_defaultlib.util_pkg
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.block_ram [\block_ram(width=17)\]
Compiling architecture behavioral of entity xil_defaultlib.mac [\mac(width=17)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_filtar [fir_filtar_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filtar_bram [\fir_filtar_bram(bram_size=1024)...]
Compiling architecture behavioral of entity xil_defaultlib.voter_stanby_sparing [\voter_stanby_sparing(pair_of_sp...]
Compiling architecture behavioral of entity xil_defaultlib.fir_fault_tolerant [\fir_fault_tolerant(bram_size=10...]
Compiling architecture behavioral of entity xil_defaultlib.fir_tb
Built simulation snapshot fir_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1125.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_tb_behav -key {Behavioral:sim_1:Functional:fir_tb} -tclbatch {fir_tb.tcl} -view {C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg
source fir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.289 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1125.289 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.406 ; gain = 0.000
run all
Failure: verification done!
Time: 62460 ns  Iteration: 1  Process: /fir_tb/stim_process  File: C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd
$finish called at time : 62460 ns : File "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" Line 161
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1125.520 ; gain = 0.000
run all
Failure: verification done!
Time: 62460 ns  Iteration: 1  Process: /fir_tb/stim_process  File: C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd
$finish called at time : 62460 ns : File "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" Line 161
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.188 ; gain = 0.000
run all
Failure: verification done!
Time: 62460 ns  Iteration: 1  Process: /fir_tb/stim_process  File: C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd
$finish called at time : 62460 ns : File "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" Line 161
save_wave_config {C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_fault_tolerant'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xelab -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 170 elements ; formal 'data_o' expects 17 [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd:92]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fir_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1128.754 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_fault_tolerant'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xelab -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 17 elements ; formal 'voter_i' expects 170 [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd:102]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fir_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1128.754 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_fault_tolerant'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xelab -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 170 elements ; formal 'data_o' expects 17 [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd:92]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fir_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1128.754 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_fault_tolerant'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xelab -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 18 elements ; formal 'data_o' expects 17 [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd:92]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fir_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1128.754 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_fault_tolerant'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
"xelab -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bb4f5cad11e34e0e93356839d4993a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.txt_util
Compiling package xil_defaultlib.util_pkg
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.block_ram [\block_ram(width=17)\]
Compiling architecture behavioral of entity xil_defaultlib.mac [\mac(width=17)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_filtar [fir_filtar_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filtar_bram [\fir_filtar_bram(bram_size=1024)...]
Compiling architecture behavioral of entity xil_defaultlib.voter_stanby_sparing [\voter_stanby_sparing(pair_of_sp...]
Compiling architecture behavioral of entity xil_defaultlib.fir_fault_tolerant [\fir_fault_tolerant(bram_size=10...]
Compiling architecture behavioral of entity xil_defaultlib.fir_tb
Built simulation snapshot fir_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1128.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_tb_behav -key {Behavioral:sim_1:Functional:fir_tb} -tclbatch {fir_tb.tcl} -view {C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg
source fir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1135.207 ; gain = 6.453
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.207 ; gain = 6.453
run all
Failure: verification done!
Time: 62460 ns  Iteration: 1  Process: /fir_tb/stim_process  File: C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd
$finish called at time : 62460 ns : File "C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" Line 161
save_wave_config {C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_standby_sparing/fir_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 20 20:29:40 2024...
