

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Mon Apr 28 18:56:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.362 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type   |
    +---------+---------+----------+----------+-------+--------+----------+
    |   225239|   225285|  6.757 ms|  6.759 ms|  16386|  225282|  dataflow|
    +---------+---------+----------+----------+-------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+------------------------------------------------+
        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval    |                    Pipeline                    |
        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    |  min  |   max  |                      Type                      |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+------------------------------------------------+
        |conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0   |conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s   |    16385|   225281|   0.492 ms|   6.758 ms|  16385|  225281|                                              no|
        |relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0      |relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s      |      901|      901|  27.030 us|  27.030 us|    900|     900|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0    |conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_s    |     3601|    49501|   0.108 ms|   1.485 ms|   3601|   49501|                                              no|
        |relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0      |relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_s      |      170|      170|   5.100 us|   5.100 us|    169|     169|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0    |conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_s    |      677|     8451|  20.310 us|   0.254 ms|    677|    8451|                                              no|
        |relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0     |relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_s     |      122|      122|   3.660 us|   3.660 us|    121|     121|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0        |dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_s        |      192|      193|   5.760 us|   5.790 us|    192|     193|                                              no|
        |linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0  |linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s  |        1|        1|  30.000 ns|  30.000 ns|      1|       1|                                              no|
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |       21|   -|   1071|    604|    -|
|Instance         |        5|  19|  13695|  30976|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|      -|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       26|  19|  14766|  31582|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       26|  21|     35|    151|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+
    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+
    |conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_U0    |conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_5u_config5_s    |        1|   5|  1775|   2514|    0|
    |conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_U0    |conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config8_s    |        1|   6|  1866|   2454|    0|
    |conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0   |conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s   |        1|   1|  1148|   1903|    0|
    |dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_U0        |dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_1u_config12_s        |        2|   7|  8869|  22484|    0|
    |linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0  |linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s  |        0|   0|     3|     44|    0|
    |relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0      |relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s      |        0|   0|    13|    230|    0|
    |relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_U0      |relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config7_s      |        0|   0|    11|    621|    0|
    |relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_U0     |relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_s     |        0|   0|    10|    726|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                    |                                                                        |        5|  19| 13695|  30976|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+-----+----+-----+------+-----+---------+
    |      Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+-----+----+-----+------+-----+---------+
    |layer10_out_U  |        2|  158|   0|    -|   121|   36|     4356|
    |layer12_out_U  |        0|   99|   0|    -|     1|   16|       16|
    |layer2_out_U   |        3|  165|   0|    -|   900|   40|    36000|
    |layer4_out_U   |        1|  165|   0|    -|   900|   12|    10800|
    |layer5_out_U   |        6|  163|   0|    -|   169|   95|    16055|
    |layer7_out_U   |        2|  163|   0|    -|   169|   30|     5070|
    |layer8_out_U   |        7|  158|   0|    -|   121|  114|    13794|
    +---------------+---------+-----+----+-----+------+-----+---------+
    |Total          |       21| 1071|   0|    0|  2381|  343|    86091|
    +---------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|input_1_TDATA       |   in|    8|        axis|       input_1|       pointer|
|input_1_TVALID      |   in|    1|        axis|       input_1|       pointer|
|input_1_TREADY      |  out|    1|        axis|       input_1|       pointer|
|layer13_out_TDATA   |  out|    8|        axis|   layer13_out|       pointer|
|layer13_out_TVALID  |  out|    1|        axis|   layer13_out|       pointer|
|layer13_out_TREADY  |   in|    1|        axis|   layer13_out|       pointer|
|ap_clk              |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|     myproject|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

