
IR_Tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000868c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  08008820  08008820  00009820  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c5c  08008c5c  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008c5c  08008c5c  00009c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c64  08008c64  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c64  08008c64  00009c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c68  08008c68  00009c68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008c6c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1d4  2**0
                  CONTENTS
 10 .bss          0000028c  200001d4  200001d4  0000a1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000460  20000460  0000a1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c14e  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001de5  00000000  00000000  00016352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c98  00000000  00000000  00018138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009ac  00000000  00000000  00018dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023183  00000000  00000000  0001977c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d20f  00000000  00000000  0003c8ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9b06  00000000  00000000  00049b0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00123614  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004a20  00000000  00000000  00123658  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000080  00000000  00000000  00128078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008804 	.word	0x08008804

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08008804 	.word	0x08008804

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_0)
 800102a:	88fb      	ldrh	r3, [r7, #6]
 800102c:	2b01      	cmp	r3, #1
 800102e:	d104      	bne.n	800103a <HAL_GPIO_EXTI_Callback+0x1a>
  {
    pulse_count++; // Increment pulse count on falling edge
 8001030:	4b05      	ldr	r3, [pc, #20]	@ (8001048 <HAL_GPIO_EXTI_Callback+0x28>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	3301      	adds	r3, #1
 8001036:	4a04      	ldr	r2, [pc, #16]	@ (8001048 <HAL_GPIO_EXTI_Callback+0x28>)
 8001038:	6013      	str	r3, [r2, #0]
  }
}
 800103a:	bf00      	nop
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	200002f4 	.word	0x200002f4
 800104c:	00000000 	.word	0x00000000

08001050 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b08a      	sub	sp, #40	@ 0x28
 8001054:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001056:	f000 fd63 	bl	8001b20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800105a:	f000 f8fb 	bl	8001254 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800105e:	f000 fa91 	bl	8001584 <MX_GPIO_Init>
  MX_CAN1_Init();
 8001062:	f000 fa05 	bl	8001470 <MX_CAN1_Init>
  MX_ADC1_Init();
 8001066:	f000 f95f 	bl	8001328 <MX_ADC1_Init>
  MX_TIM6_Init();
 800106a:	f000 fa55 	bl	8001518 <MX_TIM6_Init>
  MX_ADC2_Init();
 800106e:	f000 f9ad 	bl	80013cc <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  /* Start CAN */
  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8001072:	4869      	ldr	r0, [pc, #420]	@ (8001218 <main+0x1c8>)
 8001074:	f001 fbc4 	bl	8002800 <HAL_CAN_Start>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <main+0x32>
  		Error_Handler();
 800107e:	f000 faf9 	bl	8001674 <Error_Handler>
  	}
  HAL_TIM_Base_Start(&htim6);
 8001082:	4866      	ldr	r0, [pc, #408]	@ (800121c <main+0x1cc>)
 8001084:	f002 fed0 	bl	8003e28 <HAL_TIM_Base_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	      pulse_count = 0; // Reset pulse count
 8001088:	4b65      	ldr	r3, [pc, #404]	@ (8001220 <main+0x1d0>)
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
	      HAL_NVIC_EnableIRQ(EXTI0_IRQn); // Enable interrupt
 800108e:	2006      	movs	r0, #6
 8001090:	f002 f81f 	bl	80030d2 <HAL_NVIC_EnableIRQ>
	      HAL_Delay(1000); // Wait for 1 second to count pulses
 8001094:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001098:	f000 fdb4 	bl	8001c04 <HAL_Delay>
	      HAL_NVIC_DisableIRQ(EXTI0_IRQn); // Disable interrupt to avoid race conditions
 800109c:	2006      	movs	r0, #6
 800109e:	f002 f826 	bl	80030ee <HAL_NVIC_DisableIRQ>


	  		HAL_ADC_Start(&hadc1);
 80010a2:	4860      	ldr	r0, [pc, #384]	@ (8001224 <main+0x1d4>)
 80010a4:	f000 fe16 	bl	8001cd4 <HAL_ADC_Start>
	  		if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 80010a8:	2164      	movs	r1, #100	@ 0x64
 80010aa:	485e      	ldr	r0, [pc, #376]	@ (8001224 <main+0x1d4>)
 80010ac:	f000 ff17 	bl	8001ede <HAL_ADC_PollForConversion>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d105      	bne.n	80010c2 <main+0x72>
	  		{
	  			adcValue1 = HAL_ADC_GetValue(&hadc1);
 80010b6:	485b      	ldr	r0, [pc, #364]	@ (8001224 <main+0x1d4>)
 80010b8:	f000 ff9c 	bl	8001ff4 <HAL_ADC_GetValue>
 80010bc:	4603      	mov	r3, r0
 80010be:	4a5a      	ldr	r2, [pc, #360]	@ (8001228 <main+0x1d8>)
 80010c0:	6013      	str	r3, [r2, #0]

	  		}
	  		HAL_ADC_Stop(&hadc1);
 80010c2:	4858      	ldr	r0, [pc, #352]	@ (8001224 <main+0x1d4>)
 80010c4:	f000 fed8 	bl	8001e78 <HAL_ADC_Stop>
	  		HAL_ADC_Start(&hadc2);
 80010c8:	4858      	ldr	r0, [pc, #352]	@ (800122c <main+0x1dc>)
 80010ca:	f000 fe03 	bl	8001cd4 <HAL_ADC_Start>
	  			  		if (HAL_ADC_PollForConversion(&hadc2, 100) == HAL_OK)
 80010ce:	2164      	movs	r1, #100	@ 0x64
 80010d0:	4856      	ldr	r0, [pc, #344]	@ (800122c <main+0x1dc>)
 80010d2:	f000 ff04 	bl	8001ede <HAL_ADC_PollForConversion>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d105      	bne.n	80010e8 <main+0x98>
	  			  		{
	  			  			adcValue2 = HAL_ADC_GetValue(&hadc2);
 80010dc:	4853      	ldr	r0, [pc, #332]	@ (800122c <main+0x1dc>)
 80010de:	f000 ff89 	bl	8001ff4 <HAL_ADC_GetValue>
 80010e2:	4603      	mov	r3, r0
 80010e4:	4a52      	ldr	r2, [pc, #328]	@ (8001230 <main+0x1e0>)
 80010e6:	6013      	str	r3, [r2, #0]

	  			  		}
	  			  		HAL_ADC_Stop(&hadc2);
 80010e8:	4850      	ldr	r0, [pc, #320]	@ (800122c <main+0x1dc>)
 80010ea:	f000 fec5 	bl	8001e78 <HAL_ADC_Stop>

	  		LevelPercent = (adcValue2 / 4095.0f)*100.0f;
 80010ee:	4b50      	ldr	r3, [pc, #320]	@ (8001230 <main+0x1e0>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	ee07 3a90 	vmov	s15, r3
 80010f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010fa:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8001234 <main+0x1e4>
 80010fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001102:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8001238 <main+0x1e8>
 8001106:	ee67 7a87 	vmul.f32	s15, s15, s14
 800110a:	4b4c      	ldr	r3, [pc, #304]	@ (800123c <main+0x1ec>)
 800110c:	edc3 7a00 	vstr	s15, [r3]
	  		tempC =(adcValue1 * 3.3 / 4095)*10;
 8001110:	4b45      	ldr	r3, [pc, #276]	@ (8001228 <main+0x1d8>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff f9f5 	bl	8000504 <__aeabi_ui2d>
 800111a:	a33b      	add	r3, pc, #236	@ (adr r3, 8001208 <main+0x1b8>)
 800111c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001120:	f7ff fa6a 	bl	80005f8 <__aeabi_dmul>
 8001124:	4602      	mov	r2, r0
 8001126:	460b      	mov	r3, r1
 8001128:	4610      	mov	r0, r2
 800112a:	4619      	mov	r1, r3
 800112c:	a338      	add	r3, pc, #224	@ (adr r3, 8001210 <main+0x1c0>)
 800112e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001132:	f7ff fb8b 	bl	800084c <__aeabi_ddiv>
 8001136:	4602      	mov	r2, r0
 8001138:	460b      	mov	r3, r1
 800113a:	4610      	mov	r0, r2
 800113c:	4619      	mov	r1, r3
 800113e:	f04f 0200 	mov.w	r2, #0
 8001142:	4b3f      	ldr	r3, [pc, #252]	@ (8001240 <main+0x1f0>)
 8001144:	f7ff fa58 	bl	80005f8 <__aeabi_dmul>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	4610      	mov	r0, r2
 800114e:	4619      	mov	r1, r3
 8001150:	f7ff fd4a 	bl	8000be8 <__aeabi_d2f>
 8001154:	4603      	mov	r3, r0
 8001156:	4a3b      	ldr	r2, [pc, #236]	@ (8001244 <main+0x1f4>)
 8001158:	6013      	str	r3, [r2, #0]
	  		rpm = (pulse_count * 1) / PULSES_PER_REVOLUTION;
 800115a:	4b31      	ldr	r3, [pc, #196]	@ (8001220 <main+0x1d0>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	b29a      	uxth	r2, r3
 8001160:	4b39      	ldr	r3, [pc, #228]	@ (8001248 <main+0x1f8>)
 8001162:	801a      	strh	r2, [r3, #0]

	  		uint8_t Temperature = (uint8_t)tempC;
 8001164:	4b37      	ldr	r3, [pc, #220]	@ (8001244 <main+0x1f4>)
 8001166:	edd3 7a00 	vldr	s15, [r3]
 800116a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800116e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001172:	793b      	ldrb	r3, [r7, #4]
 8001174:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	  		CAN_TxHeaderTypeDef TxHeader;
	  		uint8_t TxData[4];
	  		TxHeader.StdId = 0x321;
 8001178:	f240 3321 	movw	r3, #801	@ 0x321
 800117c:	60fb      	str	r3, [r7, #12]
	  		TxHeader.ExtId = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
	  		TxHeader.IDE = CAN_ID_STD;
 8001182:	2300      	movs	r3, #0
 8001184:	617b      	str	r3, [r7, #20]
	  		TxHeader.RTR = CAN_RTR_DATA;
 8001186:	2300      	movs	r3, #0
 8001188:	61bb      	str	r3, [r7, #24]
	  		TxHeader.DLC = 4;
 800118a:	2304      	movs	r3, #4
 800118c:	61fb      	str	r3, [r7, #28]
	  		TxHeader.TransmitGlobalTime = DISABLE;
 800118e:	2300      	movs	r3, #0
 8001190:	f887 3020 	strb.w	r3, [r7, #32]

	  		TxData[0] = Temperature;
 8001194:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001198:	723b      	strb	r3, [r7, #8]
	  		TxData[1] = LevelPercent;
 800119a:	4b28      	ldr	r3, [pc, #160]	@ (800123c <main+0x1ec>)
 800119c:	edd3 7a00 	vldr	s15, [r3]
 80011a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011a4:	edc7 7a01 	vstr	s15, [r7, #4]
 80011a8:	793b      	ldrb	r3, [r7, #4]
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	727b      	strb	r3, [r7, #9]
 		    TxData[2] = (rpm >> 8) & 0xFF;
 80011ae:	4b26      	ldr	r3, [pc, #152]	@ (8001248 <main+0x1f8>)
 80011b0:	881b      	ldrh	r3, [r3, #0]
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	0a1b      	lsrs	r3, r3, #8
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	72bb      	strb	r3, [r7, #10]
 		    TxData[3] = rpm & 0xFF;
 80011bc:	4b22      	ldr	r3, [pc, #136]	@ (8001248 <main+0x1f8>)
 80011be:	881b      	ldrh	r3, [r3, #0]
 80011c0:	b29b      	uxth	r3, r3
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	72fb      	strb	r3, [r7, #11]



	  		if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) == HAL_OK)
 80011c6:	f107 0208 	add.w	r2, r7, #8
 80011ca:	f107 010c 	add.w	r1, r7, #12
 80011ce:	4b1f      	ldr	r3, [pc, #124]	@ (800124c <main+0x1fc>)
 80011d0:	4811      	ldr	r0, [pc, #68]	@ (8001218 <main+0x1c8>)
 80011d2:	f001 fb59 	bl	8002888 <HAL_CAN_AddTxMessage>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d10f      	bne.n	80011fc <main+0x1ac>
	  		{
	  			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80011dc:	2201      	movs	r2, #1
 80011de:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011e2:	481b      	ldr	r0, [pc, #108]	@ (8001250 <main+0x200>)
 80011e4:	f002 f93a 	bl	800345c <HAL_GPIO_WritePin>
	  			HAL_Delay(500);
 80011e8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011ec:	f000 fd0a 	bl	8001c04 <HAL_Delay>
	  			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80011f0:	2200      	movs	r2, #0
 80011f2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011f6:	4816      	ldr	r0, [pc, #88]	@ (8001250 <main+0x200>)
 80011f8:	f002 f930 	bl	800345c <HAL_GPIO_WritePin>
	  		}

	  		HAL_Delay(1000);
 80011fc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001200:	f000 fd00 	bl	8001c04 <HAL_Delay>
  {
 8001204:	e740      	b.n	8001088 <main+0x38>
 8001206:	bf00      	nop
 8001208:	66666666 	.word	0x66666666
 800120c:	400a6666 	.word	0x400a6666
 8001210:	00000000 	.word	0x00000000
 8001214:	40affe00 	.word	0x40affe00
 8001218:	20000284 	.word	0x20000284
 800121c:	200002ac 	.word	0x200002ac
 8001220:	200002f4 	.word	0x200002f4
 8001224:	200001f4 	.word	0x200001f4
 8001228:	20000304 	.word	0x20000304
 800122c:	2000023c 	.word	0x2000023c
 8001230:	20000308 	.word	0x20000308
 8001234:	457ff000 	.word	0x457ff000
 8001238:	42c80000 	.word	0x42c80000
 800123c:	20000300 	.word	0x20000300
 8001240:	40240000 	.word	0x40240000
 8001244:	200002fc 	.word	0x200002fc
 8001248:	200002f8 	.word	0x200002f8
 800124c:	200001f0 	.word	0x200001f0
 8001250:	40020c00 	.word	0x40020c00

08001254 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b094      	sub	sp, #80	@ 0x50
 8001258:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800125a:	f107 0320 	add.w	r3, r7, #32
 800125e:	2230      	movs	r2, #48	@ 0x30
 8001260:	2100      	movs	r1, #0
 8001262:	4618      	mov	r0, r3
 8001264:	f003 fef5 	bl	8005052 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001278:	2300      	movs	r3, #0
 800127a:	60bb      	str	r3, [r7, #8]
 800127c:	4b28      	ldr	r3, [pc, #160]	@ (8001320 <SystemClock_Config+0xcc>)
 800127e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001280:	4a27      	ldr	r2, [pc, #156]	@ (8001320 <SystemClock_Config+0xcc>)
 8001282:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001286:	6413      	str	r3, [r2, #64]	@ 0x40
 8001288:	4b25      	ldr	r3, [pc, #148]	@ (8001320 <SystemClock_Config+0xcc>)
 800128a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001294:	2300      	movs	r3, #0
 8001296:	607b      	str	r3, [r7, #4]
 8001298:	4b22      	ldr	r3, [pc, #136]	@ (8001324 <SystemClock_Config+0xd0>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a21      	ldr	r2, [pc, #132]	@ (8001324 <SystemClock_Config+0xd0>)
 800129e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012a2:	6013      	str	r3, [r2, #0]
 80012a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001324 <SystemClock_Config+0xd0>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012ac:	607b      	str	r3, [r7, #4]
 80012ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012b0:	2301      	movs	r3, #1
 80012b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012b8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012ba:	2302      	movs	r3, #2
 80012bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012be:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80012c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80012c4:	2304      	movs	r3, #4
 80012c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80012c8:	2348      	movs	r3, #72	@ 0x48
 80012ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012cc:	2302      	movs	r3, #2
 80012ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80012d0:	2307      	movs	r3, #7
 80012d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d4:	f107 0320 	add.w	r3, r7, #32
 80012d8:	4618      	mov	r0, r3
 80012da:	f002 f8f1 	bl	80034c0 <HAL_RCC_OscConfig>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80012e4:	f000 f9c6 	bl	8001674 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e8:	230f      	movs	r3, #15
 80012ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ec:	2302      	movs	r3, #2
 80012ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001300:	f107 030c 	add.w	r3, r7, #12
 8001304:	2102      	movs	r1, #2
 8001306:	4618      	mov	r0, r3
 8001308:	f002 fb52 	bl	80039b0 <HAL_RCC_ClockConfig>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001312:	f000 f9af 	bl	8001674 <Error_Handler>
  }
}
 8001316:	bf00      	nop
 8001318:	3750      	adds	r7, #80	@ 0x50
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40023800 	.word	0x40023800
 8001324:	40007000 	.word	0x40007000

08001328 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800132e:	463b      	mov	r3, r7
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800133a:	4b21      	ldr	r3, [pc, #132]	@ (80013c0 <MX_ADC1_Init+0x98>)
 800133c:	4a21      	ldr	r2, [pc, #132]	@ (80013c4 <MX_ADC1_Init+0x9c>)
 800133e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001340:	4b1f      	ldr	r3, [pc, #124]	@ (80013c0 <MX_ADC1_Init+0x98>)
 8001342:	2200      	movs	r2, #0
 8001344:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001346:	4b1e      	ldr	r3, [pc, #120]	@ (80013c0 <MX_ADC1_Init+0x98>)
 8001348:	2200      	movs	r2, #0
 800134a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800134c:	4b1c      	ldr	r3, [pc, #112]	@ (80013c0 <MX_ADC1_Init+0x98>)
 800134e:	2200      	movs	r2, #0
 8001350:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001352:	4b1b      	ldr	r3, [pc, #108]	@ (80013c0 <MX_ADC1_Init+0x98>)
 8001354:	2200      	movs	r2, #0
 8001356:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001358:	4b19      	ldr	r3, [pc, #100]	@ (80013c0 <MX_ADC1_Init+0x98>)
 800135a:	2200      	movs	r2, #0
 800135c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001360:	4b17      	ldr	r3, [pc, #92]	@ (80013c0 <MX_ADC1_Init+0x98>)
 8001362:	2200      	movs	r2, #0
 8001364:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001366:	4b16      	ldr	r3, [pc, #88]	@ (80013c0 <MX_ADC1_Init+0x98>)
 8001368:	4a17      	ldr	r2, [pc, #92]	@ (80013c8 <MX_ADC1_Init+0xa0>)
 800136a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800136c:	4b14      	ldr	r3, [pc, #80]	@ (80013c0 <MX_ADC1_Init+0x98>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001372:	4b13      	ldr	r3, [pc, #76]	@ (80013c0 <MX_ADC1_Init+0x98>)
 8001374:	2201      	movs	r2, #1
 8001376:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001378:	4b11      	ldr	r3, [pc, #68]	@ (80013c0 <MX_ADC1_Init+0x98>)
 800137a:	2200      	movs	r2, #0
 800137c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001380:	4b0f      	ldr	r3, [pc, #60]	@ (80013c0 <MX_ADC1_Init+0x98>)
 8001382:	2201      	movs	r2, #1
 8001384:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001386:	480e      	ldr	r0, [pc, #56]	@ (80013c0 <MX_ADC1_Init+0x98>)
 8001388:	f000 fc60 	bl	8001c4c <HAL_ADC_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001392:	f000 f96f 	bl	8001674 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001396:	2301      	movs	r3, #1
 8001398:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800139a:	2301      	movs	r3, #1
 800139c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800139e:	2300      	movs	r3, #0
 80013a0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013a2:	463b      	mov	r3, r7
 80013a4:	4619      	mov	r1, r3
 80013a6:	4806      	ldr	r0, [pc, #24]	@ (80013c0 <MX_ADC1_Init+0x98>)
 80013a8:	f000 fe32 	bl	8002010 <HAL_ADC_ConfigChannel>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80013b2:	f000 f95f 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013b6:	bf00      	nop
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	200001f4 	.word	0x200001f4
 80013c4:	40012000 	.word	0x40012000
 80013c8:	0f000001 	.word	0x0f000001

080013cc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013d2:	463b      	mov	r3, r7
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80013de:	4b21      	ldr	r3, [pc, #132]	@ (8001464 <MX_ADC2_Init+0x98>)
 80013e0:	4a21      	ldr	r2, [pc, #132]	@ (8001468 <MX_ADC2_Init+0x9c>)
 80013e2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001464 <MX_ADC2_Init+0x98>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80013ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001464 <MX_ADC2_Init+0x98>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80013f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001464 <MX_ADC2_Init+0x98>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80013f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001464 <MX_ADC2_Init+0x98>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80013fc:	4b19      	ldr	r3, [pc, #100]	@ (8001464 <MX_ADC2_Init+0x98>)
 80013fe:	2200      	movs	r2, #0
 8001400:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001404:	4b17      	ldr	r3, [pc, #92]	@ (8001464 <MX_ADC2_Init+0x98>)
 8001406:	2200      	movs	r2, #0
 8001408:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800140a:	4b16      	ldr	r3, [pc, #88]	@ (8001464 <MX_ADC2_Init+0x98>)
 800140c:	4a17      	ldr	r2, [pc, #92]	@ (800146c <MX_ADC2_Init+0xa0>)
 800140e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001410:	4b14      	ldr	r3, [pc, #80]	@ (8001464 <MX_ADC2_Init+0x98>)
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001416:	4b13      	ldr	r3, [pc, #76]	@ (8001464 <MX_ADC2_Init+0x98>)
 8001418:	2201      	movs	r2, #1
 800141a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800141c:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <MX_ADC2_Init+0x98>)
 800141e:	2200      	movs	r2, #0
 8001420:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001424:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <MX_ADC2_Init+0x98>)
 8001426:	2201      	movs	r2, #1
 8001428:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800142a:	480e      	ldr	r0, [pc, #56]	@ (8001464 <MX_ADC2_Init+0x98>)
 800142c:	f000 fc0e 	bl	8001c4c <HAL_ADC_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001436:	f000 f91d 	bl	8001674 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800143a:	2304      	movs	r3, #4
 800143c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800143e:	2301      	movs	r3, #1
 8001440:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001442:	2300      	movs	r3, #0
 8001444:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001446:	463b      	mov	r3, r7
 8001448:	4619      	mov	r1, r3
 800144a:	4806      	ldr	r0, [pc, #24]	@ (8001464 <MX_ADC2_Init+0x98>)
 800144c:	f000 fde0 	bl	8002010 <HAL_ADC_ConfigChannel>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001456:	f000 f90d 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800145a:	bf00      	nop
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	2000023c 	.word	0x2000023c
 8001468:	40012100 	.word	0x40012100
 800146c:	0f000001 	.word	0x0f000001

08001470 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b08a      	sub	sp, #40	@ 0x28
 8001474:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001476:	4b26      	ldr	r3, [pc, #152]	@ (8001510 <MX_CAN1_Init+0xa0>)
 8001478:	4a26      	ldr	r2, [pc, #152]	@ (8001514 <MX_CAN1_Init+0xa4>)
 800147a:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 18;
 800147c:	4b24      	ldr	r3, [pc, #144]	@ (8001510 <MX_CAN1_Init+0xa0>)
 800147e:	2212      	movs	r2, #18
 8001480:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001482:	4b23      	ldr	r3, [pc, #140]	@ (8001510 <MX_CAN1_Init+0xa0>)
 8001484:	2200      	movs	r2, #0
 8001486:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001488:	4b21      	ldr	r3, [pc, #132]	@ (8001510 <MX_CAN1_Init+0xa0>)
 800148a:	2200      	movs	r2, #0
 800148c:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800148e:	4b20      	ldr	r3, [pc, #128]	@ (8001510 <MX_CAN1_Init+0xa0>)
 8001490:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001494:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001496:	4b1e      	ldr	r3, [pc, #120]	@ (8001510 <MX_CAN1_Init+0xa0>)
 8001498:	2200      	movs	r2, #0
 800149a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800149c:	4b1c      	ldr	r3, [pc, #112]	@ (8001510 <MX_CAN1_Init+0xa0>)
 800149e:	2200      	movs	r2, #0
 80014a0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80014a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001510 <MX_CAN1_Init+0xa0>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80014a8:	4b19      	ldr	r3, [pc, #100]	@ (8001510 <MX_CAN1_Init+0xa0>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80014ae:	4b18      	ldr	r3, [pc, #96]	@ (8001510 <MX_CAN1_Init+0xa0>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80014b4:	4b16      	ldr	r3, [pc, #88]	@ (8001510 <MX_CAN1_Init+0xa0>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80014ba:	4b15      	ldr	r3, [pc, #84]	@ (8001510 <MX_CAN1_Init+0xa0>)
 80014bc:	2200      	movs	r2, #0
 80014be:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80014c0:	4813      	ldr	r0, [pc, #76]	@ (8001510 <MX_CAN1_Init+0xa0>)
 80014c2:	f000 ffc3 	bl	800244c <HAL_CAN_Init>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80014cc:	f000 f8d2 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
      CAN_FilterTypeDef canFilterConfig;

      canFilterConfig.FilterActivation = ENABLE;
 80014d0:	2301      	movs	r3, #1
 80014d2:	623b      	str	r3, [r7, #32]
      canFilterConfig.FilterBank = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	617b      	str	r3, [r7, #20]
      canFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80014d8:	2300      	movs	r3, #0
 80014da:	613b      	str	r3, [r7, #16]
      canFilterConfig.FilterIdHigh = 0x0000;
 80014dc:	2300      	movs	r3, #0
 80014de:	603b      	str	r3, [r7, #0]
      canFilterConfig.FilterIdLow = 0x0000;
 80014e0:	2300      	movs	r3, #0
 80014e2:	607b      	str	r3, [r7, #4]
      canFilterConfig.FilterMaskIdHigh = 0x0000;
 80014e4:	2300      	movs	r3, #0
 80014e6:	60bb      	str	r3, [r7, #8]
      canFilterConfig.FilterMaskIdLow = 0x0000;
 80014e8:	2300      	movs	r3, #0
 80014ea:	60fb      	str	r3, [r7, #12]
      canFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61bb      	str	r3, [r7, #24]
      canFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80014f0:	2301      	movs	r3, #1
 80014f2:	61fb      	str	r3, [r7, #28]

      if (HAL_CAN_ConfigFilter(&hcan1, &canFilterConfig) != HAL_OK)
 80014f4:	463b      	mov	r3, r7
 80014f6:	4619      	mov	r1, r3
 80014f8:	4805      	ldr	r0, [pc, #20]	@ (8001510 <MX_CAN1_Init+0xa0>)
 80014fa:	f001 f8a3 	bl	8002644 <HAL_CAN_ConfigFilter>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_CAN1_Init+0x98>
      {
          Error_Handler();
 8001504:	f000 f8b6 	bl	8001674 <Error_Handler>
      }
  /* USER CODE END CAN1_Init 2 */

}
 8001508:	bf00      	nop
 800150a:	3728      	adds	r7, #40	@ 0x28
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	20000284 	.word	0x20000284
 8001514:	40006400 	.word	0x40006400

08001518 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800151e:	463b      	mov	r3, r7
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001526:	4b15      	ldr	r3, [pc, #84]	@ (800157c <MX_TIM6_Init+0x64>)
 8001528:	4a15      	ldr	r2, [pc, #84]	@ (8001580 <MX_TIM6_Init+0x68>)
 800152a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72-1;
 800152c:	4b13      	ldr	r3, [pc, #76]	@ (800157c <MX_TIM6_Init+0x64>)
 800152e:	2247      	movs	r2, #71	@ 0x47
 8001530:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001532:	4b12      	ldr	r3, [pc, #72]	@ (800157c <MX_TIM6_Init+0x64>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001538:	4b10      	ldr	r3, [pc, #64]	@ (800157c <MX_TIM6_Init+0x64>)
 800153a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800153e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001540:	4b0e      	ldr	r3, [pc, #56]	@ (800157c <MX_TIM6_Init+0x64>)
 8001542:	2200      	movs	r2, #0
 8001544:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001546:	480d      	ldr	r0, [pc, #52]	@ (800157c <MX_TIM6_Init+0x64>)
 8001548:	f002 fc1e 	bl	8003d88 <HAL_TIM_Base_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001552:	f000 f88f 	bl	8001674 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001556:	2300      	movs	r3, #0
 8001558:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800155e:	463b      	mov	r3, r7
 8001560:	4619      	mov	r1, r3
 8001562:	4806      	ldr	r0, [pc, #24]	@ (800157c <MX_TIM6_Init+0x64>)
 8001564:	f002 fd6e 	bl	8004044 <HAL_TIMEx_MasterConfigSynchronization>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800156e:	f000 f881 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001572:	bf00      	nop
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	200002ac 	.word	0x200002ac
 8001580:	40001000 	.word	0x40001000

08001584 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b08a      	sub	sp, #40	@ 0x28
 8001588:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158a:	f107 0314 	add.w	r3, r7, #20
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]
 8001598:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800159a:	2300      	movs	r3, #0
 800159c:	613b      	str	r3, [r7, #16]
 800159e:	4b32      	ldr	r3, [pc, #200]	@ (8001668 <MX_GPIO_Init+0xe4>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a2:	4a31      	ldr	r2, [pc, #196]	@ (8001668 <MX_GPIO_Init+0xe4>)
 80015a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001668 <MX_GPIO_Init+0xe4>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015b2:	613b      	str	r3, [r7, #16]
 80015b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b6:	2300      	movs	r3, #0
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	4b2b      	ldr	r3, [pc, #172]	@ (8001668 <MX_GPIO_Init+0xe4>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015be:	4a2a      	ldr	r2, [pc, #168]	@ (8001668 <MX_GPIO_Init+0xe4>)
 80015c0:	f043 0301 	orr.w	r3, r3, #1
 80015c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c6:	4b28      	ldr	r3, [pc, #160]	@ (8001668 <MX_GPIO_Init+0xe4>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	60fb      	str	r3, [r7, #12]
 80015d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	60bb      	str	r3, [r7, #8]
 80015d6:	4b24      	ldr	r3, [pc, #144]	@ (8001668 <MX_GPIO_Init+0xe4>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015da:	4a23      	ldr	r2, [pc, #140]	@ (8001668 <MX_GPIO_Init+0xe4>)
 80015dc:	f043 0308 	orr.w	r3, r3, #8
 80015e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e2:	4b21      	ldr	r3, [pc, #132]	@ (8001668 <MX_GPIO_Init+0xe4>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e6:	f003 0308 	and.w	r3, r3, #8
 80015ea:	60bb      	str	r3, [r7, #8]
 80015ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	607b      	str	r3, [r7, #4]
 80015f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001668 <MX_GPIO_Init+0xe4>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001668 <MX_GPIO_Init+0xe4>)
 80015f8:	f043 0302 	orr.w	r3, r3, #2
 80015fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001668 <MX_GPIO_Init+0xe4>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 800160a:	2200      	movs	r2, #0
 800160c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001610:	4816      	ldr	r0, [pc, #88]	@ (800166c <MX_GPIO_Init+0xe8>)
 8001612:	f001 ff23 	bl	800345c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001616:	2301      	movs	r3, #1
 8001618:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800161a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800161e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	4619      	mov	r1, r3
 800162a:	4811      	ldr	r0, [pc, #68]	@ (8001670 <MX_GPIO_Init+0xec>)
 800162c:	f001 fd7a 	bl	8003124 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001630:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001634:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001636:	2301      	movs	r3, #1
 8001638:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163a:	2300      	movs	r3, #0
 800163c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163e:	2300      	movs	r3, #0
 8001640:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001642:	f107 0314 	add.w	r3, r7, #20
 8001646:	4619      	mov	r1, r3
 8001648:	4808      	ldr	r0, [pc, #32]	@ (800166c <MX_GPIO_Init+0xe8>)
 800164a:	f001 fd6b 	bl	8003124 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800164e:	2200      	movs	r2, #0
 8001650:	2100      	movs	r1, #0
 8001652:	2006      	movs	r0, #6
 8001654:	f001 fd21 	bl	800309a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001658:	2006      	movs	r0, #6
 800165a:	f001 fd3a 	bl	80030d2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800165e:	bf00      	nop
 8001660:	3728      	adds	r7, #40	@ 0x28
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40023800 	.word	0x40023800
 800166c:	40020c00 	.word	0x40020c00
 8001670:	40020000 	.word	0x40020000

08001674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001678:	b672      	cpsid	i
}
 800167a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800167c:	bf00      	nop
 800167e:	e7fd      	b.n	800167c <Error_Handler+0x8>

08001680 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	607b      	str	r3, [r7, #4]
 800168a:	4b10      	ldr	r3, [pc, #64]	@ (80016cc <HAL_MspInit+0x4c>)
 800168c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168e:	4a0f      	ldr	r2, [pc, #60]	@ (80016cc <HAL_MspInit+0x4c>)
 8001690:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001694:	6453      	str	r3, [r2, #68]	@ 0x44
 8001696:	4b0d      	ldr	r3, [pc, #52]	@ (80016cc <HAL_MspInit+0x4c>)
 8001698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800169e:	607b      	str	r3, [r7, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	603b      	str	r3, [r7, #0]
 80016a6:	4b09      	ldr	r3, [pc, #36]	@ (80016cc <HAL_MspInit+0x4c>)
 80016a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016aa:	4a08      	ldr	r2, [pc, #32]	@ (80016cc <HAL_MspInit+0x4c>)
 80016ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80016b2:	4b06      	ldr	r3, [pc, #24]	@ (80016cc <HAL_MspInit+0x4c>)
 80016b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ba:	603b      	str	r3, [r7, #0]
 80016bc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80016be:	2007      	movs	r0, #7
 80016c0:	f001 fce0 	bl	8003084 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016c4:	bf00      	nop
 80016c6:	3708      	adds	r7, #8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40023800 	.word	0x40023800

080016d0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b08c      	sub	sp, #48	@ 0x30
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d8:	f107 031c 	add.w	r3, r7, #28
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	609a      	str	r2, [r3, #8]
 80016e4:	60da      	str	r2, [r3, #12]
 80016e6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a2e      	ldr	r2, [pc, #184]	@ (80017a8 <HAL_ADC_MspInit+0xd8>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d128      	bne.n	8001744 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	61bb      	str	r3, [r7, #24]
 80016f6:	4b2d      	ldr	r3, [pc, #180]	@ (80017ac <HAL_ADC_MspInit+0xdc>)
 80016f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fa:	4a2c      	ldr	r2, [pc, #176]	@ (80017ac <HAL_ADC_MspInit+0xdc>)
 80016fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001700:	6453      	str	r3, [r2, #68]	@ 0x44
 8001702:	4b2a      	ldr	r3, [pc, #168]	@ (80017ac <HAL_ADC_MspInit+0xdc>)
 8001704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800170a:	61bb      	str	r3, [r7, #24]
 800170c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	617b      	str	r3, [r7, #20]
 8001712:	4b26      	ldr	r3, [pc, #152]	@ (80017ac <HAL_ADC_MspInit+0xdc>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	4a25      	ldr	r2, [pc, #148]	@ (80017ac <HAL_ADC_MspInit+0xdc>)
 8001718:	f043 0301 	orr.w	r3, r3, #1
 800171c:	6313      	str	r3, [r2, #48]	@ 0x30
 800171e:	4b23      	ldr	r3, [pc, #140]	@ (80017ac <HAL_ADC_MspInit+0xdc>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800172a:	2302      	movs	r3, #2
 800172c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800172e:	2303      	movs	r3, #3
 8001730:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001736:	f107 031c 	add.w	r3, r7, #28
 800173a:	4619      	mov	r1, r3
 800173c:	481c      	ldr	r0, [pc, #112]	@ (80017b0 <HAL_ADC_MspInit+0xe0>)
 800173e:	f001 fcf1 	bl	8003124 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001742:	e02c      	b.n	800179e <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a1a      	ldr	r2, [pc, #104]	@ (80017b4 <HAL_ADC_MspInit+0xe4>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d127      	bne.n	800179e <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	613b      	str	r3, [r7, #16]
 8001752:	4b16      	ldr	r3, [pc, #88]	@ (80017ac <HAL_ADC_MspInit+0xdc>)
 8001754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001756:	4a15      	ldr	r2, [pc, #84]	@ (80017ac <HAL_ADC_MspInit+0xdc>)
 8001758:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800175c:	6453      	str	r3, [r2, #68]	@ 0x44
 800175e:	4b13      	ldr	r3, [pc, #76]	@ (80017ac <HAL_ADC_MspInit+0xdc>)
 8001760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001762:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	4b0f      	ldr	r3, [pc, #60]	@ (80017ac <HAL_ADC_MspInit+0xdc>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	4a0e      	ldr	r2, [pc, #56]	@ (80017ac <HAL_ADC_MspInit+0xdc>)
 8001774:	f043 0301 	orr.w	r3, r3, #1
 8001778:	6313      	str	r3, [r2, #48]	@ 0x30
 800177a:	4b0c      	ldr	r3, [pc, #48]	@ (80017ac <HAL_ADC_MspInit+0xdc>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001786:	2310      	movs	r3, #16
 8001788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800178a:	2303      	movs	r3, #3
 800178c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001792:	f107 031c 	add.w	r3, r7, #28
 8001796:	4619      	mov	r1, r3
 8001798:	4805      	ldr	r0, [pc, #20]	@ (80017b0 <HAL_ADC_MspInit+0xe0>)
 800179a:	f001 fcc3 	bl	8003124 <HAL_GPIO_Init>
}
 800179e:	bf00      	nop
 80017a0:	3730      	adds	r7, #48	@ 0x30
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40012000 	.word	0x40012000
 80017ac:	40023800 	.word	0x40023800
 80017b0:	40020000 	.word	0x40020000
 80017b4:	40012100 	.word	0x40012100

080017b8 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b08a      	sub	sp, #40	@ 0x28
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c0:	f107 0314 	add.w	r3, r7, #20
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	609a      	str	r2, [r3, #8]
 80017cc:	60da      	str	r2, [r3, #12]
 80017ce:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a1d      	ldr	r2, [pc, #116]	@ (800184c <HAL_CAN_MspInit+0x94>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d134      	bne.n	8001844 <HAL_CAN_MspInit+0x8c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	613b      	str	r3, [r7, #16]
 80017de:	4b1c      	ldr	r3, [pc, #112]	@ (8001850 <HAL_CAN_MspInit+0x98>)
 80017e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e2:	4a1b      	ldr	r2, [pc, #108]	@ (8001850 <HAL_CAN_MspInit+0x98>)
 80017e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80017e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ea:	4b19      	ldr	r3, [pc, #100]	@ (8001850 <HAL_CAN_MspInit+0x98>)
 80017ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017f2:	613b      	str	r3, [r7, #16]
 80017f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <HAL_CAN_MspInit+0x98>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	4a14      	ldr	r2, [pc, #80]	@ (8001850 <HAL_CAN_MspInit+0x98>)
 8001800:	f043 0302 	orr.w	r3, r3, #2
 8001804:	6313      	str	r3, [r2, #48]	@ 0x30
 8001806:	4b12      	ldr	r3, [pc, #72]	@ (8001850 <HAL_CAN_MspInit+0x98>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	f003 0302 	and.w	r3, r3, #2
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001812:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001816:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001818:	2302      	movs	r3, #2
 800181a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181c:	2300      	movs	r3, #0
 800181e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001820:	2303      	movs	r3, #3
 8001822:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001824:	2309      	movs	r3, #9
 8001826:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001828:	f107 0314 	add.w	r3, r7, #20
 800182c:	4619      	mov	r1, r3
 800182e:	4809      	ldr	r0, [pc, #36]	@ (8001854 <HAL_CAN_MspInit+0x9c>)
 8001830:	f001 fc78 	bl	8003124 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001834:	2200      	movs	r2, #0
 8001836:	2100      	movs	r1, #0
 8001838:	2014      	movs	r0, #20
 800183a:	f001 fc2e 	bl	800309a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800183e:	2014      	movs	r0, #20
 8001840:	f001 fc47 	bl	80030d2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001844:	bf00      	nop
 8001846:	3728      	adds	r7, #40	@ 0x28
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	40006400 	.word	0x40006400
 8001850:	40023800 	.word	0x40023800
 8001854:	40020400 	.word	0x40020400

08001858 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001858:	b480      	push	{r7}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a0b      	ldr	r2, [pc, #44]	@ (8001894 <HAL_TIM_Base_MspInit+0x3c>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d10d      	bne.n	8001886 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	60fb      	str	r3, [r7, #12]
 800186e:	4b0a      	ldr	r3, [pc, #40]	@ (8001898 <HAL_TIM_Base_MspInit+0x40>)
 8001870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001872:	4a09      	ldr	r2, [pc, #36]	@ (8001898 <HAL_TIM_Base_MspInit+0x40>)
 8001874:	f043 0310 	orr.w	r3, r3, #16
 8001878:	6413      	str	r3, [r2, #64]	@ 0x40
 800187a:	4b07      	ldr	r3, [pc, #28]	@ (8001898 <HAL_TIM_Base_MspInit+0x40>)
 800187c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800187e:	f003 0310 	and.w	r3, r3, #16
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8001886:	bf00      	nop
 8001888:	3714      	adds	r7, #20
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	40001000 	.word	0x40001000
 8001898:	40023800 	.word	0x40023800

0800189c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018a0:	bf00      	nop
 80018a2:	e7fd      	b.n	80018a0 <NMI_Handler+0x4>

080018a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018a8:	bf00      	nop
 80018aa:	e7fd      	b.n	80018a8 <HardFault_Handler+0x4>

080018ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <MemManage_Handler+0x4>

080018b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018b8:	bf00      	nop
 80018ba:	e7fd      	b.n	80018b8 <BusFault_Handler+0x4>

080018bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018c0:	bf00      	nop
 80018c2:	e7fd      	b.n	80018c0 <UsageFault_Handler+0x4>

080018c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr

080018d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018d2:	b480      	push	{r7}
 80018d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr

080018ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018f2:	f000 f967 	bl	8001bc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}

080018fa <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80018fe:	2001      	movs	r0, #1
 8001900:	f001 fdc6 	bl	8003490 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}

08001908 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800190c:	4802      	ldr	r0, [pc, #8]	@ (8001918 <CAN1_RX0_IRQHandler+0x10>)
 800190e:	f001 f88b 	bl	8002a28 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000284 	.word	0x20000284

0800191c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  return 1;
 8001920:	2301      	movs	r3, #1
}
 8001922:	4618      	mov	r0, r3
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <_kill>:

int _kill(int pid, int sig)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001936:	f003 fbdf 	bl	80050f8 <__errno>
 800193a:	4603      	mov	r3, r0
 800193c:	2216      	movs	r2, #22
 800193e:	601a      	str	r2, [r3, #0]
  return -1;
 8001940:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001944:	4618      	mov	r0, r3
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <_exit>:

void _exit (int status)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001954:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f7ff ffe7 	bl	800192c <_kill>
  while (1) {}    /* Make sure we hang here */
 800195e:	bf00      	nop
 8001960:	e7fd      	b.n	800195e <_exit+0x12>

08001962 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b086      	sub	sp, #24
 8001966:	af00      	add	r7, sp, #0
 8001968:	60f8      	str	r0, [r7, #12]
 800196a:	60b9      	str	r1, [r7, #8]
 800196c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196e:	2300      	movs	r3, #0
 8001970:	617b      	str	r3, [r7, #20]
 8001972:	e00a      	b.n	800198a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001974:	f3af 8000 	nop.w
 8001978:	4601      	mov	r1, r0
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	1c5a      	adds	r2, r3, #1
 800197e:	60ba      	str	r2, [r7, #8]
 8001980:	b2ca      	uxtb	r2, r1
 8001982:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	3301      	adds	r3, #1
 8001988:	617b      	str	r3, [r7, #20]
 800198a:	697a      	ldr	r2, [r7, #20]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	429a      	cmp	r2, r3
 8001990:	dbf0      	blt.n	8001974 <_read+0x12>
  }

  return len;
 8001992:	687b      	ldr	r3, [r7, #4]
}
 8001994:	4618      	mov	r0, r3
 8001996:	3718      	adds	r7, #24
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]
 80019ac:	e009      	b.n	80019c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	1c5a      	adds	r2, r3, #1
 80019b2:	60ba      	str	r2, [r7, #8]
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	3301      	adds	r3, #1
 80019c0:	617b      	str	r3, [r7, #20]
 80019c2:	697a      	ldr	r2, [r7, #20]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	dbf1      	blt.n	80019ae <_write+0x12>
  }
  return len;
 80019ca:	687b      	ldr	r3, [r7, #4]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3718      	adds	r7, #24
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <_close>:

int _close(int file)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019fc:	605a      	str	r2, [r3, #4]
  return 0;
 80019fe:	2300      	movs	r3, #0
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <_isatty>:

int _isatty(int file)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a14:	2301      	movs	r3, #1
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a22:	b480      	push	{r7}
 8001a24:	b085      	sub	sp, #20
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	60f8      	str	r0, [r7, #12]
 8001a2a:	60b9      	str	r1, [r7, #8]
 8001a2c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a2e:	2300      	movs	r3, #0
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3714      	adds	r7, #20
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr

08001a3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a44:	4a14      	ldr	r2, [pc, #80]	@ (8001a98 <_sbrk+0x5c>)
 8001a46:	4b15      	ldr	r3, [pc, #84]	@ (8001a9c <_sbrk+0x60>)
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a50:	4b13      	ldr	r3, [pc, #76]	@ (8001aa0 <_sbrk+0x64>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d102      	bne.n	8001a5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a58:	4b11      	ldr	r3, [pc, #68]	@ (8001aa0 <_sbrk+0x64>)
 8001a5a:	4a12      	ldr	r2, [pc, #72]	@ (8001aa4 <_sbrk+0x68>)
 8001a5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a5e:	4b10      	ldr	r3, [pc, #64]	@ (8001aa0 <_sbrk+0x64>)
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4413      	add	r3, r2
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d207      	bcs.n	8001a7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a6c:	f003 fb44 	bl	80050f8 <__errno>
 8001a70:	4603      	mov	r3, r0
 8001a72:	220c      	movs	r2, #12
 8001a74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a7a:	e009      	b.n	8001a90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a7c:	4b08      	ldr	r3, [pc, #32]	@ (8001aa0 <_sbrk+0x64>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a82:	4b07      	ldr	r3, [pc, #28]	@ (8001aa0 <_sbrk+0x64>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4413      	add	r3, r2
 8001a8a:	4a05      	ldr	r2, [pc, #20]	@ (8001aa0 <_sbrk+0x64>)
 8001a8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20020000 	.word	0x20020000
 8001a9c:	00000400 	.word	0x00000400
 8001aa0:	2000030c 	.word	0x2000030c
 8001aa4:	20000460 	.word	0x20000460

08001aa8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001aac:	4b06      	ldr	r3, [pc, #24]	@ (8001ac8 <SystemInit+0x20>)
 8001aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ab2:	4a05      	ldr	r2, [pc, #20]	@ (8001ac8 <SystemInit+0x20>)
 8001ab4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ab8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	e000ed00 	.word	0xe000ed00

08001acc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001acc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b04 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ad0:	f7ff ffea 	bl	8001aa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ad4:	480c      	ldr	r0, [pc, #48]	@ (8001b08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ad6:	490d      	ldr	r1, [pc, #52]	@ (8001b0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ad8:	4a0d      	ldr	r2, [pc, #52]	@ (8001b10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001adc:	e002      	b.n	8001ae4 <LoopCopyDataInit>

08001ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ae2:	3304      	adds	r3, #4

08001ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ae8:	d3f9      	bcc.n	8001ade <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aea:	4a0a      	ldr	r2, [pc, #40]	@ (8001b14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001aec:	4c0a      	ldr	r4, [pc, #40]	@ (8001b18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001af0:	e001      	b.n	8001af6 <LoopFillZerobss>

08001af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001af4:	3204      	adds	r2, #4

08001af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001af8:	d3fb      	bcc.n	8001af2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001afa:	f003 fb03 	bl	8005104 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001afe:	f7ff faa7 	bl	8001050 <main>
  bx  lr    
 8001b02:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b0c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001b10:	08008c6c 	.word	0x08008c6c
  ldr r2, =_sbss
 8001b14:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001b18:	20000460 	.word	0x20000460

08001b1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b1c:	e7fe      	b.n	8001b1c <ADC_IRQHandler>
	...

08001b20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b24:	4b0e      	ldr	r3, [pc, #56]	@ (8001b60 <HAL_Init+0x40>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a0d      	ldr	r2, [pc, #52]	@ (8001b60 <HAL_Init+0x40>)
 8001b2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b30:	4b0b      	ldr	r3, [pc, #44]	@ (8001b60 <HAL_Init+0x40>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a0a      	ldr	r2, [pc, #40]	@ (8001b60 <HAL_Init+0x40>)
 8001b36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b3c:	4b08      	ldr	r3, [pc, #32]	@ (8001b60 <HAL_Init+0x40>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a07      	ldr	r2, [pc, #28]	@ (8001b60 <HAL_Init+0x40>)
 8001b42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b48:	2003      	movs	r0, #3
 8001b4a:	f001 fa9b 	bl	8003084 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b4e:	2000      	movs	r0, #0
 8001b50:	f000 f808 	bl	8001b64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b54:	f7ff fd94 	bl	8001680 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40023c00 	.word	0x40023c00

08001b64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b6c:	4b12      	ldr	r3, [pc, #72]	@ (8001bb8 <HAL_InitTick+0x54>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	4b12      	ldr	r3, [pc, #72]	@ (8001bbc <HAL_InitTick+0x58>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	4619      	mov	r1, r3
 8001b76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b82:	4618      	mov	r0, r3
 8001b84:	f001 fac1 	bl	800310a <HAL_SYSTICK_Config>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e00e      	b.n	8001bb0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2b0f      	cmp	r3, #15
 8001b96:	d80a      	bhi.n	8001bae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b98:	2200      	movs	r2, #0
 8001b9a:	6879      	ldr	r1, [r7, #4]
 8001b9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ba0:	f001 fa7b 	bl	800309a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ba4:	4a06      	ldr	r2, [pc, #24]	@ (8001bc0 <HAL_InitTick+0x5c>)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001baa:	2300      	movs	r3, #0
 8001bac:	e000      	b.n	8001bb0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3708      	adds	r7, #8
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20000000 	.word	0x20000000
 8001bbc:	20000008 	.word	0x20000008
 8001bc0:	20000004 	.word	0x20000004

08001bc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bc8:	4b06      	ldr	r3, [pc, #24]	@ (8001be4 <HAL_IncTick+0x20>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	4b06      	ldr	r3, [pc, #24]	@ (8001be8 <HAL_IncTick+0x24>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	4a04      	ldr	r2, [pc, #16]	@ (8001be8 <HAL_IncTick+0x24>)
 8001bd6:	6013      	str	r3, [r2, #0]
}
 8001bd8:	bf00      	nop
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	20000008 	.word	0x20000008
 8001be8:	20000310 	.word	0x20000310

08001bec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  return uwTick;
 8001bf0:	4b03      	ldr	r3, [pc, #12]	@ (8001c00 <HAL_GetTick+0x14>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	20000310 	.word	0x20000310

08001c04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c0c:	f7ff ffee 	bl	8001bec <HAL_GetTick>
 8001c10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c1c:	d005      	beq.n	8001c2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c48 <HAL_Delay+0x44>)
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	461a      	mov	r2, r3
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	4413      	add	r3, r2
 8001c28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c2a:	bf00      	nop
 8001c2c:	f7ff ffde 	bl	8001bec <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	68fa      	ldr	r2, [r7, #12]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d8f7      	bhi.n	8001c2c <HAL_Delay+0x28>
  {
  }
}
 8001c3c:	bf00      	nop
 8001c3e:	bf00      	nop
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	20000008 	.word	0x20000008

08001c4c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c54:	2300      	movs	r3, #0
 8001c56:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d101      	bne.n	8001c62 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e033      	b.n	8001cca <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d109      	bne.n	8001c7e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7ff fd30 	bl	80016d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2200      	movs	r2, #0
 8001c74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c82:	f003 0310 	and.w	r3, r3, #16
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d118      	bne.n	8001cbc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c92:	f023 0302 	bic.w	r3, r3, #2
 8001c96:	f043 0202 	orr.w	r2, r3, #2
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f000 fad8 	bl	8002254 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cae:	f023 0303 	bic.w	r3, r3, #3
 8001cb2:	f043 0201 	orr.w	r2, r3, #1
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	641a      	str	r2, [r3, #64]	@ 0x40
 8001cba:	e001      	b.n	8001cc0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
	...

08001cd4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d101      	bne.n	8001cee <HAL_ADC_Start+0x1a>
 8001cea:	2302      	movs	r3, #2
 8001cec:	e0b2      	b.n	8001e54 <HAL_ADC_Start+0x180>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	f003 0301 	and.w	r3, r3, #1
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d018      	beq.n	8001d36 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	689a      	ldr	r2, [r3, #8]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f042 0201 	orr.w	r2, r2, #1
 8001d12:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d14:	4b52      	ldr	r3, [pc, #328]	@ (8001e60 <HAL_ADC_Start+0x18c>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a52      	ldr	r2, [pc, #328]	@ (8001e64 <HAL_ADC_Start+0x190>)
 8001d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d1e:	0c9a      	lsrs	r2, r3, #18
 8001d20:	4613      	mov	r3, r2
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	4413      	add	r3, r2
 8001d26:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001d28:	e002      	b.n	8001d30 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	3b01      	subs	r3, #1
 8001d2e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d1f9      	bne.n	8001d2a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	f003 0301 	and.w	r3, r3, #1
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d17a      	bne.n	8001e3a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d48:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001d4c:	f023 0301 	bic.w	r3, r3, #1
 8001d50:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d007      	beq.n	8001d76 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d6e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d82:	d106      	bne.n	8001d92 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d88:	f023 0206 	bic.w	r2, r3, #6
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001d90:	e002      	b.n	8001d98 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001da0:	4b31      	ldr	r3, [pc, #196]	@ (8001e68 <HAL_ADC_Start+0x194>)
 8001da2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001dac:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	f003 031f 	and.w	r3, r3, #31
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d12a      	bne.n	8001e10 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a2b      	ldr	r2, [pc, #172]	@ (8001e6c <HAL_ADC_Start+0x198>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d015      	beq.n	8001df0 <HAL_ADC_Start+0x11c>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a29      	ldr	r2, [pc, #164]	@ (8001e70 <HAL_ADC_Start+0x19c>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d105      	bne.n	8001dda <HAL_ADC_Start+0x106>
 8001dce:	4b26      	ldr	r3, [pc, #152]	@ (8001e68 <HAL_ADC_Start+0x194>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f003 031f 	and.w	r3, r3, #31
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d00a      	beq.n	8001df0 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a25      	ldr	r2, [pc, #148]	@ (8001e74 <HAL_ADC_Start+0x1a0>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d136      	bne.n	8001e52 <HAL_ADC_Start+0x17e>
 8001de4:	4b20      	ldr	r3, [pc, #128]	@ (8001e68 <HAL_ADC_Start+0x194>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 0310 	and.w	r3, r3, #16
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d130      	bne.n	8001e52 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d129      	bne.n	8001e52 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	689a      	ldr	r2, [r3, #8]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001e0c:	609a      	str	r2, [r3, #8]
 8001e0e:	e020      	b.n	8001e52 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a15      	ldr	r2, [pc, #84]	@ (8001e6c <HAL_ADC_Start+0x198>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d11b      	bne.n	8001e52 <HAL_ADC_Start+0x17e>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d114      	bne.n	8001e52 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	689a      	ldr	r2, [r3, #8]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	e00b      	b.n	8001e52 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3e:	f043 0210 	orr.w	r2, r3, #16
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4a:	f043 0201 	orr.w	r2, r3, #1
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001e52:	2300      	movs	r3, #0
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr
 8001e60:	20000000 	.word	0x20000000
 8001e64:	431bde83 	.word	0x431bde83
 8001e68:	40012300 	.word	0x40012300
 8001e6c:	40012000 	.word	0x40012000
 8001e70:	40012100 	.word	0x40012100
 8001e74:	40012200 	.word	0x40012200

08001e78 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d101      	bne.n	8001e8e <HAL_ADC_Stop+0x16>
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	e021      	b.n	8001ed2 <HAL_ADC_Stop+0x5a>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2201      	movs	r2, #1
 8001e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	689a      	ldr	r2, [r3, #8]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f022 0201 	bic.w	r2, r2, #1
 8001ea4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f003 0301 	and.w	r3, r3, #1
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d109      	bne.n	8001ec8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ebc:	f023 0301 	bic.w	r3, r3, #1
 8001ec0:	f043 0201 	orr.w	r2, r3, #1
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b084      	sub	sp, #16
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
 8001ee6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001efa:	d113      	bne.n	8001f24 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f0a:	d10b      	bne.n	8001f24 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f10:	f043 0220 	orr.w	r2, r3, #32
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e063      	b.n	8001fec <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f24:	f7ff fe62 	bl	8001bec <HAL_GetTick>
 8001f28:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f2a:	e021      	b.n	8001f70 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f32:	d01d      	beq.n	8001f70 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d007      	beq.n	8001f4a <HAL_ADC_PollForConversion+0x6c>
 8001f3a:	f7ff fe57 	bl	8001bec <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d212      	bcs.n	8001f70 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d00b      	beq.n	8001f70 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5c:	f043 0204 	orr.w	r2, r3, #4
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e03d      	b.n	8001fec <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d1d6      	bne.n	8001f2c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f06f 0212 	mvn.w	r2, #18
 8001f86:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d123      	bne.n	8001fea <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d11f      	bne.n	8001fea <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fb0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d006      	beq.n	8001fc6 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d111      	bne.n	8001fea <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d105      	bne.n	8001fea <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe2:	f043 0201 	orr.w	r2, r3, #1
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001fea:	2300      	movs	r3, #0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002002:	4618      	mov	r0, r3
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
	...

08002010 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002010:	b480      	push	{r7}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002024:	2b01      	cmp	r3, #1
 8002026:	d101      	bne.n	800202c <HAL_ADC_ConfigChannel+0x1c>
 8002028:	2302      	movs	r3, #2
 800202a:	e105      	b.n	8002238 <HAL_ADC_ConfigChannel+0x228>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2201      	movs	r2, #1
 8002030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2b09      	cmp	r3, #9
 800203a:	d925      	bls.n	8002088 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	68d9      	ldr	r1, [r3, #12]
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	b29b      	uxth	r3, r3
 8002048:	461a      	mov	r2, r3
 800204a:	4613      	mov	r3, r2
 800204c:	005b      	lsls	r3, r3, #1
 800204e:	4413      	add	r3, r2
 8002050:	3b1e      	subs	r3, #30
 8002052:	2207      	movs	r2, #7
 8002054:	fa02 f303 	lsl.w	r3, r2, r3
 8002058:	43da      	mvns	r2, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	400a      	ands	r2, r1
 8002060:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	68d9      	ldr	r1, [r3, #12]
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	689a      	ldr	r2, [r3, #8]
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	b29b      	uxth	r3, r3
 8002072:	4618      	mov	r0, r3
 8002074:	4603      	mov	r3, r0
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	4403      	add	r3, r0
 800207a:	3b1e      	subs	r3, #30
 800207c:	409a      	lsls	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	430a      	orrs	r2, r1
 8002084:	60da      	str	r2, [r3, #12]
 8002086:	e022      	b.n	80020ce <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	6919      	ldr	r1, [r3, #16]
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	b29b      	uxth	r3, r3
 8002094:	461a      	mov	r2, r3
 8002096:	4613      	mov	r3, r2
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	4413      	add	r3, r2
 800209c:	2207      	movs	r2, #7
 800209e:	fa02 f303 	lsl.w	r3, r2, r3
 80020a2:	43da      	mvns	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	400a      	ands	r2, r1
 80020aa:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	6919      	ldr	r1, [r3, #16]
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	689a      	ldr	r2, [r3, #8]
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	4618      	mov	r0, r3
 80020be:	4603      	mov	r3, r0
 80020c0:	005b      	lsls	r3, r3, #1
 80020c2:	4403      	add	r3, r0
 80020c4:	409a      	lsls	r2, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	430a      	orrs	r2, r1
 80020cc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	2b06      	cmp	r3, #6
 80020d4:	d824      	bhi.n	8002120 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	4613      	mov	r3, r2
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	4413      	add	r3, r2
 80020e6:	3b05      	subs	r3, #5
 80020e8:	221f      	movs	r2, #31
 80020ea:	fa02 f303 	lsl.w	r3, r2, r3
 80020ee:	43da      	mvns	r2, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	400a      	ands	r2, r1
 80020f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	b29b      	uxth	r3, r3
 8002104:	4618      	mov	r0, r3
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685a      	ldr	r2, [r3, #4]
 800210a:	4613      	mov	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	3b05      	subs	r3, #5
 8002112:	fa00 f203 	lsl.w	r2, r0, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	430a      	orrs	r2, r1
 800211c:	635a      	str	r2, [r3, #52]	@ 0x34
 800211e:	e04c      	b.n	80021ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	2b0c      	cmp	r3, #12
 8002126:	d824      	bhi.n	8002172 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685a      	ldr	r2, [r3, #4]
 8002132:	4613      	mov	r3, r2
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	4413      	add	r3, r2
 8002138:	3b23      	subs	r3, #35	@ 0x23
 800213a:	221f      	movs	r2, #31
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	43da      	mvns	r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	400a      	ands	r2, r1
 8002148:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	b29b      	uxth	r3, r3
 8002156:	4618      	mov	r0, r3
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685a      	ldr	r2, [r3, #4]
 800215c:	4613      	mov	r3, r2
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	4413      	add	r3, r2
 8002162:	3b23      	subs	r3, #35	@ 0x23
 8002164:	fa00 f203 	lsl.w	r2, r0, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	430a      	orrs	r2, r1
 800216e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002170:	e023      	b.n	80021ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685a      	ldr	r2, [r3, #4]
 800217c:	4613      	mov	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4413      	add	r3, r2
 8002182:	3b41      	subs	r3, #65	@ 0x41
 8002184:	221f      	movs	r2, #31
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	43da      	mvns	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	400a      	ands	r2, r1
 8002192:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	b29b      	uxth	r3, r3
 80021a0:	4618      	mov	r0, r3
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685a      	ldr	r2, [r3, #4]
 80021a6:	4613      	mov	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	4413      	add	r3, r2
 80021ac:	3b41      	subs	r3, #65	@ 0x41
 80021ae:	fa00 f203 	lsl.w	r2, r0, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	430a      	orrs	r2, r1
 80021b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021ba:	4b22      	ldr	r3, [pc, #136]	@ (8002244 <HAL_ADC_ConfigChannel+0x234>)
 80021bc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a21      	ldr	r2, [pc, #132]	@ (8002248 <HAL_ADC_ConfigChannel+0x238>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d109      	bne.n	80021dc <HAL_ADC_ConfigChannel+0x1cc>
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2b12      	cmp	r3, #18
 80021ce:	d105      	bne.n	80021dc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a19      	ldr	r2, [pc, #100]	@ (8002248 <HAL_ADC_ConfigChannel+0x238>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d123      	bne.n	800222e <HAL_ADC_ConfigChannel+0x21e>
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2b10      	cmp	r3, #16
 80021ec:	d003      	beq.n	80021f6 <HAL_ADC_ConfigChannel+0x1e6>
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	2b11      	cmp	r3, #17
 80021f4:	d11b      	bne.n	800222e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2b10      	cmp	r3, #16
 8002208:	d111      	bne.n	800222e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800220a:	4b10      	ldr	r3, [pc, #64]	@ (800224c <HAL_ADC_ConfigChannel+0x23c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a10      	ldr	r2, [pc, #64]	@ (8002250 <HAL_ADC_ConfigChannel+0x240>)
 8002210:	fba2 2303 	umull	r2, r3, r2, r3
 8002214:	0c9a      	lsrs	r2, r3, #18
 8002216:	4613      	mov	r3, r2
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	4413      	add	r3, r2
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002220:	e002      	b.n	8002228 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	3b01      	subs	r3, #1
 8002226:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1f9      	bne.n	8002222 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	3714      	adds	r7, #20
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	40012300 	.word	0x40012300
 8002248:	40012000 	.word	0x40012000
 800224c:	20000000 	.word	0x20000000
 8002250:	431bde83 	.word	0x431bde83

08002254 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002254:	b480      	push	{r7}
 8002256:	b085      	sub	sp, #20
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800225c:	4b79      	ldr	r3, [pc, #484]	@ (8002444 <ADC_Init+0x1f0>)
 800225e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	685a      	ldr	r2, [r3, #4]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	431a      	orrs	r2, r3
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	685a      	ldr	r2, [r3, #4]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002288:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	6859      	ldr	r1, [r3, #4]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	691b      	ldr	r3, [r3, #16]
 8002294:	021a      	lsls	r2, r3, #8
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	430a      	orrs	r2, r1
 800229c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	685a      	ldr	r2, [r3, #4]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80022ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	6859      	ldr	r1, [r3, #4]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	430a      	orrs	r2, r1
 80022be:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689a      	ldr	r2, [r3, #8]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	6899      	ldr	r1, [r3, #8]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	68da      	ldr	r2, [r3, #12]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	430a      	orrs	r2, r1
 80022e0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e6:	4a58      	ldr	r2, [pc, #352]	@ (8002448 <ADC_Init+0x1f4>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d022      	beq.n	8002332 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	6899      	ldr	r1, [r3, #8]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	430a      	orrs	r2, r1
 800230c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	689a      	ldr	r2, [r3, #8]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800231c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	6899      	ldr	r1, [r3, #8]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	430a      	orrs	r2, r1
 800232e:	609a      	str	r2, [r3, #8]
 8002330:	e00f      	b.n	8002352 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	689a      	ldr	r2, [r3, #8]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002340:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002350:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f022 0202 	bic.w	r2, r2, #2
 8002360:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	6899      	ldr	r1, [r3, #8]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	7e1b      	ldrb	r3, [r3, #24]
 800236c:	005a      	lsls	r2, r3, #1
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f893 3020 	ldrb.w	r3, [r3, #32]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d01b      	beq.n	80023b8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	685a      	ldr	r2, [r3, #4]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800238e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800239e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	6859      	ldr	r1, [r3, #4]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023aa:	3b01      	subs	r3, #1
 80023ac:	035a      	lsls	r2, r3, #13
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	430a      	orrs	r2, r1
 80023b4:	605a      	str	r2, [r3, #4]
 80023b6:	e007      	b.n	80023c8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023c6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80023d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69db      	ldr	r3, [r3, #28]
 80023e2:	3b01      	subs	r3, #1
 80023e4:	051a      	lsls	r2, r3, #20
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	430a      	orrs	r2, r1
 80023ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	689a      	ldr	r2, [r3, #8]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80023fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	6899      	ldr	r1, [r3, #8]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800240a:	025a      	lsls	r2, r3, #9
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	430a      	orrs	r2, r1
 8002412:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	689a      	ldr	r2, [r3, #8]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002422:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6899      	ldr	r1, [r3, #8]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	029a      	lsls	r2, r3, #10
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	430a      	orrs	r2, r1
 8002436:	609a      	str	r2, [r3, #8]
}
 8002438:	bf00      	nop
 800243a:	3714      	adds	r7, #20
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr
 8002444:	40012300 	.word	0x40012300
 8002448:	0f000001 	.word	0x0f000001

0800244c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d101      	bne.n	800245e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e0ed      	b.n	800263a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d102      	bne.n	8002470 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f7ff f9a4 	bl	80017b8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f042 0201 	orr.w	r2, r2, #1
 800247e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002480:	f7ff fbb4 	bl	8001bec <HAL_GetTick>
 8002484:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002486:	e012      	b.n	80024ae <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002488:	f7ff fbb0 	bl	8001bec <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b0a      	cmp	r3, #10
 8002494:	d90b      	bls.n	80024ae <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800249a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2205      	movs	r2, #5
 80024a6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e0c5      	b.n	800263a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f003 0301 	and.w	r3, r3, #1
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d0e5      	beq.n	8002488 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f022 0202 	bic.w	r2, r2, #2
 80024ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024cc:	f7ff fb8e 	bl	8001bec <HAL_GetTick>
 80024d0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80024d2:	e012      	b.n	80024fa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80024d4:	f7ff fb8a 	bl	8001bec <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	2b0a      	cmp	r3, #10
 80024e0:	d90b      	bls.n	80024fa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2205      	movs	r2, #5
 80024f2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e09f      	b.n	800263a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d1e5      	bne.n	80024d4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	7e1b      	ldrb	r3, [r3, #24]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d108      	bne.n	8002522 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	e007      	b.n	8002532 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002530:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	7e5b      	ldrb	r3, [r3, #25]
 8002536:	2b01      	cmp	r3, #1
 8002538:	d108      	bne.n	800254c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002548:	601a      	str	r2, [r3, #0]
 800254a:	e007      	b.n	800255c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800255a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	7e9b      	ldrb	r3, [r3, #26]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d108      	bne.n	8002576 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f042 0220 	orr.w	r2, r2, #32
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	e007      	b.n	8002586 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 0220 	bic.w	r2, r2, #32
 8002584:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	7edb      	ldrb	r3, [r3, #27]
 800258a:	2b01      	cmp	r3, #1
 800258c:	d108      	bne.n	80025a0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f022 0210 	bic.w	r2, r2, #16
 800259c:	601a      	str	r2, [r3, #0]
 800259e:	e007      	b.n	80025b0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f042 0210 	orr.w	r2, r2, #16
 80025ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	7f1b      	ldrb	r3, [r3, #28]
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d108      	bne.n	80025ca <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f042 0208 	orr.w	r2, r2, #8
 80025c6:	601a      	str	r2, [r3, #0]
 80025c8:	e007      	b.n	80025da <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f022 0208 	bic.w	r2, r2, #8
 80025d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	7f5b      	ldrb	r3, [r3, #29]
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d108      	bne.n	80025f4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f042 0204 	orr.w	r2, r2, #4
 80025f0:	601a      	str	r2, [r3, #0]
 80025f2:	e007      	b.n	8002604 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f022 0204 	bic.w	r2, r2, #4
 8002602:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689a      	ldr	r2, [r3, #8]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	431a      	orrs	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	431a      	orrs	r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	695b      	ldr	r3, [r3, #20]
 8002618:	ea42 0103 	orr.w	r1, r2, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	1e5a      	subs	r2, r3, #1
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	430a      	orrs	r2, r1
 8002628:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
	...

08002644 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002644:	b480      	push	{r7}
 8002646:	b087      	sub	sp, #28
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002654:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8002656:	7dfb      	ldrb	r3, [r7, #23]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d003      	beq.n	8002664 <HAL_CAN_ConfigFilter+0x20>
 800265c:	7dfb      	ldrb	r3, [r7, #23]
 800265e:	2b02      	cmp	r3, #2
 8002660:	f040 80be 	bne.w	80027e0 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002664:	4b65      	ldr	r3, [pc, #404]	@ (80027fc <HAL_CAN_ConfigFilter+0x1b8>)
 8002666:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800266e:	f043 0201 	orr.w	r2, r3, #1
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800267e:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002692:	021b      	lsls	r3, r3, #8
 8002694:	431a      	orrs	r2, r3
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	695b      	ldr	r3, [r3, #20]
 80026a0:	f003 031f 	and.w	r3, r3, #31
 80026a4:	2201      	movs	r2, #1
 80026a6:	fa02 f303 	lsl.w	r3, r2, r3
 80026aa:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	43db      	mvns	r3, r3
 80026b6:	401a      	ands	r2, r3
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	69db      	ldr	r3, [r3, #28]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d123      	bne.n	800270e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	43db      	mvns	r3, r3
 80026d0:	401a      	ands	r2, r3
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80026e8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	3248      	adds	r2, #72	@ 0x48
 80026ee:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002702:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002704:	6939      	ldr	r1, [r7, #16]
 8002706:	3348      	adds	r3, #72	@ 0x48
 8002708:	00db      	lsls	r3, r3, #3
 800270a:	440b      	add	r3, r1
 800270c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	69db      	ldr	r3, [r3, #28]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d122      	bne.n	800275c <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	431a      	orrs	r2, r3
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002736:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	3248      	adds	r2, #72	@ 0x48
 800273c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002750:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002752:	6939      	ldr	r1, [r7, #16]
 8002754:	3348      	adds	r3, #72	@ 0x48
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	440b      	add	r3, r1
 800275a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	699b      	ldr	r3, [r3, #24]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d109      	bne.n	8002778 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	43db      	mvns	r3, r3
 800276e:	401a      	ands	r2, r3
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002776:	e007      	b.n	8002788 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	431a      	orrs	r2, r3
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d109      	bne.n	80027a4 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	43db      	mvns	r3, r3
 800279a:	401a      	ands	r2, r3
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80027a2:	e007      	b.n	80027b4 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	431a      	orrs	r2, r3
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	6a1b      	ldr	r3, [r3, #32]
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d107      	bne.n	80027cc <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	431a      	orrs	r2, r3
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80027d2:	f023 0201 	bic.w	r2, r3, #1
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80027dc:	2300      	movs	r3, #0
 80027de:	e006      	b.n	80027ee <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
  }
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	371c      	adds	r7, #28
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	40006400 	.word	0x40006400

08002800 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b01      	cmp	r3, #1
 8002812:	d12e      	bne.n	8002872 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2202      	movs	r2, #2
 8002818:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f022 0201 	bic.w	r2, r2, #1
 800282a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800282c:	f7ff f9de 	bl	8001bec <HAL_GetTick>
 8002830:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002832:	e012      	b.n	800285a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002834:	f7ff f9da 	bl	8001bec <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b0a      	cmp	r3, #10
 8002840:	d90b      	bls.n	800285a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002846:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2205      	movs	r2, #5
 8002852:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e012      	b.n	8002880 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f003 0301 	and.w	r3, r3, #1
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1e5      	bne.n	8002834 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800286e:	2300      	movs	r3, #0
 8002870:	e006      	b.n	8002880 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002876:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
  }
}
 8002880:	4618      	mov	r0, r3
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002888:	b480      	push	{r7}
 800288a:	b089      	sub	sp, #36	@ 0x24
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
 8002894:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f893 3020 	ldrb.w	r3, [r3, #32]
 800289c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80028a6:	7ffb      	ldrb	r3, [r7, #31]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d003      	beq.n	80028b4 <HAL_CAN_AddTxMessage+0x2c>
 80028ac:	7ffb      	ldrb	r3, [r7, #31]
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	f040 80ad 	bne.w	8002a0e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d10a      	bne.n	80028d4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d105      	bne.n	80028d4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	f000 8095 	beq.w	80029fe <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	0e1b      	lsrs	r3, r3, #24
 80028d8:	f003 0303 	and.w	r3, r3, #3
 80028dc:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80028de:	2201      	movs	r2, #1
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	409a      	lsls	r2, r3
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d10d      	bne.n	800290c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80028fa:	68f9      	ldr	r1, [r7, #12]
 80028fc:	6809      	ldr	r1, [r1, #0]
 80028fe:	431a      	orrs	r2, r3
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	3318      	adds	r3, #24
 8002904:	011b      	lsls	r3, r3, #4
 8002906:	440b      	add	r3, r1
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	e00f      	b.n	800292c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002916:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800291c:	68f9      	ldr	r1, [r7, #12]
 800291e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002920:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	3318      	adds	r3, #24
 8002926:	011b      	lsls	r3, r3, #4
 8002928:	440b      	add	r3, r1
 800292a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6819      	ldr	r1, [r3, #0]
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	691a      	ldr	r2, [r3, #16]
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	3318      	adds	r3, #24
 8002938:	011b      	lsls	r3, r3, #4
 800293a:	440b      	add	r3, r1
 800293c:	3304      	adds	r3, #4
 800293e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	7d1b      	ldrb	r3, [r3, #20]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d111      	bne.n	800296c <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	3318      	adds	r3, #24
 8002950:	011b      	lsls	r3, r3, #4
 8002952:	4413      	add	r3, r2
 8002954:	3304      	adds	r3, #4
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	6811      	ldr	r1, [r2, #0]
 800295c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	3318      	adds	r3, #24
 8002964:	011b      	lsls	r3, r3, #4
 8002966:	440b      	add	r3, r1
 8002968:	3304      	adds	r3, #4
 800296a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	3307      	adds	r3, #7
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	061a      	lsls	r2, r3, #24
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	3306      	adds	r3, #6
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	041b      	lsls	r3, r3, #16
 800297c:	431a      	orrs	r2, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	3305      	adds	r3, #5
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	021b      	lsls	r3, r3, #8
 8002986:	4313      	orrs	r3, r2
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	3204      	adds	r2, #4
 800298c:	7812      	ldrb	r2, [r2, #0]
 800298e:	4610      	mov	r0, r2
 8002990:	68fa      	ldr	r2, [r7, #12]
 8002992:	6811      	ldr	r1, [r2, #0]
 8002994:	ea43 0200 	orr.w	r2, r3, r0
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	011b      	lsls	r3, r3, #4
 800299c:	440b      	add	r3, r1
 800299e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80029a2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	3303      	adds	r3, #3
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	061a      	lsls	r2, r3, #24
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	3302      	adds	r3, #2
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	041b      	lsls	r3, r3, #16
 80029b4:	431a      	orrs	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	3301      	adds	r3, #1
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	021b      	lsls	r3, r3, #8
 80029be:	4313      	orrs	r3, r2
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	7812      	ldrb	r2, [r2, #0]
 80029c4:	4610      	mov	r0, r2
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	6811      	ldr	r1, [r2, #0]
 80029ca:	ea43 0200 	orr.w	r2, r3, r0
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	011b      	lsls	r3, r3, #4
 80029d2:	440b      	add	r3, r1
 80029d4:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80029d8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	3318      	adds	r3, #24
 80029e2:	011b      	lsls	r3, r3, #4
 80029e4:	4413      	add	r3, r2
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	6811      	ldr	r1, [r2, #0]
 80029ec:	f043 0201 	orr.w	r2, r3, #1
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	3318      	adds	r3, #24
 80029f4:	011b      	lsls	r3, r3, #4
 80029f6:	440b      	add	r3, r1
 80029f8:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80029fa:	2300      	movs	r3, #0
 80029fc:	e00e      	b.n	8002a1c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a02:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e006      	b.n	8002a1c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a12:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
  }
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3724      	adds	r7, #36	@ 0x24
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b08a      	sub	sp, #40	@ 0x28
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002a30:	2300      	movs	r3, #0
 8002a32:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	695b      	ldr	r3, [r3, #20]
 8002a3a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002a64:	6a3b      	ldr	r3, [r7, #32]
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d07c      	beq.n	8002b68 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002a6e:	69bb      	ldr	r3, [r7, #24]
 8002a70:	f003 0301 	and.w	r3, r3, #1
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d023      	beq.n	8002ac0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d003      	beq.n	8002a92 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 f983 	bl	8002d96 <HAL_CAN_TxMailbox0CompleteCallback>
 8002a90:	e016      	b.n	8002ac0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	f003 0304 	and.w	r3, r3, #4
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d004      	beq.n	8002aa6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002aa2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002aa4:	e00c      	b.n	8002ac0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	f003 0308 	and.w	r3, r3, #8
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d004      	beq.n	8002aba <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002ab6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ab8:	e002      	b.n	8002ac0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 f989 	bl	8002dd2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d024      	beq.n	8002b14 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ad2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d003      	beq.n	8002ae6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 f963 	bl	8002daa <HAL_CAN_TxMailbox1CompleteCallback>
 8002ae4:	e016      	b.n	8002b14 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d004      	beq.n	8002afa <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002af6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002af8:	e00c      	b.n	8002b14 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002afa:	69bb      	ldr	r3, [r7, #24]
 8002afc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d004      	beq.n	8002b0e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b0c:	e002      	b.n	8002b14 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f000 f969 	bl	8002de6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d024      	beq.n	8002b68 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002b26:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d003      	beq.n	8002b3a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 f943 	bl	8002dbe <HAL_CAN_TxMailbox2CompleteCallback>
 8002b38:	e016      	b.n	8002b68 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d004      	beq.n	8002b4e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b4c:	e00c      	b.n	8002b68 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d004      	beq.n	8002b62 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b60:	e002      	b.n	8002b68 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 f949 	bl	8002dfa <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002b68:	6a3b      	ldr	r3, [r7, #32]
 8002b6a:	f003 0308 	and.w	r3, r3, #8
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00c      	beq.n	8002b8c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	f003 0310 	and.w	r3, r3, #16
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d007      	beq.n	8002b8c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b82:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2210      	movs	r2, #16
 8002b8a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002b8c:	6a3b      	ldr	r3, [r7, #32]
 8002b8e:	f003 0304 	and.w	r3, r3, #4
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00b      	beq.n	8002bae <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	f003 0308 	and.w	r3, r3, #8
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d006      	beq.n	8002bae <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2208      	movs	r2, #8
 8002ba6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f000 f93a 	bl	8002e22 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002bae:	6a3b      	ldr	r3, [r7, #32]
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d009      	beq.n	8002bcc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	f003 0303 	and.w	r3, r3, #3
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d002      	beq.n	8002bcc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 f921 	bl	8002e0e <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002bcc:	6a3b      	ldr	r3, [r7, #32]
 8002bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00c      	beq.n	8002bf0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	f003 0310 	and.w	r3, r3, #16
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d007      	beq.n	8002bf0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002be6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2210      	movs	r2, #16
 8002bee:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002bf0:	6a3b      	ldr	r3, [r7, #32]
 8002bf2:	f003 0320 	and.w	r3, r3, #32
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00b      	beq.n	8002c12 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	f003 0308 	and.w	r3, r3, #8
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d006      	beq.n	8002c12 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2208      	movs	r2, #8
 8002c0a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f000 f91c 	bl	8002e4a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002c12:	6a3b      	ldr	r3, [r7, #32]
 8002c14:	f003 0310 	and.w	r3, r3, #16
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d009      	beq.n	8002c30 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	f003 0303 	and.w	r3, r3, #3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d002      	beq.n	8002c30 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f000 f903 	bl	8002e36 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002c30:	6a3b      	ldr	r3, [r7, #32]
 8002c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00b      	beq.n	8002c52 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	f003 0310 	and.w	r3, r3, #16
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d006      	beq.n	8002c52 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2210      	movs	r2, #16
 8002c4a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 f906 	bl	8002e5e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002c52:	6a3b      	ldr	r3, [r7, #32]
 8002c54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d00b      	beq.n	8002c74 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	f003 0308 	and.w	r3, r3, #8
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d006      	beq.n	8002c74 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2208      	movs	r2, #8
 8002c6c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f000 f8ff 	bl	8002e72 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002c74:	6a3b      	ldr	r3, [r7, #32]
 8002c76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d07b      	beq.n	8002d76 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	f003 0304 	and.w	r3, r3, #4
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d072      	beq.n	8002d6e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002c88:	6a3b      	ldr	r3, [r7, #32]
 8002c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d008      	beq.n	8002ca4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d003      	beq.n	8002ca4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9e:	f043 0301 	orr.w	r3, r3, #1
 8002ca2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002ca4:	6a3b      	ldr	r3, [r7, #32]
 8002ca6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d008      	beq.n	8002cc0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cba:	f043 0302 	orr.w	r3, r3, #2
 8002cbe:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002cc0:	6a3b      	ldr	r3, [r7, #32]
 8002cc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d008      	beq.n	8002cdc <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d003      	beq.n	8002cdc <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd6:	f043 0304 	orr.w	r3, r3, #4
 8002cda:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002cdc:	6a3b      	ldr	r3, [r7, #32]
 8002cde:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d043      	beq.n	8002d6e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d03e      	beq.n	8002d6e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002cf6:	2b60      	cmp	r3, #96	@ 0x60
 8002cf8:	d02b      	beq.n	8002d52 <HAL_CAN_IRQHandler+0x32a>
 8002cfa:	2b60      	cmp	r3, #96	@ 0x60
 8002cfc:	d82e      	bhi.n	8002d5c <HAL_CAN_IRQHandler+0x334>
 8002cfe:	2b50      	cmp	r3, #80	@ 0x50
 8002d00:	d022      	beq.n	8002d48 <HAL_CAN_IRQHandler+0x320>
 8002d02:	2b50      	cmp	r3, #80	@ 0x50
 8002d04:	d82a      	bhi.n	8002d5c <HAL_CAN_IRQHandler+0x334>
 8002d06:	2b40      	cmp	r3, #64	@ 0x40
 8002d08:	d019      	beq.n	8002d3e <HAL_CAN_IRQHandler+0x316>
 8002d0a:	2b40      	cmp	r3, #64	@ 0x40
 8002d0c:	d826      	bhi.n	8002d5c <HAL_CAN_IRQHandler+0x334>
 8002d0e:	2b30      	cmp	r3, #48	@ 0x30
 8002d10:	d010      	beq.n	8002d34 <HAL_CAN_IRQHandler+0x30c>
 8002d12:	2b30      	cmp	r3, #48	@ 0x30
 8002d14:	d822      	bhi.n	8002d5c <HAL_CAN_IRQHandler+0x334>
 8002d16:	2b10      	cmp	r3, #16
 8002d18:	d002      	beq.n	8002d20 <HAL_CAN_IRQHandler+0x2f8>
 8002d1a:	2b20      	cmp	r3, #32
 8002d1c:	d005      	beq.n	8002d2a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002d1e:	e01d      	b.n	8002d5c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d22:	f043 0308 	orr.w	r3, r3, #8
 8002d26:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d28:	e019      	b.n	8002d5e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2c:	f043 0310 	orr.w	r3, r3, #16
 8002d30:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d32:	e014      	b.n	8002d5e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d36:	f043 0320 	orr.w	r3, r3, #32
 8002d3a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d3c:	e00f      	b.n	8002d5e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d44:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d46:	e00a      	b.n	8002d5e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d4e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d50:	e005      	b.n	8002d5e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d58:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d5a:	e000      	b.n	8002d5e <HAL_CAN_IRQHandler+0x336>
            break;
 8002d5c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	699a      	ldr	r2, [r3, #24]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002d6c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	2204      	movs	r2, #4
 8002d74:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d008      	beq.n	8002d8e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d82:	431a      	orrs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f000 f87c 	bl	8002e86 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002d8e:	bf00      	nop
 8002d90:	3728      	adds	r7, #40	@ 0x28
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002d96:	b480      	push	{r7}
 8002d98:	b083      	sub	sp, #12
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr

08002daa <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002daa:	b480      	push	{r7}
 8002dac:	b083      	sub	sp, #12
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002db2:	bf00      	nop
 8002db4:	370c      	adds	r7, #12
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr

08002dbe <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002dbe:	b480      	push	{r7}
 8002dc0:	b083      	sub	sp, #12
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr

08002dd2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b083      	sub	sp, #12
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002de6:	b480      	push	{r7}
 8002de8:	b083      	sub	sp, #12
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002dee:	bf00      	nop
 8002df0:	370c      	adds	r7, #12
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr

08002dfa <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	b083      	sub	sp, #12
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002e02:	bf00      	nop
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr

08002e0e <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002e0e:	b480      	push	{r7}
 8002e10:	b083      	sub	sp, #12
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002e16:	bf00      	nop
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr

08002e22 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002e22:	b480      	push	{r7}
 8002e24:	b083      	sub	sp, #12
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002e2a:	bf00      	nop
 8002e2c:	370c      	adds	r7, #12
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr

08002e36 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002e36:	b480      	push	{r7}
 8002e38:	b083      	sub	sp, #12
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002e3e:	bf00      	nop
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr

08002e4a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002e4a:	b480      	push	{r7}
 8002e4c:	b083      	sub	sp, #12
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002e52:	bf00      	nop
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr

08002e5e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002e5e:	b480      	push	{r7}
 8002e60:	b083      	sub	sp, #12
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002e66:	bf00      	nop
 8002e68:	370c      	adds	r7, #12
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr

08002e72 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002e72:	b480      	push	{r7}
 8002e74:	b083      	sub	sp, #12
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002e7a:	bf00      	nop
 8002e7c:	370c      	adds	r7, #12
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr

08002e86 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002e86:	b480      	push	{r7}
 8002e88:	b083      	sub	sp, #12
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
	...

08002e9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b085      	sub	sp, #20
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f003 0307 	and.w	r3, r3, #7
 8002eaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002eac:	4b0c      	ldr	r3, [pc, #48]	@ (8002ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002eb2:	68ba      	ldr	r2, [r7, #8]
 8002eb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002eb8:	4013      	ands	r3, r2
 8002eba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ec4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ec8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ece:	4a04      	ldr	r2, [pc, #16]	@ (8002ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	60d3      	str	r3, [r2, #12]
}
 8002ed4:	bf00      	nop
 8002ed6:	3714      	adds	r7, #20
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr
 8002ee0:	e000ed00 	.word	0xe000ed00

08002ee4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ee8:	4b04      	ldr	r3, [pc, #16]	@ (8002efc <__NVIC_GetPriorityGrouping+0x18>)
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	0a1b      	lsrs	r3, r3, #8
 8002eee:	f003 0307 	and.w	r3, r3, #7
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr
 8002efc:	e000ed00 	.word	0xe000ed00

08002f00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	db0b      	blt.n	8002f2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f12:	79fb      	ldrb	r3, [r7, #7]
 8002f14:	f003 021f 	and.w	r2, r3, #31
 8002f18:	4907      	ldr	r1, [pc, #28]	@ (8002f38 <__NVIC_EnableIRQ+0x38>)
 8002f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1e:	095b      	lsrs	r3, r3, #5
 8002f20:	2001      	movs	r0, #1
 8002f22:	fa00 f202 	lsl.w	r2, r0, r2
 8002f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	e000e100 	.word	0xe000e100

08002f3c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	4603      	mov	r3, r0
 8002f44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	db12      	blt.n	8002f74 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f4e:	79fb      	ldrb	r3, [r7, #7]
 8002f50:	f003 021f 	and.w	r2, r3, #31
 8002f54:	490a      	ldr	r1, [pc, #40]	@ (8002f80 <__NVIC_DisableIRQ+0x44>)
 8002f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f5a:	095b      	lsrs	r3, r3, #5
 8002f5c:	2001      	movs	r0, #1
 8002f5e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f62:	3320      	adds	r3, #32
 8002f64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002f68:	f3bf 8f4f 	dsb	sy
}
 8002f6c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002f6e:	f3bf 8f6f 	isb	sy
}
 8002f72:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002f74:	bf00      	nop
 8002f76:	370c      	adds	r7, #12
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr
 8002f80:	e000e100 	.word	0xe000e100

08002f84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	6039      	str	r1, [r7, #0]
 8002f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	db0a      	blt.n	8002fae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	b2da      	uxtb	r2, r3
 8002f9c:	490c      	ldr	r1, [pc, #48]	@ (8002fd0 <__NVIC_SetPriority+0x4c>)
 8002f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa2:	0112      	lsls	r2, r2, #4
 8002fa4:	b2d2      	uxtb	r2, r2
 8002fa6:	440b      	add	r3, r1
 8002fa8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fac:	e00a      	b.n	8002fc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	b2da      	uxtb	r2, r3
 8002fb2:	4908      	ldr	r1, [pc, #32]	@ (8002fd4 <__NVIC_SetPriority+0x50>)
 8002fb4:	79fb      	ldrb	r3, [r7, #7]
 8002fb6:	f003 030f 	and.w	r3, r3, #15
 8002fba:	3b04      	subs	r3, #4
 8002fbc:	0112      	lsls	r2, r2, #4
 8002fbe:	b2d2      	uxtb	r2, r2
 8002fc0:	440b      	add	r3, r1
 8002fc2:	761a      	strb	r2, [r3, #24]
}
 8002fc4:	bf00      	nop
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr
 8002fd0:	e000e100 	.word	0xe000e100
 8002fd4:	e000ed00 	.word	0xe000ed00

08002fd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b089      	sub	sp, #36	@ 0x24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	60f8      	str	r0, [r7, #12]
 8002fe0:	60b9      	str	r1, [r7, #8]
 8002fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f003 0307 	and.w	r3, r3, #7
 8002fea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	f1c3 0307 	rsb	r3, r3, #7
 8002ff2:	2b04      	cmp	r3, #4
 8002ff4:	bf28      	it	cs
 8002ff6:	2304      	movcs	r3, #4
 8002ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	3304      	adds	r3, #4
 8002ffe:	2b06      	cmp	r3, #6
 8003000:	d902      	bls.n	8003008 <NVIC_EncodePriority+0x30>
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	3b03      	subs	r3, #3
 8003006:	e000      	b.n	800300a <NVIC_EncodePriority+0x32>
 8003008:	2300      	movs	r3, #0
 800300a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800300c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	fa02 f303 	lsl.w	r3, r2, r3
 8003016:	43da      	mvns	r2, r3
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	401a      	ands	r2, r3
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003020:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	fa01 f303 	lsl.w	r3, r1, r3
 800302a:	43d9      	mvns	r1, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003030:	4313      	orrs	r3, r2
         );
}
 8003032:	4618      	mov	r0, r3
 8003034:	3724      	adds	r7, #36	@ 0x24
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
	...

08003040 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	3b01      	subs	r3, #1
 800304c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003050:	d301      	bcc.n	8003056 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003052:	2301      	movs	r3, #1
 8003054:	e00f      	b.n	8003076 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003056:	4a0a      	ldr	r2, [pc, #40]	@ (8003080 <SysTick_Config+0x40>)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	3b01      	subs	r3, #1
 800305c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800305e:	210f      	movs	r1, #15
 8003060:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003064:	f7ff ff8e 	bl	8002f84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003068:	4b05      	ldr	r3, [pc, #20]	@ (8003080 <SysTick_Config+0x40>)
 800306a:	2200      	movs	r2, #0
 800306c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800306e:	4b04      	ldr	r3, [pc, #16]	@ (8003080 <SysTick_Config+0x40>)
 8003070:	2207      	movs	r2, #7
 8003072:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	e000e010 	.word	0xe000e010

08003084 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f7ff ff05 	bl	8002e9c <__NVIC_SetPriorityGrouping>
}
 8003092:	bf00      	nop
 8003094:	3708      	adds	r7, #8
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}

0800309a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800309a:	b580      	push	{r7, lr}
 800309c:	b086      	sub	sp, #24
 800309e:	af00      	add	r7, sp, #0
 80030a0:	4603      	mov	r3, r0
 80030a2:	60b9      	str	r1, [r7, #8]
 80030a4:	607a      	str	r2, [r7, #4]
 80030a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030a8:	2300      	movs	r3, #0
 80030aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030ac:	f7ff ff1a 	bl	8002ee4 <__NVIC_GetPriorityGrouping>
 80030b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	68b9      	ldr	r1, [r7, #8]
 80030b6:	6978      	ldr	r0, [r7, #20]
 80030b8:	f7ff ff8e 	bl	8002fd8 <NVIC_EncodePriority>
 80030bc:	4602      	mov	r2, r0
 80030be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030c2:	4611      	mov	r1, r2
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff ff5d 	bl	8002f84 <__NVIC_SetPriority>
}
 80030ca:	bf00      	nop
 80030cc:	3718      	adds	r7, #24
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b082      	sub	sp, #8
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	4603      	mov	r3, r0
 80030da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff ff0d 	bl	8002f00 <__NVIC_EnableIRQ>
}
 80030e6:	bf00      	nop
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}

080030ee <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80030ee:	b580      	push	{r7, lr}
 80030f0:	b082      	sub	sp, #8
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	4603      	mov	r3, r0
 80030f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80030f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff ff1d 	bl	8002f3c <__NVIC_DisableIRQ>
}
 8003102:	bf00      	nop
 8003104:	3708      	adds	r7, #8
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800310a:	b580      	push	{r7, lr}
 800310c:	b082      	sub	sp, #8
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f7ff ff94 	bl	8003040 <SysTick_Config>
 8003118:	4603      	mov	r3, r0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
	...

08003124 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003124:	b480      	push	{r7}
 8003126:	b089      	sub	sp, #36	@ 0x24
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800312e:	2300      	movs	r3, #0
 8003130:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003132:	2300      	movs	r3, #0
 8003134:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003136:	2300      	movs	r3, #0
 8003138:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800313a:	2300      	movs	r3, #0
 800313c:	61fb      	str	r3, [r7, #28]
 800313e:	e16b      	b.n	8003418 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003140:	2201      	movs	r2, #1
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	697a      	ldr	r2, [r7, #20]
 8003150:	4013      	ands	r3, r2
 8003152:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	429a      	cmp	r2, r3
 800315a:	f040 815a 	bne.w	8003412 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f003 0303 	and.w	r3, r3, #3
 8003166:	2b01      	cmp	r3, #1
 8003168:	d005      	beq.n	8003176 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003172:	2b02      	cmp	r3, #2
 8003174:	d130      	bne.n	80031d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	2203      	movs	r2, #3
 8003182:	fa02 f303 	lsl.w	r3, r2, r3
 8003186:	43db      	mvns	r3, r3
 8003188:	69ba      	ldr	r2, [r7, #24]
 800318a:	4013      	ands	r3, r2
 800318c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	68da      	ldr	r2, [r3, #12]
 8003192:	69fb      	ldr	r3, [r7, #28]
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	fa02 f303 	lsl.w	r3, r2, r3
 800319a:	69ba      	ldr	r2, [r7, #24]
 800319c:	4313      	orrs	r3, r2
 800319e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031ac:	2201      	movs	r2, #1
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	fa02 f303 	lsl.w	r3, r2, r3
 80031b4:	43db      	mvns	r3, r3
 80031b6:	69ba      	ldr	r2, [r7, #24]
 80031b8:	4013      	ands	r3, r2
 80031ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	091b      	lsrs	r3, r3, #4
 80031c2:	f003 0201 	and.w	r2, r3, #1
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	fa02 f303 	lsl.w	r3, r2, r3
 80031cc:	69ba      	ldr	r2, [r7, #24]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f003 0303 	and.w	r3, r3, #3
 80031e0:	2b03      	cmp	r3, #3
 80031e2:	d017      	beq.n	8003214 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	2203      	movs	r2, #3
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	43db      	mvns	r3, r3
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	4013      	ands	r3, r2
 80031fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	fa02 f303 	lsl.w	r3, r2, r3
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	4313      	orrs	r3, r2
 800320c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	69ba      	ldr	r2, [r7, #24]
 8003212:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f003 0303 	and.w	r3, r3, #3
 800321c:	2b02      	cmp	r3, #2
 800321e:	d123      	bne.n	8003268 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	08da      	lsrs	r2, r3, #3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	3208      	adds	r2, #8
 8003228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800322c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	f003 0307 	and.w	r3, r3, #7
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	220f      	movs	r2, #15
 8003238:	fa02 f303 	lsl.w	r3, r2, r3
 800323c:	43db      	mvns	r3, r3
 800323e:	69ba      	ldr	r2, [r7, #24]
 8003240:	4013      	ands	r3, r2
 8003242:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	691a      	ldr	r2, [r3, #16]
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	f003 0307 	and.w	r3, r3, #7
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	69ba      	ldr	r2, [r7, #24]
 8003256:	4313      	orrs	r3, r2
 8003258:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	08da      	lsrs	r2, r3, #3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	3208      	adds	r2, #8
 8003262:	69b9      	ldr	r1, [r7, #24]
 8003264:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	2203      	movs	r2, #3
 8003274:	fa02 f303 	lsl.w	r3, r2, r3
 8003278:	43db      	mvns	r3, r3
 800327a:	69ba      	ldr	r2, [r7, #24]
 800327c:	4013      	ands	r3, r2
 800327e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f003 0203 	and.w	r2, r3, #3
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	fa02 f303 	lsl.w	r3, r2, r3
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	4313      	orrs	r3, r2
 8003294:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	f000 80b4 	beq.w	8003412 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032aa:	2300      	movs	r3, #0
 80032ac:	60fb      	str	r3, [r7, #12]
 80032ae:	4b60      	ldr	r3, [pc, #384]	@ (8003430 <HAL_GPIO_Init+0x30c>)
 80032b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032b2:	4a5f      	ldr	r2, [pc, #380]	@ (8003430 <HAL_GPIO_Init+0x30c>)
 80032b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80032ba:	4b5d      	ldr	r3, [pc, #372]	@ (8003430 <HAL_GPIO_Init+0x30c>)
 80032bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032c2:	60fb      	str	r3, [r7, #12]
 80032c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032c6:	4a5b      	ldr	r2, [pc, #364]	@ (8003434 <HAL_GPIO_Init+0x310>)
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	089b      	lsrs	r3, r3, #2
 80032cc:	3302      	adds	r3, #2
 80032ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	f003 0303 	and.w	r3, r3, #3
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	220f      	movs	r2, #15
 80032de:	fa02 f303 	lsl.w	r3, r2, r3
 80032e2:	43db      	mvns	r3, r3
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	4013      	ands	r3, r2
 80032e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a52      	ldr	r2, [pc, #328]	@ (8003438 <HAL_GPIO_Init+0x314>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d02b      	beq.n	800334a <HAL_GPIO_Init+0x226>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4a51      	ldr	r2, [pc, #324]	@ (800343c <HAL_GPIO_Init+0x318>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d025      	beq.n	8003346 <HAL_GPIO_Init+0x222>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a50      	ldr	r2, [pc, #320]	@ (8003440 <HAL_GPIO_Init+0x31c>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d01f      	beq.n	8003342 <HAL_GPIO_Init+0x21e>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a4f      	ldr	r2, [pc, #316]	@ (8003444 <HAL_GPIO_Init+0x320>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d019      	beq.n	800333e <HAL_GPIO_Init+0x21a>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a4e      	ldr	r2, [pc, #312]	@ (8003448 <HAL_GPIO_Init+0x324>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d013      	beq.n	800333a <HAL_GPIO_Init+0x216>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a4d      	ldr	r2, [pc, #308]	@ (800344c <HAL_GPIO_Init+0x328>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d00d      	beq.n	8003336 <HAL_GPIO_Init+0x212>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a4c      	ldr	r2, [pc, #304]	@ (8003450 <HAL_GPIO_Init+0x32c>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d007      	beq.n	8003332 <HAL_GPIO_Init+0x20e>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a4b      	ldr	r2, [pc, #300]	@ (8003454 <HAL_GPIO_Init+0x330>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d101      	bne.n	800332e <HAL_GPIO_Init+0x20a>
 800332a:	2307      	movs	r3, #7
 800332c:	e00e      	b.n	800334c <HAL_GPIO_Init+0x228>
 800332e:	2308      	movs	r3, #8
 8003330:	e00c      	b.n	800334c <HAL_GPIO_Init+0x228>
 8003332:	2306      	movs	r3, #6
 8003334:	e00a      	b.n	800334c <HAL_GPIO_Init+0x228>
 8003336:	2305      	movs	r3, #5
 8003338:	e008      	b.n	800334c <HAL_GPIO_Init+0x228>
 800333a:	2304      	movs	r3, #4
 800333c:	e006      	b.n	800334c <HAL_GPIO_Init+0x228>
 800333e:	2303      	movs	r3, #3
 8003340:	e004      	b.n	800334c <HAL_GPIO_Init+0x228>
 8003342:	2302      	movs	r3, #2
 8003344:	e002      	b.n	800334c <HAL_GPIO_Init+0x228>
 8003346:	2301      	movs	r3, #1
 8003348:	e000      	b.n	800334c <HAL_GPIO_Init+0x228>
 800334a:	2300      	movs	r3, #0
 800334c:	69fa      	ldr	r2, [r7, #28]
 800334e:	f002 0203 	and.w	r2, r2, #3
 8003352:	0092      	lsls	r2, r2, #2
 8003354:	4093      	lsls	r3, r2
 8003356:	69ba      	ldr	r2, [r7, #24]
 8003358:	4313      	orrs	r3, r2
 800335a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800335c:	4935      	ldr	r1, [pc, #212]	@ (8003434 <HAL_GPIO_Init+0x310>)
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	089b      	lsrs	r3, r3, #2
 8003362:	3302      	adds	r3, #2
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800336a:	4b3b      	ldr	r3, [pc, #236]	@ (8003458 <HAL_GPIO_Init+0x334>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	43db      	mvns	r3, r3
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	4013      	ands	r3, r2
 8003378:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d003      	beq.n	800338e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003386:	69ba      	ldr	r2, [r7, #24]
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	4313      	orrs	r3, r2
 800338c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800338e:	4a32      	ldr	r2, [pc, #200]	@ (8003458 <HAL_GPIO_Init+0x334>)
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003394:	4b30      	ldr	r3, [pc, #192]	@ (8003458 <HAL_GPIO_Init+0x334>)
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	43db      	mvns	r3, r3
 800339e:	69ba      	ldr	r2, [r7, #24]
 80033a0:	4013      	ands	r3, r2
 80033a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d003      	beq.n	80033b8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033b8:	4a27      	ldr	r2, [pc, #156]	@ (8003458 <HAL_GPIO_Init+0x334>)
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033be:	4b26      	ldr	r3, [pc, #152]	@ (8003458 <HAL_GPIO_Init+0x334>)
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	43db      	mvns	r3, r3
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	4013      	ands	r3, r2
 80033cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d003      	beq.n	80033e2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80033da:	69ba      	ldr	r2, [r7, #24]
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	4313      	orrs	r3, r2
 80033e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033e2:	4a1d      	ldr	r2, [pc, #116]	@ (8003458 <HAL_GPIO_Init+0x334>)
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003458 <HAL_GPIO_Init+0x334>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	43db      	mvns	r3, r3
 80033f2:	69ba      	ldr	r2, [r7, #24]
 80033f4:	4013      	ands	r3, r2
 80033f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d003      	beq.n	800340c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	4313      	orrs	r3, r2
 800340a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800340c:	4a12      	ldr	r2, [pc, #72]	@ (8003458 <HAL_GPIO_Init+0x334>)
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	3301      	adds	r3, #1
 8003416:	61fb      	str	r3, [r7, #28]
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	2b0f      	cmp	r3, #15
 800341c:	f67f ae90 	bls.w	8003140 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003420:	bf00      	nop
 8003422:	bf00      	nop
 8003424:	3724      	adds	r7, #36	@ 0x24
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	40023800 	.word	0x40023800
 8003434:	40013800 	.word	0x40013800
 8003438:	40020000 	.word	0x40020000
 800343c:	40020400 	.word	0x40020400
 8003440:	40020800 	.word	0x40020800
 8003444:	40020c00 	.word	0x40020c00
 8003448:	40021000 	.word	0x40021000
 800344c:	40021400 	.word	0x40021400
 8003450:	40021800 	.word	0x40021800
 8003454:	40021c00 	.word	0x40021c00
 8003458:	40013c00 	.word	0x40013c00

0800345c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	460b      	mov	r3, r1
 8003466:	807b      	strh	r3, [r7, #2]
 8003468:	4613      	mov	r3, r2
 800346a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800346c:	787b      	ldrb	r3, [r7, #1]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d003      	beq.n	800347a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003472:	887a      	ldrh	r2, [r7, #2]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003478:	e003      	b.n	8003482 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800347a:	887b      	ldrh	r3, [r7, #2]
 800347c:	041a      	lsls	r2, r3, #16
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	619a      	str	r2, [r3, #24]
}
 8003482:	bf00      	nop
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
	...

08003490 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	4603      	mov	r3, r0
 8003498:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800349a:	4b08      	ldr	r3, [pc, #32]	@ (80034bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800349c:	695a      	ldr	r2, [r3, #20]
 800349e:	88fb      	ldrh	r3, [r7, #6]
 80034a0:	4013      	ands	r3, r2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d006      	beq.n	80034b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034a6:	4a05      	ldr	r2, [pc, #20]	@ (80034bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034a8:	88fb      	ldrh	r3, [r7, #6]
 80034aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034ac:	88fb      	ldrh	r3, [r7, #6]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7fd fdb6 	bl	8001020 <HAL_GPIO_EXTI_Callback>
  }
}
 80034b4:	bf00      	nop
 80034b6:	3708      	adds	r7, #8
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	40013c00 	.word	0x40013c00

080034c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e267      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0301 	and.w	r3, r3, #1
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d075      	beq.n	80035ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80034de:	4b88      	ldr	r3, [pc, #544]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 030c 	and.w	r3, r3, #12
 80034e6:	2b04      	cmp	r3, #4
 80034e8:	d00c      	beq.n	8003504 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034ea:	4b85      	ldr	r3, [pc, #532]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80034f2:	2b08      	cmp	r3, #8
 80034f4:	d112      	bne.n	800351c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034f6:	4b82      	ldr	r3, [pc, #520]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003502:	d10b      	bne.n	800351c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003504:	4b7e      	ldr	r3, [pc, #504]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d05b      	beq.n	80035c8 <HAL_RCC_OscConfig+0x108>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d157      	bne.n	80035c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e242      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003524:	d106      	bne.n	8003534 <HAL_RCC_OscConfig+0x74>
 8003526:	4b76      	ldr	r3, [pc, #472]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a75      	ldr	r2, [pc, #468]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 800352c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003530:	6013      	str	r3, [r2, #0]
 8003532:	e01d      	b.n	8003570 <HAL_RCC_OscConfig+0xb0>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800353c:	d10c      	bne.n	8003558 <HAL_RCC_OscConfig+0x98>
 800353e:	4b70      	ldr	r3, [pc, #448]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a6f      	ldr	r2, [pc, #444]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 8003544:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003548:	6013      	str	r3, [r2, #0]
 800354a:	4b6d      	ldr	r3, [pc, #436]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a6c      	ldr	r2, [pc, #432]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 8003550:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003554:	6013      	str	r3, [r2, #0]
 8003556:	e00b      	b.n	8003570 <HAL_RCC_OscConfig+0xb0>
 8003558:	4b69      	ldr	r3, [pc, #420]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a68      	ldr	r2, [pc, #416]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 800355e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003562:	6013      	str	r3, [r2, #0]
 8003564:	4b66      	ldr	r3, [pc, #408]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a65      	ldr	r2, [pc, #404]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 800356a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800356e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d013      	beq.n	80035a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003578:	f7fe fb38 	bl	8001bec <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800357e:	e008      	b.n	8003592 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003580:	f7fe fb34 	bl	8001bec <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b64      	cmp	r3, #100	@ 0x64
 800358c:	d901      	bls.n	8003592 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e207      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003592:	4b5b      	ldr	r3, [pc, #364]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d0f0      	beq.n	8003580 <HAL_RCC_OscConfig+0xc0>
 800359e:	e014      	b.n	80035ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a0:	f7fe fb24 	bl	8001bec <HAL_GetTick>
 80035a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035a6:	e008      	b.n	80035ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035a8:	f7fe fb20 	bl	8001bec <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	2b64      	cmp	r3, #100	@ 0x64
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e1f3      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ba:	4b51      	ldr	r3, [pc, #324]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1f0      	bne.n	80035a8 <HAL_RCC_OscConfig+0xe8>
 80035c6:	e000      	b.n	80035ca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d063      	beq.n	800369e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80035d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	f003 030c 	and.w	r3, r3, #12
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00b      	beq.n	80035fa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035e2:	4b47      	ldr	r3, [pc, #284]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80035ea:	2b08      	cmp	r3, #8
 80035ec:	d11c      	bne.n	8003628 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035ee:	4b44      	ldr	r3, [pc, #272]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d116      	bne.n	8003628 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035fa:	4b41      	ldr	r3, [pc, #260]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d005      	beq.n	8003612 <HAL_RCC_OscConfig+0x152>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	2b01      	cmp	r3, #1
 800360c:	d001      	beq.n	8003612 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e1c7      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003612:	4b3b      	ldr	r3, [pc, #236]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	691b      	ldr	r3, [r3, #16]
 800361e:	00db      	lsls	r3, r3, #3
 8003620:	4937      	ldr	r1, [pc, #220]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 8003622:	4313      	orrs	r3, r2
 8003624:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003626:	e03a      	b.n	800369e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d020      	beq.n	8003672 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003630:	4b34      	ldr	r3, [pc, #208]	@ (8003704 <HAL_RCC_OscConfig+0x244>)
 8003632:	2201      	movs	r2, #1
 8003634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003636:	f7fe fad9 	bl	8001bec <HAL_GetTick>
 800363a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800363c:	e008      	b.n	8003650 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800363e:	f7fe fad5 	bl	8001bec <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	2b02      	cmp	r3, #2
 800364a:	d901      	bls.n	8003650 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e1a8      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003650:	4b2b      	ldr	r3, [pc, #172]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0302 	and.w	r3, r3, #2
 8003658:	2b00      	cmp	r3, #0
 800365a:	d0f0      	beq.n	800363e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800365c:	4b28      	ldr	r3, [pc, #160]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	00db      	lsls	r3, r3, #3
 800366a:	4925      	ldr	r1, [pc, #148]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 800366c:	4313      	orrs	r3, r2
 800366e:	600b      	str	r3, [r1, #0]
 8003670:	e015      	b.n	800369e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003672:	4b24      	ldr	r3, [pc, #144]	@ (8003704 <HAL_RCC_OscConfig+0x244>)
 8003674:	2200      	movs	r2, #0
 8003676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003678:	f7fe fab8 	bl	8001bec <HAL_GetTick>
 800367c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800367e:	e008      	b.n	8003692 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003680:	f7fe fab4 	bl	8001bec <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	2b02      	cmp	r3, #2
 800368c:	d901      	bls.n	8003692 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e187      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003692:	4b1b      	ldr	r3, [pc, #108]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1f0      	bne.n	8003680 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0308 	and.w	r3, r3, #8
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d036      	beq.n	8003718 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d016      	beq.n	80036e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036b2:	4b15      	ldr	r3, [pc, #84]	@ (8003708 <HAL_RCC_OscConfig+0x248>)
 80036b4:	2201      	movs	r2, #1
 80036b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036b8:	f7fe fa98 	bl	8001bec <HAL_GetTick>
 80036bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036be:	e008      	b.n	80036d2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036c0:	f7fe fa94 	bl	8001bec <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e167      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036d2:	4b0b      	ldr	r3, [pc, #44]	@ (8003700 <HAL_RCC_OscConfig+0x240>)
 80036d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d0f0      	beq.n	80036c0 <HAL_RCC_OscConfig+0x200>
 80036de:	e01b      	b.n	8003718 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036e0:	4b09      	ldr	r3, [pc, #36]	@ (8003708 <HAL_RCC_OscConfig+0x248>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036e6:	f7fe fa81 	bl	8001bec <HAL_GetTick>
 80036ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036ec:	e00e      	b.n	800370c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036ee:	f7fe fa7d 	bl	8001bec <HAL_GetTick>
 80036f2:	4602      	mov	r2, r0
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d907      	bls.n	800370c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80036fc:	2303      	movs	r3, #3
 80036fe:	e150      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
 8003700:	40023800 	.word	0x40023800
 8003704:	42470000 	.word	0x42470000
 8003708:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800370c:	4b88      	ldr	r3, [pc, #544]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 800370e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003710:	f003 0302 	and.w	r3, r3, #2
 8003714:	2b00      	cmp	r3, #0
 8003716:	d1ea      	bne.n	80036ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0304 	and.w	r3, r3, #4
 8003720:	2b00      	cmp	r3, #0
 8003722:	f000 8097 	beq.w	8003854 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003726:	2300      	movs	r3, #0
 8003728:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800372a:	4b81      	ldr	r3, [pc, #516]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 800372c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d10f      	bne.n	8003756 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003736:	2300      	movs	r3, #0
 8003738:	60bb      	str	r3, [r7, #8]
 800373a:	4b7d      	ldr	r3, [pc, #500]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 800373c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373e:	4a7c      	ldr	r2, [pc, #496]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 8003740:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003744:	6413      	str	r3, [r2, #64]	@ 0x40
 8003746:	4b7a      	ldr	r3, [pc, #488]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 8003748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800374e:	60bb      	str	r3, [r7, #8]
 8003750:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003752:	2301      	movs	r3, #1
 8003754:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003756:	4b77      	ldr	r3, [pc, #476]	@ (8003934 <HAL_RCC_OscConfig+0x474>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800375e:	2b00      	cmp	r3, #0
 8003760:	d118      	bne.n	8003794 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003762:	4b74      	ldr	r3, [pc, #464]	@ (8003934 <HAL_RCC_OscConfig+0x474>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a73      	ldr	r2, [pc, #460]	@ (8003934 <HAL_RCC_OscConfig+0x474>)
 8003768:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800376c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800376e:	f7fe fa3d 	bl	8001bec <HAL_GetTick>
 8003772:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003774:	e008      	b.n	8003788 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003776:	f7fe fa39 	bl	8001bec <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b02      	cmp	r3, #2
 8003782:	d901      	bls.n	8003788 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e10c      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003788:	4b6a      	ldr	r3, [pc, #424]	@ (8003934 <HAL_RCC_OscConfig+0x474>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003790:	2b00      	cmp	r3, #0
 8003792:	d0f0      	beq.n	8003776 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	2b01      	cmp	r3, #1
 800379a:	d106      	bne.n	80037aa <HAL_RCC_OscConfig+0x2ea>
 800379c:	4b64      	ldr	r3, [pc, #400]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 800379e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037a0:	4a63      	ldr	r2, [pc, #396]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 80037a2:	f043 0301 	orr.w	r3, r3, #1
 80037a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80037a8:	e01c      	b.n	80037e4 <HAL_RCC_OscConfig+0x324>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	2b05      	cmp	r3, #5
 80037b0:	d10c      	bne.n	80037cc <HAL_RCC_OscConfig+0x30c>
 80037b2:	4b5f      	ldr	r3, [pc, #380]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 80037b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037b6:	4a5e      	ldr	r2, [pc, #376]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 80037b8:	f043 0304 	orr.w	r3, r3, #4
 80037bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80037be:	4b5c      	ldr	r3, [pc, #368]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 80037c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037c2:	4a5b      	ldr	r2, [pc, #364]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 80037c4:	f043 0301 	orr.w	r3, r3, #1
 80037c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80037ca:	e00b      	b.n	80037e4 <HAL_RCC_OscConfig+0x324>
 80037cc:	4b58      	ldr	r3, [pc, #352]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 80037ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037d0:	4a57      	ldr	r2, [pc, #348]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 80037d2:	f023 0301 	bic.w	r3, r3, #1
 80037d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80037d8:	4b55      	ldr	r3, [pc, #340]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 80037da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037dc:	4a54      	ldr	r2, [pc, #336]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 80037de:	f023 0304 	bic.w	r3, r3, #4
 80037e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d015      	beq.n	8003818 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ec:	f7fe f9fe 	bl	8001bec <HAL_GetTick>
 80037f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037f2:	e00a      	b.n	800380a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037f4:	f7fe f9fa 	bl	8001bec <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003802:	4293      	cmp	r3, r2
 8003804:	d901      	bls.n	800380a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e0cb      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800380a:	4b49      	ldr	r3, [pc, #292]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 800380c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d0ee      	beq.n	80037f4 <HAL_RCC_OscConfig+0x334>
 8003816:	e014      	b.n	8003842 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003818:	f7fe f9e8 	bl	8001bec <HAL_GetTick>
 800381c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800381e:	e00a      	b.n	8003836 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003820:	f7fe f9e4 	bl	8001bec <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800382e:	4293      	cmp	r3, r2
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e0b5      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003836:	4b3e      	ldr	r3, [pc, #248]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 8003838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1ee      	bne.n	8003820 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003842:	7dfb      	ldrb	r3, [r7, #23]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d105      	bne.n	8003854 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003848:	4b39      	ldr	r3, [pc, #228]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 800384a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384c:	4a38      	ldr	r2, [pc, #224]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 800384e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003852:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	699b      	ldr	r3, [r3, #24]
 8003858:	2b00      	cmp	r3, #0
 800385a:	f000 80a1 	beq.w	80039a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800385e:	4b34      	ldr	r3, [pc, #208]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f003 030c 	and.w	r3, r3, #12
 8003866:	2b08      	cmp	r3, #8
 8003868:	d05c      	beq.n	8003924 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	699b      	ldr	r3, [r3, #24]
 800386e:	2b02      	cmp	r3, #2
 8003870:	d141      	bne.n	80038f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003872:	4b31      	ldr	r3, [pc, #196]	@ (8003938 <HAL_RCC_OscConfig+0x478>)
 8003874:	2200      	movs	r2, #0
 8003876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003878:	f7fe f9b8 	bl	8001bec <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003880:	f7fe f9b4 	bl	8001bec <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e087      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003892:	4b27      	ldr	r3, [pc, #156]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1f0      	bne.n	8003880 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	69da      	ldr	r2, [r3, #28]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	431a      	orrs	r2, r3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ac:	019b      	lsls	r3, r3, #6
 80038ae:	431a      	orrs	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038b4:	085b      	lsrs	r3, r3, #1
 80038b6:	3b01      	subs	r3, #1
 80038b8:	041b      	lsls	r3, r3, #16
 80038ba:	431a      	orrs	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038c0:	061b      	lsls	r3, r3, #24
 80038c2:	491b      	ldr	r1, [pc, #108]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003938 <HAL_RCC_OscConfig+0x478>)
 80038ca:	2201      	movs	r2, #1
 80038cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ce:	f7fe f98d 	bl	8001bec <HAL_GetTick>
 80038d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038d4:	e008      	b.n	80038e8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d6:	f7fe f989 	bl	8001bec <HAL_GetTick>
 80038da:	4602      	mov	r2, r0
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	1ad3      	subs	r3, r2, r3
 80038e0:	2b02      	cmp	r3, #2
 80038e2:	d901      	bls.n	80038e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80038e4:	2303      	movs	r3, #3
 80038e6:	e05c      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038e8:	4b11      	ldr	r3, [pc, #68]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d0f0      	beq.n	80038d6 <HAL_RCC_OscConfig+0x416>
 80038f4:	e054      	b.n	80039a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038f6:	4b10      	ldr	r3, [pc, #64]	@ (8003938 <HAL_RCC_OscConfig+0x478>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038fc:	f7fe f976 	bl	8001bec <HAL_GetTick>
 8003900:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003902:	e008      	b.n	8003916 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003904:	f7fe f972 	bl	8001bec <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	2b02      	cmp	r3, #2
 8003910:	d901      	bls.n	8003916 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e045      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003916:	4b06      	ldr	r3, [pc, #24]	@ (8003930 <HAL_RCC_OscConfig+0x470>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d1f0      	bne.n	8003904 <HAL_RCC_OscConfig+0x444>
 8003922:	e03d      	b.n	80039a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	699b      	ldr	r3, [r3, #24]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d107      	bne.n	800393c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e038      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
 8003930:	40023800 	.word	0x40023800
 8003934:	40007000 	.word	0x40007000
 8003938:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800393c:	4b1b      	ldr	r3, [pc, #108]	@ (80039ac <HAL_RCC_OscConfig+0x4ec>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	699b      	ldr	r3, [r3, #24]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d028      	beq.n	800399c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003954:	429a      	cmp	r2, r3
 8003956:	d121      	bne.n	800399c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003962:	429a      	cmp	r2, r3
 8003964:	d11a      	bne.n	800399c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800396c:	4013      	ands	r3, r2
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003972:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003974:	4293      	cmp	r3, r2
 8003976:	d111      	bne.n	800399c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003982:	085b      	lsrs	r3, r3, #1
 8003984:	3b01      	subs	r3, #1
 8003986:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003988:	429a      	cmp	r2, r3
 800398a:	d107      	bne.n	800399c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003996:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003998:	429a      	cmp	r2, r3
 800399a:	d001      	beq.n	80039a0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e000      	b.n	80039a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3718      	adds	r7, #24
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	40023800 	.word	0x40023800

080039b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d101      	bne.n	80039c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e0cc      	b.n	8003b5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039c4:	4b68      	ldr	r3, [pc, #416]	@ (8003b68 <HAL_RCC_ClockConfig+0x1b8>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0307 	and.w	r3, r3, #7
 80039cc:	683a      	ldr	r2, [r7, #0]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d90c      	bls.n	80039ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039d2:	4b65      	ldr	r3, [pc, #404]	@ (8003b68 <HAL_RCC_ClockConfig+0x1b8>)
 80039d4:	683a      	ldr	r2, [r7, #0]
 80039d6:	b2d2      	uxtb	r2, r2
 80039d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039da:	4b63      	ldr	r3, [pc, #396]	@ (8003b68 <HAL_RCC_ClockConfig+0x1b8>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0307 	and.w	r3, r3, #7
 80039e2:	683a      	ldr	r2, [r7, #0]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d001      	beq.n	80039ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e0b8      	b.n	8003b5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0302 	and.w	r3, r3, #2
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d020      	beq.n	8003a3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0304 	and.w	r3, r3, #4
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d005      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a04:	4b59      	ldr	r3, [pc, #356]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	4a58      	ldr	r2, [pc, #352]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003a0a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a0e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0308 	and.w	r3, r3, #8
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d005      	beq.n	8003a28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a1c:	4b53      	ldr	r3, [pc, #332]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	4a52      	ldr	r2, [pc, #328]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003a22:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a28:	4b50      	ldr	r3, [pc, #320]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	494d      	ldr	r1, [pc, #308]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003a36:	4313      	orrs	r3, r2
 8003a38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d044      	beq.n	8003ad0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d107      	bne.n	8003a5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a4e:	4b47      	ldr	r3, [pc, #284]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d119      	bne.n	8003a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e07f      	b.n	8003b5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d003      	beq.n	8003a6e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a6a:	2b03      	cmp	r3, #3
 8003a6c:	d107      	bne.n	8003a7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a6e:	4b3f      	ldr	r3, [pc, #252]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d109      	bne.n	8003a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e06f      	b.n	8003b5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a7e:	4b3b      	ldr	r3, [pc, #236]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d101      	bne.n	8003a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e067      	b.n	8003b5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a8e:	4b37      	ldr	r3, [pc, #220]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	f023 0203 	bic.w	r2, r3, #3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	4934      	ldr	r1, [pc, #208]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003aa0:	f7fe f8a4 	bl	8001bec <HAL_GetTick>
 8003aa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aa6:	e00a      	b.n	8003abe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aa8:	f7fe f8a0 	bl	8001bec <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e04f      	b.n	8003b5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003abe:	4b2b      	ldr	r3, [pc, #172]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f003 020c 	and.w	r2, r3, #12
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d1eb      	bne.n	8003aa8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ad0:	4b25      	ldr	r3, [pc, #148]	@ (8003b68 <HAL_RCC_ClockConfig+0x1b8>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0307 	and.w	r3, r3, #7
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d20c      	bcs.n	8003af8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ade:	4b22      	ldr	r3, [pc, #136]	@ (8003b68 <HAL_RCC_ClockConfig+0x1b8>)
 8003ae0:	683a      	ldr	r2, [r7, #0]
 8003ae2:	b2d2      	uxtb	r2, r2
 8003ae4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ae6:	4b20      	ldr	r3, [pc, #128]	@ (8003b68 <HAL_RCC_ClockConfig+0x1b8>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0307 	and.w	r3, r3, #7
 8003aee:	683a      	ldr	r2, [r7, #0]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d001      	beq.n	8003af8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e032      	b.n	8003b5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0304 	and.w	r3, r3, #4
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d008      	beq.n	8003b16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b04:	4b19      	ldr	r3, [pc, #100]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	4916      	ldr	r1, [pc, #88]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0308 	and.w	r3, r3, #8
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d009      	beq.n	8003b36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b22:	4b12      	ldr	r3, [pc, #72]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	00db      	lsls	r3, r3, #3
 8003b30:	490e      	ldr	r1, [pc, #56]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b36:	f000 f821 	bl	8003b7c <HAL_RCC_GetSysClockFreq>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8003b6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	091b      	lsrs	r3, r3, #4
 8003b42:	f003 030f 	and.w	r3, r3, #15
 8003b46:	490a      	ldr	r1, [pc, #40]	@ (8003b70 <HAL_RCC_ClockConfig+0x1c0>)
 8003b48:	5ccb      	ldrb	r3, [r1, r3]
 8003b4a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b4e:	4a09      	ldr	r2, [pc, #36]	@ (8003b74 <HAL_RCC_ClockConfig+0x1c4>)
 8003b50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003b52:	4b09      	ldr	r3, [pc, #36]	@ (8003b78 <HAL_RCC_ClockConfig+0x1c8>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7fe f804 	bl	8001b64 <HAL_InitTick>

  return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3710      	adds	r7, #16
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	40023c00 	.word	0x40023c00
 8003b6c:	40023800 	.word	0x40023800
 8003b70:	08008820 	.word	0x08008820
 8003b74:	20000000 	.word	0x20000000
 8003b78:	20000004 	.word	0x20000004

08003b7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b80:	b094      	sub	sp, #80	@ 0x50
 8003b82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003b84:	2300      	movs	r3, #0
 8003b86:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003b90:	2300      	movs	r3, #0
 8003b92:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b94:	4b79      	ldr	r3, [pc, #484]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f003 030c 	and.w	r3, r3, #12
 8003b9c:	2b08      	cmp	r3, #8
 8003b9e:	d00d      	beq.n	8003bbc <HAL_RCC_GetSysClockFreq+0x40>
 8003ba0:	2b08      	cmp	r3, #8
 8003ba2:	f200 80e1 	bhi.w	8003d68 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d002      	beq.n	8003bb0 <HAL_RCC_GetSysClockFreq+0x34>
 8003baa:	2b04      	cmp	r3, #4
 8003bac:	d003      	beq.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003bae:	e0db      	b.n	8003d68 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bb0:	4b73      	ldr	r3, [pc, #460]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x204>)
 8003bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bb4:	e0db      	b.n	8003d6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003bb6:	4b73      	ldr	r3, [pc, #460]	@ (8003d84 <HAL_RCC_GetSysClockFreq+0x208>)
 8003bb8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bba:	e0d8      	b.n	8003d6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bbc:	4b6f      	ldr	r3, [pc, #444]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bc4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bc6:	4b6d      	ldr	r3, [pc, #436]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d063      	beq.n	8003c9a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bd2:	4b6a      	ldr	r3, [pc, #424]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	099b      	lsrs	r3, r3, #6
 8003bd8:	2200      	movs	r2, #0
 8003bda:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bdc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003be0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003be4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003be6:	2300      	movs	r3, #0
 8003be8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003bee:	4622      	mov	r2, r4
 8003bf0:	462b      	mov	r3, r5
 8003bf2:	f04f 0000 	mov.w	r0, #0
 8003bf6:	f04f 0100 	mov.w	r1, #0
 8003bfa:	0159      	lsls	r1, r3, #5
 8003bfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c00:	0150      	lsls	r0, r2, #5
 8003c02:	4602      	mov	r2, r0
 8003c04:	460b      	mov	r3, r1
 8003c06:	4621      	mov	r1, r4
 8003c08:	1a51      	subs	r1, r2, r1
 8003c0a:	6139      	str	r1, [r7, #16]
 8003c0c:	4629      	mov	r1, r5
 8003c0e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c12:	617b      	str	r3, [r7, #20]
 8003c14:	f04f 0200 	mov.w	r2, #0
 8003c18:	f04f 0300 	mov.w	r3, #0
 8003c1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c20:	4659      	mov	r1, fp
 8003c22:	018b      	lsls	r3, r1, #6
 8003c24:	4651      	mov	r1, sl
 8003c26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c2a:	4651      	mov	r1, sl
 8003c2c:	018a      	lsls	r2, r1, #6
 8003c2e:	4651      	mov	r1, sl
 8003c30:	ebb2 0801 	subs.w	r8, r2, r1
 8003c34:	4659      	mov	r1, fp
 8003c36:	eb63 0901 	sbc.w	r9, r3, r1
 8003c3a:	f04f 0200 	mov.w	r2, #0
 8003c3e:	f04f 0300 	mov.w	r3, #0
 8003c42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c4e:	4690      	mov	r8, r2
 8003c50:	4699      	mov	r9, r3
 8003c52:	4623      	mov	r3, r4
 8003c54:	eb18 0303 	adds.w	r3, r8, r3
 8003c58:	60bb      	str	r3, [r7, #8]
 8003c5a:	462b      	mov	r3, r5
 8003c5c:	eb49 0303 	adc.w	r3, r9, r3
 8003c60:	60fb      	str	r3, [r7, #12]
 8003c62:	f04f 0200 	mov.w	r2, #0
 8003c66:	f04f 0300 	mov.w	r3, #0
 8003c6a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003c6e:	4629      	mov	r1, r5
 8003c70:	024b      	lsls	r3, r1, #9
 8003c72:	4621      	mov	r1, r4
 8003c74:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c78:	4621      	mov	r1, r4
 8003c7a:	024a      	lsls	r2, r1, #9
 8003c7c:	4610      	mov	r0, r2
 8003c7e:	4619      	mov	r1, r3
 8003c80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c82:	2200      	movs	r2, #0
 8003c84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c88:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c8c:	f7fc fffc 	bl	8000c88 <__aeabi_uldivmod>
 8003c90:	4602      	mov	r2, r0
 8003c92:	460b      	mov	r3, r1
 8003c94:	4613      	mov	r3, r2
 8003c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c98:	e058      	b.n	8003d4c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c9a:	4b38      	ldr	r3, [pc, #224]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	099b      	lsrs	r3, r3, #6
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	4611      	mov	r1, r2
 8003ca6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003caa:	623b      	str	r3, [r7, #32]
 8003cac:	2300      	movs	r3, #0
 8003cae:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cb0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003cb4:	4642      	mov	r2, r8
 8003cb6:	464b      	mov	r3, r9
 8003cb8:	f04f 0000 	mov.w	r0, #0
 8003cbc:	f04f 0100 	mov.w	r1, #0
 8003cc0:	0159      	lsls	r1, r3, #5
 8003cc2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cc6:	0150      	lsls	r0, r2, #5
 8003cc8:	4602      	mov	r2, r0
 8003cca:	460b      	mov	r3, r1
 8003ccc:	4641      	mov	r1, r8
 8003cce:	ebb2 0a01 	subs.w	sl, r2, r1
 8003cd2:	4649      	mov	r1, r9
 8003cd4:	eb63 0b01 	sbc.w	fp, r3, r1
 8003cd8:	f04f 0200 	mov.w	r2, #0
 8003cdc:	f04f 0300 	mov.w	r3, #0
 8003ce0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003ce4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003ce8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003cec:	ebb2 040a 	subs.w	r4, r2, sl
 8003cf0:	eb63 050b 	sbc.w	r5, r3, fp
 8003cf4:	f04f 0200 	mov.w	r2, #0
 8003cf8:	f04f 0300 	mov.w	r3, #0
 8003cfc:	00eb      	lsls	r3, r5, #3
 8003cfe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d02:	00e2      	lsls	r2, r4, #3
 8003d04:	4614      	mov	r4, r2
 8003d06:	461d      	mov	r5, r3
 8003d08:	4643      	mov	r3, r8
 8003d0a:	18e3      	adds	r3, r4, r3
 8003d0c:	603b      	str	r3, [r7, #0]
 8003d0e:	464b      	mov	r3, r9
 8003d10:	eb45 0303 	adc.w	r3, r5, r3
 8003d14:	607b      	str	r3, [r7, #4]
 8003d16:	f04f 0200 	mov.w	r2, #0
 8003d1a:	f04f 0300 	mov.w	r3, #0
 8003d1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d22:	4629      	mov	r1, r5
 8003d24:	028b      	lsls	r3, r1, #10
 8003d26:	4621      	mov	r1, r4
 8003d28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d2c:	4621      	mov	r1, r4
 8003d2e:	028a      	lsls	r2, r1, #10
 8003d30:	4610      	mov	r0, r2
 8003d32:	4619      	mov	r1, r3
 8003d34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d36:	2200      	movs	r2, #0
 8003d38:	61bb      	str	r3, [r7, #24]
 8003d3a:	61fa      	str	r2, [r7, #28]
 8003d3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d40:	f7fc ffa2 	bl	8000c88 <__aeabi_uldivmod>
 8003d44:	4602      	mov	r2, r0
 8003d46:	460b      	mov	r3, r1
 8003d48:	4613      	mov	r3, r2
 8003d4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	0c1b      	lsrs	r3, r3, #16
 8003d52:	f003 0303 	and.w	r3, r3, #3
 8003d56:	3301      	adds	r3, #1
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003d5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d64:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d66:	e002      	b.n	8003d6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d68:	4b05      	ldr	r3, [pc, #20]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d6a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3750      	adds	r7, #80	@ 0x50
 8003d74:	46bd      	mov	sp, r7
 8003d76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d7a:	bf00      	nop
 8003d7c:	40023800 	.word	0x40023800
 8003d80:	00f42400 	.word	0x00f42400
 8003d84:	007a1200 	.word	0x007a1200

08003d88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e041      	b.n	8003e1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d106      	bne.n	8003db4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7fd fd52 	bl	8001858 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2202      	movs	r2, #2
 8003db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	3304      	adds	r3, #4
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	4610      	mov	r0, r2
 8003dc8:	f000 f896 	bl	8003ef8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3708      	adds	r7, #8
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
	...

08003e28 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d001      	beq.n	8003e40 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e046      	b.n	8003ece <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2202      	movs	r2, #2
 8003e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a23      	ldr	r2, [pc, #140]	@ (8003edc <HAL_TIM_Base_Start+0xb4>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d022      	beq.n	8003e98 <HAL_TIM_Base_Start+0x70>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e5a:	d01d      	beq.n	8003e98 <HAL_TIM_Base_Start+0x70>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a1f      	ldr	r2, [pc, #124]	@ (8003ee0 <HAL_TIM_Base_Start+0xb8>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d018      	beq.n	8003e98 <HAL_TIM_Base_Start+0x70>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a1e      	ldr	r2, [pc, #120]	@ (8003ee4 <HAL_TIM_Base_Start+0xbc>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d013      	beq.n	8003e98 <HAL_TIM_Base_Start+0x70>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a1c      	ldr	r2, [pc, #112]	@ (8003ee8 <HAL_TIM_Base_Start+0xc0>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d00e      	beq.n	8003e98 <HAL_TIM_Base_Start+0x70>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a1b      	ldr	r2, [pc, #108]	@ (8003eec <HAL_TIM_Base_Start+0xc4>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d009      	beq.n	8003e98 <HAL_TIM_Base_Start+0x70>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a19      	ldr	r2, [pc, #100]	@ (8003ef0 <HAL_TIM_Base_Start+0xc8>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d004      	beq.n	8003e98 <HAL_TIM_Base_Start+0x70>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a18      	ldr	r2, [pc, #96]	@ (8003ef4 <HAL_TIM_Base_Start+0xcc>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d111      	bne.n	8003ebc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f003 0307 	and.w	r3, r3, #7
 8003ea2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2b06      	cmp	r3, #6
 8003ea8:	d010      	beq.n	8003ecc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f042 0201 	orr.w	r2, r2, #1
 8003eb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eba:	e007      	b.n	8003ecc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f042 0201 	orr.w	r2, r2, #1
 8003eca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3714      	adds	r7, #20
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	40010000 	.word	0x40010000
 8003ee0:	40000400 	.word	0x40000400
 8003ee4:	40000800 	.word	0x40000800
 8003ee8:	40000c00 	.word	0x40000c00
 8003eec:	40010400 	.word	0x40010400
 8003ef0:	40014000 	.word	0x40014000
 8003ef4:	40001800 	.word	0x40001800

08003ef8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b085      	sub	sp, #20
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a43      	ldr	r2, [pc, #268]	@ (8004018 <TIM_Base_SetConfig+0x120>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d013      	beq.n	8003f38 <TIM_Base_SetConfig+0x40>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f16:	d00f      	beq.n	8003f38 <TIM_Base_SetConfig+0x40>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a40      	ldr	r2, [pc, #256]	@ (800401c <TIM_Base_SetConfig+0x124>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d00b      	beq.n	8003f38 <TIM_Base_SetConfig+0x40>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4a3f      	ldr	r2, [pc, #252]	@ (8004020 <TIM_Base_SetConfig+0x128>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d007      	beq.n	8003f38 <TIM_Base_SetConfig+0x40>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a3e      	ldr	r2, [pc, #248]	@ (8004024 <TIM_Base_SetConfig+0x12c>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d003      	beq.n	8003f38 <TIM_Base_SetConfig+0x40>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a3d      	ldr	r2, [pc, #244]	@ (8004028 <TIM_Base_SetConfig+0x130>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d108      	bne.n	8003f4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	68fa      	ldr	r2, [r7, #12]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a32      	ldr	r2, [pc, #200]	@ (8004018 <TIM_Base_SetConfig+0x120>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d02b      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f58:	d027      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a2f      	ldr	r2, [pc, #188]	@ (800401c <TIM_Base_SetConfig+0x124>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d023      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a2e      	ldr	r2, [pc, #184]	@ (8004020 <TIM_Base_SetConfig+0x128>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d01f      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a2d      	ldr	r2, [pc, #180]	@ (8004024 <TIM_Base_SetConfig+0x12c>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d01b      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a2c      	ldr	r2, [pc, #176]	@ (8004028 <TIM_Base_SetConfig+0x130>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d017      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a2b      	ldr	r2, [pc, #172]	@ (800402c <TIM_Base_SetConfig+0x134>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d013      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a2a      	ldr	r2, [pc, #168]	@ (8004030 <TIM_Base_SetConfig+0x138>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d00f      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a29      	ldr	r2, [pc, #164]	@ (8004034 <TIM_Base_SetConfig+0x13c>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d00b      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a28      	ldr	r2, [pc, #160]	@ (8004038 <TIM_Base_SetConfig+0x140>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d007      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a27      	ldr	r2, [pc, #156]	@ (800403c <TIM_Base_SetConfig+0x144>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d003      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a26      	ldr	r2, [pc, #152]	@ (8004040 <TIM_Base_SetConfig+0x148>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d108      	bne.n	8003fbc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	689a      	ldr	r2, [r3, #8]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a0e      	ldr	r2, [pc, #56]	@ (8004018 <TIM_Base_SetConfig+0x120>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d003      	beq.n	8003fea <TIM_Base_SetConfig+0xf2>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a10      	ldr	r2, [pc, #64]	@ (8004028 <TIM_Base_SetConfig+0x130>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d103      	bne.n	8003ff2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	691a      	ldr	r2, [r3, #16]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f043 0204 	orr.w	r2, r3, #4
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2201      	movs	r2, #1
 8004002:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	601a      	str	r2, [r3, #0]
}
 800400a:	bf00      	nop
 800400c:	3714      	adds	r7, #20
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	40010000 	.word	0x40010000
 800401c:	40000400 	.word	0x40000400
 8004020:	40000800 	.word	0x40000800
 8004024:	40000c00 	.word	0x40000c00
 8004028:	40010400 	.word	0x40010400
 800402c:	40014000 	.word	0x40014000
 8004030:	40014400 	.word	0x40014400
 8004034:	40014800 	.word	0x40014800
 8004038:	40001800 	.word	0x40001800
 800403c:	40001c00 	.word	0x40001c00
 8004040:	40002000 	.word	0x40002000

08004044 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004044:	b480      	push	{r7}
 8004046:	b085      	sub	sp, #20
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004054:	2b01      	cmp	r3, #1
 8004056:	d101      	bne.n	800405c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004058:	2302      	movs	r3, #2
 800405a:	e05a      	b.n	8004112 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2202      	movs	r2, #2
 8004068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004082:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	68fa      	ldr	r2, [r7, #12]
 800408a:	4313      	orrs	r3, r2
 800408c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68fa      	ldr	r2, [r7, #12]
 8004094:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a21      	ldr	r2, [pc, #132]	@ (8004120 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d022      	beq.n	80040e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040a8:	d01d      	beq.n	80040e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a1d      	ldr	r2, [pc, #116]	@ (8004124 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d018      	beq.n	80040e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a1b      	ldr	r2, [pc, #108]	@ (8004128 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d013      	beq.n	80040e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a1a      	ldr	r2, [pc, #104]	@ (800412c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d00e      	beq.n	80040e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a18      	ldr	r2, [pc, #96]	@ (8004130 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d009      	beq.n	80040e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a17      	ldr	r2, [pc, #92]	@ (8004134 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d004      	beq.n	80040e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a15      	ldr	r2, [pc, #84]	@ (8004138 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d10c      	bne.n	8004100 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	68ba      	ldr	r2, [r7, #8]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68ba      	ldr	r2, [r7, #8]
 80040fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3714      	adds	r7, #20
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	40010000 	.word	0x40010000
 8004124:	40000400 	.word	0x40000400
 8004128:	40000800 	.word	0x40000800
 800412c:	40000c00 	.word	0x40000c00
 8004130:	40010400 	.word	0x40010400
 8004134:	40014000 	.word	0x40014000
 8004138:	40001800 	.word	0x40001800

0800413c <__cvt>:
 800413c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004140:	ec57 6b10 	vmov	r6, r7, d0
 8004144:	2f00      	cmp	r7, #0
 8004146:	460c      	mov	r4, r1
 8004148:	4619      	mov	r1, r3
 800414a:	463b      	mov	r3, r7
 800414c:	bfbb      	ittet	lt
 800414e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004152:	461f      	movlt	r7, r3
 8004154:	2300      	movge	r3, #0
 8004156:	232d      	movlt	r3, #45	@ 0x2d
 8004158:	700b      	strb	r3, [r1, #0]
 800415a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800415c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004160:	4691      	mov	r9, r2
 8004162:	f023 0820 	bic.w	r8, r3, #32
 8004166:	bfbc      	itt	lt
 8004168:	4632      	movlt	r2, r6
 800416a:	4616      	movlt	r6, r2
 800416c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004170:	d005      	beq.n	800417e <__cvt+0x42>
 8004172:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004176:	d100      	bne.n	800417a <__cvt+0x3e>
 8004178:	3401      	adds	r4, #1
 800417a:	2102      	movs	r1, #2
 800417c:	e000      	b.n	8004180 <__cvt+0x44>
 800417e:	2103      	movs	r1, #3
 8004180:	ab03      	add	r3, sp, #12
 8004182:	9301      	str	r3, [sp, #4]
 8004184:	ab02      	add	r3, sp, #8
 8004186:	9300      	str	r3, [sp, #0]
 8004188:	ec47 6b10 	vmov	d0, r6, r7
 800418c:	4653      	mov	r3, sl
 800418e:	4622      	mov	r2, r4
 8004190:	f001 f86e 	bl	8005270 <_dtoa_r>
 8004194:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004198:	4605      	mov	r5, r0
 800419a:	d119      	bne.n	80041d0 <__cvt+0x94>
 800419c:	f019 0f01 	tst.w	r9, #1
 80041a0:	d00e      	beq.n	80041c0 <__cvt+0x84>
 80041a2:	eb00 0904 	add.w	r9, r0, r4
 80041a6:	2200      	movs	r2, #0
 80041a8:	2300      	movs	r3, #0
 80041aa:	4630      	mov	r0, r6
 80041ac:	4639      	mov	r1, r7
 80041ae:	f7fc fc8b 	bl	8000ac8 <__aeabi_dcmpeq>
 80041b2:	b108      	cbz	r0, 80041b8 <__cvt+0x7c>
 80041b4:	f8cd 900c 	str.w	r9, [sp, #12]
 80041b8:	2230      	movs	r2, #48	@ 0x30
 80041ba:	9b03      	ldr	r3, [sp, #12]
 80041bc:	454b      	cmp	r3, r9
 80041be:	d31e      	bcc.n	80041fe <__cvt+0xc2>
 80041c0:	9b03      	ldr	r3, [sp, #12]
 80041c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80041c4:	1b5b      	subs	r3, r3, r5
 80041c6:	4628      	mov	r0, r5
 80041c8:	6013      	str	r3, [r2, #0]
 80041ca:	b004      	add	sp, #16
 80041cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80041d4:	eb00 0904 	add.w	r9, r0, r4
 80041d8:	d1e5      	bne.n	80041a6 <__cvt+0x6a>
 80041da:	7803      	ldrb	r3, [r0, #0]
 80041dc:	2b30      	cmp	r3, #48	@ 0x30
 80041de:	d10a      	bne.n	80041f6 <__cvt+0xba>
 80041e0:	2200      	movs	r2, #0
 80041e2:	2300      	movs	r3, #0
 80041e4:	4630      	mov	r0, r6
 80041e6:	4639      	mov	r1, r7
 80041e8:	f7fc fc6e 	bl	8000ac8 <__aeabi_dcmpeq>
 80041ec:	b918      	cbnz	r0, 80041f6 <__cvt+0xba>
 80041ee:	f1c4 0401 	rsb	r4, r4, #1
 80041f2:	f8ca 4000 	str.w	r4, [sl]
 80041f6:	f8da 3000 	ldr.w	r3, [sl]
 80041fa:	4499      	add	r9, r3
 80041fc:	e7d3      	b.n	80041a6 <__cvt+0x6a>
 80041fe:	1c59      	adds	r1, r3, #1
 8004200:	9103      	str	r1, [sp, #12]
 8004202:	701a      	strb	r2, [r3, #0]
 8004204:	e7d9      	b.n	80041ba <__cvt+0x7e>

08004206 <__exponent>:
 8004206:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004208:	2900      	cmp	r1, #0
 800420a:	bfba      	itte	lt
 800420c:	4249      	neglt	r1, r1
 800420e:	232d      	movlt	r3, #45	@ 0x2d
 8004210:	232b      	movge	r3, #43	@ 0x2b
 8004212:	2909      	cmp	r1, #9
 8004214:	7002      	strb	r2, [r0, #0]
 8004216:	7043      	strb	r3, [r0, #1]
 8004218:	dd29      	ble.n	800426e <__exponent+0x68>
 800421a:	f10d 0307 	add.w	r3, sp, #7
 800421e:	461d      	mov	r5, r3
 8004220:	270a      	movs	r7, #10
 8004222:	461a      	mov	r2, r3
 8004224:	fbb1 f6f7 	udiv	r6, r1, r7
 8004228:	fb07 1416 	mls	r4, r7, r6, r1
 800422c:	3430      	adds	r4, #48	@ 0x30
 800422e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004232:	460c      	mov	r4, r1
 8004234:	2c63      	cmp	r4, #99	@ 0x63
 8004236:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800423a:	4631      	mov	r1, r6
 800423c:	dcf1      	bgt.n	8004222 <__exponent+0x1c>
 800423e:	3130      	adds	r1, #48	@ 0x30
 8004240:	1e94      	subs	r4, r2, #2
 8004242:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004246:	1c41      	adds	r1, r0, #1
 8004248:	4623      	mov	r3, r4
 800424a:	42ab      	cmp	r3, r5
 800424c:	d30a      	bcc.n	8004264 <__exponent+0x5e>
 800424e:	f10d 0309 	add.w	r3, sp, #9
 8004252:	1a9b      	subs	r3, r3, r2
 8004254:	42ac      	cmp	r4, r5
 8004256:	bf88      	it	hi
 8004258:	2300      	movhi	r3, #0
 800425a:	3302      	adds	r3, #2
 800425c:	4403      	add	r3, r0
 800425e:	1a18      	subs	r0, r3, r0
 8004260:	b003      	add	sp, #12
 8004262:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004264:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004268:	f801 6f01 	strb.w	r6, [r1, #1]!
 800426c:	e7ed      	b.n	800424a <__exponent+0x44>
 800426e:	2330      	movs	r3, #48	@ 0x30
 8004270:	3130      	adds	r1, #48	@ 0x30
 8004272:	7083      	strb	r3, [r0, #2]
 8004274:	70c1      	strb	r1, [r0, #3]
 8004276:	1d03      	adds	r3, r0, #4
 8004278:	e7f1      	b.n	800425e <__exponent+0x58>
	...

0800427c <_printf_float>:
 800427c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004280:	b08d      	sub	sp, #52	@ 0x34
 8004282:	460c      	mov	r4, r1
 8004284:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004288:	4616      	mov	r6, r2
 800428a:	461f      	mov	r7, r3
 800428c:	4605      	mov	r5, r0
 800428e:	f000 fee9 	bl	8005064 <_localeconv_r>
 8004292:	6803      	ldr	r3, [r0, #0]
 8004294:	9304      	str	r3, [sp, #16]
 8004296:	4618      	mov	r0, r3
 8004298:	f7fb ffea 	bl	8000270 <strlen>
 800429c:	2300      	movs	r3, #0
 800429e:	930a      	str	r3, [sp, #40]	@ 0x28
 80042a0:	f8d8 3000 	ldr.w	r3, [r8]
 80042a4:	9005      	str	r0, [sp, #20]
 80042a6:	3307      	adds	r3, #7
 80042a8:	f023 0307 	bic.w	r3, r3, #7
 80042ac:	f103 0208 	add.w	r2, r3, #8
 80042b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80042b4:	f8d4 b000 	ldr.w	fp, [r4]
 80042b8:	f8c8 2000 	str.w	r2, [r8]
 80042bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80042c0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80042c4:	9307      	str	r3, [sp, #28]
 80042c6:	f8cd 8018 	str.w	r8, [sp, #24]
 80042ca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80042ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80042d2:	4b9c      	ldr	r3, [pc, #624]	@ (8004544 <_printf_float+0x2c8>)
 80042d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80042d8:	f7fc fc28 	bl	8000b2c <__aeabi_dcmpun>
 80042dc:	bb70      	cbnz	r0, 800433c <_printf_float+0xc0>
 80042de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80042e2:	4b98      	ldr	r3, [pc, #608]	@ (8004544 <_printf_float+0x2c8>)
 80042e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80042e8:	f7fc fc02 	bl	8000af0 <__aeabi_dcmple>
 80042ec:	bb30      	cbnz	r0, 800433c <_printf_float+0xc0>
 80042ee:	2200      	movs	r2, #0
 80042f0:	2300      	movs	r3, #0
 80042f2:	4640      	mov	r0, r8
 80042f4:	4649      	mov	r1, r9
 80042f6:	f7fc fbf1 	bl	8000adc <__aeabi_dcmplt>
 80042fa:	b110      	cbz	r0, 8004302 <_printf_float+0x86>
 80042fc:	232d      	movs	r3, #45	@ 0x2d
 80042fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004302:	4a91      	ldr	r2, [pc, #580]	@ (8004548 <_printf_float+0x2cc>)
 8004304:	4b91      	ldr	r3, [pc, #580]	@ (800454c <_printf_float+0x2d0>)
 8004306:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800430a:	bf8c      	ite	hi
 800430c:	4690      	movhi	r8, r2
 800430e:	4698      	movls	r8, r3
 8004310:	2303      	movs	r3, #3
 8004312:	6123      	str	r3, [r4, #16]
 8004314:	f02b 0304 	bic.w	r3, fp, #4
 8004318:	6023      	str	r3, [r4, #0]
 800431a:	f04f 0900 	mov.w	r9, #0
 800431e:	9700      	str	r7, [sp, #0]
 8004320:	4633      	mov	r3, r6
 8004322:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004324:	4621      	mov	r1, r4
 8004326:	4628      	mov	r0, r5
 8004328:	f000 f9d2 	bl	80046d0 <_printf_common>
 800432c:	3001      	adds	r0, #1
 800432e:	f040 808d 	bne.w	800444c <_printf_float+0x1d0>
 8004332:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004336:	b00d      	add	sp, #52	@ 0x34
 8004338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800433c:	4642      	mov	r2, r8
 800433e:	464b      	mov	r3, r9
 8004340:	4640      	mov	r0, r8
 8004342:	4649      	mov	r1, r9
 8004344:	f7fc fbf2 	bl	8000b2c <__aeabi_dcmpun>
 8004348:	b140      	cbz	r0, 800435c <_printf_float+0xe0>
 800434a:	464b      	mov	r3, r9
 800434c:	2b00      	cmp	r3, #0
 800434e:	bfbc      	itt	lt
 8004350:	232d      	movlt	r3, #45	@ 0x2d
 8004352:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004356:	4a7e      	ldr	r2, [pc, #504]	@ (8004550 <_printf_float+0x2d4>)
 8004358:	4b7e      	ldr	r3, [pc, #504]	@ (8004554 <_printf_float+0x2d8>)
 800435a:	e7d4      	b.n	8004306 <_printf_float+0x8a>
 800435c:	6863      	ldr	r3, [r4, #4]
 800435e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004362:	9206      	str	r2, [sp, #24]
 8004364:	1c5a      	adds	r2, r3, #1
 8004366:	d13b      	bne.n	80043e0 <_printf_float+0x164>
 8004368:	2306      	movs	r3, #6
 800436a:	6063      	str	r3, [r4, #4]
 800436c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004370:	2300      	movs	r3, #0
 8004372:	6022      	str	r2, [r4, #0]
 8004374:	9303      	str	r3, [sp, #12]
 8004376:	ab0a      	add	r3, sp, #40	@ 0x28
 8004378:	e9cd a301 	strd	sl, r3, [sp, #4]
 800437c:	ab09      	add	r3, sp, #36	@ 0x24
 800437e:	9300      	str	r3, [sp, #0]
 8004380:	6861      	ldr	r1, [r4, #4]
 8004382:	ec49 8b10 	vmov	d0, r8, r9
 8004386:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800438a:	4628      	mov	r0, r5
 800438c:	f7ff fed6 	bl	800413c <__cvt>
 8004390:	9b06      	ldr	r3, [sp, #24]
 8004392:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004394:	2b47      	cmp	r3, #71	@ 0x47
 8004396:	4680      	mov	r8, r0
 8004398:	d129      	bne.n	80043ee <_printf_float+0x172>
 800439a:	1cc8      	adds	r0, r1, #3
 800439c:	db02      	blt.n	80043a4 <_printf_float+0x128>
 800439e:	6863      	ldr	r3, [r4, #4]
 80043a0:	4299      	cmp	r1, r3
 80043a2:	dd41      	ble.n	8004428 <_printf_float+0x1ac>
 80043a4:	f1aa 0a02 	sub.w	sl, sl, #2
 80043a8:	fa5f fa8a 	uxtb.w	sl, sl
 80043ac:	3901      	subs	r1, #1
 80043ae:	4652      	mov	r2, sl
 80043b0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80043b4:	9109      	str	r1, [sp, #36]	@ 0x24
 80043b6:	f7ff ff26 	bl	8004206 <__exponent>
 80043ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80043bc:	1813      	adds	r3, r2, r0
 80043be:	2a01      	cmp	r2, #1
 80043c0:	4681      	mov	r9, r0
 80043c2:	6123      	str	r3, [r4, #16]
 80043c4:	dc02      	bgt.n	80043cc <_printf_float+0x150>
 80043c6:	6822      	ldr	r2, [r4, #0]
 80043c8:	07d2      	lsls	r2, r2, #31
 80043ca:	d501      	bpl.n	80043d0 <_printf_float+0x154>
 80043cc:	3301      	adds	r3, #1
 80043ce:	6123      	str	r3, [r4, #16]
 80043d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d0a2      	beq.n	800431e <_printf_float+0xa2>
 80043d8:	232d      	movs	r3, #45	@ 0x2d
 80043da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043de:	e79e      	b.n	800431e <_printf_float+0xa2>
 80043e0:	9a06      	ldr	r2, [sp, #24]
 80043e2:	2a47      	cmp	r2, #71	@ 0x47
 80043e4:	d1c2      	bne.n	800436c <_printf_float+0xf0>
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1c0      	bne.n	800436c <_printf_float+0xf0>
 80043ea:	2301      	movs	r3, #1
 80043ec:	e7bd      	b.n	800436a <_printf_float+0xee>
 80043ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80043f2:	d9db      	bls.n	80043ac <_printf_float+0x130>
 80043f4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80043f8:	d118      	bne.n	800442c <_printf_float+0x1b0>
 80043fa:	2900      	cmp	r1, #0
 80043fc:	6863      	ldr	r3, [r4, #4]
 80043fe:	dd0b      	ble.n	8004418 <_printf_float+0x19c>
 8004400:	6121      	str	r1, [r4, #16]
 8004402:	b913      	cbnz	r3, 800440a <_printf_float+0x18e>
 8004404:	6822      	ldr	r2, [r4, #0]
 8004406:	07d0      	lsls	r0, r2, #31
 8004408:	d502      	bpl.n	8004410 <_printf_float+0x194>
 800440a:	3301      	adds	r3, #1
 800440c:	440b      	add	r3, r1
 800440e:	6123      	str	r3, [r4, #16]
 8004410:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004412:	f04f 0900 	mov.w	r9, #0
 8004416:	e7db      	b.n	80043d0 <_printf_float+0x154>
 8004418:	b913      	cbnz	r3, 8004420 <_printf_float+0x1a4>
 800441a:	6822      	ldr	r2, [r4, #0]
 800441c:	07d2      	lsls	r2, r2, #31
 800441e:	d501      	bpl.n	8004424 <_printf_float+0x1a8>
 8004420:	3302      	adds	r3, #2
 8004422:	e7f4      	b.n	800440e <_printf_float+0x192>
 8004424:	2301      	movs	r3, #1
 8004426:	e7f2      	b.n	800440e <_printf_float+0x192>
 8004428:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800442c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800442e:	4299      	cmp	r1, r3
 8004430:	db05      	blt.n	800443e <_printf_float+0x1c2>
 8004432:	6823      	ldr	r3, [r4, #0]
 8004434:	6121      	str	r1, [r4, #16]
 8004436:	07d8      	lsls	r0, r3, #31
 8004438:	d5ea      	bpl.n	8004410 <_printf_float+0x194>
 800443a:	1c4b      	adds	r3, r1, #1
 800443c:	e7e7      	b.n	800440e <_printf_float+0x192>
 800443e:	2900      	cmp	r1, #0
 8004440:	bfd4      	ite	le
 8004442:	f1c1 0202 	rsble	r2, r1, #2
 8004446:	2201      	movgt	r2, #1
 8004448:	4413      	add	r3, r2
 800444a:	e7e0      	b.n	800440e <_printf_float+0x192>
 800444c:	6823      	ldr	r3, [r4, #0]
 800444e:	055a      	lsls	r2, r3, #21
 8004450:	d407      	bmi.n	8004462 <_printf_float+0x1e6>
 8004452:	6923      	ldr	r3, [r4, #16]
 8004454:	4642      	mov	r2, r8
 8004456:	4631      	mov	r1, r6
 8004458:	4628      	mov	r0, r5
 800445a:	47b8      	blx	r7
 800445c:	3001      	adds	r0, #1
 800445e:	d12b      	bne.n	80044b8 <_printf_float+0x23c>
 8004460:	e767      	b.n	8004332 <_printf_float+0xb6>
 8004462:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004466:	f240 80dd 	bls.w	8004624 <_printf_float+0x3a8>
 800446a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800446e:	2200      	movs	r2, #0
 8004470:	2300      	movs	r3, #0
 8004472:	f7fc fb29 	bl	8000ac8 <__aeabi_dcmpeq>
 8004476:	2800      	cmp	r0, #0
 8004478:	d033      	beq.n	80044e2 <_printf_float+0x266>
 800447a:	4a37      	ldr	r2, [pc, #220]	@ (8004558 <_printf_float+0x2dc>)
 800447c:	2301      	movs	r3, #1
 800447e:	4631      	mov	r1, r6
 8004480:	4628      	mov	r0, r5
 8004482:	47b8      	blx	r7
 8004484:	3001      	adds	r0, #1
 8004486:	f43f af54 	beq.w	8004332 <_printf_float+0xb6>
 800448a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800448e:	4543      	cmp	r3, r8
 8004490:	db02      	blt.n	8004498 <_printf_float+0x21c>
 8004492:	6823      	ldr	r3, [r4, #0]
 8004494:	07d8      	lsls	r0, r3, #31
 8004496:	d50f      	bpl.n	80044b8 <_printf_float+0x23c>
 8004498:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800449c:	4631      	mov	r1, r6
 800449e:	4628      	mov	r0, r5
 80044a0:	47b8      	blx	r7
 80044a2:	3001      	adds	r0, #1
 80044a4:	f43f af45 	beq.w	8004332 <_printf_float+0xb6>
 80044a8:	f04f 0900 	mov.w	r9, #0
 80044ac:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80044b0:	f104 0a1a 	add.w	sl, r4, #26
 80044b4:	45c8      	cmp	r8, r9
 80044b6:	dc09      	bgt.n	80044cc <_printf_float+0x250>
 80044b8:	6823      	ldr	r3, [r4, #0]
 80044ba:	079b      	lsls	r3, r3, #30
 80044bc:	f100 8103 	bmi.w	80046c6 <_printf_float+0x44a>
 80044c0:	68e0      	ldr	r0, [r4, #12]
 80044c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044c4:	4298      	cmp	r0, r3
 80044c6:	bfb8      	it	lt
 80044c8:	4618      	movlt	r0, r3
 80044ca:	e734      	b.n	8004336 <_printf_float+0xba>
 80044cc:	2301      	movs	r3, #1
 80044ce:	4652      	mov	r2, sl
 80044d0:	4631      	mov	r1, r6
 80044d2:	4628      	mov	r0, r5
 80044d4:	47b8      	blx	r7
 80044d6:	3001      	adds	r0, #1
 80044d8:	f43f af2b 	beq.w	8004332 <_printf_float+0xb6>
 80044dc:	f109 0901 	add.w	r9, r9, #1
 80044e0:	e7e8      	b.n	80044b4 <_printf_float+0x238>
 80044e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	dc39      	bgt.n	800455c <_printf_float+0x2e0>
 80044e8:	4a1b      	ldr	r2, [pc, #108]	@ (8004558 <_printf_float+0x2dc>)
 80044ea:	2301      	movs	r3, #1
 80044ec:	4631      	mov	r1, r6
 80044ee:	4628      	mov	r0, r5
 80044f0:	47b8      	blx	r7
 80044f2:	3001      	adds	r0, #1
 80044f4:	f43f af1d 	beq.w	8004332 <_printf_float+0xb6>
 80044f8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80044fc:	ea59 0303 	orrs.w	r3, r9, r3
 8004500:	d102      	bne.n	8004508 <_printf_float+0x28c>
 8004502:	6823      	ldr	r3, [r4, #0]
 8004504:	07d9      	lsls	r1, r3, #31
 8004506:	d5d7      	bpl.n	80044b8 <_printf_float+0x23c>
 8004508:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800450c:	4631      	mov	r1, r6
 800450e:	4628      	mov	r0, r5
 8004510:	47b8      	blx	r7
 8004512:	3001      	adds	r0, #1
 8004514:	f43f af0d 	beq.w	8004332 <_printf_float+0xb6>
 8004518:	f04f 0a00 	mov.w	sl, #0
 800451c:	f104 0b1a 	add.w	fp, r4, #26
 8004520:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004522:	425b      	negs	r3, r3
 8004524:	4553      	cmp	r3, sl
 8004526:	dc01      	bgt.n	800452c <_printf_float+0x2b0>
 8004528:	464b      	mov	r3, r9
 800452a:	e793      	b.n	8004454 <_printf_float+0x1d8>
 800452c:	2301      	movs	r3, #1
 800452e:	465a      	mov	r2, fp
 8004530:	4631      	mov	r1, r6
 8004532:	4628      	mov	r0, r5
 8004534:	47b8      	blx	r7
 8004536:	3001      	adds	r0, #1
 8004538:	f43f aefb 	beq.w	8004332 <_printf_float+0xb6>
 800453c:	f10a 0a01 	add.w	sl, sl, #1
 8004540:	e7ee      	b.n	8004520 <_printf_float+0x2a4>
 8004542:	bf00      	nop
 8004544:	7fefffff 	.word	0x7fefffff
 8004548:	08008834 	.word	0x08008834
 800454c:	08008830 	.word	0x08008830
 8004550:	0800883c 	.word	0x0800883c
 8004554:	08008838 	.word	0x08008838
 8004558:	08008840 	.word	0x08008840
 800455c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800455e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004562:	4553      	cmp	r3, sl
 8004564:	bfa8      	it	ge
 8004566:	4653      	movge	r3, sl
 8004568:	2b00      	cmp	r3, #0
 800456a:	4699      	mov	r9, r3
 800456c:	dc36      	bgt.n	80045dc <_printf_float+0x360>
 800456e:	f04f 0b00 	mov.w	fp, #0
 8004572:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004576:	f104 021a 	add.w	r2, r4, #26
 800457a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800457c:	9306      	str	r3, [sp, #24]
 800457e:	eba3 0309 	sub.w	r3, r3, r9
 8004582:	455b      	cmp	r3, fp
 8004584:	dc31      	bgt.n	80045ea <_printf_float+0x36e>
 8004586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004588:	459a      	cmp	sl, r3
 800458a:	dc3a      	bgt.n	8004602 <_printf_float+0x386>
 800458c:	6823      	ldr	r3, [r4, #0]
 800458e:	07da      	lsls	r2, r3, #31
 8004590:	d437      	bmi.n	8004602 <_printf_float+0x386>
 8004592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004594:	ebaa 0903 	sub.w	r9, sl, r3
 8004598:	9b06      	ldr	r3, [sp, #24]
 800459a:	ebaa 0303 	sub.w	r3, sl, r3
 800459e:	4599      	cmp	r9, r3
 80045a0:	bfa8      	it	ge
 80045a2:	4699      	movge	r9, r3
 80045a4:	f1b9 0f00 	cmp.w	r9, #0
 80045a8:	dc33      	bgt.n	8004612 <_printf_float+0x396>
 80045aa:	f04f 0800 	mov.w	r8, #0
 80045ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045b2:	f104 0b1a 	add.w	fp, r4, #26
 80045b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045b8:	ebaa 0303 	sub.w	r3, sl, r3
 80045bc:	eba3 0309 	sub.w	r3, r3, r9
 80045c0:	4543      	cmp	r3, r8
 80045c2:	f77f af79 	ble.w	80044b8 <_printf_float+0x23c>
 80045c6:	2301      	movs	r3, #1
 80045c8:	465a      	mov	r2, fp
 80045ca:	4631      	mov	r1, r6
 80045cc:	4628      	mov	r0, r5
 80045ce:	47b8      	blx	r7
 80045d0:	3001      	adds	r0, #1
 80045d2:	f43f aeae 	beq.w	8004332 <_printf_float+0xb6>
 80045d6:	f108 0801 	add.w	r8, r8, #1
 80045da:	e7ec      	b.n	80045b6 <_printf_float+0x33a>
 80045dc:	4642      	mov	r2, r8
 80045de:	4631      	mov	r1, r6
 80045e0:	4628      	mov	r0, r5
 80045e2:	47b8      	blx	r7
 80045e4:	3001      	adds	r0, #1
 80045e6:	d1c2      	bne.n	800456e <_printf_float+0x2f2>
 80045e8:	e6a3      	b.n	8004332 <_printf_float+0xb6>
 80045ea:	2301      	movs	r3, #1
 80045ec:	4631      	mov	r1, r6
 80045ee:	4628      	mov	r0, r5
 80045f0:	9206      	str	r2, [sp, #24]
 80045f2:	47b8      	blx	r7
 80045f4:	3001      	adds	r0, #1
 80045f6:	f43f ae9c 	beq.w	8004332 <_printf_float+0xb6>
 80045fa:	9a06      	ldr	r2, [sp, #24]
 80045fc:	f10b 0b01 	add.w	fp, fp, #1
 8004600:	e7bb      	b.n	800457a <_printf_float+0x2fe>
 8004602:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004606:	4631      	mov	r1, r6
 8004608:	4628      	mov	r0, r5
 800460a:	47b8      	blx	r7
 800460c:	3001      	adds	r0, #1
 800460e:	d1c0      	bne.n	8004592 <_printf_float+0x316>
 8004610:	e68f      	b.n	8004332 <_printf_float+0xb6>
 8004612:	9a06      	ldr	r2, [sp, #24]
 8004614:	464b      	mov	r3, r9
 8004616:	4442      	add	r2, r8
 8004618:	4631      	mov	r1, r6
 800461a:	4628      	mov	r0, r5
 800461c:	47b8      	blx	r7
 800461e:	3001      	adds	r0, #1
 8004620:	d1c3      	bne.n	80045aa <_printf_float+0x32e>
 8004622:	e686      	b.n	8004332 <_printf_float+0xb6>
 8004624:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004628:	f1ba 0f01 	cmp.w	sl, #1
 800462c:	dc01      	bgt.n	8004632 <_printf_float+0x3b6>
 800462e:	07db      	lsls	r3, r3, #31
 8004630:	d536      	bpl.n	80046a0 <_printf_float+0x424>
 8004632:	2301      	movs	r3, #1
 8004634:	4642      	mov	r2, r8
 8004636:	4631      	mov	r1, r6
 8004638:	4628      	mov	r0, r5
 800463a:	47b8      	blx	r7
 800463c:	3001      	adds	r0, #1
 800463e:	f43f ae78 	beq.w	8004332 <_printf_float+0xb6>
 8004642:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004646:	4631      	mov	r1, r6
 8004648:	4628      	mov	r0, r5
 800464a:	47b8      	blx	r7
 800464c:	3001      	adds	r0, #1
 800464e:	f43f ae70 	beq.w	8004332 <_printf_float+0xb6>
 8004652:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004656:	2200      	movs	r2, #0
 8004658:	2300      	movs	r3, #0
 800465a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800465e:	f7fc fa33 	bl	8000ac8 <__aeabi_dcmpeq>
 8004662:	b9c0      	cbnz	r0, 8004696 <_printf_float+0x41a>
 8004664:	4653      	mov	r3, sl
 8004666:	f108 0201 	add.w	r2, r8, #1
 800466a:	4631      	mov	r1, r6
 800466c:	4628      	mov	r0, r5
 800466e:	47b8      	blx	r7
 8004670:	3001      	adds	r0, #1
 8004672:	d10c      	bne.n	800468e <_printf_float+0x412>
 8004674:	e65d      	b.n	8004332 <_printf_float+0xb6>
 8004676:	2301      	movs	r3, #1
 8004678:	465a      	mov	r2, fp
 800467a:	4631      	mov	r1, r6
 800467c:	4628      	mov	r0, r5
 800467e:	47b8      	blx	r7
 8004680:	3001      	adds	r0, #1
 8004682:	f43f ae56 	beq.w	8004332 <_printf_float+0xb6>
 8004686:	f108 0801 	add.w	r8, r8, #1
 800468a:	45d0      	cmp	r8, sl
 800468c:	dbf3      	blt.n	8004676 <_printf_float+0x3fa>
 800468e:	464b      	mov	r3, r9
 8004690:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004694:	e6df      	b.n	8004456 <_printf_float+0x1da>
 8004696:	f04f 0800 	mov.w	r8, #0
 800469a:	f104 0b1a 	add.w	fp, r4, #26
 800469e:	e7f4      	b.n	800468a <_printf_float+0x40e>
 80046a0:	2301      	movs	r3, #1
 80046a2:	4642      	mov	r2, r8
 80046a4:	e7e1      	b.n	800466a <_printf_float+0x3ee>
 80046a6:	2301      	movs	r3, #1
 80046a8:	464a      	mov	r2, r9
 80046aa:	4631      	mov	r1, r6
 80046ac:	4628      	mov	r0, r5
 80046ae:	47b8      	blx	r7
 80046b0:	3001      	adds	r0, #1
 80046b2:	f43f ae3e 	beq.w	8004332 <_printf_float+0xb6>
 80046b6:	f108 0801 	add.w	r8, r8, #1
 80046ba:	68e3      	ldr	r3, [r4, #12]
 80046bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80046be:	1a5b      	subs	r3, r3, r1
 80046c0:	4543      	cmp	r3, r8
 80046c2:	dcf0      	bgt.n	80046a6 <_printf_float+0x42a>
 80046c4:	e6fc      	b.n	80044c0 <_printf_float+0x244>
 80046c6:	f04f 0800 	mov.w	r8, #0
 80046ca:	f104 0919 	add.w	r9, r4, #25
 80046ce:	e7f4      	b.n	80046ba <_printf_float+0x43e>

080046d0 <_printf_common>:
 80046d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046d4:	4616      	mov	r6, r2
 80046d6:	4698      	mov	r8, r3
 80046d8:	688a      	ldr	r2, [r1, #8]
 80046da:	690b      	ldr	r3, [r1, #16]
 80046dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80046e0:	4293      	cmp	r3, r2
 80046e2:	bfb8      	it	lt
 80046e4:	4613      	movlt	r3, r2
 80046e6:	6033      	str	r3, [r6, #0]
 80046e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80046ec:	4607      	mov	r7, r0
 80046ee:	460c      	mov	r4, r1
 80046f0:	b10a      	cbz	r2, 80046f6 <_printf_common+0x26>
 80046f2:	3301      	adds	r3, #1
 80046f4:	6033      	str	r3, [r6, #0]
 80046f6:	6823      	ldr	r3, [r4, #0]
 80046f8:	0699      	lsls	r1, r3, #26
 80046fa:	bf42      	ittt	mi
 80046fc:	6833      	ldrmi	r3, [r6, #0]
 80046fe:	3302      	addmi	r3, #2
 8004700:	6033      	strmi	r3, [r6, #0]
 8004702:	6825      	ldr	r5, [r4, #0]
 8004704:	f015 0506 	ands.w	r5, r5, #6
 8004708:	d106      	bne.n	8004718 <_printf_common+0x48>
 800470a:	f104 0a19 	add.w	sl, r4, #25
 800470e:	68e3      	ldr	r3, [r4, #12]
 8004710:	6832      	ldr	r2, [r6, #0]
 8004712:	1a9b      	subs	r3, r3, r2
 8004714:	42ab      	cmp	r3, r5
 8004716:	dc26      	bgt.n	8004766 <_printf_common+0x96>
 8004718:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800471c:	6822      	ldr	r2, [r4, #0]
 800471e:	3b00      	subs	r3, #0
 8004720:	bf18      	it	ne
 8004722:	2301      	movne	r3, #1
 8004724:	0692      	lsls	r2, r2, #26
 8004726:	d42b      	bmi.n	8004780 <_printf_common+0xb0>
 8004728:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800472c:	4641      	mov	r1, r8
 800472e:	4638      	mov	r0, r7
 8004730:	47c8      	blx	r9
 8004732:	3001      	adds	r0, #1
 8004734:	d01e      	beq.n	8004774 <_printf_common+0xa4>
 8004736:	6823      	ldr	r3, [r4, #0]
 8004738:	6922      	ldr	r2, [r4, #16]
 800473a:	f003 0306 	and.w	r3, r3, #6
 800473e:	2b04      	cmp	r3, #4
 8004740:	bf02      	ittt	eq
 8004742:	68e5      	ldreq	r5, [r4, #12]
 8004744:	6833      	ldreq	r3, [r6, #0]
 8004746:	1aed      	subeq	r5, r5, r3
 8004748:	68a3      	ldr	r3, [r4, #8]
 800474a:	bf0c      	ite	eq
 800474c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004750:	2500      	movne	r5, #0
 8004752:	4293      	cmp	r3, r2
 8004754:	bfc4      	itt	gt
 8004756:	1a9b      	subgt	r3, r3, r2
 8004758:	18ed      	addgt	r5, r5, r3
 800475a:	2600      	movs	r6, #0
 800475c:	341a      	adds	r4, #26
 800475e:	42b5      	cmp	r5, r6
 8004760:	d11a      	bne.n	8004798 <_printf_common+0xc8>
 8004762:	2000      	movs	r0, #0
 8004764:	e008      	b.n	8004778 <_printf_common+0xa8>
 8004766:	2301      	movs	r3, #1
 8004768:	4652      	mov	r2, sl
 800476a:	4641      	mov	r1, r8
 800476c:	4638      	mov	r0, r7
 800476e:	47c8      	blx	r9
 8004770:	3001      	adds	r0, #1
 8004772:	d103      	bne.n	800477c <_printf_common+0xac>
 8004774:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800477c:	3501      	adds	r5, #1
 800477e:	e7c6      	b.n	800470e <_printf_common+0x3e>
 8004780:	18e1      	adds	r1, r4, r3
 8004782:	1c5a      	adds	r2, r3, #1
 8004784:	2030      	movs	r0, #48	@ 0x30
 8004786:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800478a:	4422      	add	r2, r4
 800478c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004790:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004794:	3302      	adds	r3, #2
 8004796:	e7c7      	b.n	8004728 <_printf_common+0x58>
 8004798:	2301      	movs	r3, #1
 800479a:	4622      	mov	r2, r4
 800479c:	4641      	mov	r1, r8
 800479e:	4638      	mov	r0, r7
 80047a0:	47c8      	blx	r9
 80047a2:	3001      	adds	r0, #1
 80047a4:	d0e6      	beq.n	8004774 <_printf_common+0xa4>
 80047a6:	3601      	adds	r6, #1
 80047a8:	e7d9      	b.n	800475e <_printf_common+0x8e>
	...

080047ac <_printf_i>:
 80047ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047b0:	7e0f      	ldrb	r7, [r1, #24]
 80047b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80047b4:	2f78      	cmp	r7, #120	@ 0x78
 80047b6:	4691      	mov	r9, r2
 80047b8:	4680      	mov	r8, r0
 80047ba:	460c      	mov	r4, r1
 80047bc:	469a      	mov	sl, r3
 80047be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80047c2:	d807      	bhi.n	80047d4 <_printf_i+0x28>
 80047c4:	2f62      	cmp	r7, #98	@ 0x62
 80047c6:	d80a      	bhi.n	80047de <_printf_i+0x32>
 80047c8:	2f00      	cmp	r7, #0
 80047ca:	f000 80d1 	beq.w	8004970 <_printf_i+0x1c4>
 80047ce:	2f58      	cmp	r7, #88	@ 0x58
 80047d0:	f000 80b8 	beq.w	8004944 <_printf_i+0x198>
 80047d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80047d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80047dc:	e03a      	b.n	8004854 <_printf_i+0xa8>
 80047de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80047e2:	2b15      	cmp	r3, #21
 80047e4:	d8f6      	bhi.n	80047d4 <_printf_i+0x28>
 80047e6:	a101      	add	r1, pc, #4	@ (adr r1, 80047ec <_printf_i+0x40>)
 80047e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047ec:	08004845 	.word	0x08004845
 80047f0:	08004859 	.word	0x08004859
 80047f4:	080047d5 	.word	0x080047d5
 80047f8:	080047d5 	.word	0x080047d5
 80047fc:	080047d5 	.word	0x080047d5
 8004800:	080047d5 	.word	0x080047d5
 8004804:	08004859 	.word	0x08004859
 8004808:	080047d5 	.word	0x080047d5
 800480c:	080047d5 	.word	0x080047d5
 8004810:	080047d5 	.word	0x080047d5
 8004814:	080047d5 	.word	0x080047d5
 8004818:	08004957 	.word	0x08004957
 800481c:	08004883 	.word	0x08004883
 8004820:	08004911 	.word	0x08004911
 8004824:	080047d5 	.word	0x080047d5
 8004828:	080047d5 	.word	0x080047d5
 800482c:	08004979 	.word	0x08004979
 8004830:	080047d5 	.word	0x080047d5
 8004834:	08004883 	.word	0x08004883
 8004838:	080047d5 	.word	0x080047d5
 800483c:	080047d5 	.word	0x080047d5
 8004840:	08004919 	.word	0x08004919
 8004844:	6833      	ldr	r3, [r6, #0]
 8004846:	1d1a      	adds	r2, r3, #4
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	6032      	str	r2, [r6, #0]
 800484c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004850:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004854:	2301      	movs	r3, #1
 8004856:	e09c      	b.n	8004992 <_printf_i+0x1e6>
 8004858:	6833      	ldr	r3, [r6, #0]
 800485a:	6820      	ldr	r0, [r4, #0]
 800485c:	1d19      	adds	r1, r3, #4
 800485e:	6031      	str	r1, [r6, #0]
 8004860:	0606      	lsls	r6, r0, #24
 8004862:	d501      	bpl.n	8004868 <_printf_i+0xbc>
 8004864:	681d      	ldr	r5, [r3, #0]
 8004866:	e003      	b.n	8004870 <_printf_i+0xc4>
 8004868:	0645      	lsls	r5, r0, #25
 800486a:	d5fb      	bpl.n	8004864 <_printf_i+0xb8>
 800486c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004870:	2d00      	cmp	r5, #0
 8004872:	da03      	bge.n	800487c <_printf_i+0xd0>
 8004874:	232d      	movs	r3, #45	@ 0x2d
 8004876:	426d      	negs	r5, r5
 8004878:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800487c:	4858      	ldr	r0, [pc, #352]	@ (80049e0 <_printf_i+0x234>)
 800487e:	230a      	movs	r3, #10
 8004880:	e011      	b.n	80048a6 <_printf_i+0xfa>
 8004882:	6821      	ldr	r1, [r4, #0]
 8004884:	6833      	ldr	r3, [r6, #0]
 8004886:	0608      	lsls	r0, r1, #24
 8004888:	f853 5b04 	ldr.w	r5, [r3], #4
 800488c:	d402      	bmi.n	8004894 <_printf_i+0xe8>
 800488e:	0649      	lsls	r1, r1, #25
 8004890:	bf48      	it	mi
 8004892:	b2ad      	uxthmi	r5, r5
 8004894:	2f6f      	cmp	r7, #111	@ 0x6f
 8004896:	4852      	ldr	r0, [pc, #328]	@ (80049e0 <_printf_i+0x234>)
 8004898:	6033      	str	r3, [r6, #0]
 800489a:	bf14      	ite	ne
 800489c:	230a      	movne	r3, #10
 800489e:	2308      	moveq	r3, #8
 80048a0:	2100      	movs	r1, #0
 80048a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80048a6:	6866      	ldr	r6, [r4, #4]
 80048a8:	60a6      	str	r6, [r4, #8]
 80048aa:	2e00      	cmp	r6, #0
 80048ac:	db05      	blt.n	80048ba <_printf_i+0x10e>
 80048ae:	6821      	ldr	r1, [r4, #0]
 80048b0:	432e      	orrs	r6, r5
 80048b2:	f021 0104 	bic.w	r1, r1, #4
 80048b6:	6021      	str	r1, [r4, #0]
 80048b8:	d04b      	beq.n	8004952 <_printf_i+0x1a6>
 80048ba:	4616      	mov	r6, r2
 80048bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80048c0:	fb03 5711 	mls	r7, r3, r1, r5
 80048c4:	5dc7      	ldrb	r7, [r0, r7]
 80048c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80048ca:	462f      	mov	r7, r5
 80048cc:	42bb      	cmp	r3, r7
 80048ce:	460d      	mov	r5, r1
 80048d0:	d9f4      	bls.n	80048bc <_printf_i+0x110>
 80048d2:	2b08      	cmp	r3, #8
 80048d4:	d10b      	bne.n	80048ee <_printf_i+0x142>
 80048d6:	6823      	ldr	r3, [r4, #0]
 80048d8:	07df      	lsls	r7, r3, #31
 80048da:	d508      	bpl.n	80048ee <_printf_i+0x142>
 80048dc:	6923      	ldr	r3, [r4, #16]
 80048de:	6861      	ldr	r1, [r4, #4]
 80048e0:	4299      	cmp	r1, r3
 80048e2:	bfde      	ittt	le
 80048e4:	2330      	movle	r3, #48	@ 0x30
 80048e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80048ea:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80048ee:	1b92      	subs	r2, r2, r6
 80048f0:	6122      	str	r2, [r4, #16]
 80048f2:	f8cd a000 	str.w	sl, [sp]
 80048f6:	464b      	mov	r3, r9
 80048f8:	aa03      	add	r2, sp, #12
 80048fa:	4621      	mov	r1, r4
 80048fc:	4640      	mov	r0, r8
 80048fe:	f7ff fee7 	bl	80046d0 <_printf_common>
 8004902:	3001      	adds	r0, #1
 8004904:	d14a      	bne.n	800499c <_printf_i+0x1f0>
 8004906:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800490a:	b004      	add	sp, #16
 800490c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004910:	6823      	ldr	r3, [r4, #0]
 8004912:	f043 0320 	orr.w	r3, r3, #32
 8004916:	6023      	str	r3, [r4, #0]
 8004918:	4832      	ldr	r0, [pc, #200]	@ (80049e4 <_printf_i+0x238>)
 800491a:	2778      	movs	r7, #120	@ 0x78
 800491c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004920:	6823      	ldr	r3, [r4, #0]
 8004922:	6831      	ldr	r1, [r6, #0]
 8004924:	061f      	lsls	r7, r3, #24
 8004926:	f851 5b04 	ldr.w	r5, [r1], #4
 800492a:	d402      	bmi.n	8004932 <_printf_i+0x186>
 800492c:	065f      	lsls	r7, r3, #25
 800492e:	bf48      	it	mi
 8004930:	b2ad      	uxthmi	r5, r5
 8004932:	6031      	str	r1, [r6, #0]
 8004934:	07d9      	lsls	r1, r3, #31
 8004936:	bf44      	itt	mi
 8004938:	f043 0320 	orrmi.w	r3, r3, #32
 800493c:	6023      	strmi	r3, [r4, #0]
 800493e:	b11d      	cbz	r5, 8004948 <_printf_i+0x19c>
 8004940:	2310      	movs	r3, #16
 8004942:	e7ad      	b.n	80048a0 <_printf_i+0xf4>
 8004944:	4826      	ldr	r0, [pc, #152]	@ (80049e0 <_printf_i+0x234>)
 8004946:	e7e9      	b.n	800491c <_printf_i+0x170>
 8004948:	6823      	ldr	r3, [r4, #0]
 800494a:	f023 0320 	bic.w	r3, r3, #32
 800494e:	6023      	str	r3, [r4, #0]
 8004950:	e7f6      	b.n	8004940 <_printf_i+0x194>
 8004952:	4616      	mov	r6, r2
 8004954:	e7bd      	b.n	80048d2 <_printf_i+0x126>
 8004956:	6833      	ldr	r3, [r6, #0]
 8004958:	6825      	ldr	r5, [r4, #0]
 800495a:	6961      	ldr	r1, [r4, #20]
 800495c:	1d18      	adds	r0, r3, #4
 800495e:	6030      	str	r0, [r6, #0]
 8004960:	062e      	lsls	r6, r5, #24
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	d501      	bpl.n	800496a <_printf_i+0x1be>
 8004966:	6019      	str	r1, [r3, #0]
 8004968:	e002      	b.n	8004970 <_printf_i+0x1c4>
 800496a:	0668      	lsls	r0, r5, #25
 800496c:	d5fb      	bpl.n	8004966 <_printf_i+0x1ba>
 800496e:	8019      	strh	r1, [r3, #0]
 8004970:	2300      	movs	r3, #0
 8004972:	6123      	str	r3, [r4, #16]
 8004974:	4616      	mov	r6, r2
 8004976:	e7bc      	b.n	80048f2 <_printf_i+0x146>
 8004978:	6833      	ldr	r3, [r6, #0]
 800497a:	1d1a      	adds	r2, r3, #4
 800497c:	6032      	str	r2, [r6, #0]
 800497e:	681e      	ldr	r6, [r3, #0]
 8004980:	6862      	ldr	r2, [r4, #4]
 8004982:	2100      	movs	r1, #0
 8004984:	4630      	mov	r0, r6
 8004986:	f7fb fc23 	bl	80001d0 <memchr>
 800498a:	b108      	cbz	r0, 8004990 <_printf_i+0x1e4>
 800498c:	1b80      	subs	r0, r0, r6
 800498e:	6060      	str	r0, [r4, #4]
 8004990:	6863      	ldr	r3, [r4, #4]
 8004992:	6123      	str	r3, [r4, #16]
 8004994:	2300      	movs	r3, #0
 8004996:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800499a:	e7aa      	b.n	80048f2 <_printf_i+0x146>
 800499c:	6923      	ldr	r3, [r4, #16]
 800499e:	4632      	mov	r2, r6
 80049a0:	4649      	mov	r1, r9
 80049a2:	4640      	mov	r0, r8
 80049a4:	47d0      	blx	sl
 80049a6:	3001      	adds	r0, #1
 80049a8:	d0ad      	beq.n	8004906 <_printf_i+0x15a>
 80049aa:	6823      	ldr	r3, [r4, #0]
 80049ac:	079b      	lsls	r3, r3, #30
 80049ae:	d413      	bmi.n	80049d8 <_printf_i+0x22c>
 80049b0:	68e0      	ldr	r0, [r4, #12]
 80049b2:	9b03      	ldr	r3, [sp, #12]
 80049b4:	4298      	cmp	r0, r3
 80049b6:	bfb8      	it	lt
 80049b8:	4618      	movlt	r0, r3
 80049ba:	e7a6      	b.n	800490a <_printf_i+0x15e>
 80049bc:	2301      	movs	r3, #1
 80049be:	4632      	mov	r2, r6
 80049c0:	4649      	mov	r1, r9
 80049c2:	4640      	mov	r0, r8
 80049c4:	47d0      	blx	sl
 80049c6:	3001      	adds	r0, #1
 80049c8:	d09d      	beq.n	8004906 <_printf_i+0x15a>
 80049ca:	3501      	adds	r5, #1
 80049cc:	68e3      	ldr	r3, [r4, #12]
 80049ce:	9903      	ldr	r1, [sp, #12]
 80049d0:	1a5b      	subs	r3, r3, r1
 80049d2:	42ab      	cmp	r3, r5
 80049d4:	dcf2      	bgt.n	80049bc <_printf_i+0x210>
 80049d6:	e7eb      	b.n	80049b0 <_printf_i+0x204>
 80049d8:	2500      	movs	r5, #0
 80049da:	f104 0619 	add.w	r6, r4, #25
 80049de:	e7f5      	b.n	80049cc <_printf_i+0x220>
 80049e0:	08008842 	.word	0x08008842
 80049e4:	08008853 	.word	0x08008853

080049e8 <_scanf_float>:
 80049e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ec:	b087      	sub	sp, #28
 80049ee:	4691      	mov	r9, r2
 80049f0:	9303      	str	r3, [sp, #12]
 80049f2:	688b      	ldr	r3, [r1, #8]
 80049f4:	1e5a      	subs	r2, r3, #1
 80049f6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80049fa:	bf81      	itttt	hi
 80049fc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004a00:	eb03 0b05 	addhi.w	fp, r3, r5
 8004a04:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004a08:	608b      	strhi	r3, [r1, #8]
 8004a0a:	680b      	ldr	r3, [r1, #0]
 8004a0c:	460a      	mov	r2, r1
 8004a0e:	f04f 0500 	mov.w	r5, #0
 8004a12:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004a16:	f842 3b1c 	str.w	r3, [r2], #28
 8004a1a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004a1e:	4680      	mov	r8, r0
 8004a20:	460c      	mov	r4, r1
 8004a22:	bf98      	it	ls
 8004a24:	f04f 0b00 	movls.w	fp, #0
 8004a28:	9201      	str	r2, [sp, #4]
 8004a2a:	4616      	mov	r6, r2
 8004a2c:	46aa      	mov	sl, r5
 8004a2e:	462f      	mov	r7, r5
 8004a30:	9502      	str	r5, [sp, #8]
 8004a32:	68a2      	ldr	r2, [r4, #8]
 8004a34:	b15a      	cbz	r2, 8004a4e <_scanf_float+0x66>
 8004a36:	f8d9 3000 	ldr.w	r3, [r9]
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	2b4e      	cmp	r3, #78	@ 0x4e
 8004a3e:	d863      	bhi.n	8004b08 <_scanf_float+0x120>
 8004a40:	2b40      	cmp	r3, #64	@ 0x40
 8004a42:	d83b      	bhi.n	8004abc <_scanf_float+0xd4>
 8004a44:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004a48:	b2c8      	uxtb	r0, r1
 8004a4a:	280e      	cmp	r0, #14
 8004a4c:	d939      	bls.n	8004ac2 <_scanf_float+0xda>
 8004a4e:	b11f      	cbz	r7, 8004a58 <_scanf_float+0x70>
 8004a50:	6823      	ldr	r3, [r4, #0]
 8004a52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a56:	6023      	str	r3, [r4, #0]
 8004a58:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004a5c:	f1ba 0f01 	cmp.w	sl, #1
 8004a60:	f200 8114 	bhi.w	8004c8c <_scanf_float+0x2a4>
 8004a64:	9b01      	ldr	r3, [sp, #4]
 8004a66:	429e      	cmp	r6, r3
 8004a68:	f200 8105 	bhi.w	8004c76 <_scanf_float+0x28e>
 8004a6c:	2001      	movs	r0, #1
 8004a6e:	b007      	add	sp, #28
 8004a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a74:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004a78:	2a0d      	cmp	r2, #13
 8004a7a:	d8e8      	bhi.n	8004a4e <_scanf_float+0x66>
 8004a7c:	a101      	add	r1, pc, #4	@ (adr r1, 8004a84 <_scanf_float+0x9c>)
 8004a7e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004a82:	bf00      	nop
 8004a84:	08004bcd 	.word	0x08004bcd
 8004a88:	08004a4f 	.word	0x08004a4f
 8004a8c:	08004a4f 	.word	0x08004a4f
 8004a90:	08004a4f 	.word	0x08004a4f
 8004a94:	08004c29 	.word	0x08004c29
 8004a98:	08004c03 	.word	0x08004c03
 8004a9c:	08004a4f 	.word	0x08004a4f
 8004aa0:	08004a4f 	.word	0x08004a4f
 8004aa4:	08004bdb 	.word	0x08004bdb
 8004aa8:	08004a4f 	.word	0x08004a4f
 8004aac:	08004a4f 	.word	0x08004a4f
 8004ab0:	08004a4f 	.word	0x08004a4f
 8004ab4:	08004a4f 	.word	0x08004a4f
 8004ab8:	08004b97 	.word	0x08004b97
 8004abc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004ac0:	e7da      	b.n	8004a78 <_scanf_float+0x90>
 8004ac2:	290e      	cmp	r1, #14
 8004ac4:	d8c3      	bhi.n	8004a4e <_scanf_float+0x66>
 8004ac6:	a001      	add	r0, pc, #4	@ (adr r0, 8004acc <_scanf_float+0xe4>)
 8004ac8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004acc:	08004b87 	.word	0x08004b87
 8004ad0:	08004a4f 	.word	0x08004a4f
 8004ad4:	08004b87 	.word	0x08004b87
 8004ad8:	08004c17 	.word	0x08004c17
 8004adc:	08004a4f 	.word	0x08004a4f
 8004ae0:	08004b29 	.word	0x08004b29
 8004ae4:	08004b6d 	.word	0x08004b6d
 8004ae8:	08004b6d 	.word	0x08004b6d
 8004aec:	08004b6d 	.word	0x08004b6d
 8004af0:	08004b6d 	.word	0x08004b6d
 8004af4:	08004b6d 	.word	0x08004b6d
 8004af8:	08004b6d 	.word	0x08004b6d
 8004afc:	08004b6d 	.word	0x08004b6d
 8004b00:	08004b6d 	.word	0x08004b6d
 8004b04:	08004b6d 	.word	0x08004b6d
 8004b08:	2b6e      	cmp	r3, #110	@ 0x6e
 8004b0a:	d809      	bhi.n	8004b20 <_scanf_float+0x138>
 8004b0c:	2b60      	cmp	r3, #96	@ 0x60
 8004b0e:	d8b1      	bhi.n	8004a74 <_scanf_float+0x8c>
 8004b10:	2b54      	cmp	r3, #84	@ 0x54
 8004b12:	d07b      	beq.n	8004c0c <_scanf_float+0x224>
 8004b14:	2b59      	cmp	r3, #89	@ 0x59
 8004b16:	d19a      	bne.n	8004a4e <_scanf_float+0x66>
 8004b18:	2d07      	cmp	r5, #7
 8004b1a:	d198      	bne.n	8004a4e <_scanf_float+0x66>
 8004b1c:	2508      	movs	r5, #8
 8004b1e:	e02f      	b.n	8004b80 <_scanf_float+0x198>
 8004b20:	2b74      	cmp	r3, #116	@ 0x74
 8004b22:	d073      	beq.n	8004c0c <_scanf_float+0x224>
 8004b24:	2b79      	cmp	r3, #121	@ 0x79
 8004b26:	e7f6      	b.n	8004b16 <_scanf_float+0x12e>
 8004b28:	6821      	ldr	r1, [r4, #0]
 8004b2a:	05c8      	lsls	r0, r1, #23
 8004b2c:	d51e      	bpl.n	8004b6c <_scanf_float+0x184>
 8004b2e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004b32:	6021      	str	r1, [r4, #0]
 8004b34:	3701      	adds	r7, #1
 8004b36:	f1bb 0f00 	cmp.w	fp, #0
 8004b3a:	d003      	beq.n	8004b44 <_scanf_float+0x15c>
 8004b3c:	3201      	adds	r2, #1
 8004b3e:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8004b42:	60a2      	str	r2, [r4, #8]
 8004b44:	68a3      	ldr	r3, [r4, #8]
 8004b46:	3b01      	subs	r3, #1
 8004b48:	60a3      	str	r3, [r4, #8]
 8004b4a:	6923      	ldr	r3, [r4, #16]
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	6123      	str	r3, [r4, #16]
 8004b50:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004b54:	3b01      	subs	r3, #1
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f8c9 3004 	str.w	r3, [r9, #4]
 8004b5c:	f340 8082 	ble.w	8004c64 <_scanf_float+0x27c>
 8004b60:	f8d9 3000 	ldr.w	r3, [r9]
 8004b64:	3301      	adds	r3, #1
 8004b66:	f8c9 3000 	str.w	r3, [r9]
 8004b6a:	e762      	b.n	8004a32 <_scanf_float+0x4a>
 8004b6c:	eb1a 0105 	adds.w	r1, sl, r5
 8004b70:	f47f af6d 	bne.w	8004a4e <_scanf_float+0x66>
 8004b74:	6822      	ldr	r2, [r4, #0]
 8004b76:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004b7a:	6022      	str	r2, [r4, #0]
 8004b7c:	460d      	mov	r5, r1
 8004b7e:	468a      	mov	sl, r1
 8004b80:	f806 3b01 	strb.w	r3, [r6], #1
 8004b84:	e7de      	b.n	8004b44 <_scanf_float+0x15c>
 8004b86:	6822      	ldr	r2, [r4, #0]
 8004b88:	0610      	lsls	r0, r2, #24
 8004b8a:	f57f af60 	bpl.w	8004a4e <_scanf_float+0x66>
 8004b8e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b92:	6022      	str	r2, [r4, #0]
 8004b94:	e7f4      	b.n	8004b80 <_scanf_float+0x198>
 8004b96:	f1ba 0f00 	cmp.w	sl, #0
 8004b9a:	d10c      	bne.n	8004bb6 <_scanf_float+0x1ce>
 8004b9c:	b977      	cbnz	r7, 8004bbc <_scanf_float+0x1d4>
 8004b9e:	6822      	ldr	r2, [r4, #0]
 8004ba0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004ba4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004ba8:	d108      	bne.n	8004bbc <_scanf_float+0x1d4>
 8004baa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004bae:	6022      	str	r2, [r4, #0]
 8004bb0:	f04f 0a01 	mov.w	sl, #1
 8004bb4:	e7e4      	b.n	8004b80 <_scanf_float+0x198>
 8004bb6:	f1ba 0f02 	cmp.w	sl, #2
 8004bba:	d050      	beq.n	8004c5e <_scanf_float+0x276>
 8004bbc:	2d01      	cmp	r5, #1
 8004bbe:	d002      	beq.n	8004bc6 <_scanf_float+0x1de>
 8004bc0:	2d04      	cmp	r5, #4
 8004bc2:	f47f af44 	bne.w	8004a4e <_scanf_float+0x66>
 8004bc6:	3501      	adds	r5, #1
 8004bc8:	b2ed      	uxtb	r5, r5
 8004bca:	e7d9      	b.n	8004b80 <_scanf_float+0x198>
 8004bcc:	f1ba 0f01 	cmp.w	sl, #1
 8004bd0:	f47f af3d 	bne.w	8004a4e <_scanf_float+0x66>
 8004bd4:	f04f 0a02 	mov.w	sl, #2
 8004bd8:	e7d2      	b.n	8004b80 <_scanf_float+0x198>
 8004bda:	b975      	cbnz	r5, 8004bfa <_scanf_float+0x212>
 8004bdc:	2f00      	cmp	r7, #0
 8004bde:	f47f af37 	bne.w	8004a50 <_scanf_float+0x68>
 8004be2:	6822      	ldr	r2, [r4, #0]
 8004be4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004be8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004bec:	f040 8103 	bne.w	8004df6 <_scanf_float+0x40e>
 8004bf0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004bf4:	6022      	str	r2, [r4, #0]
 8004bf6:	2501      	movs	r5, #1
 8004bf8:	e7c2      	b.n	8004b80 <_scanf_float+0x198>
 8004bfa:	2d03      	cmp	r5, #3
 8004bfc:	d0e3      	beq.n	8004bc6 <_scanf_float+0x1de>
 8004bfe:	2d05      	cmp	r5, #5
 8004c00:	e7df      	b.n	8004bc2 <_scanf_float+0x1da>
 8004c02:	2d02      	cmp	r5, #2
 8004c04:	f47f af23 	bne.w	8004a4e <_scanf_float+0x66>
 8004c08:	2503      	movs	r5, #3
 8004c0a:	e7b9      	b.n	8004b80 <_scanf_float+0x198>
 8004c0c:	2d06      	cmp	r5, #6
 8004c0e:	f47f af1e 	bne.w	8004a4e <_scanf_float+0x66>
 8004c12:	2507      	movs	r5, #7
 8004c14:	e7b4      	b.n	8004b80 <_scanf_float+0x198>
 8004c16:	6822      	ldr	r2, [r4, #0]
 8004c18:	0591      	lsls	r1, r2, #22
 8004c1a:	f57f af18 	bpl.w	8004a4e <_scanf_float+0x66>
 8004c1e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004c22:	6022      	str	r2, [r4, #0]
 8004c24:	9702      	str	r7, [sp, #8]
 8004c26:	e7ab      	b.n	8004b80 <_scanf_float+0x198>
 8004c28:	6822      	ldr	r2, [r4, #0]
 8004c2a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004c2e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004c32:	d005      	beq.n	8004c40 <_scanf_float+0x258>
 8004c34:	0550      	lsls	r0, r2, #21
 8004c36:	f57f af0a 	bpl.w	8004a4e <_scanf_float+0x66>
 8004c3a:	2f00      	cmp	r7, #0
 8004c3c:	f000 80db 	beq.w	8004df6 <_scanf_float+0x40e>
 8004c40:	0591      	lsls	r1, r2, #22
 8004c42:	bf58      	it	pl
 8004c44:	9902      	ldrpl	r1, [sp, #8]
 8004c46:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004c4a:	bf58      	it	pl
 8004c4c:	1a79      	subpl	r1, r7, r1
 8004c4e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004c52:	bf58      	it	pl
 8004c54:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004c58:	6022      	str	r2, [r4, #0]
 8004c5a:	2700      	movs	r7, #0
 8004c5c:	e790      	b.n	8004b80 <_scanf_float+0x198>
 8004c5e:	f04f 0a03 	mov.w	sl, #3
 8004c62:	e78d      	b.n	8004b80 <_scanf_float+0x198>
 8004c64:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004c68:	4649      	mov	r1, r9
 8004c6a:	4640      	mov	r0, r8
 8004c6c:	4798      	blx	r3
 8004c6e:	2800      	cmp	r0, #0
 8004c70:	f43f aedf 	beq.w	8004a32 <_scanf_float+0x4a>
 8004c74:	e6eb      	b.n	8004a4e <_scanf_float+0x66>
 8004c76:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c7a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004c7e:	464a      	mov	r2, r9
 8004c80:	4640      	mov	r0, r8
 8004c82:	4798      	blx	r3
 8004c84:	6923      	ldr	r3, [r4, #16]
 8004c86:	3b01      	subs	r3, #1
 8004c88:	6123      	str	r3, [r4, #16]
 8004c8a:	e6eb      	b.n	8004a64 <_scanf_float+0x7c>
 8004c8c:	1e6b      	subs	r3, r5, #1
 8004c8e:	2b06      	cmp	r3, #6
 8004c90:	d824      	bhi.n	8004cdc <_scanf_float+0x2f4>
 8004c92:	2d02      	cmp	r5, #2
 8004c94:	d836      	bhi.n	8004d04 <_scanf_float+0x31c>
 8004c96:	9b01      	ldr	r3, [sp, #4]
 8004c98:	429e      	cmp	r6, r3
 8004c9a:	f67f aee7 	bls.w	8004a6c <_scanf_float+0x84>
 8004c9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004ca2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ca6:	464a      	mov	r2, r9
 8004ca8:	4640      	mov	r0, r8
 8004caa:	4798      	blx	r3
 8004cac:	6923      	ldr	r3, [r4, #16]
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	6123      	str	r3, [r4, #16]
 8004cb2:	e7f0      	b.n	8004c96 <_scanf_float+0x2ae>
 8004cb4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004cb8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004cbc:	464a      	mov	r2, r9
 8004cbe:	4640      	mov	r0, r8
 8004cc0:	4798      	blx	r3
 8004cc2:	6923      	ldr	r3, [r4, #16]
 8004cc4:	3b01      	subs	r3, #1
 8004cc6:	6123      	str	r3, [r4, #16]
 8004cc8:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004ccc:	fa5f fa8a 	uxtb.w	sl, sl
 8004cd0:	f1ba 0f02 	cmp.w	sl, #2
 8004cd4:	d1ee      	bne.n	8004cb4 <_scanf_float+0x2cc>
 8004cd6:	3d03      	subs	r5, #3
 8004cd8:	b2ed      	uxtb	r5, r5
 8004cda:	1b76      	subs	r6, r6, r5
 8004cdc:	6823      	ldr	r3, [r4, #0]
 8004cde:	05da      	lsls	r2, r3, #23
 8004ce0:	d530      	bpl.n	8004d44 <_scanf_float+0x35c>
 8004ce2:	055b      	lsls	r3, r3, #21
 8004ce4:	d511      	bpl.n	8004d0a <_scanf_float+0x322>
 8004ce6:	9b01      	ldr	r3, [sp, #4]
 8004ce8:	429e      	cmp	r6, r3
 8004cea:	f67f aebf 	bls.w	8004a6c <_scanf_float+0x84>
 8004cee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004cf2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004cf6:	464a      	mov	r2, r9
 8004cf8:	4640      	mov	r0, r8
 8004cfa:	4798      	blx	r3
 8004cfc:	6923      	ldr	r3, [r4, #16]
 8004cfe:	3b01      	subs	r3, #1
 8004d00:	6123      	str	r3, [r4, #16]
 8004d02:	e7f0      	b.n	8004ce6 <_scanf_float+0x2fe>
 8004d04:	46aa      	mov	sl, r5
 8004d06:	46b3      	mov	fp, r6
 8004d08:	e7de      	b.n	8004cc8 <_scanf_float+0x2e0>
 8004d0a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004d0e:	6923      	ldr	r3, [r4, #16]
 8004d10:	2965      	cmp	r1, #101	@ 0x65
 8004d12:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004d16:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8004d1a:	6123      	str	r3, [r4, #16]
 8004d1c:	d00c      	beq.n	8004d38 <_scanf_float+0x350>
 8004d1e:	2945      	cmp	r1, #69	@ 0x45
 8004d20:	d00a      	beq.n	8004d38 <_scanf_float+0x350>
 8004d22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004d26:	464a      	mov	r2, r9
 8004d28:	4640      	mov	r0, r8
 8004d2a:	4798      	blx	r3
 8004d2c:	6923      	ldr	r3, [r4, #16]
 8004d2e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004d32:	3b01      	subs	r3, #1
 8004d34:	1eb5      	subs	r5, r6, #2
 8004d36:	6123      	str	r3, [r4, #16]
 8004d38:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004d3c:	464a      	mov	r2, r9
 8004d3e:	4640      	mov	r0, r8
 8004d40:	4798      	blx	r3
 8004d42:	462e      	mov	r6, r5
 8004d44:	6822      	ldr	r2, [r4, #0]
 8004d46:	f012 0210 	ands.w	r2, r2, #16
 8004d4a:	d001      	beq.n	8004d50 <_scanf_float+0x368>
 8004d4c:	2000      	movs	r0, #0
 8004d4e:	e68e      	b.n	8004a6e <_scanf_float+0x86>
 8004d50:	7032      	strb	r2, [r6, #0]
 8004d52:	6823      	ldr	r3, [r4, #0]
 8004d54:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d5c:	d125      	bne.n	8004daa <_scanf_float+0x3c2>
 8004d5e:	9b02      	ldr	r3, [sp, #8]
 8004d60:	429f      	cmp	r7, r3
 8004d62:	d00a      	beq.n	8004d7a <_scanf_float+0x392>
 8004d64:	1bda      	subs	r2, r3, r7
 8004d66:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004d6a:	429e      	cmp	r6, r3
 8004d6c:	bf28      	it	cs
 8004d6e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004d72:	4922      	ldr	r1, [pc, #136]	@ (8004dfc <_scanf_float+0x414>)
 8004d74:	4630      	mov	r0, r6
 8004d76:	f000 f907 	bl	8004f88 <siprintf>
 8004d7a:	9901      	ldr	r1, [sp, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	4640      	mov	r0, r8
 8004d80:	f002 fbf2 	bl	8007568 <_strtod_r>
 8004d84:	9b03      	ldr	r3, [sp, #12]
 8004d86:	6821      	ldr	r1, [r4, #0]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f011 0f02 	tst.w	r1, #2
 8004d8e:	ec57 6b10 	vmov	r6, r7, d0
 8004d92:	f103 0204 	add.w	r2, r3, #4
 8004d96:	d015      	beq.n	8004dc4 <_scanf_float+0x3dc>
 8004d98:	9903      	ldr	r1, [sp, #12]
 8004d9a:	600a      	str	r2, [r1, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	e9c3 6700 	strd	r6, r7, [r3]
 8004da2:	68e3      	ldr	r3, [r4, #12]
 8004da4:	3301      	adds	r3, #1
 8004da6:	60e3      	str	r3, [r4, #12]
 8004da8:	e7d0      	b.n	8004d4c <_scanf_float+0x364>
 8004daa:	9b04      	ldr	r3, [sp, #16]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d0e4      	beq.n	8004d7a <_scanf_float+0x392>
 8004db0:	9905      	ldr	r1, [sp, #20]
 8004db2:	230a      	movs	r3, #10
 8004db4:	3101      	adds	r1, #1
 8004db6:	4640      	mov	r0, r8
 8004db8:	f002 fc56 	bl	8007668 <_strtol_r>
 8004dbc:	9b04      	ldr	r3, [sp, #16]
 8004dbe:	9e05      	ldr	r6, [sp, #20]
 8004dc0:	1ac2      	subs	r2, r0, r3
 8004dc2:	e7d0      	b.n	8004d66 <_scanf_float+0x37e>
 8004dc4:	f011 0f04 	tst.w	r1, #4
 8004dc8:	9903      	ldr	r1, [sp, #12]
 8004dca:	600a      	str	r2, [r1, #0]
 8004dcc:	d1e6      	bne.n	8004d9c <_scanf_float+0x3b4>
 8004dce:	681d      	ldr	r5, [r3, #0]
 8004dd0:	4632      	mov	r2, r6
 8004dd2:	463b      	mov	r3, r7
 8004dd4:	4630      	mov	r0, r6
 8004dd6:	4639      	mov	r1, r7
 8004dd8:	f7fb fea8 	bl	8000b2c <__aeabi_dcmpun>
 8004ddc:	b128      	cbz	r0, 8004dea <_scanf_float+0x402>
 8004dde:	4808      	ldr	r0, [pc, #32]	@ (8004e00 <_scanf_float+0x418>)
 8004de0:	f000 f9b8 	bl	8005154 <nanf>
 8004de4:	ed85 0a00 	vstr	s0, [r5]
 8004de8:	e7db      	b.n	8004da2 <_scanf_float+0x3ba>
 8004dea:	4630      	mov	r0, r6
 8004dec:	4639      	mov	r1, r7
 8004dee:	f7fb fefb 	bl	8000be8 <__aeabi_d2f>
 8004df2:	6028      	str	r0, [r5, #0]
 8004df4:	e7d5      	b.n	8004da2 <_scanf_float+0x3ba>
 8004df6:	2700      	movs	r7, #0
 8004df8:	e62e      	b.n	8004a58 <_scanf_float+0x70>
 8004dfa:	bf00      	nop
 8004dfc:	08008864 	.word	0x08008864
 8004e00:	080089a5 	.word	0x080089a5

08004e04 <std>:
 8004e04:	2300      	movs	r3, #0
 8004e06:	b510      	push	{r4, lr}
 8004e08:	4604      	mov	r4, r0
 8004e0a:	e9c0 3300 	strd	r3, r3, [r0]
 8004e0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e12:	6083      	str	r3, [r0, #8]
 8004e14:	8181      	strh	r1, [r0, #12]
 8004e16:	6643      	str	r3, [r0, #100]	@ 0x64
 8004e18:	81c2      	strh	r2, [r0, #14]
 8004e1a:	6183      	str	r3, [r0, #24]
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	2208      	movs	r2, #8
 8004e20:	305c      	adds	r0, #92	@ 0x5c
 8004e22:	f000 f916 	bl	8005052 <memset>
 8004e26:	4b0d      	ldr	r3, [pc, #52]	@ (8004e5c <std+0x58>)
 8004e28:	6263      	str	r3, [r4, #36]	@ 0x24
 8004e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e60 <std+0x5c>)
 8004e2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e64 <std+0x60>)
 8004e30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004e32:	4b0d      	ldr	r3, [pc, #52]	@ (8004e68 <std+0x64>)
 8004e34:	6323      	str	r3, [r4, #48]	@ 0x30
 8004e36:	4b0d      	ldr	r3, [pc, #52]	@ (8004e6c <std+0x68>)
 8004e38:	6224      	str	r4, [r4, #32]
 8004e3a:	429c      	cmp	r4, r3
 8004e3c:	d006      	beq.n	8004e4c <std+0x48>
 8004e3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004e42:	4294      	cmp	r4, r2
 8004e44:	d002      	beq.n	8004e4c <std+0x48>
 8004e46:	33d0      	adds	r3, #208	@ 0xd0
 8004e48:	429c      	cmp	r4, r3
 8004e4a:	d105      	bne.n	8004e58 <std+0x54>
 8004e4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004e50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e54:	f000 b97a 	b.w	800514c <__retarget_lock_init_recursive>
 8004e58:	bd10      	pop	{r4, pc}
 8004e5a:	bf00      	nop
 8004e5c:	08004fcd 	.word	0x08004fcd
 8004e60:	08004fef 	.word	0x08004fef
 8004e64:	08005027 	.word	0x08005027
 8004e68:	0800504b 	.word	0x0800504b
 8004e6c:	20000314 	.word	0x20000314

08004e70 <stdio_exit_handler>:
 8004e70:	4a02      	ldr	r2, [pc, #8]	@ (8004e7c <stdio_exit_handler+0xc>)
 8004e72:	4903      	ldr	r1, [pc, #12]	@ (8004e80 <stdio_exit_handler+0x10>)
 8004e74:	4803      	ldr	r0, [pc, #12]	@ (8004e84 <stdio_exit_handler+0x14>)
 8004e76:	f000 b869 	b.w	8004f4c <_fwalk_sglue>
 8004e7a:	bf00      	nop
 8004e7c:	2000000c 	.word	0x2000000c
 8004e80:	08007a25 	.word	0x08007a25
 8004e84:	2000001c 	.word	0x2000001c

08004e88 <cleanup_stdio>:
 8004e88:	6841      	ldr	r1, [r0, #4]
 8004e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8004ebc <cleanup_stdio+0x34>)
 8004e8c:	4299      	cmp	r1, r3
 8004e8e:	b510      	push	{r4, lr}
 8004e90:	4604      	mov	r4, r0
 8004e92:	d001      	beq.n	8004e98 <cleanup_stdio+0x10>
 8004e94:	f002 fdc6 	bl	8007a24 <_fflush_r>
 8004e98:	68a1      	ldr	r1, [r4, #8]
 8004e9a:	4b09      	ldr	r3, [pc, #36]	@ (8004ec0 <cleanup_stdio+0x38>)
 8004e9c:	4299      	cmp	r1, r3
 8004e9e:	d002      	beq.n	8004ea6 <cleanup_stdio+0x1e>
 8004ea0:	4620      	mov	r0, r4
 8004ea2:	f002 fdbf 	bl	8007a24 <_fflush_r>
 8004ea6:	68e1      	ldr	r1, [r4, #12]
 8004ea8:	4b06      	ldr	r3, [pc, #24]	@ (8004ec4 <cleanup_stdio+0x3c>)
 8004eaa:	4299      	cmp	r1, r3
 8004eac:	d004      	beq.n	8004eb8 <cleanup_stdio+0x30>
 8004eae:	4620      	mov	r0, r4
 8004eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004eb4:	f002 bdb6 	b.w	8007a24 <_fflush_r>
 8004eb8:	bd10      	pop	{r4, pc}
 8004eba:	bf00      	nop
 8004ebc:	20000314 	.word	0x20000314
 8004ec0:	2000037c 	.word	0x2000037c
 8004ec4:	200003e4 	.word	0x200003e4

08004ec8 <global_stdio_init.part.0>:
 8004ec8:	b510      	push	{r4, lr}
 8004eca:	4b0b      	ldr	r3, [pc, #44]	@ (8004ef8 <global_stdio_init.part.0+0x30>)
 8004ecc:	4c0b      	ldr	r4, [pc, #44]	@ (8004efc <global_stdio_init.part.0+0x34>)
 8004ece:	4a0c      	ldr	r2, [pc, #48]	@ (8004f00 <global_stdio_init.part.0+0x38>)
 8004ed0:	601a      	str	r2, [r3, #0]
 8004ed2:	4620      	mov	r0, r4
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	2104      	movs	r1, #4
 8004ed8:	f7ff ff94 	bl	8004e04 <std>
 8004edc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	2109      	movs	r1, #9
 8004ee4:	f7ff ff8e 	bl	8004e04 <std>
 8004ee8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004eec:	2202      	movs	r2, #2
 8004eee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ef2:	2112      	movs	r1, #18
 8004ef4:	f7ff bf86 	b.w	8004e04 <std>
 8004ef8:	2000044c 	.word	0x2000044c
 8004efc:	20000314 	.word	0x20000314
 8004f00:	08004e71 	.word	0x08004e71

08004f04 <__sfp_lock_acquire>:
 8004f04:	4801      	ldr	r0, [pc, #4]	@ (8004f0c <__sfp_lock_acquire+0x8>)
 8004f06:	f000 b922 	b.w	800514e <__retarget_lock_acquire_recursive>
 8004f0a:	bf00      	nop
 8004f0c:	20000455 	.word	0x20000455

08004f10 <__sfp_lock_release>:
 8004f10:	4801      	ldr	r0, [pc, #4]	@ (8004f18 <__sfp_lock_release+0x8>)
 8004f12:	f000 b91d 	b.w	8005150 <__retarget_lock_release_recursive>
 8004f16:	bf00      	nop
 8004f18:	20000455 	.word	0x20000455

08004f1c <__sinit>:
 8004f1c:	b510      	push	{r4, lr}
 8004f1e:	4604      	mov	r4, r0
 8004f20:	f7ff fff0 	bl	8004f04 <__sfp_lock_acquire>
 8004f24:	6a23      	ldr	r3, [r4, #32]
 8004f26:	b11b      	cbz	r3, 8004f30 <__sinit+0x14>
 8004f28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f2c:	f7ff bff0 	b.w	8004f10 <__sfp_lock_release>
 8004f30:	4b04      	ldr	r3, [pc, #16]	@ (8004f44 <__sinit+0x28>)
 8004f32:	6223      	str	r3, [r4, #32]
 8004f34:	4b04      	ldr	r3, [pc, #16]	@ (8004f48 <__sinit+0x2c>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d1f5      	bne.n	8004f28 <__sinit+0xc>
 8004f3c:	f7ff ffc4 	bl	8004ec8 <global_stdio_init.part.0>
 8004f40:	e7f2      	b.n	8004f28 <__sinit+0xc>
 8004f42:	bf00      	nop
 8004f44:	08004e89 	.word	0x08004e89
 8004f48:	2000044c 	.word	0x2000044c

08004f4c <_fwalk_sglue>:
 8004f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f50:	4607      	mov	r7, r0
 8004f52:	4688      	mov	r8, r1
 8004f54:	4614      	mov	r4, r2
 8004f56:	2600      	movs	r6, #0
 8004f58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f5c:	f1b9 0901 	subs.w	r9, r9, #1
 8004f60:	d505      	bpl.n	8004f6e <_fwalk_sglue+0x22>
 8004f62:	6824      	ldr	r4, [r4, #0]
 8004f64:	2c00      	cmp	r4, #0
 8004f66:	d1f7      	bne.n	8004f58 <_fwalk_sglue+0xc>
 8004f68:	4630      	mov	r0, r6
 8004f6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f6e:	89ab      	ldrh	r3, [r5, #12]
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d907      	bls.n	8004f84 <_fwalk_sglue+0x38>
 8004f74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f78:	3301      	adds	r3, #1
 8004f7a:	d003      	beq.n	8004f84 <_fwalk_sglue+0x38>
 8004f7c:	4629      	mov	r1, r5
 8004f7e:	4638      	mov	r0, r7
 8004f80:	47c0      	blx	r8
 8004f82:	4306      	orrs	r6, r0
 8004f84:	3568      	adds	r5, #104	@ 0x68
 8004f86:	e7e9      	b.n	8004f5c <_fwalk_sglue+0x10>

08004f88 <siprintf>:
 8004f88:	b40e      	push	{r1, r2, r3}
 8004f8a:	b510      	push	{r4, lr}
 8004f8c:	b09d      	sub	sp, #116	@ 0x74
 8004f8e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004f90:	9002      	str	r0, [sp, #8]
 8004f92:	9006      	str	r0, [sp, #24]
 8004f94:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004f98:	480a      	ldr	r0, [pc, #40]	@ (8004fc4 <siprintf+0x3c>)
 8004f9a:	9107      	str	r1, [sp, #28]
 8004f9c:	9104      	str	r1, [sp, #16]
 8004f9e:	490a      	ldr	r1, [pc, #40]	@ (8004fc8 <siprintf+0x40>)
 8004fa0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fa4:	9105      	str	r1, [sp, #20]
 8004fa6:	2400      	movs	r4, #0
 8004fa8:	a902      	add	r1, sp, #8
 8004faa:	6800      	ldr	r0, [r0, #0]
 8004fac:	9301      	str	r3, [sp, #4]
 8004fae:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004fb0:	f002 fbb8 	bl	8007724 <_svfiprintf_r>
 8004fb4:	9b02      	ldr	r3, [sp, #8]
 8004fb6:	701c      	strb	r4, [r3, #0]
 8004fb8:	b01d      	add	sp, #116	@ 0x74
 8004fba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fbe:	b003      	add	sp, #12
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	20000018 	.word	0x20000018
 8004fc8:	ffff0208 	.word	0xffff0208

08004fcc <__sread>:
 8004fcc:	b510      	push	{r4, lr}
 8004fce:	460c      	mov	r4, r1
 8004fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fd4:	f000 f86c 	bl	80050b0 <_read_r>
 8004fd8:	2800      	cmp	r0, #0
 8004fda:	bfab      	itete	ge
 8004fdc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004fde:	89a3      	ldrhlt	r3, [r4, #12]
 8004fe0:	181b      	addge	r3, r3, r0
 8004fe2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004fe6:	bfac      	ite	ge
 8004fe8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004fea:	81a3      	strhlt	r3, [r4, #12]
 8004fec:	bd10      	pop	{r4, pc}

08004fee <__swrite>:
 8004fee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ff2:	461f      	mov	r7, r3
 8004ff4:	898b      	ldrh	r3, [r1, #12]
 8004ff6:	05db      	lsls	r3, r3, #23
 8004ff8:	4605      	mov	r5, r0
 8004ffa:	460c      	mov	r4, r1
 8004ffc:	4616      	mov	r6, r2
 8004ffe:	d505      	bpl.n	800500c <__swrite+0x1e>
 8005000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005004:	2302      	movs	r3, #2
 8005006:	2200      	movs	r2, #0
 8005008:	f000 f840 	bl	800508c <_lseek_r>
 800500c:	89a3      	ldrh	r3, [r4, #12]
 800500e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005012:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005016:	81a3      	strh	r3, [r4, #12]
 8005018:	4632      	mov	r2, r6
 800501a:	463b      	mov	r3, r7
 800501c:	4628      	mov	r0, r5
 800501e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005022:	f000 b857 	b.w	80050d4 <_write_r>

08005026 <__sseek>:
 8005026:	b510      	push	{r4, lr}
 8005028:	460c      	mov	r4, r1
 800502a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800502e:	f000 f82d 	bl	800508c <_lseek_r>
 8005032:	1c43      	adds	r3, r0, #1
 8005034:	89a3      	ldrh	r3, [r4, #12]
 8005036:	bf15      	itete	ne
 8005038:	6560      	strne	r0, [r4, #84]	@ 0x54
 800503a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800503e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005042:	81a3      	strheq	r3, [r4, #12]
 8005044:	bf18      	it	ne
 8005046:	81a3      	strhne	r3, [r4, #12]
 8005048:	bd10      	pop	{r4, pc}

0800504a <__sclose>:
 800504a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800504e:	f000 b80d 	b.w	800506c <_close_r>

08005052 <memset>:
 8005052:	4402      	add	r2, r0
 8005054:	4603      	mov	r3, r0
 8005056:	4293      	cmp	r3, r2
 8005058:	d100      	bne.n	800505c <memset+0xa>
 800505a:	4770      	bx	lr
 800505c:	f803 1b01 	strb.w	r1, [r3], #1
 8005060:	e7f9      	b.n	8005056 <memset+0x4>
	...

08005064 <_localeconv_r>:
 8005064:	4800      	ldr	r0, [pc, #0]	@ (8005068 <_localeconv_r+0x4>)
 8005066:	4770      	bx	lr
 8005068:	20000158 	.word	0x20000158

0800506c <_close_r>:
 800506c:	b538      	push	{r3, r4, r5, lr}
 800506e:	4d06      	ldr	r5, [pc, #24]	@ (8005088 <_close_r+0x1c>)
 8005070:	2300      	movs	r3, #0
 8005072:	4604      	mov	r4, r0
 8005074:	4608      	mov	r0, r1
 8005076:	602b      	str	r3, [r5, #0]
 8005078:	f7fc fcac 	bl	80019d4 <_close>
 800507c:	1c43      	adds	r3, r0, #1
 800507e:	d102      	bne.n	8005086 <_close_r+0x1a>
 8005080:	682b      	ldr	r3, [r5, #0]
 8005082:	b103      	cbz	r3, 8005086 <_close_r+0x1a>
 8005084:	6023      	str	r3, [r4, #0]
 8005086:	bd38      	pop	{r3, r4, r5, pc}
 8005088:	20000450 	.word	0x20000450

0800508c <_lseek_r>:
 800508c:	b538      	push	{r3, r4, r5, lr}
 800508e:	4d07      	ldr	r5, [pc, #28]	@ (80050ac <_lseek_r+0x20>)
 8005090:	4604      	mov	r4, r0
 8005092:	4608      	mov	r0, r1
 8005094:	4611      	mov	r1, r2
 8005096:	2200      	movs	r2, #0
 8005098:	602a      	str	r2, [r5, #0]
 800509a:	461a      	mov	r2, r3
 800509c:	f7fc fcc1 	bl	8001a22 <_lseek>
 80050a0:	1c43      	adds	r3, r0, #1
 80050a2:	d102      	bne.n	80050aa <_lseek_r+0x1e>
 80050a4:	682b      	ldr	r3, [r5, #0]
 80050a6:	b103      	cbz	r3, 80050aa <_lseek_r+0x1e>
 80050a8:	6023      	str	r3, [r4, #0]
 80050aa:	bd38      	pop	{r3, r4, r5, pc}
 80050ac:	20000450 	.word	0x20000450

080050b0 <_read_r>:
 80050b0:	b538      	push	{r3, r4, r5, lr}
 80050b2:	4d07      	ldr	r5, [pc, #28]	@ (80050d0 <_read_r+0x20>)
 80050b4:	4604      	mov	r4, r0
 80050b6:	4608      	mov	r0, r1
 80050b8:	4611      	mov	r1, r2
 80050ba:	2200      	movs	r2, #0
 80050bc:	602a      	str	r2, [r5, #0]
 80050be:	461a      	mov	r2, r3
 80050c0:	f7fc fc4f 	bl	8001962 <_read>
 80050c4:	1c43      	adds	r3, r0, #1
 80050c6:	d102      	bne.n	80050ce <_read_r+0x1e>
 80050c8:	682b      	ldr	r3, [r5, #0]
 80050ca:	b103      	cbz	r3, 80050ce <_read_r+0x1e>
 80050cc:	6023      	str	r3, [r4, #0]
 80050ce:	bd38      	pop	{r3, r4, r5, pc}
 80050d0:	20000450 	.word	0x20000450

080050d4 <_write_r>:
 80050d4:	b538      	push	{r3, r4, r5, lr}
 80050d6:	4d07      	ldr	r5, [pc, #28]	@ (80050f4 <_write_r+0x20>)
 80050d8:	4604      	mov	r4, r0
 80050da:	4608      	mov	r0, r1
 80050dc:	4611      	mov	r1, r2
 80050de:	2200      	movs	r2, #0
 80050e0:	602a      	str	r2, [r5, #0]
 80050e2:	461a      	mov	r2, r3
 80050e4:	f7fc fc5a 	bl	800199c <_write>
 80050e8:	1c43      	adds	r3, r0, #1
 80050ea:	d102      	bne.n	80050f2 <_write_r+0x1e>
 80050ec:	682b      	ldr	r3, [r5, #0]
 80050ee:	b103      	cbz	r3, 80050f2 <_write_r+0x1e>
 80050f0:	6023      	str	r3, [r4, #0]
 80050f2:	bd38      	pop	{r3, r4, r5, pc}
 80050f4:	20000450 	.word	0x20000450

080050f8 <__errno>:
 80050f8:	4b01      	ldr	r3, [pc, #4]	@ (8005100 <__errno+0x8>)
 80050fa:	6818      	ldr	r0, [r3, #0]
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	20000018 	.word	0x20000018

08005104 <__libc_init_array>:
 8005104:	b570      	push	{r4, r5, r6, lr}
 8005106:	4d0d      	ldr	r5, [pc, #52]	@ (800513c <__libc_init_array+0x38>)
 8005108:	4c0d      	ldr	r4, [pc, #52]	@ (8005140 <__libc_init_array+0x3c>)
 800510a:	1b64      	subs	r4, r4, r5
 800510c:	10a4      	asrs	r4, r4, #2
 800510e:	2600      	movs	r6, #0
 8005110:	42a6      	cmp	r6, r4
 8005112:	d109      	bne.n	8005128 <__libc_init_array+0x24>
 8005114:	4d0b      	ldr	r5, [pc, #44]	@ (8005144 <__libc_init_array+0x40>)
 8005116:	4c0c      	ldr	r4, [pc, #48]	@ (8005148 <__libc_init_array+0x44>)
 8005118:	f003 fb74 	bl	8008804 <_init>
 800511c:	1b64      	subs	r4, r4, r5
 800511e:	10a4      	asrs	r4, r4, #2
 8005120:	2600      	movs	r6, #0
 8005122:	42a6      	cmp	r6, r4
 8005124:	d105      	bne.n	8005132 <__libc_init_array+0x2e>
 8005126:	bd70      	pop	{r4, r5, r6, pc}
 8005128:	f855 3b04 	ldr.w	r3, [r5], #4
 800512c:	4798      	blx	r3
 800512e:	3601      	adds	r6, #1
 8005130:	e7ee      	b.n	8005110 <__libc_init_array+0xc>
 8005132:	f855 3b04 	ldr.w	r3, [r5], #4
 8005136:	4798      	blx	r3
 8005138:	3601      	adds	r6, #1
 800513a:	e7f2      	b.n	8005122 <__libc_init_array+0x1e>
 800513c:	08008c64 	.word	0x08008c64
 8005140:	08008c64 	.word	0x08008c64
 8005144:	08008c64 	.word	0x08008c64
 8005148:	08008c68 	.word	0x08008c68

0800514c <__retarget_lock_init_recursive>:
 800514c:	4770      	bx	lr

0800514e <__retarget_lock_acquire_recursive>:
 800514e:	4770      	bx	lr

08005150 <__retarget_lock_release_recursive>:
 8005150:	4770      	bx	lr
	...

08005154 <nanf>:
 8005154:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800515c <nanf+0x8>
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	7fc00000 	.word	0x7fc00000

08005160 <quorem>:
 8005160:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005164:	6903      	ldr	r3, [r0, #16]
 8005166:	690c      	ldr	r4, [r1, #16]
 8005168:	42a3      	cmp	r3, r4
 800516a:	4607      	mov	r7, r0
 800516c:	db7e      	blt.n	800526c <quorem+0x10c>
 800516e:	3c01      	subs	r4, #1
 8005170:	f101 0814 	add.w	r8, r1, #20
 8005174:	00a3      	lsls	r3, r4, #2
 8005176:	f100 0514 	add.w	r5, r0, #20
 800517a:	9300      	str	r3, [sp, #0]
 800517c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005180:	9301      	str	r3, [sp, #4]
 8005182:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005186:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800518a:	3301      	adds	r3, #1
 800518c:	429a      	cmp	r2, r3
 800518e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005192:	fbb2 f6f3 	udiv	r6, r2, r3
 8005196:	d32e      	bcc.n	80051f6 <quorem+0x96>
 8005198:	f04f 0a00 	mov.w	sl, #0
 800519c:	46c4      	mov	ip, r8
 800519e:	46ae      	mov	lr, r5
 80051a0:	46d3      	mov	fp, sl
 80051a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80051a6:	b298      	uxth	r0, r3
 80051a8:	fb06 a000 	mla	r0, r6, r0, sl
 80051ac:	0c02      	lsrs	r2, r0, #16
 80051ae:	0c1b      	lsrs	r3, r3, #16
 80051b0:	fb06 2303 	mla	r3, r6, r3, r2
 80051b4:	f8de 2000 	ldr.w	r2, [lr]
 80051b8:	b280      	uxth	r0, r0
 80051ba:	b292      	uxth	r2, r2
 80051bc:	1a12      	subs	r2, r2, r0
 80051be:	445a      	add	r2, fp
 80051c0:	f8de 0000 	ldr.w	r0, [lr]
 80051c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80051ce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80051d2:	b292      	uxth	r2, r2
 80051d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80051d8:	45e1      	cmp	r9, ip
 80051da:	f84e 2b04 	str.w	r2, [lr], #4
 80051de:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80051e2:	d2de      	bcs.n	80051a2 <quorem+0x42>
 80051e4:	9b00      	ldr	r3, [sp, #0]
 80051e6:	58eb      	ldr	r3, [r5, r3]
 80051e8:	b92b      	cbnz	r3, 80051f6 <quorem+0x96>
 80051ea:	9b01      	ldr	r3, [sp, #4]
 80051ec:	3b04      	subs	r3, #4
 80051ee:	429d      	cmp	r5, r3
 80051f0:	461a      	mov	r2, r3
 80051f2:	d32f      	bcc.n	8005254 <quorem+0xf4>
 80051f4:	613c      	str	r4, [r7, #16]
 80051f6:	4638      	mov	r0, r7
 80051f8:	f001 f9c6 	bl	8006588 <__mcmp>
 80051fc:	2800      	cmp	r0, #0
 80051fe:	db25      	blt.n	800524c <quorem+0xec>
 8005200:	4629      	mov	r1, r5
 8005202:	2000      	movs	r0, #0
 8005204:	f858 2b04 	ldr.w	r2, [r8], #4
 8005208:	f8d1 c000 	ldr.w	ip, [r1]
 800520c:	fa1f fe82 	uxth.w	lr, r2
 8005210:	fa1f f38c 	uxth.w	r3, ip
 8005214:	eba3 030e 	sub.w	r3, r3, lr
 8005218:	4403      	add	r3, r0
 800521a:	0c12      	lsrs	r2, r2, #16
 800521c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005220:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005224:	b29b      	uxth	r3, r3
 8005226:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800522a:	45c1      	cmp	r9, r8
 800522c:	f841 3b04 	str.w	r3, [r1], #4
 8005230:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005234:	d2e6      	bcs.n	8005204 <quorem+0xa4>
 8005236:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800523a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800523e:	b922      	cbnz	r2, 800524a <quorem+0xea>
 8005240:	3b04      	subs	r3, #4
 8005242:	429d      	cmp	r5, r3
 8005244:	461a      	mov	r2, r3
 8005246:	d30b      	bcc.n	8005260 <quorem+0x100>
 8005248:	613c      	str	r4, [r7, #16]
 800524a:	3601      	adds	r6, #1
 800524c:	4630      	mov	r0, r6
 800524e:	b003      	add	sp, #12
 8005250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005254:	6812      	ldr	r2, [r2, #0]
 8005256:	3b04      	subs	r3, #4
 8005258:	2a00      	cmp	r2, #0
 800525a:	d1cb      	bne.n	80051f4 <quorem+0x94>
 800525c:	3c01      	subs	r4, #1
 800525e:	e7c6      	b.n	80051ee <quorem+0x8e>
 8005260:	6812      	ldr	r2, [r2, #0]
 8005262:	3b04      	subs	r3, #4
 8005264:	2a00      	cmp	r2, #0
 8005266:	d1ef      	bne.n	8005248 <quorem+0xe8>
 8005268:	3c01      	subs	r4, #1
 800526a:	e7ea      	b.n	8005242 <quorem+0xe2>
 800526c:	2000      	movs	r0, #0
 800526e:	e7ee      	b.n	800524e <quorem+0xee>

08005270 <_dtoa_r>:
 8005270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005274:	69c7      	ldr	r7, [r0, #28]
 8005276:	b097      	sub	sp, #92	@ 0x5c
 8005278:	ed8d 0b04 	vstr	d0, [sp, #16]
 800527c:	ec55 4b10 	vmov	r4, r5, d0
 8005280:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005282:	9107      	str	r1, [sp, #28]
 8005284:	4681      	mov	r9, r0
 8005286:	920c      	str	r2, [sp, #48]	@ 0x30
 8005288:	9311      	str	r3, [sp, #68]	@ 0x44
 800528a:	b97f      	cbnz	r7, 80052ac <_dtoa_r+0x3c>
 800528c:	2010      	movs	r0, #16
 800528e:	f000 fe09 	bl	8005ea4 <malloc>
 8005292:	4602      	mov	r2, r0
 8005294:	f8c9 001c 	str.w	r0, [r9, #28]
 8005298:	b920      	cbnz	r0, 80052a4 <_dtoa_r+0x34>
 800529a:	4ba9      	ldr	r3, [pc, #676]	@ (8005540 <_dtoa_r+0x2d0>)
 800529c:	21ef      	movs	r1, #239	@ 0xef
 800529e:	48a9      	ldr	r0, [pc, #676]	@ (8005544 <_dtoa_r+0x2d4>)
 80052a0:	f002 fc3a 	bl	8007b18 <__assert_func>
 80052a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80052a8:	6007      	str	r7, [r0, #0]
 80052aa:	60c7      	str	r7, [r0, #12]
 80052ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80052b0:	6819      	ldr	r1, [r3, #0]
 80052b2:	b159      	cbz	r1, 80052cc <_dtoa_r+0x5c>
 80052b4:	685a      	ldr	r2, [r3, #4]
 80052b6:	604a      	str	r2, [r1, #4]
 80052b8:	2301      	movs	r3, #1
 80052ba:	4093      	lsls	r3, r2
 80052bc:	608b      	str	r3, [r1, #8]
 80052be:	4648      	mov	r0, r9
 80052c0:	f000 fee6 	bl	8006090 <_Bfree>
 80052c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80052c8:	2200      	movs	r2, #0
 80052ca:	601a      	str	r2, [r3, #0]
 80052cc:	1e2b      	subs	r3, r5, #0
 80052ce:	bfb9      	ittee	lt
 80052d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80052d4:	9305      	strlt	r3, [sp, #20]
 80052d6:	2300      	movge	r3, #0
 80052d8:	6033      	strge	r3, [r6, #0]
 80052da:	9f05      	ldr	r7, [sp, #20]
 80052dc:	4b9a      	ldr	r3, [pc, #616]	@ (8005548 <_dtoa_r+0x2d8>)
 80052de:	bfbc      	itt	lt
 80052e0:	2201      	movlt	r2, #1
 80052e2:	6032      	strlt	r2, [r6, #0]
 80052e4:	43bb      	bics	r3, r7
 80052e6:	d112      	bne.n	800530e <_dtoa_r+0x9e>
 80052e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80052ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80052ee:	6013      	str	r3, [r2, #0]
 80052f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80052f4:	4323      	orrs	r3, r4
 80052f6:	f000 855a 	beq.w	8005dae <_dtoa_r+0xb3e>
 80052fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80052fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800555c <_dtoa_r+0x2ec>
 8005300:	2b00      	cmp	r3, #0
 8005302:	f000 855c 	beq.w	8005dbe <_dtoa_r+0xb4e>
 8005306:	f10a 0303 	add.w	r3, sl, #3
 800530a:	f000 bd56 	b.w	8005dba <_dtoa_r+0xb4a>
 800530e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005312:	2200      	movs	r2, #0
 8005314:	ec51 0b17 	vmov	r0, r1, d7
 8005318:	2300      	movs	r3, #0
 800531a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800531e:	f7fb fbd3 	bl	8000ac8 <__aeabi_dcmpeq>
 8005322:	4680      	mov	r8, r0
 8005324:	b158      	cbz	r0, 800533e <_dtoa_r+0xce>
 8005326:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005328:	2301      	movs	r3, #1
 800532a:	6013      	str	r3, [r2, #0]
 800532c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800532e:	b113      	cbz	r3, 8005336 <_dtoa_r+0xc6>
 8005330:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005332:	4b86      	ldr	r3, [pc, #536]	@ (800554c <_dtoa_r+0x2dc>)
 8005334:	6013      	str	r3, [r2, #0]
 8005336:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005560 <_dtoa_r+0x2f0>
 800533a:	f000 bd40 	b.w	8005dbe <_dtoa_r+0xb4e>
 800533e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005342:	aa14      	add	r2, sp, #80	@ 0x50
 8005344:	a915      	add	r1, sp, #84	@ 0x54
 8005346:	4648      	mov	r0, r9
 8005348:	f001 fa3e 	bl	80067c8 <__d2b>
 800534c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005350:	9002      	str	r0, [sp, #8]
 8005352:	2e00      	cmp	r6, #0
 8005354:	d078      	beq.n	8005448 <_dtoa_r+0x1d8>
 8005356:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005358:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800535c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005360:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005364:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005368:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800536c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005370:	4619      	mov	r1, r3
 8005372:	2200      	movs	r2, #0
 8005374:	4b76      	ldr	r3, [pc, #472]	@ (8005550 <_dtoa_r+0x2e0>)
 8005376:	f7fa ff87 	bl	8000288 <__aeabi_dsub>
 800537a:	a36b      	add	r3, pc, #428	@ (adr r3, 8005528 <_dtoa_r+0x2b8>)
 800537c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005380:	f7fb f93a 	bl	80005f8 <__aeabi_dmul>
 8005384:	a36a      	add	r3, pc, #424	@ (adr r3, 8005530 <_dtoa_r+0x2c0>)
 8005386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538a:	f7fa ff7f 	bl	800028c <__adddf3>
 800538e:	4604      	mov	r4, r0
 8005390:	4630      	mov	r0, r6
 8005392:	460d      	mov	r5, r1
 8005394:	f7fb f8c6 	bl	8000524 <__aeabi_i2d>
 8005398:	a367      	add	r3, pc, #412	@ (adr r3, 8005538 <_dtoa_r+0x2c8>)
 800539a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800539e:	f7fb f92b 	bl	80005f8 <__aeabi_dmul>
 80053a2:	4602      	mov	r2, r0
 80053a4:	460b      	mov	r3, r1
 80053a6:	4620      	mov	r0, r4
 80053a8:	4629      	mov	r1, r5
 80053aa:	f7fa ff6f 	bl	800028c <__adddf3>
 80053ae:	4604      	mov	r4, r0
 80053b0:	460d      	mov	r5, r1
 80053b2:	f7fb fbd1 	bl	8000b58 <__aeabi_d2iz>
 80053b6:	2200      	movs	r2, #0
 80053b8:	4607      	mov	r7, r0
 80053ba:	2300      	movs	r3, #0
 80053bc:	4620      	mov	r0, r4
 80053be:	4629      	mov	r1, r5
 80053c0:	f7fb fb8c 	bl	8000adc <__aeabi_dcmplt>
 80053c4:	b140      	cbz	r0, 80053d8 <_dtoa_r+0x168>
 80053c6:	4638      	mov	r0, r7
 80053c8:	f7fb f8ac 	bl	8000524 <__aeabi_i2d>
 80053cc:	4622      	mov	r2, r4
 80053ce:	462b      	mov	r3, r5
 80053d0:	f7fb fb7a 	bl	8000ac8 <__aeabi_dcmpeq>
 80053d4:	b900      	cbnz	r0, 80053d8 <_dtoa_r+0x168>
 80053d6:	3f01      	subs	r7, #1
 80053d8:	2f16      	cmp	r7, #22
 80053da:	d852      	bhi.n	8005482 <_dtoa_r+0x212>
 80053dc:	4b5d      	ldr	r3, [pc, #372]	@ (8005554 <_dtoa_r+0x2e4>)
 80053de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80053e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80053ea:	f7fb fb77 	bl	8000adc <__aeabi_dcmplt>
 80053ee:	2800      	cmp	r0, #0
 80053f0:	d049      	beq.n	8005486 <_dtoa_r+0x216>
 80053f2:	3f01      	subs	r7, #1
 80053f4:	2300      	movs	r3, #0
 80053f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80053f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80053fa:	1b9b      	subs	r3, r3, r6
 80053fc:	1e5a      	subs	r2, r3, #1
 80053fe:	bf45      	ittet	mi
 8005400:	f1c3 0301 	rsbmi	r3, r3, #1
 8005404:	9300      	strmi	r3, [sp, #0]
 8005406:	2300      	movpl	r3, #0
 8005408:	2300      	movmi	r3, #0
 800540a:	9206      	str	r2, [sp, #24]
 800540c:	bf54      	ite	pl
 800540e:	9300      	strpl	r3, [sp, #0]
 8005410:	9306      	strmi	r3, [sp, #24]
 8005412:	2f00      	cmp	r7, #0
 8005414:	db39      	blt.n	800548a <_dtoa_r+0x21a>
 8005416:	9b06      	ldr	r3, [sp, #24]
 8005418:	970d      	str	r7, [sp, #52]	@ 0x34
 800541a:	443b      	add	r3, r7
 800541c:	9306      	str	r3, [sp, #24]
 800541e:	2300      	movs	r3, #0
 8005420:	9308      	str	r3, [sp, #32]
 8005422:	9b07      	ldr	r3, [sp, #28]
 8005424:	2b09      	cmp	r3, #9
 8005426:	d863      	bhi.n	80054f0 <_dtoa_r+0x280>
 8005428:	2b05      	cmp	r3, #5
 800542a:	bfc4      	itt	gt
 800542c:	3b04      	subgt	r3, #4
 800542e:	9307      	strgt	r3, [sp, #28]
 8005430:	9b07      	ldr	r3, [sp, #28]
 8005432:	f1a3 0302 	sub.w	r3, r3, #2
 8005436:	bfcc      	ite	gt
 8005438:	2400      	movgt	r4, #0
 800543a:	2401      	movle	r4, #1
 800543c:	2b03      	cmp	r3, #3
 800543e:	d863      	bhi.n	8005508 <_dtoa_r+0x298>
 8005440:	e8df f003 	tbb	[pc, r3]
 8005444:	2b375452 	.word	0x2b375452
 8005448:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800544c:	441e      	add	r6, r3
 800544e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005452:	2b20      	cmp	r3, #32
 8005454:	bfc1      	itttt	gt
 8005456:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800545a:	409f      	lslgt	r7, r3
 800545c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005460:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005464:	bfd6      	itet	le
 8005466:	f1c3 0320 	rsble	r3, r3, #32
 800546a:	ea47 0003 	orrgt.w	r0, r7, r3
 800546e:	fa04 f003 	lslle.w	r0, r4, r3
 8005472:	f7fb f847 	bl	8000504 <__aeabi_ui2d>
 8005476:	2201      	movs	r2, #1
 8005478:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800547c:	3e01      	subs	r6, #1
 800547e:	9212      	str	r2, [sp, #72]	@ 0x48
 8005480:	e776      	b.n	8005370 <_dtoa_r+0x100>
 8005482:	2301      	movs	r3, #1
 8005484:	e7b7      	b.n	80053f6 <_dtoa_r+0x186>
 8005486:	9010      	str	r0, [sp, #64]	@ 0x40
 8005488:	e7b6      	b.n	80053f8 <_dtoa_r+0x188>
 800548a:	9b00      	ldr	r3, [sp, #0]
 800548c:	1bdb      	subs	r3, r3, r7
 800548e:	9300      	str	r3, [sp, #0]
 8005490:	427b      	negs	r3, r7
 8005492:	9308      	str	r3, [sp, #32]
 8005494:	2300      	movs	r3, #0
 8005496:	930d      	str	r3, [sp, #52]	@ 0x34
 8005498:	e7c3      	b.n	8005422 <_dtoa_r+0x1b2>
 800549a:	2301      	movs	r3, #1
 800549c:	9309      	str	r3, [sp, #36]	@ 0x24
 800549e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80054a0:	eb07 0b03 	add.w	fp, r7, r3
 80054a4:	f10b 0301 	add.w	r3, fp, #1
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	9303      	str	r3, [sp, #12]
 80054ac:	bfb8      	it	lt
 80054ae:	2301      	movlt	r3, #1
 80054b0:	e006      	b.n	80054c0 <_dtoa_r+0x250>
 80054b2:	2301      	movs	r3, #1
 80054b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80054b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	dd28      	ble.n	800550e <_dtoa_r+0x29e>
 80054bc:	469b      	mov	fp, r3
 80054be:	9303      	str	r3, [sp, #12]
 80054c0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80054c4:	2100      	movs	r1, #0
 80054c6:	2204      	movs	r2, #4
 80054c8:	f102 0514 	add.w	r5, r2, #20
 80054cc:	429d      	cmp	r5, r3
 80054ce:	d926      	bls.n	800551e <_dtoa_r+0x2ae>
 80054d0:	6041      	str	r1, [r0, #4]
 80054d2:	4648      	mov	r0, r9
 80054d4:	f000 fd9c 	bl	8006010 <_Balloc>
 80054d8:	4682      	mov	sl, r0
 80054da:	2800      	cmp	r0, #0
 80054dc:	d142      	bne.n	8005564 <_dtoa_r+0x2f4>
 80054de:	4b1e      	ldr	r3, [pc, #120]	@ (8005558 <_dtoa_r+0x2e8>)
 80054e0:	4602      	mov	r2, r0
 80054e2:	f240 11af 	movw	r1, #431	@ 0x1af
 80054e6:	e6da      	b.n	800529e <_dtoa_r+0x2e>
 80054e8:	2300      	movs	r3, #0
 80054ea:	e7e3      	b.n	80054b4 <_dtoa_r+0x244>
 80054ec:	2300      	movs	r3, #0
 80054ee:	e7d5      	b.n	800549c <_dtoa_r+0x22c>
 80054f0:	2401      	movs	r4, #1
 80054f2:	2300      	movs	r3, #0
 80054f4:	9307      	str	r3, [sp, #28]
 80054f6:	9409      	str	r4, [sp, #36]	@ 0x24
 80054f8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80054fc:	2200      	movs	r2, #0
 80054fe:	f8cd b00c 	str.w	fp, [sp, #12]
 8005502:	2312      	movs	r3, #18
 8005504:	920c      	str	r2, [sp, #48]	@ 0x30
 8005506:	e7db      	b.n	80054c0 <_dtoa_r+0x250>
 8005508:	2301      	movs	r3, #1
 800550a:	9309      	str	r3, [sp, #36]	@ 0x24
 800550c:	e7f4      	b.n	80054f8 <_dtoa_r+0x288>
 800550e:	f04f 0b01 	mov.w	fp, #1
 8005512:	f8cd b00c 	str.w	fp, [sp, #12]
 8005516:	465b      	mov	r3, fp
 8005518:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800551c:	e7d0      	b.n	80054c0 <_dtoa_r+0x250>
 800551e:	3101      	adds	r1, #1
 8005520:	0052      	lsls	r2, r2, #1
 8005522:	e7d1      	b.n	80054c8 <_dtoa_r+0x258>
 8005524:	f3af 8000 	nop.w
 8005528:	636f4361 	.word	0x636f4361
 800552c:	3fd287a7 	.word	0x3fd287a7
 8005530:	8b60c8b3 	.word	0x8b60c8b3
 8005534:	3fc68a28 	.word	0x3fc68a28
 8005538:	509f79fb 	.word	0x509f79fb
 800553c:	3fd34413 	.word	0x3fd34413
 8005540:	08008876 	.word	0x08008876
 8005544:	0800888d 	.word	0x0800888d
 8005548:	7ff00000 	.word	0x7ff00000
 800554c:	08008841 	.word	0x08008841
 8005550:	3ff80000 	.word	0x3ff80000
 8005554:	08008a40 	.word	0x08008a40
 8005558:	080088e5 	.word	0x080088e5
 800555c:	08008872 	.word	0x08008872
 8005560:	08008840 	.word	0x08008840
 8005564:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005568:	6018      	str	r0, [r3, #0]
 800556a:	9b03      	ldr	r3, [sp, #12]
 800556c:	2b0e      	cmp	r3, #14
 800556e:	f200 80a1 	bhi.w	80056b4 <_dtoa_r+0x444>
 8005572:	2c00      	cmp	r4, #0
 8005574:	f000 809e 	beq.w	80056b4 <_dtoa_r+0x444>
 8005578:	2f00      	cmp	r7, #0
 800557a:	dd33      	ble.n	80055e4 <_dtoa_r+0x374>
 800557c:	4b9c      	ldr	r3, [pc, #624]	@ (80057f0 <_dtoa_r+0x580>)
 800557e:	f007 020f 	and.w	r2, r7, #15
 8005582:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005586:	ed93 7b00 	vldr	d7, [r3]
 800558a:	05f8      	lsls	r0, r7, #23
 800558c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005590:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005594:	d516      	bpl.n	80055c4 <_dtoa_r+0x354>
 8005596:	4b97      	ldr	r3, [pc, #604]	@ (80057f4 <_dtoa_r+0x584>)
 8005598:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800559c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80055a0:	f7fb f954 	bl	800084c <__aeabi_ddiv>
 80055a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055a8:	f004 040f 	and.w	r4, r4, #15
 80055ac:	2603      	movs	r6, #3
 80055ae:	4d91      	ldr	r5, [pc, #580]	@ (80057f4 <_dtoa_r+0x584>)
 80055b0:	b954      	cbnz	r4, 80055c8 <_dtoa_r+0x358>
 80055b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80055b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055ba:	f7fb f947 	bl	800084c <__aeabi_ddiv>
 80055be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055c2:	e028      	b.n	8005616 <_dtoa_r+0x3a6>
 80055c4:	2602      	movs	r6, #2
 80055c6:	e7f2      	b.n	80055ae <_dtoa_r+0x33e>
 80055c8:	07e1      	lsls	r1, r4, #31
 80055ca:	d508      	bpl.n	80055de <_dtoa_r+0x36e>
 80055cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80055d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80055d4:	f7fb f810 	bl	80005f8 <__aeabi_dmul>
 80055d8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80055dc:	3601      	adds	r6, #1
 80055de:	1064      	asrs	r4, r4, #1
 80055e0:	3508      	adds	r5, #8
 80055e2:	e7e5      	b.n	80055b0 <_dtoa_r+0x340>
 80055e4:	f000 80af 	beq.w	8005746 <_dtoa_r+0x4d6>
 80055e8:	427c      	negs	r4, r7
 80055ea:	4b81      	ldr	r3, [pc, #516]	@ (80057f0 <_dtoa_r+0x580>)
 80055ec:	4d81      	ldr	r5, [pc, #516]	@ (80057f4 <_dtoa_r+0x584>)
 80055ee:	f004 020f 	and.w	r2, r4, #15
 80055f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80055fe:	f7fa fffb 	bl	80005f8 <__aeabi_dmul>
 8005602:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005606:	1124      	asrs	r4, r4, #4
 8005608:	2300      	movs	r3, #0
 800560a:	2602      	movs	r6, #2
 800560c:	2c00      	cmp	r4, #0
 800560e:	f040 808f 	bne.w	8005730 <_dtoa_r+0x4c0>
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1d3      	bne.n	80055be <_dtoa_r+0x34e>
 8005616:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005618:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800561c:	2b00      	cmp	r3, #0
 800561e:	f000 8094 	beq.w	800574a <_dtoa_r+0x4da>
 8005622:	4b75      	ldr	r3, [pc, #468]	@ (80057f8 <_dtoa_r+0x588>)
 8005624:	2200      	movs	r2, #0
 8005626:	4620      	mov	r0, r4
 8005628:	4629      	mov	r1, r5
 800562a:	f7fb fa57 	bl	8000adc <__aeabi_dcmplt>
 800562e:	2800      	cmp	r0, #0
 8005630:	f000 808b 	beq.w	800574a <_dtoa_r+0x4da>
 8005634:	9b03      	ldr	r3, [sp, #12]
 8005636:	2b00      	cmp	r3, #0
 8005638:	f000 8087 	beq.w	800574a <_dtoa_r+0x4da>
 800563c:	f1bb 0f00 	cmp.w	fp, #0
 8005640:	dd34      	ble.n	80056ac <_dtoa_r+0x43c>
 8005642:	4620      	mov	r0, r4
 8005644:	4b6d      	ldr	r3, [pc, #436]	@ (80057fc <_dtoa_r+0x58c>)
 8005646:	2200      	movs	r2, #0
 8005648:	4629      	mov	r1, r5
 800564a:	f7fa ffd5 	bl	80005f8 <__aeabi_dmul>
 800564e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005652:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005656:	3601      	adds	r6, #1
 8005658:	465c      	mov	r4, fp
 800565a:	4630      	mov	r0, r6
 800565c:	f7fa ff62 	bl	8000524 <__aeabi_i2d>
 8005660:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005664:	f7fa ffc8 	bl	80005f8 <__aeabi_dmul>
 8005668:	4b65      	ldr	r3, [pc, #404]	@ (8005800 <_dtoa_r+0x590>)
 800566a:	2200      	movs	r2, #0
 800566c:	f7fa fe0e 	bl	800028c <__adddf3>
 8005670:	4605      	mov	r5, r0
 8005672:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005676:	2c00      	cmp	r4, #0
 8005678:	d16a      	bne.n	8005750 <_dtoa_r+0x4e0>
 800567a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800567e:	4b61      	ldr	r3, [pc, #388]	@ (8005804 <_dtoa_r+0x594>)
 8005680:	2200      	movs	r2, #0
 8005682:	f7fa fe01 	bl	8000288 <__aeabi_dsub>
 8005686:	4602      	mov	r2, r0
 8005688:	460b      	mov	r3, r1
 800568a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800568e:	462a      	mov	r2, r5
 8005690:	4633      	mov	r3, r6
 8005692:	f7fb fa41 	bl	8000b18 <__aeabi_dcmpgt>
 8005696:	2800      	cmp	r0, #0
 8005698:	f040 8298 	bne.w	8005bcc <_dtoa_r+0x95c>
 800569c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056a0:	462a      	mov	r2, r5
 80056a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80056a6:	f7fb fa19 	bl	8000adc <__aeabi_dcmplt>
 80056aa:	bb38      	cbnz	r0, 80056fc <_dtoa_r+0x48c>
 80056ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80056b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80056b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	f2c0 8157 	blt.w	800596a <_dtoa_r+0x6fa>
 80056bc:	2f0e      	cmp	r7, #14
 80056be:	f300 8154 	bgt.w	800596a <_dtoa_r+0x6fa>
 80056c2:	4b4b      	ldr	r3, [pc, #300]	@ (80057f0 <_dtoa_r+0x580>)
 80056c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80056c8:	ed93 7b00 	vldr	d7, [r3]
 80056cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	ed8d 7b00 	vstr	d7, [sp]
 80056d4:	f280 80e5 	bge.w	80058a2 <_dtoa_r+0x632>
 80056d8:	9b03      	ldr	r3, [sp, #12]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f300 80e1 	bgt.w	80058a2 <_dtoa_r+0x632>
 80056e0:	d10c      	bne.n	80056fc <_dtoa_r+0x48c>
 80056e2:	4b48      	ldr	r3, [pc, #288]	@ (8005804 <_dtoa_r+0x594>)
 80056e4:	2200      	movs	r2, #0
 80056e6:	ec51 0b17 	vmov	r0, r1, d7
 80056ea:	f7fa ff85 	bl	80005f8 <__aeabi_dmul>
 80056ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056f2:	f7fb fa07 	bl	8000b04 <__aeabi_dcmpge>
 80056f6:	2800      	cmp	r0, #0
 80056f8:	f000 8266 	beq.w	8005bc8 <_dtoa_r+0x958>
 80056fc:	2400      	movs	r4, #0
 80056fe:	4625      	mov	r5, r4
 8005700:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005702:	4656      	mov	r6, sl
 8005704:	ea6f 0803 	mvn.w	r8, r3
 8005708:	2700      	movs	r7, #0
 800570a:	4621      	mov	r1, r4
 800570c:	4648      	mov	r0, r9
 800570e:	f000 fcbf 	bl	8006090 <_Bfree>
 8005712:	2d00      	cmp	r5, #0
 8005714:	f000 80bd 	beq.w	8005892 <_dtoa_r+0x622>
 8005718:	b12f      	cbz	r7, 8005726 <_dtoa_r+0x4b6>
 800571a:	42af      	cmp	r7, r5
 800571c:	d003      	beq.n	8005726 <_dtoa_r+0x4b6>
 800571e:	4639      	mov	r1, r7
 8005720:	4648      	mov	r0, r9
 8005722:	f000 fcb5 	bl	8006090 <_Bfree>
 8005726:	4629      	mov	r1, r5
 8005728:	4648      	mov	r0, r9
 800572a:	f000 fcb1 	bl	8006090 <_Bfree>
 800572e:	e0b0      	b.n	8005892 <_dtoa_r+0x622>
 8005730:	07e2      	lsls	r2, r4, #31
 8005732:	d505      	bpl.n	8005740 <_dtoa_r+0x4d0>
 8005734:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005738:	f7fa ff5e 	bl	80005f8 <__aeabi_dmul>
 800573c:	3601      	adds	r6, #1
 800573e:	2301      	movs	r3, #1
 8005740:	1064      	asrs	r4, r4, #1
 8005742:	3508      	adds	r5, #8
 8005744:	e762      	b.n	800560c <_dtoa_r+0x39c>
 8005746:	2602      	movs	r6, #2
 8005748:	e765      	b.n	8005616 <_dtoa_r+0x3a6>
 800574a:	9c03      	ldr	r4, [sp, #12]
 800574c:	46b8      	mov	r8, r7
 800574e:	e784      	b.n	800565a <_dtoa_r+0x3ea>
 8005750:	4b27      	ldr	r3, [pc, #156]	@ (80057f0 <_dtoa_r+0x580>)
 8005752:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005754:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005758:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800575c:	4454      	add	r4, sl
 800575e:	2900      	cmp	r1, #0
 8005760:	d054      	beq.n	800580c <_dtoa_r+0x59c>
 8005762:	4929      	ldr	r1, [pc, #164]	@ (8005808 <_dtoa_r+0x598>)
 8005764:	2000      	movs	r0, #0
 8005766:	f7fb f871 	bl	800084c <__aeabi_ddiv>
 800576a:	4633      	mov	r3, r6
 800576c:	462a      	mov	r2, r5
 800576e:	f7fa fd8b 	bl	8000288 <__aeabi_dsub>
 8005772:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005776:	4656      	mov	r6, sl
 8005778:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800577c:	f7fb f9ec 	bl	8000b58 <__aeabi_d2iz>
 8005780:	4605      	mov	r5, r0
 8005782:	f7fa fecf 	bl	8000524 <__aeabi_i2d>
 8005786:	4602      	mov	r2, r0
 8005788:	460b      	mov	r3, r1
 800578a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800578e:	f7fa fd7b 	bl	8000288 <__aeabi_dsub>
 8005792:	3530      	adds	r5, #48	@ 0x30
 8005794:	4602      	mov	r2, r0
 8005796:	460b      	mov	r3, r1
 8005798:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800579c:	f806 5b01 	strb.w	r5, [r6], #1
 80057a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80057a4:	f7fb f99a 	bl	8000adc <__aeabi_dcmplt>
 80057a8:	2800      	cmp	r0, #0
 80057aa:	d172      	bne.n	8005892 <_dtoa_r+0x622>
 80057ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057b0:	4911      	ldr	r1, [pc, #68]	@ (80057f8 <_dtoa_r+0x588>)
 80057b2:	2000      	movs	r0, #0
 80057b4:	f7fa fd68 	bl	8000288 <__aeabi_dsub>
 80057b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80057bc:	f7fb f98e 	bl	8000adc <__aeabi_dcmplt>
 80057c0:	2800      	cmp	r0, #0
 80057c2:	f040 80b4 	bne.w	800592e <_dtoa_r+0x6be>
 80057c6:	42a6      	cmp	r6, r4
 80057c8:	f43f af70 	beq.w	80056ac <_dtoa_r+0x43c>
 80057cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80057d0:	4b0a      	ldr	r3, [pc, #40]	@ (80057fc <_dtoa_r+0x58c>)
 80057d2:	2200      	movs	r2, #0
 80057d4:	f7fa ff10 	bl	80005f8 <__aeabi_dmul>
 80057d8:	4b08      	ldr	r3, [pc, #32]	@ (80057fc <_dtoa_r+0x58c>)
 80057da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80057de:	2200      	movs	r2, #0
 80057e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057e4:	f7fa ff08 	bl	80005f8 <__aeabi_dmul>
 80057e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80057ec:	e7c4      	b.n	8005778 <_dtoa_r+0x508>
 80057ee:	bf00      	nop
 80057f0:	08008a40 	.word	0x08008a40
 80057f4:	08008a18 	.word	0x08008a18
 80057f8:	3ff00000 	.word	0x3ff00000
 80057fc:	40240000 	.word	0x40240000
 8005800:	401c0000 	.word	0x401c0000
 8005804:	40140000 	.word	0x40140000
 8005808:	3fe00000 	.word	0x3fe00000
 800580c:	4631      	mov	r1, r6
 800580e:	4628      	mov	r0, r5
 8005810:	f7fa fef2 	bl	80005f8 <__aeabi_dmul>
 8005814:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005818:	9413      	str	r4, [sp, #76]	@ 0x4c
 800581a:	4656      	mov	r6, sl
 800581c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005820:	f7fb f99a 	bl	8000b58 <__aeabi_d2iz>
 8005824:	4605      	mov	r5, r0
 8005826:	f7fa fe7d 	bl	8000524 <__aeabi_i2d>
 800582a:	4602      	mov	r2, r0
 800582c:	460b      	mov	r3, r1
 800582e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005832:	f7fa fd29 	bl	8000288 <__aeabi_dsub>
 8005836:	3530      	adds	r5, #48	@ 0x30
 8005838:	f806 5b01 	strb.w	r5, [r6], #1
 800583c:	4602      	mov	r2, r0
 800583e:	460b      	mov	r3, r1
 8005840:	42a6      	cmp	r6, r4
 8005842:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005846:	f04f 0200 	mov.w	r2, #0
 800584a:	d124      	bne.n	8005896 <_dtoa_r+0x626>
 800584c:	4baf      	ldr	r3, [pc, #700]	@ (8005b0c <_dtoa_r+0x89c>)
 800584e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005852:	f7fa fd1b 	bl	800028c <__adddf3>
 8005856:	4602      	mov	r2, r0
 8005858:	460b      	mov	r3, r1
 800585a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800585e:	f7fb f95b 	bl	8000b18 <__aeabi_dcmpgt>
 8005862:	2800      	cmp	r0, #0
 8005864:	d163      	bne.n	800592e <_dtoa_r+0x6be>
 8005866:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800586a:	49a8      	ldr	r1, [pc, #672]	@ (8005b0c <_dtoa_r+0x89c>)
 800586c:	2000      	movs	r0, #0
 800586e:	f7fa fd0b 	bl	8000288 <__aeabi_dsub>
 8005872:	4602      	mov	r2, r0
 8005874:	460b      	mov	r3, r1
 8005876:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800587a:	f7fb f92f 	bl	8000adc <__aeabi_dcmplt>
 800587e:	2800      	cmp	r0, #0
 8005880:	f43f af14 	beq.w	80056ac <_dtoa_r+0x43c>
 8005884:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005886:	1e73      	subs	r3, r6, #1
 8005888:	9313      	str	r3, [sp, #76]	@ 0x4c
 800588a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800588e:	2b30      	cmp	r3, #48	@ 0x30
 8005890:	d0f8      	beq.n	8005884 <_dtoa_r+0x614>
 8005892:	4647      	mov	r7, r8
 8005894:	e03b      	b.n	800590e <_dtoa_r+0x69e>
 8005896:	4b9e      	ldr	r3, [pc, #632]	@ (8005b10 <_dtoa_r+0x8a0>)
 8005898:	f7fa feae 	bl	80005f8 <__aeabi_dmul>
 800589c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80058a0:	e7bc      	b.n	800581c <_dtoa_r+0x5ac>
 80058a2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80058a6:	4656      	mov	r6, sl
 80058a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058ac:	4620      	mov	r0, r4
 80058ae:	4629      	mov	r1, r5
 80058b0:	f7fa ffcc 	bl	800084c <__aeabi_ddiv>
 80058b4:	f7fb f950 	bl	8000b58 <__aeabi_d2iz>
 80058b8:	4680      	mov	r8, r0
 80058ba:	f7fa fe33 	bl	8000524 <__aeabi_i2d>
 80058be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058c2:	f7fa fe99 	bl	80005f8 <__aeabi_dmul>
 80058c6:	4602      	mov	r2, r0
 80058c8:	460b      	mov	r3, r1
 80058ca:	4620      	mov	r0, r4
 80058cc:	4629      	mov	r1, r5
 80058ce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80058d2:	f7fa fcd9 	bl	8000288 <__aeabi_dsub>
 80058d6:	f806 4b01 	strb.w	r4, [r6], #1
 80058da:	9d03      	ldr	r5, [sp, #12]
 80058dc:	eba6 040a 	sub.w	r4, r6, sl
 80058e0:	42a5      	cmp	r5, r4
 80058e2:	4602      	mov	r2, r0
 80058e4:	460b      	mov	r3, r1
 80058e6:	d133      	bne.n	8005950 <_dtoa_r+0x6e0>
 80058e8:	f7fa fcd0 	bl	800028c <__adddf3>
 80058ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058f0:	4604      	mov	r4, r0
 80058f2:	460d      	mov	r5, r1
 80058f4:	f7fb f910 	bl	8000b18 <__aeabi_dcmpgt>
 80058f8:	b9c0      	cbnz	r0, 800592c <_dtoa_r+0x6bc>
 80058fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058fe:	4620      	mov	r0, r4
 8005900:	4629      	mov	r1, r5
 8005902:	f7fb f8e1 	bl	8000ac8 <__aeabi_dcmpeq>
 8005906:	b110      	cbz	r0, 800590e <_dtoa_r+0x69e>
 8005908:	f018 0f01 	tst.w	r8, #1
 800590c:	d10e      	bne.n	800592c <_dtoa_r+0x6bc>
 800590e:	9902      	ldr	r1, [sp, #8]
 8005910:	4648      	mov	r0, r9
 8005912:	f000 fbbd 	bl	8006090 <_Bfree>
 8005916:	2300      	movs	r3, #0
 8005918:	7033      	strb	r3, [r6, #0]
 800591a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800591c:	3701      	adds	r7, #1
 800591e:	601f      	str	r7, [r3, #0]
 8005920:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005922:	2b00      	cmp	r3, #0
 8005924:	f000 824b 	beq.w	8005dbe <_dtoa_r+0xb4e>
 8005928:	601e      	str	r6, [r3, #0]
 800592a:	e248      	b.n	8005dbe <_dtoa_r+0xb4e>
 800592c:	46b8      	mov	r8, r7
 800592e:	4633      	mov	r3, r6
 8005930:	461e      	mov	r6, r3
 8005932:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005936:	2a39      	cmp	r2, #57	@ 0x39
 8005938:	d106      	bne.n	8005948 <_dtoa_r+0x6d8>
 800593a:	459a      	cmp	sl, r3
 800593c:	d1f8      	bne.n	8005930 <_dtoa_r+0x6c0>
 800593e:	2230      	movs	r2, #48	@ 0x30
 8005940:	f108 0801 	add.w	r8, r8, #1
 8005944:	f88a 2000 	strb.w	r2, [sl]
 8005948:	781a      	ldrb	r2, [r3, #0]
 800594a:	3201      	adds	r2, #1
 800594c:	701a      	strb	r2, [r3, #0]
 800594e:	e7a0      	b.n	8005892 <_dtoa_r+0x622>
 8005950:	4b6f      	ldr	r3, [pc, #444]	@ (8005b10 <_dtoa_r+0x8a0>)
 8005952:	2200      	movs	r2, #0
 8005954:	f7fa fe50 	bl	80005f8 <__aeabi_dmul>
 8005958:	2200      	movs	r2, #0
 800595a:	2300      	movs	r3, #0
 800595c:	4604      	mov	r4, r0
 800595e:	460d      	mov	r5, r1
 8005960:	f7fb f8b2 	bl	8000ac8 <__aeabi_dcmpeq>
 8005964:	2800      	cmp	r0, #0
 8005966:	d09f      	beq.n	80058a8 <_dtoa_r+0x638>
 8005968:	e7d1      	b.n	800590e <_dtoa_r+0x69e>
 800596a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800596c:	2a00      	cmp	r2, #0
 800596e:	f000 80ea 	beq.w	8005b46 <_dtoa_r+0x8d6>
 8005972:	9a07      	ldr	r2, [sp, #28]
 8005974:	2a01      	cmp	r2, #1
 8005976:	f300 80cd 	bgt.w	8005b14 <_dtoa_r+0x8a4>
 800597a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800597c:	2a00      	cmp	r2, #0
 800597e:	f000 80c1 	beq.w	8005b04 <_dtoa_r+0x894>
 8005982:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005986:	9c08      	ldr	r4, [sp, #32]
 8005988:	9e00      	ldr	r6, [sp, #0]
 800598a:	9a00      	ldr	r2, [sp, #0]
 800598c:	441a      	add	r2, r3
 800598e:	9200      	str	r2, [sp, #0]
 8005990:	9a06      	ldr	r2, [sp, #24]
 8005992:	2101      	movs	r1, #1
 8005994:	441a      	add	r2, r3
 8005996:	4648      	mov	r0, r9
 8005998:	9206      	str	r2, [sp, #24]
 800599a:	f000 fc77 	bl	800628c <__i2b>
 800599e:	4605      	mov	r5, r0
 80059a0:	b166      	cbz	r6, 80059bc <_dtoa_r+0x74c>
 80059a2:	9b06      	ldr	r3, [sp, #24]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	dd09      	ble.n	80059bc <_dtoa_r+0x74c>
 80059a8:	42b3      	cmp	r3, r6
 80059aa:	9a00      	ldr	r2, [sp, #0]
 80059ac:	bfa8      	it	ge
 80059ae:	4633      	movge	r3, r6
 80059b0:	1ad2      	subs	r2, r2, r3
 80059b2:	9200      	str	r2, [sp, #0]
 80059b4:	9a06      	ldr	r2, [sp, #24]
 80059b6:	1af6      	subs	r6, r6, r3
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	9306      	str	r3, [sp, #24]
 80059bc:	9b08      	ldr	r3, [sp, #32]
 80059be:	b30b      	cbz	r3, 8005a04 <_dtoa_r+0x794>
 80059c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	f000 80c6 	beq.w	8005b54 <_dtoa_r+0x8e4>
 80059c8:	2c00      	cmp	r4, #0
 80059ca:	f000 80c0 	beq.w	8005b4e <_dtoa_r+0x8de>
 80059ce:	4629      	mov	r1, r5
 80059d0:	4622      	mov	r2, r4
 80059d2:	4648      	mov	r0, r9
 80059d4:	f000 fd12 	bl	80063fc <__pow5mult>
 80059d8:	9a02      	ldr	r2, [sp, #8]
 80059da:	4601      	mov	r1, r0
 80059dc:	4605      	mov	r5, r0
 80059de:	4648      	mov	r0, r9
 80059e0:	f000 fc6a 	bl	80062b8 <__multiply>
 80059e4:	9902      	ldr	r1, [sp, #8]
 80059e6:	4680      	mov	r8, r0
 80059e8:	4648      	mov	r0, r9
 80059ea:	f000 fb51 	bl	8006090 <_Bfree>
 80059ee:	9b08      	ldr	r3, [sp, #32]
 80059f0:	1b1b      	subs	r3, r3, r4
 80059f2:	9308      	str	r3, [sp, #32]
 80059f4:	f000 80b1 	beq.w	8005b5a <_dtoa_r+0x8ea>
 80059f8:	9a08      	ldr	r2, [sp, #32]
 80059fa:	4641      	mov	r1, r8
 80059fc:	4648      	mov	r0, r9
 80059fe:	f000 fcfd 	bl	80063fc <__pow5mult>
 8005a02:	9002      	str	r0, [sp, #8]
 8005a04:	2101      	movs	r1, #1
 8005a06:	4648      	mov	r0, r9
 8005a08:	f000 fc40 	bl	800628c <__i2b>
 8005a0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a0e:	4604      	mov	r4, r0
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f000 81d8 	beq.w	8005dc6 <_dtoa_r+0xb56>
 8005a16:	461a      	mov	r2, r3
 8005a18:	4601      	mov	r1, r0
 8005a1a:	4648      	mov	r0, r9
 8005a1c:	f000 fcee 	bl	80063fc <__pow5mult>
 8005a20:	9b07      	ldr	r3, [sp, #28]
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	4604      	mov	r4, r0
 8005a26:	f300 809f 	bgt.w	8005b68 <_dtoa_r+0x8f8>
 8005a2a:	9b04      	ldr	r3, [sp, #16]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f040 8097 	bne.w	8005b60 <_dtoa_r+0x8f0>
 8005a32:	9b05      	ldr	r3, [sp, #20]
 8005a34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	f040 8093 	bne.w	8005b64 <_dtoa_r+0x8f4>
 8005a3e:	9b05      	ldr	r3, [sp, #20]
 8005a40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a44:	0d1b      	lsrs	r3, r3, #20
 8005a46:	051b      	lsls	r3, r3, #20
 8005a48:	b133      	cbz	r3, 8005a58 <_dtoa_r+0x7e8>
 8005a4a:	9b00      	ldr	r3, [sp, #0]
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	9300      	str	r3, [sp, #0]
 8005a50:	9b06      	ldr	r3, [sp, #24]
 8005a52:	3301      	adds	r3, #1
 8005a54:	9306      	str	r3, [sp, #24]
 8005a56:	2301      	movs	r3, #1
 8005a58:	9308      	str	r3, [sp, #32]
 8005a5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	f000 81b8 	beq.w	8005dd2 <_dtoa_r+0xb62>
 8005a62:	6923      	ldr	r3, [r4, #16]
 8005a64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005a68:	6918      	ldr	r0, [r3, #16]
 8005a6a:	f000 fbc3 	bl	80061f4 <__hi0bits>
 8005a6e:	f1c0 0020 	rsb	r0, r0, #32
 8005a72:	9b06      	ldr	r3, [sp, #24]
 8005a74:	4418      	add	r0, r3
 8005a76:	f010 001f 	ands.w	r0, r0, #31
 8005a7a:	f000 8082 	beq.w	8005b82 <_dtoa_r+0x912>
 8005a7e:	f1c0 0320 	rsb	r3, r0, #32
 8005a82:	2b04      	cmp	r3, #4
 8005a84:	dd73      	ble.n	8005b6e <_dtoa_r+0x8fe>
 8005a86:	9b00      	ldr	r3, [sp, #0]
 8005a88:	f1c0 001c 	rsb	r0, r0, #28
 8005a8c:	4403      	add	r3, r0
 8005a8e:	9300      	str	r3, [sp, #0]
 8005a90:	9b06      	ldr	r3, [sp, #24]
 8005a92:	4403      	add	r3, r0
 8005a94:	4406      	add	r6, r0
 8005a96:	9306      	str	r3, [sp, #24]
 8005a98:	9b00      	ldr	r3, [sp, #0]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	dd05      	ble.n	8005aaa <_dtoa_r+0x83a>
 8005a9e:	9902      	ldr	r1, [sp, #8]
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	4648      	mov	r0, r9
 8005aa4:	f000 fd04 	bl	80064b0 <__lshift>
 8005aa8:	9002      	str	r0, [sp, #8]
 8005aaa:	9b06      	ldr	r3, [sp, #24]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	dd05      	ble.n	8005abc <_dtoa_r+0x84c>
 8005ab0:	4621      	mov	r1, r4
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	4648      	mov	r0, r9
 8005ab6:	f000 fcfb 	bl	80064b0 <__lshift>
 8005aba:	4604      	mov	r4, r0
 8005abc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d061      	beq.n	8005b86 <_dtoa_r+0x916>
 8005ac2:	9802      	ldr	r0, [sp, #8]
 8005ac4:	4621      	mov	r1, r4
 8005ac6:	f000 fd5f 	bl	8006588 <__mcmp>
 8005aca:	2800      	cmp	r0, #0
 8005acc:	da5b      	bge.n	8005b86 <_dtoa_r+0x916>
 8005ace:	2300      	movs	r3, #0
 8005ad0:	9902      	ldr	r1, [sp, #8]
 8005ad2:	220a      	movs	r2, #10
 8005ad4:	4648      	mov	r0, r9
 8005ad6:	f000 fafd 	bl	80060d4 <__multadd>
 8005ada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005adc:	9002      	str	r0, [sp, #8]
 8005ade:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f000 8177 	beq.w	8005dd6 <_dtoa_r+0xb66>
 8005ae8:	4629      	mov	r1, r5
 8005aea:	2300      	movs	r3, #0
 8005aec:	220a      	movs	r2, #10
 8005aee:	4648      	mov	r0, r9
 8005af0:	f000 faf0 	bl	80060d4 <__multadd>
 8005af4:	f1bb 0f00 	cmp.w	fp, #0
 8005af8:	4605      	mov	r5, r0
 8005afa:	dc6f      	bgt.n	8005bdc <_dtoa_r+0x96c>
 8005afc:	9b07      	ldr	r3, [sp, #28]
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	dc49      	bgt.n	8005b96 <_dtoa_r+0x926>
 8005b02:	e06b      	b.n	8005bdc <_dtoa_r+0x96c>
 8005b04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005b0a:	e73c      	b.n	8005986 <_dtoa_r+0x716>
 8005b0c:	3fe00000 	.word	0x3fe00000
 8005b10:	40240000 	.word	0x40240000
 8005b14:	9b03      	ldr	r3, [sp, #12]
 8005b16:	1e5c      	subs	r4, r3, #1
 8005b18:	9b08      	ldr	r3, [sp, #32]
 8005b1a:	42a3      	cmp	r3, r4
 8005b1c:	db09      	blt.n	8005b32 <_dtoa_r+0x8c2>
 8005b1e:	1b1c      	subs	r4, r3, r4
 8005b20:	9b03      	ldr	r3, [sp, #12]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f6bf af30 	bge.w	8005988 <_dtoa_r+0x718>
 8005b28:	9b00      	ldr	r3, [sp, #0]
 8005b2a:	9a03      	ldr	r2, [sp, #12]
 8005b2c:	1a9e      	subs	r6, r3, r2
 8005b2e:	2300      	movs	r3, #0
 8005b30:	e72b      	b.n	800598a <_dtoa_r+0x71a>
 8005b32:	9b08      	ldr	r3, [sp, #32]
 8005b34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005b36:	9408      	str	r4, [sp, #32]
 8005b38:	1ae3      	subs	r3, r4, r3
 8005b3a:	441a      	add	r2, r3
 8005b3c:	9e00      	ldr	r6, [sp, #0]
 8005b3e:	9b03      	ldr	r3, [sp, #12]
 8005b40:	920d      	str	r2, [sp, #52]	@ 0x34
 8005b42:	2400      	movs	r4, #0
 8005b44:	e721      	b.n	800598a <_dtoa_r+0x71a>
 8005b46:	9c08      	ldr	r4, [sp, #32]
 8005b48:	9e00      	ldr	r6, [sp, #0]
 8005b4a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005b4c:	e728      	b.n	80059a0 <_dtoa_r+0x730>
 8005b4e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005b52:	e751      	b.n	80059f8 <_dtoa_r+0x788>
 8005b54:	9a08      	ldr	r2, [sp, #32]
 8005b56:	9902      	ldr	r1, [sp, #8]
 8005b58:	e750      	b.n	80059fc <_dtoa_r+0x78c>
 8005b5a:	f8cd 8008 	str.w	r8, [sp, #8]
 8005b5e:	e751      	b.n	8005a04 <_dtoa_r+0x794>
 8005b60:	2300      	movs	r3, #0
 8005b62:	e779      	b.n	8005a58 <_dtoa_r+0x7e8>
 8005b64:	9b04      	ldr	r3, [sp, #16]
 8005b66:	e777      	b.n	8005a58 <_dtoa_r+0x7e8>
 8005b68:	2300      	movs	r3, #0
 8005b6a:	9308      	str	r3, [sp, #32]
 8005b6c:	e779      	b.n	8005a62 <_dtoa_r+0x7f2>
 8005b6e:	d093      	beq.n	8005a98 <_dtoa_r+0x828>
 8005b70:	9a00      	ldr	r2, [sp, #0]
 8005b72:	331c      	adds	r3, #28
 8005b74:	441a      	add	r2, r3
 8005b76:	9200      	str	r2, [sp, #0]
 8005b78:	9a06      	ldr	r2, [sp, #24]
 8005b7a:	441a      	add	r2, r3
 8005b7c:	441e      	add	r6, r3
 8005b7e:	9206      	str	r2, [sp, #24]
 8005b80:	e78a      	b.n	8005a98 <_dtoa_r+0x828>
 8005b82:	4603      	mov	r3, r0
 8005b84:	e7f4      	b.n	8005b70 <_dtoa_r+0x900>
 8005b86:	9b03      	ldr	r3, [sp, #12]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	46b8      	mov	r8, r7
 8005b8c:	dc20      	bgt.n	8005bd0 <_dtoa_r+0x960>
 8005b8e:	469b      	mov	fp, r3
 8005b90:	9b07      	ldr	r3, [sp, #28]
 8005b92:	2b02      	cmp	r3, #2
 8005b94:	dd1e      	ble.n	8005bd4 <_dtoa_r+0x964>
 8005b96:	f1bb 0f00 	cmp.w	fp, #0
 8005b9a:	f47f adb1 	bne.w	8005700 <_dtoa_r+0x490>
 8005b9e:	4621      	mov	r1, r4
 8005ba0:	465b      	mov	r3, fp
 8005ba2:	2205      	movs	r2, #5
 8005ba4:	4648      	mov	r0, r9
 8005ba6:	f000 fa95 	bl	80060d4 <__multadd>
 8005baa:	4601      	mov	r1, r0
 8005bac:	4604      	mov	r4, r0
 8005bae:	9802      	ldr	r0, [sp, #8]
 8005bb0:	f000 fcea 	bl	8006588 <__mcmp>
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	f77f ada3 	ble.w	8005700 <_dtoa_r+0x490>
 8005bba:	4656      	mov	r6, sl
 8005bbc:	2331      	movs	r3, #49	@ 0x31
 8005bbe:	f806 3b01 	strb.w	r3, [r6], #1
 8005bc2:	f108 0801 	add.w	r8, r8, #1
 8005bc6:	e59f      	b.n	8005708 <_dtoa_r+0x498>
 8005bc8:	9c03      	ldr	r4, [sp, #12]
 8005bca:	46b8      	mov	r8, r7
 8005bcc:	4625      	mov	r5, r4
 8005bce:	e7f4      	b.n	8005bba <_dtoa_r+0x94a>
 8005bd0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8005bd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	f000 8101 	beq.w	8005dde <_dtoa_r+0xb6e>
 8005bdc:	2e00      	cmp	r6, #0
 8005bde:	dd05      	ble.n	8005bec <_dtoa_r+0x97c>
 8005be0:	4629      	mov	r1, r5
 8005be2:	4632      	mov	r2, r6
 8005be4:	4648      	mov	r0, r9
 8005be6:	f000 fc63 	bl	80064b0 <__lshift>
 8005bea:	4605      	mov	r5, r0
 8005bec:	9b08      	ldr	r3, [sp, #32]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d05c      	beq.n	8005cac <_dtoa_r+0xa3c>
 8005bf2:	6869      	ldr	r1, [r5, #4]
 8005bf4:	4648      	mov	r0, r9
 8005bf6:	f000 fa0b 	bl	8006010 <_Balloc>
 8005bfa:	4606      	mov	r6, r0
 8005bfc:	b928      	cbnz	r0, 8005c0a <_dtoa_r+0x99a>
 8005bfe:	4b82      	ldr	r3, [pc, #520]	@ (8005e08 <_dtoa_r+0xb98>)
 8005c00:	4602      	mov	r2, r0
 8005c02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005c06:	f7ff bb4a 	b.w	800529e <_dtoa_r+0x2e>
 8005c0a:	692a      	ldr	r2, [r5, #16]
 8005c0c:	3202      	adds	r2, #2
 8005c0e:	0092      	lsls	r2, r2, #2
 8005c10:	f105 010c 	add.w	r1, r5, #12
 8005c14:	300c      	adds	r0, #12
 8005c16:	f001 ff69 	bl	8007aec <memcpy>
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	4631      	mov	r1, r6
 8005c1e:	4648      	mov	r0, r9
 8005c20:	f000 fc46 	bl	80064b0 <__lshift>
 8005c24:	f10a 0301 	add.w	r3, sl, #1
 8005c28:	9300      	str	r3, [sp, #0]
 8005c2a:	eb0a 030b 	add.w	r3, sl, fp
 8005c2e:	9308      	str	r3, [sp, #32]
 8005c30:	9b04      	ldr	r3, [sp, #16]
 8005c32:	f003 0301 	and.w	r3, r3, #1
 8005c36:	462f      	mov	r7, r5
 8005c38:	9306      	str	r3, [sp, #24]
 8005c3a:	4605      	mov	r5, r0
 8005c3c:	9b00      	ldr	r3, [sp, #0]
 8005c3e:	9802      	ldr	r0, [sp, #8]
 8005c40:	4621      	mov	r1, r4
 8005c42:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8005c46:	f7ff fa8b 	bl	8005160 <quorem>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	3330      	adds	r3, #48	@ 0x30
 8005c4e:	9003      	str	r0, [sp, #12]
 8005c50:	4639      	mov	r1, r7
 8005c52:	9802      	ldr	r0, [sp, #8]
 8005c54:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c56:	f000 fc97 	bl	8006588 <__mcmp>
 8005c5a:	462a      	mov	r2, r5
 8005c5c:	9004      	str	r0, [sp, #16]
 8005c5e:	4621      	mov	r1, r4
 8005c60:	4648      	mov	r0, r9
 8005c62:	f000 fcad 	bl	80065c0 <__mdiff>
 8005c66:	68c2      	ldr	r2, [r0, #12]
 8005c68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c6a:	4606      	mov	r6, r0
 8005c6c:	bb02      	cbnz	r2, 8005cb0 <_dtoa_r+0xa40>
 8005c6e:	4601      	mov	r1, r0
 8005c70:	9802      	ldr	r0, [sp, #8]
 8005c72:	f000 fc89 	bl	8006588 <__mcmp>
 8005c76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c78:	4602      	mov	r2, r0
 8005c7a:	4631      	mov	r1, r6
 8005c7c:	4648      	mov	r0, r9
 8005c7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005c80:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c82:	f000 fa05 	bl	8006090 <_Bfree>
 8005c86:	9b07      	ldr	r3, [sp, #28]
 8005c88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005c8a:	9e00      	ldr	r6, [sp, #0]
 8005c8c:	ea42 0103 	orr.w	r1, r2, r3
 8005c90:	9b06      	ldr	r3, [sp, #24]
 8005c92:	4319      	orrs	r1, r3
 8005c94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c96:	d10d      	bne.n	8005cb4 <_dtoa_r+0xa44>
 8005c98:	2b39      	cmp	r3, #57	@ 0x39
 8005c9a:	d027      	beq.n	8005cec <_dtoa_r+0xa7c>
 8005c9c:	9a04      	ldr	r2, [sp, #16]
 8005c9e:	2a00      	cmp	r2, #0
 8005ca0:	dd01      	ble.n	8005ca6 <_dtoa_r+0xa36>
 8005ca2:	9b03      	ldr	r3, [sp, #12]
 8005ca4:	3331      	adds	r3, #49	@ 0x31
 8005ca6:	f88b 3000 	strb.w	r3, [fp]
 8005caa:	e52e      	b.n	800570a <_dtoa_r+0x49a>
 8005cac:	4628      	mov	r0, r5
 8005cae:	e7b9      	b.n	8005c24 <_dtoa_r+0x9b4>
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	e7e2      	b.n	8005c7a <_dtoa_r+0xa0a>
 8005cb4:	9904      	ldr	r1, [sp, #16]
 8005cb6:	2900      	cmp	r1, #0
 8005cb8:	db04      	blt.n	8005cc4 <_dtoa_r+0xa54>
 8005cba:	9807      	ldr	r0, [sp, #28]
 8005cbc:	4301      	orrs	r1, r0
 8005cbe:	9806      	ldr	r0, [sp, #24]
 8005cc0:	4301      	orrs	r1, r0
 8005cc2:	d120      	bne.n	8005d06 <_dtoa_r+0xa96>
 8005cc4:	2a00      	cmp	r2, #0
 8005cc6:	ddee      	ble.n	8005ca6 <_dtoa_r+0xa36>
 8005cc8:	9902      	ldr	r1, [sp, #8]
 8005cca:	9300      	str	r3, [sp, #0]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	4648      	mov	r0, r9
 8005cd0:	f000 fbee 	bl	80064b0 <__lshift>
 8005cd4:	4621      	mov	r1, r4
 8005cd6:	9002      	str	r0, [sp, #8]
 8005cd8:	f000 fc56 	bl	8006588 <__mcmp>
 8005cdc:	2800      	cmp	r0, #0
 8005cde:	9b00      	ldr	r3, [sp, #0]
 8005ce0:	dc02      	bgt.n	8005ce8 <_dtoa_r+0xa78>
 8005ce2:	d1e0      	bne.n	8005ca6 <_dtoa_r+0xa36>
 8005ce4:	07da      	lsls	r2, r3, #31
 8005ce6:	d5de      	bpl.n	8005ca6 <_dtoa_r+0xa36>
 8005ce8:	2b39      	cmp	r3, #57	@ 0x39
 8005cea:	d1da      	bne.n	8005ca2 <_dtoa_r+0xa32>
 8005cec:	2339      	movs	r3, #57	@ 0x39
 8005cee:	f88b 3000 	strb.w	r3, [fp]
 8005cf2:	4633      	mov	r3, r6
 8005cf4:	461e      	mov	r6, r3
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005cfc:	2a39      	cmp	r2, #57	@ 0x39
 8005cfe:	d04e      	beq.n	8005d9e <_dtoa_r+0xb2e>
 8005d00:	3201      	adds	r2, #1
 8005d02:	701a      	strb	r2, [r3, #0]
 8005d04:	e501      	b.n	800570a <_dtoa_r+0x49a>
 8005d06:	2a00      	cmp	r2, #0
 8005d08:	dd03      	ble.n	8005d12 <_dtoa_r+0xaa2>
 8005d0a:	2b39      	cmp	r3, #57	@ 0x39
 8005d0c:	d0ee      	beq.n	8005cec <_dtoa_r+0xa7c>
 8005d0e:	3301      	adds	r3, #1
 8005d10:	e7c9      	b.n	8005ca6 <_dtoa_r+0xa36>
 8005d12:	9a00      	ldr	r2, [sp, #0]
 8005d14:	9908      	ldr	r1, [sp, #32]
 8005d16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005d1a:	428a      	cmp	r2, r1
 8005d1c:	d028      	beq.n	8005d70 <_dtoa_r+0xb00>
 8005d1e:	9902      	ldr	r1, [sp, #8]
 8005d20:	2300      	movs	r3, #0
 8005d22:	220a      	movs	r2, #10
 8005d24:	4648      	mov	r0, r9
 8005d26:	f000 f9d5 	bl	80060d4 <__multadd>
 8005d2a:	42af      	cmp	r7, r5
 8005d2c:	9002      	str	r0, [sp, #8]
 8005d2e:	f04f 0300 	mov.w	r3, #0
 8005d32:	f04f 020a 	mov.w	r2, #10
 8005d36:	4639      	mov	r1, r7
 8005d38:	4648      	mov	r0, r9
 8005d3a:	d107      	bne.n	8005d4c <_dtoa_r+0xadc>
 8005d3c:	f000 f9ca 	bl	80060d4 <__multadd>
 8005d40:	4607      	mov	r7, r0
 8005d42:	4605      	mov	r5, r0
 8005d44:	9b00      	ldr	r3, [sp, #0]
 8005d46:	3301      	adds	r3, #1
 8005d48:	9300      	str	r3, [sp, #0]
 8005d4a:	e777      	b.n	8005c3c <_dtoa_r+0x9cc>
 8005d4c:	f000 f9c2 	bl	80060d4 <__multadd>
 8005d50:	4629      	mov	r1, r5
 8005d52:	4607      	mov	r7, r0
 8005d54:	2300      	movs	r3, #0
 8005d56:	220a      	movs	r2, #10
 8005d58:	4648      	mov	r0, r9
 8005d5a:	f000 f9bb 	bl	80060d4 <__multadd>
 8005d5e:	4605      	mov	r5, r0
 8005d60:	e7f0      	b.n	8005d44 <_dtoa_r+0xad4>
 8005d62:	f1bb 0f00 	cmp.w	fp, #0
 8005d66:	bfcc      	ite	gt
 8005d68:	465e      	movgt	r6, fp
 8005d6a:	2601      	movle	r6, #1
 8005d6c:	4456      	add	r6, sl
 8005d6e:	2700      	movs	r7, #0
 8005d70:	9902      	ldr	r1, [sp, #8]
 8005d72:	9300      	str	r3, [sp, #0]
 8005d74:	2201      	movs	r2, #1
 8005d76:	4648      	mov	r0, r9
 8005d78:	f000 fb9a 	bl	80064b0 <__lshift>
 8005d7c:	4621      	mov	r1, r4
 8005d7e:	9002      	str	r0, [sp, #8]
 8005d80:	f000 fc02 	bl	8006588 <__mcmp>
 8005d84:	2800      	cmp	r0, #0
 8005d86:	dcb4      	bgt.n	8005cf2 <_dtoa_r+0xa82>
 8005d88:	d102      	bne.n	8005d90 <_dtoa_r+0xb20>
 8005d8a:	9b00      	ldr	r3, [sp, #0]
 8005d8c:	07db      	lsls	r3, r3, #31
 8005d8e:	d4b0      	bmi.n	8005cf2 <_dtoa_r+0xa82>
 8005d90:	4633      	mov	r3, r6
 8005d92:	461e      	mov	r6, r3
 8005d94:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d98:	2a30      	cmp	r2, #48	@ 0x30
 8005d9a:	d0fa      	beq.n	8005d92 <_dtoa_r+0xb22>
 8005d9c:	e4b5      	b.n	800570a <_dtoa_r+0x49a>
 8005d9e:	459a      	cmp	sl, r3
 8005da0:	d1a8      	bne.n	8005cf4 <_dtoa_r+0xa84>
 8005da2:	2331      	movs	r3, #49	@ 0x31
 8005da4:	f108 0801 	add.w	r8, r8, #1
 8005da8:	f88a 3000 	strb.w	r3, [sl]
 8005dac:	e4ad      	b.n	800570a <_dtoa_r+0x49a>
 8005dae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005db0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005e0c <_dtoa_r+0xb9c>
 8005db4:	b11b      	cbz	r3, 8005dbe <_dtoa_r+0xb4e>
 8005db6:	f10a 0308 	add.w	r3, sl, #8
 8005dba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005dbc:	6013      	str	r3, [r2, #0]
 8005dbe:	4650      	mov	r0, sl
 8005dc0:	b017      	add	sp, #92	@ 0x5c
 8005dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dc6:	9b07      	ldr	r3, [sp, #28]
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	f77f ae2e 	ble.w	8005a2a <_dtoa_r+0x7ba>
 8005dce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005dd0:	9308      	str	r3, [sp, #32]
 8005dd2:	2001      	movs	r0, #1
 8005dd4:	e64d      	b.n	8005a72 <_dtoa_r+0x802>
 8005dd6:	f1bb 0f00 	cmp.w	fp, #0
 8005dda:	f77f aed9 	ble.w	8005b90 <_dtoa_r+0x920>
 8005dde:	4656      	mov	r6, sl
 8005de0:	9802      	ldr	r0, [sp, #8]
 8005de2:	4621      	mov	r1, r4
 8005de4:	f7ff f9bc 	bl	8005160 <quorem>
 8005de8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005dec:	f806 3b01 	strb.w	r3, [r6], #1
 8005df0:	eba6 020a 	sub.w	r2, r6, sl
 8005df4:	4593      	cmp	fp, r2
 8005df6:	ddb4      	ble.n	8005d62 <_dtoa_r+0xaf2>
 8005df8:	9902      	ldr	r1, [sp, #8]
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	220a      	movs	r2, #10
 8005dfe:	4648      	mov	r0, r9
 8005e00:	f000 f968 	bl	80060d4 <__multadd>
 8005e04:	9002      	str	r0, [sp, #8]
 8005e06:	e7eb      	b.n	8005de0 <_dtoa_r+0xb70>
 8005e08:	080088e5 	.word	0x080088e5
 8005e0c:	08008869 	.word	0x08008869

08005e10 <_free_r>:
 8005e10:	b538      	push	{r3, r4, r5, lr}
 8005e12:	4605      	mov	r5, r0
 8005e14:	2900      	cmp	r1, #0
 8005e16:	d041      	beq.n	8005e9c <_free_r+0x8c>
 8005e18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e1c:	1f0c      	subs	r4, r1, #4
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	bfb8      	it	lt
 8005e22:	18e4      	addlt	r4, r4, r3
 8005e24:	f000 f8e8 	bl	8005ff8 <__malloc_lock>
 8005e28:	4a1d      	ldr	r2, [pc, #116]	@ (8005ea0 <_free_r+0x90>)
 8005e2a:	6813      	ldr	r3, [r2, #0]
 8005e2c:	b933      	cbnz	r3, 8005e3c <_free_r+0x2c>
 8005e2e:	6063      	str	r3, [r4, #4]
 8005e30:	6014      	str	r4, [r2, #0]
 8005e32:	4628      	mov	r0, r5
 8005e34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e38:	f000 b8e4 	b.w	8006004 <__malloc_unlock>
 8005e3c:	42a3      	cmp	r3, r4
 8005e3e:	d908      	bls.n	8005e52 <_free_r+0x42>
 8005e40:	6820      	ldr	r0, [r4, #0]
 8005e42:	1821      	adds	r1, r4, r0
 8005e44:	428b      	cmp	r3, r1
 8005e46:	bf01      	itttt	eq
 8005e48:	6819      	ldreq	r1, [r3, #0]
 8005e4a:	685b      	ldreq	r3, [r3, #4]
 8005e4c:	1809      	addeq	r1, r1, r0
 8005e4e:	6021      	streq	r1, [r4, #0]
 8005e50:	e7ed      	b.n	8005e2e <_free_r+0x1e>
 8005e52:	461a      	mov	r2, r3
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	b10b      	cbz	r3, 8005e5c <_free_r+0x4c>
 8005e58:	42a3      	cmp	r3, r4
 8005e5a:	d9fa      	bls.n	8005e52 <_free_r+0x42>
 8005e5c:	6811      	ldr	r1, [r2, #0]
 8005e5e:	1850      	adds	r0, r2, r1
 8005e60:	42a0      	cmp	r0, r4
 8005e62:	d10b      	bne.n	8005e7c <_free_r+0x6c>
 8005e64:	6820      	ldr	r0, [r4, #0]
 8005e66:	4401      	add	r1, r0
 8005e68:	1850      	adds	r0, r2, r1
 8005e6a:	4283      	cmp	r3, r0
 8005e6c:	6011      	str	r1, [r2, #0]
 8005e6e:	d1e0      	bne.n	8005e32 <_free_r+0x22>
 8005e70:	6818      	ldr	r0, [r3, #0]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	6053      	str	r3, [r2, #4]
 8005e76:	4408      	add	r0, r1
 8005e78:	6010      	str	r0, [r2, #0]
 8005e7a:	e7da      	b.n	8005e32 <_free_r+0x22>
 8005e7c:	d902      	bls.n	8005e84 <_free_r+0x74>
 8005e7e:	230c      	movs	r3, #12
 8005e80:	602b      	str	r3, [r5, #0]
 8005e82:	e7d6      	b.n	8005e32 <_free_r+0x22>
 8005e84:	6820      	ldr	r0, [r4, #0]
 8005e86:	1821      	adds	r1, r4, r0
 8005e88:	428b      	cmp	r3, r1
 8005e8a:	bf04      	itt	eq
 8005e8c:	6819      	ldreq	r1, [r3, #0]
 8005e8e:	685b      	ldreq	r3, [r3, #4]
 8005e90:	6063      	str	r3, [r4, #4]
 8005e92:	bf04      	itt	eq
 8005e94:	1809      	addeq	r1, r1, r0
 8005e96:	6021      	streq	r1, [r4, #0]
 8005e98:	6054      	str	r4, [r2, #4]
 8005e9a:	e7ca      	b.n	8005e32 <_free_r+0x22>
 8005e9c:	bd38      	pop	{r3, r4, r5, pc}
 8005e9e:	bf00      	nop
 8005ea0:	2000045c 	.word	0x2000045c

08005ea4 <malloc>:
 8005ea4:	4b02      	ldr	r3, [pc, #8]	@ (8005eb0 <malloc+0xc>)
 8005ea6:	4601      	mov	r1, r0
 8005ea8:	6818      	ldr	r0, [r3, #0]
 8005eaa:	f000 b825 	b.w	8005ef8 <_malloc_r>
 8005eae:	bf00      	nop
 8005eb0:	20000018 	.word	0x20000018

08005eb4 <sbrk_aligned>:
 8005eb4:	b570      	push	{r4, r5, r6, lr}
 8005eb6:	4e0f      	ldr	r6, [pc, #60]	@ (8005ef4 <sbrk_aligned+0x40>)
 8005eb8:	460c      	mov	r4, r1
 8005eba:	6831      	ldr	r1, [r6, #0]
 8005ebc:	4605      	mov	r5, r0
 8005ebe:	b911      	cbnz	r1, 8005ec6 <sbrk_aligned+0x12>
 8005ec0:	f001 fe04 	bl	8007acc <_sbrk_r>
 8005ec4:	6030      	str	r0, [r6, #0]
 8005ec6:	4621      	mov	r1, r4
 8005ec8:	4628      	mov	r0, r5
 8005eca:	f001 fdff 	bl	8007acc <_sbrk_r>
 8005ece:	1c43      	adds	r3, r0, #1
 8005ed0:	d103      	bne.n	8005eda <sbrk_aligned+0x26>
 8005ed2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005ed6:	4620      	mov	r0, r4
 8005ed8:	bd70      	pop	{r4, r5, r6, pc}
 8005eda:	1cc4      	adds	r4, r0, #3
 8005edc:	f024 0403 	bic.w	r4, r4, #3
 8005ee0:	42a0      	cmp	r0, r4
 8005ee2:	d0f8      	beq.n	8005ed6 <sbrk_aligned+0x22>
 8005ee4:	1a21      	subs	r1, r4, r0
 8005ee6:	4628      	mov	r0, r5
 8005ee8:	f001 fdf0 	bl	8007acc <_sbrk_r>
 8005eec:	3001      	adds	r0, #1
 8005eee:	d1f2      	bne.n	8005ed6 <sbrk_aligned+0x22>
 8005ef0:	e7ef      	b.n	8005ed2 <sbrk_aligned+0x1e>
 8005ef2:	bf00      	nop
 8005ef4:	20000458 	.word	0x20000458

08005ef8 <_malloc_r>:
 8005ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005efc:	1ccd      	adds	r5, r1, #3
 8005efe:	f025 0503 	bic.w	r5, r5, #3
 8005f02:	3508      	adds	r5, #8
 8005f04:	2d0c      	cmp	r5, #12
 8005f06:	bf38      	it	cc
 8005f08:	250c      	movcc	r5, #12
 8005f0a:	2d00      	cmp	r5, #0
 8005f0c:	4606      	mov	r6, r0
 8005f0e:	db01      	blt.n	8005f14 <_malloc_r+0x1c>
 8005f10:	42a9      	cmp	r1, r5
 8005f12:	d904      	bls.n	8005f1e <_malloc_r+0x26>
 8005f14:	230c      	movs	r3, #12
 8005f16:	6033      	str	r3, [r6, #0]
 8005f18:	2000      	movs	r0, #0
 8005f1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ff4 <_malloc_r+0xfc>
 8005f22:	f000 f869 	bl	8005ff8 <__malloc_lock>
 8005f26:	f8d8 3000 	ldr.w	r3, [r8]
 8005f2a:	461c      	mov	r4, r3
 8005f2c:	bb44      	cbnz	r4, 8005f80 <_malloc_r+0x88>
 8005f2e:	4629      	mov	r1, r5
 8005f30:	4630      	mov	r0, r6
 8005f32:	f7ff ffbf 	bl	8005eb4 <sbrk_aligned>
 8005f36:	1c43      	adds	r3, r0, #1
 8005f38:	4604      	mov	r4, r0
 8005f3a:	d158      	bne.n	8005fee <_malloc_r+0xf6>
 8005f3c:	f8d8 4000 	ldr.w	r4, [r8]
 8005f40:	4627      	mov	r7, r4
 8005f42:	2f00      	cmp	r7, #0
 8005f44:	d143      	bne.n	8005fce <_malloc_r+0xd6>
 8005f46:	2c00      	cmp	r4, #0
 8005f48:	d04b      	beq.n	8005fe2 <_malloc_r+0xea>
 8005f4a:	6823      	ldr	r3, [r4, #0]
 8005f4c:	4639      	mov	r1, r7
 8005f4e:	4630      	mov	r0, r6
 8005f50:	eb04 0903 	add.w	r9, r4, r3
 8005f54:	f001 fdba 	bl	8007acc <_sbrk_r>
 8005f58:	4581      	cmp	r9, r0
 8005f5a:	d142      	bne.n	8005fe2 <_malloc_r+0xea>
 8005f5c:	6821      	ldr	r1, [r4, #0]
 8005f5e:	1a6d      	subs	r5, r5, r1
 8005f60:	4629      	mov	r1, r5
 8005f62:	4630      	mov	r0, r6
 8005f64:	f7ff ffa6 	bl	8005eb4 <sbrk_aligned>
 8005f68:	3001      	adds	r0, #1
 8005f6a:	d03a      	beq.n	8005fe2 <_malloc_r+0xea>
 8005f6c:	6823      	ldr	r3, [r4, #0]
 8005f6e:	442b      	add	r3, r5
 8005f70:	6023      	str	r3, [r4, #0]
 8005f72:	f8d8 3000 	ldr.w	r3, [r8]
 8005f76:	685a      	ldr	r2, [r3, #4]
 8005f78:	bb62      	cbnz	r2, 8005fd4 <_malloc_r+0xdc>
 8005f7a:	f8c8 7000 	str.w	r7, [r8]
 8005f7e:	e00f      	b.n	8005fa0 <_malloc_r+0xa8>
 8005f80:	6822      	ldr	r2, [r4, #0]
 8005f82:	1b52      	subs	r2, r2, r5
 8005f84:	d420      	bmi.n	8005fc8 <_malloc_r+0xd0>
 8005f86:	2a0b      	cmp	r2, #11
 8005f88:	d917      	bls.n	8005fba <_malloc_r+0xc2>
 8005f8a:	1961      	adds	r1, r4, r5
 8005f8c:	42a3      	cmp	r3, r4
 8005f8e:	6025      	str	r5, [r4, #0]
 8005f90:	bf18      	it	ne
 8005f92:	6059      	strne	r1, [r3, #4]
 8005f94:	6863      	ldr	r3, [r4, #4]
 8005f96:	bf08      	it	eq
 8005f98:	f8c8 1000 	streq.w	r1, [r8]
 8005f9c:	5162      	str	r2, [r4, r5]
 8005f9e:	604b      	str	r3, [r1, #4]
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	f000 f82f 	bl	8006004 <__malloc_unlock>
 8005fa6:	f104 000b 	add.w	r0, r4, #11
 8005faa:	1d23      	adds	r3, r4, #4
 8005fac:	f020 0007 	bic.w	r0, r0, #7
 8005fb0:	1ac2      	subs	r2, r0, r3
 8005fb2:	bf1c      	itt	ne
 8005fb4:	1a1b      	subne	r3, r3, r0
 8005fb6:	50a3      	strne	r3, [r4, r2]
 8005fb8:	e7af      	b.n	8005f1a <_malloc_r+0x22>
 8005fba:	6862      	ldr	r2, [r4, #4]
 8005fbc:	42a3      	cmp	r3, r4
 8005fbe:	bf0c      	ite	eq
 8005fc0:	f8c8 2000 	streq.w	r2, [r8]
 8005fc4:	605a      	strne	r2, [r3, #4]
 8005fc6:	e7eb      	b.n	8005fa0 <_malloc_r+0xa8>
 8005fc8:	4623      	mov	r3, r4
 8005fca:	6864      	ldr	r4, [r4, #4]
 8005fcc:	e7ae      	b.n	8005f2c <_malloc_r+0x34>
 8005fce:	463c      	mov	r4, r7
 8005fd0:	687f      	ldr	r7, [r7, #4]
 8005fd2:	e7b6      	b.n	8005f42 <_malloc_r+0x4a>
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	42a3      	cmp	r3, r4
 8005fda:	d1fb      	bne.n	8005fd4 <_malloc_r+0xdc>
 8005fdc:	2300      	movs	r3, #0
 8005fde:	6053      	str	r3, [r2, #4]
 8005fe0:	e7de      	b.n	8005fa0 <_malloc_r+0xa8>
 8005fe2:	230c      	movs	r3, #12
 8005fe4:	6033      	str	r3, [r6, #0]
 8005fe6:	4630      	mov	r0, r6
 8005fe8:	f000 f80c 	bl	8006004 <__malloc_unlock>
 8005fec:	e794      	b.n	8005f18 <_malloc_r+0x20>
 8005fee:	6005      	str	r5, [r0, #0]
 8005ff0:	e7d6      	b.n	8005fa0 <_malloc_r+0xa8>
 8005ff2:	bf00      	nop
 8005ff4:	2000045c 	.word	0x2000045c

08005ff8 <__malloc_lock>:
 8005ff8:	4801      	ldr	r0, [pc, #4]	@ (8006000 <__malloc_lock+0x8>)
 8005ffa:	f7ff b8a8 	b.w	800514e <__retarget_lock_acquire_recursive>
 8005ffe:	bf00      	nop
 8006000:	20000454 	.word	0x20000454

08006004 <__malloc_unlock>:
 8006004:	4801      	ldr	r0, [pc, #4]	@ (800600c <__malloc_unlock+0x8>)
 8006006:	f7ff b8a3 	b.w	8005150 <__retarget_lock_release_recursive>
 800600a:	bf00      	nop
 800600c:	20000454 	.word	0x20000454

08006010 <_Balloc>:
 8006010:	b570      	push	{r4, r5, r6, lr}
 8006012:	69c6      	ldr	r6, [r0, #28]
 8006014:	4604      	mov	r4, r0
 8006016:	460d      	mov	r5, r1
 8006018:	b976      	cbnz	r6, 8006038 <_Balloc+0x28>
 800601a:	2010      	movs	r0, #16
 800601c:	f7ff ff42 	bl	8005ea4 <malloc>
 8006020:	4602      	mov	r2, r0
 8006022:	61e0      	str	r0, [r4, #28]
 8006024:	b920      	cbnz	r0, 8006030 <_Balloc+0x20>
 8006026:	4b18      	ldr	r3, [pc, #96]	@ (8006088 <_Balloc+0x78>)
 8006028:	4818      	ldr	r0, [pc, #96]	@ (800608c <_Balloc+0x7c>)
 800602a:	216b      	movs	r1, #107	@ 0x6b
 800602c:	f001 fd74 	bl	8007b18 <__assert_func>
 8006030:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006034:	6006      	str	r6, [r0, #0]
 8006036:	60c6      	str	r6, [r0, #12]
 8006038:	69e6      	ldr	r6, [r4, #28]
 800603a:	68f3      	ldr	r3, [r6, #12]
 800603c:	b183      	cbz	r3, 8006060 <_Balloc+0x50>
 800603e:	69e3      	ldr	r3, [r4, #28]
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006046:	b9b8      	cbnz	r0, 8006078 <_Balloc+0x68>
 8006048:	2101      	movs	r1, #1
 800604a:	fa01 f605 	lsl.w	r6, r1, r5
 800604e:	1d72      	adds	r2, r6, #5
 8006050:	0092      	lsls	r2, r2, #2
 8006052:	4620      	mov	r0, r4
 8006054:	f001 fd7e 	bl	8007b54 <_calloc_r>
 8006058:	b160      	cbz	r0, 8006074 <_Balloc+0x64>
 800605a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800605e:	e00e      	b.n	800607e <_Balloc+0x6e>
 8006060:	2221      	movs	r2, #33	@ 0x21
 8006062:	2104      	movs	r1, #4
 8006064:	4620      	mov	r0, r4
 8006066:	f001 fd75 	bl	8007b54 <_calloc_r>
 800606a:	69e3      	ldr	r3, [r4, #28]
 800606c:	60f0      	str	r0, [r6, #12]
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1e4      	bne.n	800603e <_Balloc+0x2e>
 8006074:	2000      	movs	r0, #0
 8006076:	bd70      	pop	{r4, r5, r6, pc}
 8006078:	6802      	ldr	r2, [r0, #0]
 800607a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800607e:	2300      	movs	r3, #0
 8006080:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006084:	e7f7      	b.n	8006076 <_Balloc+0x66>
 8006086:	bf00      	nop
 8006088:	08008876 	.word	0x08008876
 800608c:	080088f6 	.word	0x080088f6

08006090 <_Bfree>:
 8006090:	b570      	push	{r4, r5, r6, lr}
 8006092:	69c6      	ldr	r6, [r0, #28]
 8006094:	4605      	mov	r5, r0
 8006096:	460c      	mov	r4, r1
 8006098:	b976      	cbnz	r6, 80060b8 <_Bfree+0x28>
 800609a:	2010      	movs	r0, #16
 800609c:	f7ff ff02 	bl	8005ea4 <malloc>
 80060a0:	4602      	mov	r2, r0
 80060a2:	61e8      	str	r0, [r5, #28]
 80060a4:	b920      	cbnz	r0, 80060b0 <_Bfree+0x20>
 80060a6:	4b09      	ldr	r3, [pc, #36]	@ (80060cc <_Bfree+0x3c>)
 80060a8:	4809      	ldr	r0, [pc, #36]	@ (80060d0 <_Bfree+0x40>)
 80060aa:	218f      	movs	r1, #143	@ 0x8f
 80060ac:	f001 fd34 	bl	8007b18 <__assert_func>
 80060b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80060b4:	6006      	str	r6, [r0, #0]
 80060b6:	60c6      	str	r6, [r0, #12]
 80060b8:	b13c      	cbz	r4, 80060ca <_Bfree+0x3a>
 80060ba:	69eb      	ldr	r3, [r5, #28]
 80060bc:	6862      	ldr	r2, [r4, #4]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80060c4:	6021      	str	r1, [r4, #0]
 80060c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80060ca:	bd70      	pop	{r4, r5, r6, pc}
 80060cc:	08008876 	.word	0x08008876
 80060d0:	080088f6 	.word	0x080088f6

080060d4 <__multadd>:
 80060d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060d8:	690d      	ldr	r5, [r1, #16]
 80060da:	4607      	mov	r7, r0
 80060dc:	460c      	mov	r4, r1
 80060de:	461e      	mov	r6, r3
 80060e0:	f101 0c14 	add.w	ip, r1, #20
 80060e4:	2000      	movs	r0, #0
 80060e6:	f8dc 3000 	ldr.w	r3, [ip]
 80060ea:	b299      	uxth	r1, r3
 80060ec:	fb02 6101 	mla	r1, r2, r1, r6
 80060f0:	0c1e      	lsrs	r6, r3, #16
 80060f2:	0c0b      	lsrs	r3, r1, #16
 80060f4:	fb02 3306 	mla	r3, r2, r6, r3
 80060f8:	b289      	uxth	r1, r1
 80060fa:	3001      	adds	r0, #1
 80060fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006100:	4285      	cmp	r5, r0
 8006102:	f84c 1b04 	str.w	r1, [ip], #4
 8006106:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800610a:	dcec      	bgt.n	80060e6 <__multadd+0x12>
 800610c:	b30e      	cbz	r6, 8006152 <__multadd+0x7e>
 800610e:	68a3      	ldr	r3, [r4, #8]
 8006110:	42ab      	cmp	r3, r5
 8006112:	dc19      	bgt.n	8006148 <__multadd+0x74>
 8006114:	6861      	ldr	r1, [r4, #4]
 8006116:	4638      	mov	r0, r7
 8006118:	3101      	adds	r1, #1
 800611a:	f7ff ff79 	bl	8006010 <_Balloc>
 800611e:	4680      	mov	r8, r0
 8006120:	b928      	cbnz	r0, 800612e <__multadd+0x5a>
 8006122:	4602      	mov	r2, r0
 8006124:	4b0c      	ldr	r3, [pc, #48]	@ (8006158 <__multadd+0x84>)
 8006126:	480d      	ldr	r0, [pc, #52]	@ (800615c <__multadd+0x88>)
 8006128:	21ba      	movs	r1, #186	@ 0xba
 800612a:	f001 fcf5 	bl	8007b18 <__assert_func>
 800612e:	6922      	ldr	r2, [r4, #16]
 8006130:	3202      	adds	r2, #2
 8006132:	f104 010c 	add.w	r1, r4, #12
 8006136:	0092      	lsls	r2, r2, #2
 8006138:	300c      	adds	r0, #12
 800613a:	f001 fcd7 	bl	8007aec <memcpy>
 800613e:	4621      	mov	r1, r4
 8006140:	4638      	mov	r0, r7
 8006142:	f7ff ffa5 	bl	8006090 <_Bfree>
 8006146:	4644      	mov	r4, r8
 8006148:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800614c:	3501      	adds	r5, #1
 800614e:	615e      	str	r6, [r3, #20]
 8006150:	6125      	str	r5, [r4, #16]
 8006152:	4620      	mov	r0, r4
 8006154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006158:	080088e5 	.word	0x080088e5
 800615c:	080088f6 	.word	0x080088f6

08006160 <__s2b>:
 8006160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006164:	460c      	mov	r4, r1
 8006166:	4615      	mov	r5, r2
 8006168:	461f      	mov	r7, r3
 800616a:	2209      	movs	r2, #9
 800616c:	3308      	adds	r3, #8
 800616e:	4606      	mov	r6, r0
 8006170:	fb93 f3f2 	sdiv	r3, r3, r2
 8006174:	2100      	movs	r1, #0
 8006176:	2201      	movs	r2, #1
 8006178:	429a      	cmp	r2, r3
 800617a:	db09      	blt.n	8006190 <__s2b+0x30>
 800617c:	4630      	mov	r0, r6
 800617e:	f7ff ff47 	bl	8006010 <_Balloc>
 8006182:	b940      	cbnz	r0, 8006196 <__s2b+0x36>
 8006184:	4602      	mov	r2, r0
 8006186:	4b19      	ldr	r3, [pc, #100]	@ (80061ec <__s2b+0x8c>)
 8006188:	4819      	ldr	r0, [pc, #100]	@ (80061f0 <__s2b+0x90>)
 800618a:	21d3      	movs	r1, #211	@ 0xd3
 800618c:	f001 fcc4 	bl	8007b18 <__assert_func>
 8006190:	0052      	lsls	r2, r2, #1
 8006192:	3101      	adds	r1, #1
 8006194:	e7f0      	b.n	8006178 <__s2b+0x18>
 8006196:	9b08      	ldr	r3, [sp, #32]
 8006198:	6143      	str	r3, [r0, #20]
 800619a:	2d09      	cmp	r5, #9
 800619c:	f04f 0301 	mov.w	r3, #1
 80061a0:	6103      	str	r3, [r0, #16]
 80061a2:	dd16      	ble.n	80061d2 <__s2b+0x72>
 80061a4:	f104 0909 	add.w	r9, r4, #9
 80061a8:	46c8      	mov	r8, r9
 80061aa:	442c      	add	r4, r5
 80061ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 80061b0:	4601      	mov	r1, r0
 80061b2:	3b30      	subs	r3, #48	@ 0x30
 80061b4:	220a      	movs	r2, #10
 80061b6:	4630      	mov	r0, r6
 80061b8:	f7ff ff8c 	bl	80060d4 <__multadd>
 80061bc:	45a0      	cmp	r8, r4
 80061be:	d1f5      	bne.n	80061ac <__s2b+0x4c>
 80061c0:	f1a5 0408 	sub.w	r4, r5, #8
 80061c4:	444c      	add	r4, r9
 80061c6:	1b2d      	subs	r5, r5, r4
 80061c8:	1963      	adds	r3, r4, r5
 80061ca:	42bb      	cmp	r3, r7
 80061cc:	db04      	blt.n	80061d8 <__s2b+0x78>
 80061ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061d2:	340a      	adds	r4, #10
 80061d4:	2509      	movs	r5, #9
 80061d6:	e7f6      	b.n	80061c6 <__s2b+0x66>
 80061d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80061dc:	4601      	mov	r1, r0
 80061de:	3b30      	subs	r3, #48	@ 0x30
 80061e0:	220a      	movs	r2, #10
 80061e2:	4630      	mov	r0, r6
 80061e4:	f7ff ff76 	bl	80060d4 <__multadd>
 80061e8:	e7ee      	b.n	80061c8 <__s2b+0x68>
 80061ea:	bf00      	nop
 80061ec:	080088e5 	.word	0x080088e5
 80061f0:	080088f6 	.word	0x080088f6

080061f4 <__hi0bits>:
 80061f4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80061f8:	4603      	mov	r3, r0
 80061fa:	bf36      	itet	cc
 80061fc:	0403      	lslcc	r3, r0, #16
 80061fe:	2000      	movcs	r0, #0
 8006200:	2010      	movcc	r0, #16
 8006202:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006206:	bf3c      	itt	cc
 8006208:	021b      	lslcc	r3, r3, #8
 800620a:	3008      	addcc	r0, #8
 800620c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006210:	bf3c      	itt	cc
 8006212:	011b      	lslcc	r3, r3, #4
 8006214:	3004      	addcc	r0, #4
 8006216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800621a:	bf3c      	itt	cc
 800621c:	009b      	lslcc	r3, r3, #2
 800621e:	3002      	addcc	r0, #2
 8006220:	2b00      	cmp	r3, #0
 8006222:	db05      	blt.n	8006230 <__hi0bits+0x3c>
 8006224:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006228:	f100 0001 	add.w	r0, r0, #1
 800622c:	bf08      	it	eq
 800622e:	2020      	moveq	r0, #32
 8006230:	4770      	bx	lr

08006232 <__lo0bits>:
 8006232:	6803      	ldr	r3, [r0, #0]
 8006234:	4602      	mov	r2, r0
 8006236:	f013 0007 	ands.w	r0, r3, #7
 800623a:	d00b      	beq.n	8006254 <__lo0bits+0x22>
 800623c:	07d9      	lsls	r1, r3, #31
 800623e:	d421      	bmi.n	8006284 <__lo0bits+0x52>
 8006240:	0798      	lsls	r0, r3, #30
 8006242:	bf49      	itett	mi
 8006244:	085b      	lsrmi	r3, r3, #1
 8006246:	089b      	lsrpl	r3, r3, #2
 8006248:	2001      	movmi	r0, #1
 800624a:	6013      	strmi	r3, [r2, #0]
 800624c:	bf5c      	itt	pl
 800624e:	6013      	strpl	r3, [r2, #0]
 8006250:	2002      	movpl	r0, #2
 8006252:	4770      	bx	lr
 8006254:	b299      	uxth	r1, r3
 8006256:	b909      	cbnz	r1, 800625c <__lo0bits+0x2a>
 8006258:	0c1b      	lsrs	r3, r3, #16
 800625a:	2010      	movs	r0, #16
 800625c:	b2d9      	uxtb	r1, r3
 800625e:	b909      	cbnz	r1, 8006264 <__lo0bits+0x32>
 8006260:	3008      	adds	r0, #8
 8006262:	0a1b      	lsrs	r3, r3, #8
 8006264:	0719      	lsls	r1, r3, #28
 8006266:	bf04      	itt	eq
 8006268:	091b      	lsreq	r3, r3, #4
 800626a:	3004      	addeq	r0, #4
 800626c:	0799      	lsls	r1, r3, #30
 800626e:	bf04      	itt	eq
 8006270:	089b      	lsreq	r3, r3, #2
 8006272:	3002      	addeq	r0, #2
 8006274:	07d9      	lsls	r1, r3, #31
 8006276:	d403      	bmi.n	8006280 <__lo0bits+0x4e>
 8006278:	085b      	lsrs	r3, r3, #1
 800627a:	f100 0001 	add.w	r0, r0, #1
 800627e:	d003      	beq.n	8006288 <__lo0bits+0x56>
 8006280:	6013      	str	r3, [r2, #0]
 8006282:	4770      	bx	lr
 8006284:	2000      	movs	r0, #0
 8006286:	4770      	bx	lr
 8006288:	2020      	movs	r0, #32
 800628a:	4770      	bx	lr

0800628c <__i2b>:
 800628c:	b510      	push	{r4, lr}
 800628e:	460c      	mov	r4, r1
 8006290:	2101      	movs	r1, #1
 8006292:	f7ff febd 	bl	8006010 <_Balloc>
 8006296:	4602      	mov	r2, r0
 8006298:	b928      	cbnz	r0, 80062a6 <__i2b+0x1a>
 800629a:	4b05      	ldr	r3, [pc, #20]	@ (80062b0 <__i2b+0x24>)
 800629c:	4805      	ldr	r0, [pc, #20]	@ (80062b4 <__i2b+0x28>)
 800629e:	f240 1145 	movw	r1, #325	@ 0x145
 80062a2:	f001 fc39 	bl	8007b18 <__assert_func>
 80062a6:	2301      	movs	r3, #1
 80062a8:	6144      	str	r4, [r0, #20]
 80062aa:	6103      	str	r3, [r0, #16]
 80062ac:	bd10      	pop	{r4, pc}
 80062ae:	bf00      	nop
 80062b0:	080088e5 	.word	0x080088e5
 80062b4:	080088f6 	.word	0x080088f6

080062b8 <__multiply>:
 80062b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062bc:	4617      	mov	r7, r2
 80062be:	690a      	ldr	r2, [r1, #16]
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	429a      	cmp	r2, r3
 80062c4:	bfa8      	it	ge
 80062c6:	463b      	movge	r3, r7
 80062c8:	4689      	mov	r9, r1
 80062ca:	bfa4      	itt	ge
 80062cc:	460f      	movge	r7, r1
 80062ce:	4699      	movge	r9, r3
 80062d0:	693d      	ldr	r5, [r7, #16]
 80062d2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	6879      	ldr	r1, [r7, #4]
 80062da:	eb05 060a 	add.w	r6, r5, sl
 80062de:	42b3      	cmp	r3, r6
 80062e0:	b085      	sub	sp, #20
 80062e2:	bfb8      	it	lt
 80062e4:	3101      	addlt	r1, #1
 80062e6:	f7ff fe93 	bl	8006010 <_Balloc>
 80062ea:	b930      	cbnz	r0, 80062fa <__multiply+0x42>
 80062ec:	4602      	mov	r2, r0
 80062ee:	4b41      	ldr	r3, [pc, #260]	@ (80063f4 <__multiply+0x13c>)
 80062f0:	4841      	ldr	r0, [pc, #260]	@ (80063f8 <__multiply+0x140>)
 80062f2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80062f6:	f001 fc0f 	bl	8007b18 <__assert_func>
 80062fa:	f100 0414 	add.w	r4, r0, #20
 80062fe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006302:	4623      	mov	r3, r4
 8006304:	2200      	movs	r2, #0
 8006306:	4573      	cmp	r3, lr
 8006308:	d320      	bcc.n	800634c <__multiply+0x94>
 800630a:	f107 0814 	add.w	r8, r7, #20
 800630e:	f109 0114 	add.w	r1, r9, #20
 8006312:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006316:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800631a:	9302      	str	r3, [sp, #8]
 800631c:	1beb      	subs	r3, r5, r7
 800631e:	3b15      	subs	r3, #21
 8006320:	f023 0303 	bic.w	r3, r3, #3
 8006324:	3304      	adds	r3, #4
 8006326:	3715      	adds	r7, #21
 8006328:	42bd      	cmp	r5, r7
 800632a:	bf38      	it	cc
 800632c:	2304      	movcc	r3, #4
 800632e:	9301      	str	r3, [sp, #4]
 8006330:	9b02      	ldr	r3, [sp, #8]
 8006332:	9103      	str	r1, [sp, #12]
 8006334:	428b      	cmp	r3, r1
 8006336:	d80c      	bhi.n	8006352 <__multiply+0x9a>
 8006338:	2e00      	cmp	r6, #0
 800633a:	dd03      	ble.n	8006344 <__multiply+0x8c>
 800633c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006340:	2b00      	cmp	r3, #0
 8006342:	d055      	beq.n	80063f0 <__multiply+0x138>
 8006344:	6106      	str	r6, [r0, #16]
 8006346:	b005      	add	sp, #20
 8006348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800634c:	f843 2b04 	str.w	r2, [r3], #4
 8006350:	e7d9      	b.n	8006306 <__multiply+0x4e>
 8006352:	f8b1 a000 	ldrh.w	sl, [r1]
 8006356:	f1ba 0f00 	cmp.w	sl, #0
 800635a:	d01f      	beq.n	800639c <__multiply+0xe4>
 800635c:	46c4      	mov	ip, r8
 800635e:	46a1      	mov	r9, r4
 8006360:	2700      	movs	r7, #0
 8006362:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006366:	f8d9 3000 	ldr.w	r3, [r9]
 800636a:	fa1f fb82 	uxth.w	fp, r2
 800636e:	b29b      	uxth	r3, r3
 8006370:	fb0a 330b 	mla	r3, sl, fp, r3
 8006374:	443b      	add	r3, r7
 8006376:	f8d9 7000 	ldr.w	r7, [r9]
 800637a:	0c12      	lsrs	r2, r2, #16
 800637c:	0c3f      	lsrs	r7, r7, #16
 800637e:	fb0a 7202 	mla	r2, sl, r2, r7
 8006382:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006386:	b29b      	uxth	r3, r3
 8006388:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800638c:	4565      	cmp	r5, ip
 800638e:	f849 3b04 	str.w	r3, [r9], #4
 8006392:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006396:	d8e4      	bhi.n	8006362 <__multiply+0xaa>
 8006398:	9b01      	ldr	r3, [sp, #4]
 800639a:	50e7      	str	r7, [r4, r3]
 800639c:	9b03      	ldr	r3, [sp, #12]
 800639e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80063a2:	3104      	adds	r1, #4
 80063a4:	f1b9 0f00 	cmp.w	r9, #0
 80063a8:	d020      	beq.n	80063ec <__multiply+0x134>
 80063aa:	6823      	ldr	r3, [r4, #0]
 80063ac:	4647      	mov	r7, r8
 80063ae:	46a4      	mov	ip, r4
 80063b0:	f04f 0a00 	mov.w	sl, #0
 80063b4:	f8b7 b000 	ldrh.w	fp, [r7]
 80063b8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80063bc:	fb09 220b 	mla	r2, r9, fp, r2
 80063c0:	4452      	add	r2, sl
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063c8:	f84c 3b04 	str.w	r3, [ip], #4
 80063cc:	f857 3b04 	ldr.w	r3, [r7], #4
 80063d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063d4:	f8bc 3000 	ldrh.w	r3, [ip]
 80063d8:	fb09 330a 	mla	r3, r9, sl, r3
 80063dc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80063e0:	42bd      	cmp	r5, r7
 80063e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063e6:	d8e5      	bhi.n	80063b4 <__multiply+0xfc>
 80063e8:	9a01      	ldr	r2, [sp, #4]
 80063ea:	50a3      	str	r3, [r4, r2]
 80063ec:	3404      	adds	r4, #4
 80063ee:	e79f      	b.n	8006330 <__multiply+0x78>
 80063f0:	3e01      	subs	r6, #1
 80063f2:	e7a1      	b.n	8006338 <__multiply+0x80>
 80063f4:	080088e5 	.word	0x080088e5
 80063f8:	080088f6 	.word	0x080088f6

080063fc <__pow5mult>:
 80063fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006400:	4615      	mov	r5, r2
 8006402:	f012 0203 	ands.w	r2, r2, #3
 8006406:	4607      	mov	r7, r0
 8006408:	460e      	mov	r6, r1
 800640a:	d007      	beq.n	800641c <__pow5mult+0x20>
 800640c:	4c25      	ldr	r4, [pc, #148]	@ (80064a4 <__pow5mult+0xa8>)
 800640e:	3a01      	subs	r2, #1
 8006410:	2300      	movs	r3, #0
 8006412:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006416:	f7ff fe5d 	bl	80060d4 <__multadd>
 800641a:	4606      	mov	r6, r0
 800641c:	10ad      	asrs	r5, r5, #2
 800641e:	d03d      	beq.n	800649c <__pow5mult+0xa0>
 8006420:	69fc      	ldr	r4, [r7, #28]
 8006422:	b97c      	cbnz	r4, 8006444 <__pow5mult+0x48>
 8006424:	2010      	movs	r0, #16
 8006426:	f7ff fd3d 	bl	8005ea4 <malloc>
 800642a:	4602      	mov	r2, r0
 800642c:	61f8      	str	r0, [r7, #28]
 800642e:	b928      	cbnz	r0, 800643c <__pow5mult+0x40>
 8006430:	4b1d      	ldr	r3, [pc, #116]	@ (80064a8 <__pow5mult+0xac>)
 8006432:	481e      	ldr	r0, [pc, #120]	@ (80064ac <__pow5mult+0xb0>)
 8006434:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006438:	f001 fb6e 	bl	8007b18 <__assert_func>
 800643c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006440:	6004      	str	r4, [r0, #0]
 8006442:	60c4      	str	r4, [r0, #12]
 8006444:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006448:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800644c:	b94c      	cbnz	r4, 8006462 <__pow5mult+0x66>
 800644e:	f240 2171 	movw	r1, #625	@ 0x271
 8006452:	4638      	mov	r0, r7
 8006454:	f7ff ff1a 	bl	800628c <__i2b>
 8006458:	2300      	movs	r3, #0
 800645a:	f8c8 0008 	str.w	r0, [r8, #8]
 800645e:	4604      	mov	r4, r0
 8006460:	6003      	str	r3, [r0, #0]
 8006462:	f04f 0900 	mov.w	r9, #0
 8006466:	07eb      	lsls	r3, r5, #31
 8006468:	d50a      	bpl.n	8006480 <__pow5mult+0x84>
 800646a:	4631      	mov	r1, r6
 800646c:	4622      	mov	r2, r4
 800646e:	4638      	mov	r0, r7
 8006470:	f7ff ff22 	bl	80062b8 <__multiply>
 8006474:	4631      	mov	r1, r6
 8006476:	4680      	mov	r8, r0
 8006478:	4638      	mov	r0, r7
 800647a:	f7ff fe09 	bl	8006090 <_Bfree>
 800647e:	4646      	mov	r6, r8
 8006480:	106d      	asrs	r5, r5, #1
 8006482:	d00b      	beq.n	800649c <__pow5mult+0xa0>
 8006484:	6820      	ldr	r0, [r4, #0]
 8006486:	b938      	cbnz	r0, 8006498 <__pow5mult+0x9c>
 8006488:	4622      	mov	r2, r4
 800648a:	4621      	mov	r1, r4
 800648c:	4638      	mov	r0, r7
 800648e:	f7ff ff13 	bl	80062b8 <__multiply>
 8006492:	6020      	str	r0, [r4, #0]
 8006494:	f8c0 9000 	str.w	r9, [r0]
 8006498:	4604      	mov	r4, r0
 800649a:	e7e4      	b.n	8006466 <__pow5mult+0x6a>
 800649c:	4630      	mov	r0, r6
 800649e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064a2:	bf00      	nop
 80064a4:	08008a08 	.word	0x08008a08
 80064a8:	08008876 	.word	0x08008876
 80064ac:	080088f6 	.word	0x080088f6

080064b0 <__lshift>:
 80064b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064b4:	460c      	mov	r4, r1
 80064b6:	6849      	ldr	r1, [r1, #4]
 80064b8:	6923      	ldr	r3, [r4, #16]
 80064ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80064be:	68a3      	ldr	r3, [r4, #8]
 80064c0:	4607      	mov	r7, r0
 80064c2:	4691      	mov	r9, r2
 80064c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80064c8:	f108 0601 	add.w	r6, r8, #1
 80064cc:	42b3      	cmp	r3, r6
 80064ce:	db0b      	blt.n	80064e8 <__lshift+0x38>
 80064d0:	4638      	mov	r0, r7
 80064d2:	f7ff fd9d 	bl	8006010 <_Balloc>
 80064d6:	4605      	mov	r5, r0
 80064d8:	b948      	cbnz	r0, 80064ee <__lshift+0x3e>
 80064da:	4602      	mov	r2, r0
 80064dc:	4b28      	ldr	r3, [pc, #160]	@ (8006580 <__lshift+0xd0>)
 80064de:	4829      	ldr	r0, [pc, #164]	@ (8006584 <__lshift+0xd4>)
 80064e0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80064e4:	f001 fb18 	bl	8007b18 <__assert_func>
 80064e8:	3101      	adds	r1, #1
 80064ea:	005b      	lsls	r3, r3, #1
 80064ec:	e7ee      	b.n	80064cc <__lshift+0x1c>
 80064ee:	2300      	movs	r3, #0
 80064f0:	f100 0114 	add.w	r1, r0, #20
 80064f4:	f100 0210 	add.w	r2, r0, #16
 80064f8:	4618      	mov	r0, r3
 80064fa:	4553      	cmp	r3, sl
 80064fc:	db33      	blt.n	8006566 <__lshift+0xb6>
 80064fe:	6920      	ldr	r0, [r4, #16]
 8006500:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006504:	f104 0314 	add.w	r3, r4, #20
 8006508:	f019 091f 	ands.w	r9, r9, #31
 800650c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006510:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006514:	d02b      	beq.n	800656e <__lshift+0xbe>
 8006516:	f1c9 0e20 	rsb	lr, r9, #32
 800651a:	468a      	mov	sl, r1
 800651c:	2200      	movs	r2, #0
 800651e:	6818      	ldr	r0, [r3, #0]
 8006520:	fa00 f009 	lsl.w	r0, r0, r9
 8006524:	4310      	orrs	r0, r2
 8006526:	f84a 0b04 	str.w	r0, [sl], #4
 800652a:	f853 2b04 	ldr.w	r2, [r3], #4
 800652e:	459c      	cmp	ip, r3
 8006530:	fa22 f20e 	lsr.w	r2, r2, lr
 8006534:	d8f3      	bhi.n	800651e <__lshift+0x6e>
 8006536:	ebac 0304 	sub.w	r3, ip, r4
 800653a:	3b15      	subs	r3, #21
 800653c:	f023 0303 	bic.w	r3, r3, #3
 8006540:	3304      	adds	r3, #4
 8006542:	f104 0015 	add.w	r0, r4, #21
 8006546:	4560      	cmp	r0, ip
 8006548:	bf88      	it	hi
 800654a:	2304      	movhi	r3, #4
 800654c:	50ca      	str	r2, [r1, r3]
 800654e:	b10a      	cbz	r2, 8006554 <__lshift+0xa4>
 8006550:	f108 0602 	add.w	r6, r8, #2
 8006554:	3e01      	subs	r6, #1
 8006556:	4638      	mov	r0, r7
 8006558:	612e      	str	r6, [r5, #16]
 800655a:	4621      	mov	r1, r4
 800655c:	f7ff fd98 	bl	8006090 <_Bfree>
 8006560:	4628      	mov	r0, r5
 8006562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006566:	f842 0f04 	str.w	r0, [r2, #4]!
 800656a:	3301      	adds	r3, #1
 800656c:	e7c5      	b.n	80064fa <__lshift+0x4a>
 800656e:	3904      	subs	r1, #4
 8006570:	f853 2b04 	ldr.w	r2, [r3], #4
 8006574:	f841 2f04 	str.w	r2, [r1, #4]!
 8006578:	459c      	cmp	ip, r3
 800657a:	d8f9      	bhi.n	8006570 <__lshift+0xc0>
 800657c:	e7ea      	b.n	8006554 <__lshift+0xa4>
 800657e:	bf00      	nop
 8006580:	080088e5 	.word	0x080088e5
 8006584:	080088f6 	.word	0x080088f6

08006588 <__mcmp>:
 8006588:	690a      	ldr	r2, [r1, #16]
 800658a:	4603      	mov	r3, r0
 800658c:	6900      	ldr	r0, [r0, #16]
 800658e:	1a80      	subs	r0, r0, r2
 8006590:	b530      	push	{r4, r5, lr}
 8006592:	d10e      	bne.n	80065b2 <__mcmp+0x2a>
 8006594:	3314      	adds	r3, #20
 8006596:	3114      	adds	r1, #20
 8006598:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800659c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80065a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80065a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80065a8:	4295      	cmp	r5, r2
 80065aa:	d003      	beq.n	80065b4 <__mcmp+0x2c>
 80065ac:	d205      	bcs.n	80065ba <__mcmp+0x32>
 80065ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065b2:	bd30      	pop	{r4, r5, pc}
 80065b4:	42a3      	cmp	r3, r4
 80065b6:	d3f3      	bcc.n	80065a0 <__mcmp+0x18>
 80065b8:	e7fb      	b.n	80065b2 <__mcmp+0x2a>
 80065ba:	2001      	movs	r0, #1
 80065bc:	e7f9      	b.n	80065b2 <__mcmp+0x2a>
	...

080065c0 <__mdiff>:
 80065c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065c4:	4689      	mov	r9, r1
 80065c6:	4606      	mov	r6, r0
 80065c8:	4611      	mov	r1, r2
 80065ca:	4648      	mov	r0, r9
 80065cc:	4614      	mov	r4, r2
 80065ce:	f7ff ffdb 	bl	8006588 <__mcmp>
 80065d2:	1e05      	subs	r5, r0, #0
 80065d4:	d112      	bne.n	80065fc <__mdiff+0x3c>
 80065d6:	4629      	mov	r1, r5
 80065d8:	4630      	mov	r0, r6
 80065da:	f7ff fd19 	bl	8006010 <_Balloc>
 80065de:	4602      	mov	r2, r0
 80065e0:	b928      	cbnz	r0, 80065ee <__mdiff+0x2e>
 80065e2:	4b3f      	ldr	r3, [pc, #252]	@ (80066e0 <__mdiff+0x120>)
 80065e4:	f240 2137 	movw	r1, #567	@ 0x237
 80065e8:	483e      	ldr	r0, [pc, #248]	@ (80066e4 <__mdiff+0x124>)
 80065ea:	f001 fa95 	bl	8007b18 <__assert_func>
 80065ee:	2301      	movs	r3, #1
 80065f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80065f4:	4610      	mov	r0, r2
 80065f6:	b003      	add	sp, #12
 80065f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065fc:	bfbc      	itt	lt
 80065fe:	464b      	movlt	r3, r9
 8006600:	46a1      	movlt	r9, r4
 8006602:	4630      	mov	r0, r6
 8006604:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006608:	bfba      	itte	lt
 800660a:	461c      	movlt	r4, r3
 800660c:	2501      	movlt	r5, #1
 800660e:	2500      	movge	r5, #0
 8006610:	f7ff fcfe 	bl	8006010 <_Balloc>
 8006614:	4602      	mov	r2, r0
 8006616:	b918      	cbnz	r0, 8006620 <__mdiff+0x60>
 8006618:	4b31      	ldr	r3, [pc, #196]	@ (80066e0 <__mdiff+0x120>)
 800661a:	f240 2145 	movw	r1, #581	@ 0x245
 800661e:	e7e3      	b.n	80065e8 <__mdiff+0x28>
 8006620:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006624:	6926      	ldr	r6, [r4, #16]
 8006626:	60c5      	str	r5, [r0, #12]
 8006628:	f109 0310 	add.w	r3, r9, #16
 800662c:	f109 0514 	add.w	r5, r9, #20
 8006630:	f104 0e14 	add.w	lr, r4, #20
 8006634:	f100 0b14 	add.w	fp, r0, #20
 8006638:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800663c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006640:	9301      	str	r3, [sp, #4]
 8006642:	46d9      	mov	r9, fp
 8006644:	f04f 0c00 	mov.w	ip, #0
 8006648:	9b01      	ldr	r3, [sp, #4]
 800664a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800664e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006652:	9301      	str	r3, [sp, #4]
 8006654:	fa1f f38a 	uxth.w	r3, sl
 8006658:	4619      	mov	r1, r3
 800665a:	b283      	uxth	r3, r0
 800665c:	1acb      	subs	r3, r1, r3
 800665e:	0c00      	lsrs	r0, r0, #16
 8006660:	4463      	add	r3, ip
 8006662:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006666:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800666a:	b29b      	uxth	r3, r3
 800666c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006670:	4576      	cmp	r6, lr
 8006672:	f849 3b04 	str.w	r3, [r9], #4
 8006676:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800667a:	d8e5      	bhi.n	8006648 <__mdiff+0x88>
 800667c:	1b33      	subs	r3, r6, r4
 800667e:	3b15      	subs	r3, #21
 8006680:	f023 0303 	bic.w	r3, r3, #3
 8006684:	3415      	adds	r4, #21
 8006686:	3304      	adds	r3, #4
 8006688:	42a6      	cmp	r6, r4
 800668a:	bf38      	it	cc
 800668c:	2304      	movcc	r3, #4
 800668e:	441d      	add	r5, r3
 8006690:	445b      	add	r3, fp
 8006692:	461e      	mov	r6, r3
 8006694:	462c      	mov	r4, r5
 8006696:	4544      	cmp	r4, r8
 8006698:	d30e      	bcc.n	80066b8 <__mdiff+0xf8>
 800669a:	f108 0103 	add.w	r1, r8, #3
 800669e:	1b49      	subs	r1, r1, r5
 80066a0:	f021 0103 	bic.w	r1, r1, #3
 80066a4:	3d03      	subs	r5, #3
 80066a6:	45a8      	cmp	r8, r5
 80066a8:	bf38      	it	cc
 80066aa:	2100      	movcc	r1, #0
 80066ac:	440b      	add	r3, r1
 80066ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80066b2:	b191      	cbz	r1, 80066da <__mdiff+0x11a>
 80066b4:	6117      	str	r7, [r2, #16]
 80066b6:	e79d      	b.n	80065f4 <__mdiff+0x34>
 80066b8:	f854 1b04 	ldr.w	r1, [r4], #4
 80066bc:	46e6      	mov	lr, ip
 80066be:	0c08      	lsrs	r0, r1, #16
 80066c0:	fa1c fc81 	uxtah	ip, ip, r1
 80066c4:	4471      	add	r1, lr
 80066c6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80066ca:	b289      	uxth	r1, r1
 80066cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80066d0:	f846 1b04 	str.w	r1, [r6], #4
 80066d4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80066d8:	e7dd      	b.n	8006696 <__mdiff+0xd6>
 80066da:	3f01      	subs	r7, #1
 80066dc:	e7e7      	b.n	80066ae <__mdiff+0xee>
 80066de:	bf00      	nop
 80066e0:	080088e5 	.word	0x080088e5
 80066e4:	080088f6 	.word	0x080088f6

080066e8 <__ulp>:
 80066e8:	b082      	sub	sp, #8
 80066ea:	ed8d 0b00 	vstr	d0, [sp]
 80066ee:	9a01      	ldr	r2, [sp, #4]
 80066f0:	4b0f      	ldr	r3, [pc, #60]	@ (8006730 <__ulp+0x48>)
 80066f2:	4013      	ands	r3, r2
 80066f4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	dc08      	bgt.n	800670e <__ulp+0x26>
 80066fc:	425b      	negs	r3, r3
 80066fe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006702:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006706:	da04      	bge.n	8006712 <__ulp+0x2a>
 8006708:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800670c:	4113      	asrs	r3, r2
 800670e:	2200      	movs	r2, #0
 8006710:	e008      	b.n	8006724 <__ulp+0x3c>
 8006712:	f1a2 0314 	sub.w	r3, r2, #20
 8006716:	2b1e      	cmp	r3, #30
 8006718:	bfda      	itte	le
 800671a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800671e:	40da      	lsrle	r2, r3
 8006720:	2201      	movgt	r2, #1
 8006722:	2300      	movs	r3, #0
 8006724:	4619      	mov	r1, r3
 8006726:	4610      	mov	r0, r2
 8006728:	ec41 0b10 	vmov	d0, r0, r1
 800672c:	b002      	add	sp, #8
 800672e:	4770      	bx	lr
 8006730:	7ff00000 	.word	0x7ff00000

08006734 <__b2d>:
 8006734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006738:	6906      	ldr	r6, [r0, #16]
 800673a:	f100 0814 	add.w	r8, r0, #20
 800673e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006742:	1f37      	subs	r7, r6, #4
 8006744:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006748:	4610      	mov	r0, r2
 800674a:	f7ff fd53 	bl	80061f4 <__hi0bits>
 800674e:	f1c0 0320 	rsb	r3, r0, #32
 8006752:	280a      	cmp	r0, #10
 8006754:	600b      	str	r3, [r1, #0]
 8006756:	491b      	ldr	r1, [pc, #108]	@ (80067c4 <__b2d+0x90>)
 8006758:	dc15      	bgt.n	8006786 <__b2d+0x52>
 800675a:	f1c0 0c0b 	rsb	ip, r0, #11
 800675e:	fa22 f30c 	lsr.w	r3, r2, ip
 8006762:	45b8      	cmp	r8, r7
 8006764:	ea43 0501 	orr.w	r5, r3, r1
 8006768:	bf34      	ite	cc
 800676a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800676e:	2300      	movcs	r3, #0
 8006770:	3015      	adds	r0, #21
 8006772:	fa02 f000 	lsl.w	r0, r2, r0
 8006776:	fa23 f30c 	lsr.w	r3, r3, ip
 800677a:	4303      	orrs	r3, r0
 800677c:	461c      	mov	r4, r3
 800677e:	ec45 4b10 	vmov	d0, r4, r5
 8006782:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006786:	45b8      	cmp	r8, r7
 8006788:	bf3a      	itte	cc
 800678a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800678e:	f1a6 0708 	subcc.w	r7, r6, #8
 8006792:	2300      	movcs	r3, #0
 8006794:	380b      	subs	r0, #11
 8006796:	d012      	beq.n	80067be <__b2d+0x8a>
 8006798:	f1c0 0120 	rsb	r1, r0, #32
 800679c:	fa23 f401 	lsr.w	r4, r3, r1
 80067a0:	4082      	lsls	r2, r0
 80067a2:	4322      	orrs	r2, r4
 80067a4:	4547      	cmp	r7, r8
 80067a6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80067aa:	bf8c      	ite	hi
 80067ac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80067b0:	2200      	movls	r2, #0
 80067b2:	4083      	lsls	r3, r0
 80067b4:	40ca      	lsrs	r2, r1
 80067b6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80067ba:	4313      	orrs	r3, r2
 80067bc:	e7de      	b.n	800677c <__b2d+0x48>
 80067be:	ea42 0501 	orr.w	r5, r2, r1
 80067c2:	e7db      	b.n	800677c <__b2d+0x48>
 80067c4:	3ff00000 	.word	0x3ff00000

080067c8 <__d2b>:
 80067c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80067cc:	460f      	mov	r7, r1
 80067ce:	2101      	movs	r1, #1
 80067d0:	ec59 8b10 	vmov	r8, r9, d0
 80067d4:	4616      	mov	r6, r2
 80067d6:	f7ff fc1b 	bl	8006010 <_Balloc>
 80067da:	4604      	mov	r4, r0
 80067dc:	b930      	cbnz	r0, 80067ec <__d2b+0x24>
 80067de:	4602      	mov	r2, r0
 80067e0:	4b23      	ldr	r3, [pc, #140]	@ (8006870 <__d2b+0xa8>)
 80067e2:	4824      	ldr	r0, [pc, #144]	@ (8006874 <__d2b+0xac>)
 80067e4:	f240 310f 	movw	r1, #783	@ 0x30f
 80067e8:	f001 f996 	bl	8007b18 <__assert_func>
 80067ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80067f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80067f4:	b10d      	cbz	r5, 80067fa <__d2b+0x32>
 80067f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067fa:	9301      	str	r3, [sp, #4]
 80067fc:	f1b8 0300 	subs.w	r3, r8, #0
 8006800:	d023      	beq.n	800684a <__d2b+0x82>
 8006802:	4668      	mov	r0, sp
 8006804:	9300      	str	r3, [sp, #0]
 8006806:	f7ff fd14 	bl	8006232 <__lo0bits>
 800680a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800680e:	b1d0      	cbz	r0, 8006846 <__d2b+0x7e>
 8006810:	f1c0 0320 	rsb	r3, r0, #32
 8006814:	fa02 f303 	lsl.w	r3, r2, r3
 8006818:	430b      	orrs	r3, r1
 800681a:	40c2      	lsrs	r2, r0
 800681c:	6163      	str	r3, [r4, #20]
 800681e:	9201      	str	r2, [sp, #4]
 8006820:	9b01      	ldr	r3, [sp, #4]
 8006822:	61a3      	str	r3, [r4, #24]
 8006824:	2b00      	cmp	r3, #0
 8006826:	bf0c      	ite	eq
 8006828:	2201      	moveq	r2, #1
 800682a:	2202      	movne	r2, #2
 800682c:	6122      	str	r2, [r4, #16]
 800682e:	b1a5      	cbz	r5, 800685a <__d2b+0x92>
 8006830:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006834:	4405      	add	r5, r0
 8006836:	603d      	str	r5, [r7, #0]
 8006838:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800683c:	6030      	str	r0, [r6, #0]
 800683e:	4620      	mov	r0, r4
 8006840:	b003      	add	sp, #12
 8006842:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006846:	6161      	str	r1, [r4, #20]
 8006848:	e7ea      	b.n	8006820 <__d2b+0x58>
 800684a:	a801      	add	r0, sp, #4
 800684c:	f7ff fcf1 	bl	8006232 <__lo0bits>
 8006850:	9b01      	ldr	r3, [sp, #4]
 8006852:	6163      	str	r3, [r4, #20]
 8006854:	3020      	adds	r0, #32
 8006856:	2201      	movs	r2, #1
 8006858:	e7e8      	b.n	800682c <__d2b+0x64>
 800685a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800685e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006862:	6038      	str	r0, [r7, #0]
 8006864:	6918      	ldr	r0, [r3, #16]
 8006866:	f7ff fcc5 	bl	80061f4 <__hi0bits>
 800686a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800686e:	e7e5      	b.n	800683c <__d2b+0x74>
 8006870:	080088e5 	.word	0x080088e5
 8006874:	080088f6 	.word	0x080088f6

08006878 <__ratio>:
 8006878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800687c:	b085      	sub	sp, #20
 800687e:	e9cd 1000 	strd	r1, r0, [sp]
 8006882:	a902      	add	r1, sp, #8
 8006884:	f7ff ff56 	bl	8006734 <__b2d>
 8006888:	9800      	ldr	r0, [sp, #0]
 800688a:	a903      	add	r1, sp, #12
 800688c:	ec55 4b10 	vmov	r4, r5, d0
 8006890:	f7ff ff50 	bl	8006734 <__b2d>
 8006894:	9b01      	ldr	r3, [sp, #4]
 8006896:	6919      	ldr	r1, [r3, #16]
 8006898:	9b00      	ldr	r3, [sp, #0]
 800689a:	691b      	ldr	r3, [r3, #16]
 800689c:	1ac9      	subs	r1, r1, r3
 800689e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80068a2:	1a9b      	subs	r3, r3, r2
 80068a4:	ec5b ab10 	vmov	sl, fp, d0
 80068a8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	bfce      	itee	gt
 80068b0:	462a      	movgt	r2, r5
 80068b2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80068b6:	465a      	movle	r2, fp
 80068b8:	462f      	mov	r7, r5
 80068ba:	46d9      	mov	r9, fp
 80068bc:	bfcc      	ite	gt
 80068be:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80068c2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80068c6:	464b      	mov	r3, r9
 80068c8:	4652      	mov	r2, sl
 80068ca:	4620      	mov	r0, r4
 80068cc:	4639      	mov	r1, r7
 80068ce:	f7f9 ffbd 	bl	800084c <__aeabi_ddiv>
 80068d2:	ec41 0b10 	vmov	d0, r0, r1
 80068d6:	b005      	add	sp, #20
 80068d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080068dc <__copybits>:
 80068dc:	3901      	subs	r1, #1
 80068de:	b570      	push	{r4, r5, r6, lr}
 80068e0:	1149      	asrs	r1, r1, #5
 80068e2:	6914      	ldr	r4, [r2, #16]
 80068e4:	3101      	adds	r1, #1
 80068e6:	f102 0314 	add.w	r3, r2, #20
 80068ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80068ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80068f2:	1f05      	subs	r5, r0, #4
 80068f4:	42a3      	cmp	r3, r4
 80068f6:	d30c      	bcc.n	8006912 <__copybits+0x36>
 80068f8:	1aa3      	subs	r3, r4, r2
 80068fa:	3b11      	subs	r3, #17
 80068fc:	f023 0303 	bic.w	r3, r3, #3
 8006900:	3211      	adds	r2, #17
 8006902:	42a2      	cmp	r2, r4
 8006904:	bf88      	it	hi
 8006906:	2300      	movhi	r3, #0
 8006908:	4418      	add	r0, r3
 800690a:	2300      	movs	r3, #0
 800690c:	4288      	cmp	r0, r1
 800690e:	d305      	bcc.n	800691c <__copybits+0x40>
 8006910:	bd70      	pop	{r4, r5, r6, pc}
 8006912:	f853 6b04 	ldr.w	r6, [r3], #4
 8006916:	f845 6f04 	str.w	r6, [r5, #4]!
 800691a:	e7eb      	b.n	80068f4 <__copybits+0x18>
 800691c:	f840 3b04 	str.w	r3, [r0], #4
 8006920:	e7f4      	b.n	800690c <__copybits+0x30>

08006922 <__any_on>:
 8006922:	f100 0214 	add.w	r2, r0, #20
 8006926:	6900      	ldr	r0, [r0, #16]
 8006928:	114b      	asrs	r3, r1, #5
 800692a:	4298      	cmp	r0, r3
 800692c:	b510      	push	{r4, lr}
 800692e:	db11      	blt.n	8006954 <__any_on+0x32>
 8006930:	dd0a      	ble.n	8006948 <__any_on+0x26>
 8006932:	f011 011f 	ands.w	r1, r1, #31
 8006936:	d007      	beq.n	8006948 <__any_on+0x26>
 8006938:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800693c:	fa24 f001 	lsr.w	r0, r4, r1
 8006940:	fa00 f101 	lsl.w	r1, r0, r1
 8006944:	428c      	cmp	r4, r1
 8006946:	d10b      	bne.n	8006960 <__any_on+0x3e>
 8006948:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800694c:	4293      	cmp	r3, r2
 800694e:	d803      	bhi.n	8006958 <__any_on+0x36>
 8006950:	2000      	movs	r0, #0
 8006952:	bd10      	pop	{r4, pc}
 8006954:	4603      	mov	r3, r0
 8006956:	e7f7      	b.n	8006948 <__any_on+0x26>
 8006958:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800695c:	2900      	cmp	r1, #0
 800695e:	d0f5      	beq.n	800694c <__any_on+0x2a>
 8006960:	2001      	movs	r0, #1
 8006962:	e7f6      	b.n	8006952 <__any_on+0x30>

08006964 <sulp>:
 8006964:	b570      	push	{r4, r5, r6, lr}
 8006966:	4604      	mov	r4, r0
 8006968:	460d      	mov	r5, r1
 800696a:	ec45 4b10 	vmov	d0, r4, r5
 800696e:	4616      	mov	r6, r2
 8006970:	f7ff feba 	bl	80066e8 <__ulp>
 8006974:	ec51 0b10 	vmov	r0, r1, d0
 8006978:	b17e      	cbz	r6, 800699a <sulp+0x36>
 800697a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800697e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006982:	2b00      	cmp	r3, #0
 8006984:	dd09      	ble.n	800699a <sulp+0x36>
 8006986:	051b      	lsls	r3, r3, #20
 8006988:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800698c:	2400      	movs	r4, #0
 800698e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006992:	4622      	mov	r2, r4
 8006994:	462b      	mov	r3, r5
 8006996:	f7f9 fe2f 	bl	80005f8 <__aeabi_dmul>
 800699a:	ec41 0b10 	vmov	d0, r0, r1
 800699e:	bd70      	pop	{r4, r5, r6, pc}

080069a0 <_strtod_l>:
 80069a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a4:	b09f      	sub	sp, #124	@ 0x7c
 80069a6:	460c      	mov	r4, r1
 80069a8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80069aa:	2200      	movs	r2, #0
 80069ac:	921a      	str	r2, [sp, #104]	@ 0x68
 80069ae:	9005      	str	r0, [sp, #20]
 80069b0:	f04f 0a00 	mov.w	sl, #0
 80069b4:	f04f 0b00 	mov.w	fp, #0
 80069b8:	460a      	mov	r2, r1
 80069ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80069bc:	7811      	ldrb	r1, [r2, #0]
 80069be:	292b      	cmp	r1, #43	@ 0x2b
 80069c0:	d04a      	beq.n	8006a58 <_strtod_l+0xb8>
 80069c2:	d838      	bhi.n	8006a36 <_strtod_l+0x96>
 80069c4:	290d      	cmp	r1, #13
 80069c6:	d832      	bhi.n	8006a2e <_strtod_l+0x8e>
 80069c8:	2908      	cmp	r1, #8
 80069ca:	d832      	bhi.n	8006a32 <_strtod_l+0x92>
 80069cc:	2900      	cmp	r1, #0
 80069ce:	d03b      	beq.n	8006a48 <_strtod_l+0xa8>
 80069d0:	2200      	movs	r2, #0
 80069d2:	920e      	str	r2, [sp, #56]	@ 0x38
 80069d4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80069d6:	782a      	ldrb	r2, [r5, #0]
 80069d8:	2a30      	cmp	r2, #48	@ 0x30
 80069da:	f040 80b2 	bne.w	8006b42 <_strtod_l+0x1a2>
 80069de:	786a      	ldrb	r2, [r5, #1]
 80069e0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80069e4:	2a58      	cmp	r2, #88	@ 0x58
 80069e6:	d16e      	bne.n	8006ac6 <_strtod_l+0x126>
 80069e8:	9302      	str	r3, [sp, #8]
 80069ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069ec:	9301      	str	r3, [sp, #4]
 80069ee:	ab1a      	add	r3, sp, #104	@ 0x68
 80069f0:	9300      	str	r3, [sp, #0]
 80069f2:	4a8f      	ldr	r2, [pc, #572]	@ (8006c30 <_strtod_l+0x290>)
 80069f4:	9805      	ldr	r0, [sp, #20]
 80069f6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80069f8:	a919      	add	r1, sp, #100	@ 0x64
 80069fa:	f001 f927 	bl	8007c4c <__gethex>
 80069fe:	f010 060f 	ands.w	r6, r0, #15
 8006a02:	4604      	mov	r4, r0
 8006a04:	d005      	beq.n	8006a12 <_strtod_l+0x72>
 8006a06:	2e06      	cmp	r6, #6
 8006a08:	d128      	bne.n	8006a5c <_strtod_l+0xbc>
 8006a0a:	3501      	adds	r5, #1
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	9519      	str	r5, [sp, #100]	@ 0x64
 8006a10:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a12:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f040 858e 	bne.w	8007536 <_strtod_l+0xb96>
 8006a1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a1c:	b1cb      	cbz	r3, 8006a52 <_strtod_l+0xb2>
 8006a1e:	4652      	mov	r2, sl
 8006a20:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8006a24:	ec43 2b10 	vmov	d0, r2, r3
 8006a28:	b01f      	add	sp, #124	@ 0x7c
 8006a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a2e:	2920      	cmp	r1, #32
 8006a30:	d1ce      	bne.n	80069d0 <_strtod_l+0x30>
 8006a32:	3201      	adds	r2, #1
 8006a34:	e7c1      	b.n	80069ba <_strtod_l+0x1a>
 8006a36:	292d      	cmp	r1, #45	@ 0x2d
 8006a38:	d1ca      	bne.n	80069d0 <_strtod_l+0x30>
 8006a3a:	2101      	movs	r1, #1
 8006a3c:	910e      	str	r1, [sp, #56]	@ 0x38
 8006a3e:	1c51      	adds	r1, r2, #1
 8006a40:	9119      	str	r1, [sp, #100]	@ 0x64
 8006a42:	7852      	ldrb	r2, [r2, #1]
 8006a44:	2a00      	cmp	r2, #0
 8006a46:	d1c5      	bne.n	80069d4 <_strtod_l+0x34>
 8006a48:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006a4a:	9419      	str	r4, [sp, #100]	@ 0x64
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	f040 8570 	bne.w	8007532 <_strtod_l+0xb92>
 8006a52:	4652      	mov	r2, sl
 8006a54:	465b      	mov	r3, fp
 8006a56:	e7e5      	b.n	8006a24 <_strtod_l+0x84>
 8006a58:	2100      	movs	r1, #0
 8006a5a:	e7ef      	b.n	8006a3c <_strtod_l+0x9c>
 8006a5c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006a5e:	b13a      	cbz	r2, 8006a70 <_strtod_l+0xd0>
 8006a60:	2135      	movs	r1, #53	@ 0x35
 8006a62:	a81c      	add	r0, sp, #112	@ 0x70
 8006a64:	f7ff ff3a 	bl	80068dc <__copybits>
 8006a68:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006a6a:	9805      	ldr	r0, [sp, #20]
 8006a6c:	f7ff fb10 	bl	8006090 <_Bfree>
 8006a70:	3e01      	subs	r6, #1
 8006a72:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006a74:	2e04      	cmp	r6, #4
 8006a76:	d806      	bhi.n	8006a86 <_strtod_l+0xe6>
 8006a78:	e8df f006 	tbb	[pc, r6]
 8006a7c:	201d0314 	.word	0x201d0314
 8006a80:	14          	.byte	0x14
 8006a81:	00          	.byte	0x00
 8006a82:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006a86:	05e1      	lsls	r1, r4, #23
 8006a88:	bf48      	it	mi
 8006a8a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006a8e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006a92:	0d1b      	lsrs	r3, r3, #20
 8006a94:	051b      	lsls	r3, r3, #20
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d1bb      	bne.n	8006a12 <_strtod_l+0x72>
 8006a9a:	f7fe fb2d 	bl	80050f8 <__errno>
 8006a9e:	2322      	movs	r3, #34	@ 0x22
 8006aa0:	6003      	str	r3, [r0, #0]
 8006aa2:	e7b6      	b.n	8006a12 <_strtod_l+0x72>
 8006aa4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006aa8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006aac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006ab0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006ab4:	e7e7      	b.n	8006a86 <_strtod_l+0xe6>
 8006ab6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006c38 <_strtod_l+0x298>
 8006aba:	e7e4      	b.n	8006a86 <_strtod_l+0xe6>
 8006abc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006ac0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006ac4:	e7df      	b.n	8006a86 <_strtod_l+0xe6>
 8006ac6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ac8:	1c5a      	adds	r2, r3, #1
 8006aca:	9219      	str	r2, [sp, #100]	@ 0x64
 8006acc:	785b      	ldrb	r3, [r3, #1]
 8006ace:	2b30      	cmp	r3, #48	@ 0x30
 8006ad0:	d0f9      	beq.n	8006ac6 <_strtod_l+0x126>
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d09d      	beq.n	8006a12 <_strtod_l+0x72>
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	2700      	movs	r7, #0
 8006ada:	9308      	str	r3, [sp, #32]
 8006adc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ade:	930c      	str	r3, [sp, #48]	@ 0x30
 8006ae0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006ae2:	46b9      	mov	r9, r7
 8006ae4:	220a      	movs	r2, #10
 8006ae6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006ae8:	7805      	ldrb	r5, [r0, #0]
 8006aea:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006aee:	b2d9      	uxtb	r1, r3
 8006af0:	2909      	cmp	r1, #9
 8006af2:	d928      	bls.n	8006b46 <_strtod_l+0x1a6>
 8006af4:	494f      	ldr	r1, [pc, #316]	@ (8006c34 <_strtod_l+0x294>)
 8006af6:	2201      	movs	r2, #1
 8006af8:	f000 ffd6 	bl	8007aa8 <strncmp>
 8006afc:	2800      	cmp	r0, #0
 8006afe:	d032      	beq.n	8006b66 <_strtod_l+0x1c6>
 8006b00:	2000      	movs	r0, #0
 8006b02:	462a      	mov	r2, r5
 8006b04:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b06:	464d      	mov	r5, r9
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2a65      	cmp	r2, #101	@ 0x65
 8006b0c:	d001      	beq.n	8006b12 <_strtod_l+0x172>
 8006b0e:	2a45      	cmp	r2, #69	@ 0x45
 8006b10:	d114      	bne.n	8006b3c <_strtod_l+0x19c>
 8006b12:	b91d      	cbnz	r5, 8006b1c <_strtod_l+0x17c>
 8006b14:	9a08      	ldr	r2, [sp, #32]
 8006b16:	4302      	orrs	r2, r0
 8006b18:	d096      	beq.n	8006a48 <_strtod_l+0xa8>
 8006b1a:	2500      	movs	r5, #0
 8006b1c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006b1e:	1c62      	adds	r2, r4, #1
 8006b20:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b22:	7862      	ldrb	r2, [r4, #1]
 8006b24:	2a2b      	cmp	r2, #43	@ 0x2b
 8006b26:	d07a      	beq.n	8006c1e <_strtod_l+0x27e>
 8006b28:	2a2d      	cmp	r2, #45	@ 0x2d
 8006b2a:	d07e      	beq.n	8006c2a <_strtod_l+0x28a>
 8006b2c:	f04f 0c00 	mov.w	ip, #0
 8006b30:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006b34:	2909      	cmp	r1, #9
 8006b36:	f240 8085 	bls.w	8006c44 <_strtod_l+0x2a4>
 8006b3a:	9419      	str	r4, [sp, #100]	@ 0x64
 8006b3c:	f04f 0800 	mov.w	r8, #0
 8006b40:	e0a5      	b.n	8006c8e <_strtod_l+0x2ee>
 8006b42:	2300      	movs	r3, #0
 8006b44:	e7c8      	b.n	8006ad8 <_strtod_l+0x138>
 8006b46:	f1b9 0f08 	cmp.w	r9, #8
 8006b4a:	bfd8      	it	le
 8006b4c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006b4e:	f100 0001 	add.w	r0, r0, #1
 8006b52:	bfda      	itte	le
 8006b54:	fb02 3301 	mlale	r3, r2, r1, r3
 8006b58:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8006b5a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006b5e:	f109 0901 	add.w	r9, r9, #1
 8006b62:	9019      	str	r0, [sp, #100]	@ 0x64
 8006b64:	e7bf      	b.n	8006ae6 <_strtod_l+0x146>
 8006b66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b68:	1c5a      	adds	r2, r3, #1
 8006b6a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b6c:	785a      	ldrb	r2, [r3, #1]
 8006b6e:	f1b9 0f00 	cmp.w	r9, #0
 8006b72:	d03b      	beq.n	8006bec <_strtod_l+0x24c>
 8006b74:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b76:	464d      	mov	r5, r9
 8006b78:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006b7c:	2b09      	cmp	r3, #9
 8006b7e:	d912      	bls.n	8006ba6 <_strtod_l+0x206>
 8006b80:	2301      	movs	r3, #1
 8006b82:	e7c2      	b.n	8006b0a <_strtod_l+0x16a>
 8006b84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b86:	1c5a      	adds	r2, r3, #1
 8006b88:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b8a:	785a      	ldrb	r2, [r3, #1]
 8006b8c:	3001      	adds	r0, #1
 8006b8e:	2a30      	cmp	r2, #48	@ 0x30
 8006b90:	d0f8      	beq.n	8006b84 <_strtod_l+0x1e4>
 8006b92:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006b96:	2b08      	cmp	r3, #8
 8006b98:	f200 84d2 	bhi.w	8007540 <_strtod_l+0xba0>
 8006b9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b9e:	900a      	str	r0, [sp, #40]	@ 0x28
 8006ba0:	2000      	movs	r0, #0
 8006ba2:	930c      	str	r3, [sp, #48]	@ 0x30
 8006ba4:	4605      	mov	r5, r0
 8006ba6:	3a30      	subs	r2, #48	@ 0x30
 8006ba8:	f100 0301 	add.w	r3, r0, #1
 8006bac:	d018      	beq.n	8006be0 <_strtod_l+0x240>
 8006bae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006bb0:	4419      	add	r1, r3
 8006bb2:	910a      	str	r1, [sp, #40]	@ 0x28
 8006bb4:	462e      	mov	r6, r5
 8006bb6:	f04f 0e0a 	mov.w	lr, #10
 8006bba:	1c71      	adds	r1, r6, #1
 8006bbc:	eba1 0c05 	sub.w	ip, r1, r5
 8006bc0:	4563      	cmp	r3, ip
 8006bc2:	dc15      	bgt.n	8006bf0 <_strtod_l+0x250>
 8006bc4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006bc8:	182b      	adds	r3, r5, r0
 8006bca:	2b08      	cmp	r3, #8
 8006bcc:	f105 0501 	add.w	r5, r5, #1
 8006bd0:	4405      	add	r5, r0
 8006bd2:	dc1a      	bgt.n	8006c0a <_strtod_l+0x26a>
 8006bd4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006bd6:	230a      	movs	r3, #10
 8006bd8:	fb03 2301 	mla	r3, r3, r1, r2
 8006bdc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006bde:	2300      	movs	r3, #0
 8006be0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006be2:	1c51      	adds	r1, r2, #1
 8006be4:	9119      	str	r1, [sp, #100]	@ 0x64
 8006be6:	7852      	ldrb	r2, [r2, #1]
 8006be8:	4618      	mov	r0, r3
 8006bea:	e7c5      	b.n	8006b78 <_strtod_l+0x1d8>
 8006bec:	4648      	mov	r0, r9
 8006bee:	e7ce      	b.n	8006b8e <_strtod_l+0x1ee>
 8006bf0:	2e08      	cmp	r6, #8
 8006bf2:	dc05      	bgt.n	8006c00 <_strtod_l+0x260>
 8006bf4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006bf6:	fb0e f606 	mul.w	r6, lr, r6
 8006bfa:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006bfc:	460e      	mov	r6, r1
 8006bfe:	e7dc      	b.n	8006bba <_strtod_l+0x21a>
 8006c00:	2910      	cmp	r1, #16
 8006c02:	bfd8      	it	le
 8006c04:	fb0e f707 	mulle.w	r7, lr, r7
 8006c08:	e7f8      	b.n	8006bfc <_strtod_l+0x25c>
 8006c0a:	2b0f      	cmp	r3, #15
 8006c0c:	bfdc      	itt	le
 8006c0e:	230a      	movle	r3, #10
 8006c10:	fb03 2707 	mlale	r7, r3, r7, r2
 8006c14:	e7e3      	b.n	8006bde <_strtod_l+0x23e>
 8006c16:	2300      	movs	r3, #0
 8006c18:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	e77a      	b.n	8006b14 <_strtod_l+0x174>
 8006c1e:	f04f 0c00 	mov.w	ip, #0
 8006c22:	1ca2      	adds	r2, r4, #2
 8006c24:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c26:	78a2      	ldrb	r2, [r4, #2]
 8006c28:	e782      	b.n	8006b30 <_strtod_l+0x190>
 8006c2a:	f04f 0c01 	mov.w	ip, #1
 8006c2e:	e7f8      	b.n	8006c22 <_strtod_l+0x282>
 8006c30:	08008b1c 	.word	0x08008b1c
 8006c34:	0800894f 	.word	0x0800894f
 8006c38:	7ff00000 	.word	0x7ff00000
 8006c3c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c3e:	1c51      	adds	r1, r2, #1
 8006c40:	9119      	str	r1, [sp, #100]	@ 0x64
 8006c42:	7852      	ldrb	r2, [r2, #1]
 8006c44:	2a30      	cmp	r2, #48	@ 0x30
 8006c46:	d0f9      	beq.n	8006c3c <_strtod_l+0x29c>
 8006c48:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006c4c:	2908      	cmp	r1, #8
 8006c4e:	f63f af75 	bhi.w	8006b3c <_strtod_l+0x19c>
 8006c52:	3a30      	subs	r2, #48	@ 0x30
 8006c54:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c56:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c58:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006c5a:	f04f 080a 	mov.w	r8, #10
 8006c5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c60:	1c56      	adds	r6, r2, #1
 8006c62:	9619      	str	r6, [sp, #100]	@ 0x64
 8006c64:	7852      	ldrb	r2, [r2, #1]
 8006c66:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006c6a:	f1be 0f09 	cmp.w	lr, #9
 8006c6e:	d939      	bls.n	8006ce4 <_strtod_l+0x344>
 8006c70:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006c72:	1a76      	subs	r6, r6, r1
 8006c74:	2e08      	cmp	r6, #8
 8006c76:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006c7a:	dc03      	bgt.n	8006c84 <_strtod_l+0x2e4>
 8006c7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c7e:	4588      	cmp	r8, r1
 8006c80:	bfa8      	it	ge
 8006c82:	4688      	movge	r8, r1
 8006c84:	f1bc 0f00 	cmp.w	ip, #0
 8006c88:	d001      	beq.n	8006c8e <_strtod_l+0x2ee>
 8006c8a:	f1c8 0800 	rsb	r8, r8, #0
 8006c8e:	2d00      	cmp	r5, #0
 8006c90:	d14e      	bne.n	8006d30 <_strtod_l+0x390>
 8006c92:	9908      	ldr	r1, [sp, #32]
 8006c94:	4308      	orrs	r0, r1
 8006c96:	f47f aebc 	bne.w	8006a12 <_strtod_l+0x72>
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	f47f aed4 	bne.w	8006a48 <_strtod_l+0xa8>
 8006ca0:	2a69      	cmp	r2, #105	@ 0x69
 8006ca2:	d028      	beq.n	8006cf6 <_strtod_l+0x356>
 8006ca4:	dc25      	bgt.n	8006cf2 <_strtod_l+0x352>
 8006ca6:	2a49      	cmp	r2, #73	@ 0x49
 8006ca8:	d025      	beq.n	8006cf6 <_strtod_l+0x356>
 8006caa:	2a4e      	cmp	r2, #78	@ 0x4e
 8006cac:	f47f aecc 	bne.w	8006a48 <_strtod_l+0xa8>
 8006cb0:	499a      	ldr	r1, [pc, #616]	@ (8006f1c <_strtod_l+0x57c>)
 8006cb2:	a819      	add	r0, sp, #100	@ 0x64
 8006cb4:	f001 f9ec 	bl	8008090 <__match>
 8006cb8:	2800      	cmp	r0, #0
 8006cba:	f43f aec5 	beq.w	8006a48 <_strtod_l+0xa8>
 8006cbe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006cc0:	781b      	ldrb	r3, [r3, #0]
 8006cc2:	2b28      	cmp	r3, #40	@ 0x28
 8006cc4:	d12e      	bne.n	8006d24 <_strtod_l+0x384>
 8006cc6:	4996      	ldr	r1, [pc, #600]	@ (8006f20 <_strtod_l+0x580>)
 8006cc8:	aa1c      	add	r2, sp, #112	@ 0x70
 8006cca:	a819      	add	r0, sp, #100	@ 0x64
 8006ccc:	f001 f9f4 	bl	80080b8 <__hexnan>
 8006cd0:	2805      	cmp	r0, #5
 8006cd2:	d127      	bne.n	8006d24 <_strtod_l+0x384>
 8006cd4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006cd6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006cda:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006cde:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006ce2:	e696      	b.n	8006a12 <_strtod_l+0x72>
 8006ce4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ce6:	fb08 2101 	mla	r1, r8, r1, r2
 8006cea:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006cee:	9209      	str	r2, [sp, #36]	@ 0x24
 8006cf0:	e7b5      	b.n	8006c5e <_strtod_l+0x2be>
 8006cf2:	2a6e      	cmp	r2, #110	@ 0x6e
 8006cf4:	e7da      	b.n	8006cac <_strtod_l+0x30c>
 8006cf6:	498b      	ldr	r1, [pc, #556]	@ (8006f24 <_strtod_l+0x584>)
 8006cf8:	a819      	add	r0, sp, #100	@ 0x64
 8006cfa:	f001 f9c9 	bl	8008090 <__match>
 8006cfe:	2800      	cmp	r0, #0
 8006d00:	f43f aea2 	beq.w	8006a48 <_strtod_l+0xa8>
 8006d04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d06:	4988      	ldr	r1, [pc, #544]	@ (8006f28 <_strtod_l+0x588>)
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	a819      	add	r0, sp, #100	@ 0x64
 8006d0c:	9319      	str	r3, [sp, #100]	@ 0x64
 8006d0e:	f001 f9bf 	bl	8008090 <__match>
 8006d12:	b910      	cbnz	r0, 8006d1a <_strtod_l+0x37a>
 8006d14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d16:	3301      	adds	r3, #1
 8006d18:	9319      	str	r3, [sp, #100]	@ 0x64
 8006d1a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8006f38 <_strtod_l+0x598>
 8006d1e:	f04f 0a00 	mov.w	sl, #0
 8006d22:	e676      	b.n	8006a12 <_strtod_l+0x72>
 8006d24:	4881      	ldr	r0, [pc, #516]	@ (8006f2c <_strtod_l+0x58c>)
 8006d26:	f000 feef 	bl	8007b08 <nan>
 8006d2a:	ec5b ab10 	vmov	sl, fp, d0
 8006d2e:	e670      	b.n	8006a12 <_strtod_l+0x72>
 8006d30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d32:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006d34:	eba8 0303 	sub.w	r3, r8, r3
 8006d38:	f1b9 0f00 	cmp.w	r9, #0
 8006d3c:	bf08      	it	eq
 8006d3e:	46a9      	moveq	r9, r5
 8006d40:	2d10      	cmp	r5, #16
 8006d42:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d44:	462c      	mov	r4, r5
 8006d46:	bfa8      	it	ge
 8006d48:	2410      	movge	r4, #16
 8006d4a:	f7f9 fbdb 	bl	8000504 <__aeabi_ui2d>
 8006d4e:	2d09      	cmp	r5, #9
 8006d50:	4682      	mov	sl, r0
 8006d52:	468b      	mov	fp, r1
 8006d54:	dc13      	bgt.n	8006d7e <_strtod_l+0x3de>
 8006d56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	f43f ae5a 	beq.w	8006a12 <_strtod_l+0x72>
 8006d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d60:	dd78      	ble.n	8006e54 <_strtod_l+0x4b4>
 8006d62:	2b16      	cmp	r3, #22
 8006d64:	dc5f      	bgt.n	8006e26 <_strtod_l+0x486>
 8006d66:	4972      	ldr	r1, [pc, #456]	@ (8006f30 <_strtod_l+0x590>)
 8006d68:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006d6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d70:	4652      	mov	r2, sl
 8006d72:	465b      	mov	r3, fp
 8006d74:	f7f9 fc40 	bl	80005f8 <__aeabi_dmul>
 8006d78:	4682      	mov	sl, r0
 8006d7a:	468b      	mov	fp, r1
 8006d7c:	e649      	b.n	8006a12 <_strtod_l+0x72>
 8006d7e:	4b6c      	ldr	r3, [pc, #432]	@ (8006f30 <_strtod_l+0x590>)
 8006d80:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006d84:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006d88:	f7f9 fc36 	bl	80005f8 <__aeabi_dmul>
 8006d8c:	4682      	mov	sl, r0
 8006d8e:	4638      	mov	r0, r7
 8006d90:	468b      	mov	fp, r1
 8006d92:	f7f9 fbb7 	bl	8000504 <__aeabi_ui2d>
 8006d96:	4602      	mov	r2, r0
 8006d98:	460b      	mov	r3, r1
 8006d9a:	4650      	mov	r0, sl
 8006d9c:	4659      	mov	r1, fp
 8006d9e:	f7f9 fa75 	bl	800028c <__adddf3>
 8006da2:	2d0f      	cmp	r5, #15
 8006da4:	4682      	mov	sl, r0
 8006da6:	468b      	mov	fp, r1
 8006da8:	ddd5      	ble.n	8006d56 <_strtod_l+0x3b6>
 8006daa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dac:	1b2c      	subs	r4, r5, r4
 8006dae:	441c      	add	r4, r3
 8006db0:	2c00      	cmp	r4, #0
 8006db2:	f340 8093 	ble.w	8006edc <_strtod_l+0x53c>
 8006db6:	f014 030f 	ands.w	r3, r4, #15
 8006dba:	d00a      	beq.n	8006dd2 <_strtod_l+0x432>
 8006dbc:	495c      	ldr	r1, [pc, #368]	@ (8006f30 <_strtod_l+0x590>)
 8006dbe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006dc2:	4652      	mov	r2, sl
 8006dc4:	465b      	mov	r3, fp
 8006dc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006dca:	f7f9 fc15 	bl	80005f8 <__aeabi_dmul>
 8006dce:	4682      	mov	sl, r0
 8006dd0:	468b      	mov	fp, r1
 8006dd2:	f034 040f 	bics.w	r4, r4, #15
 8006dd6:	d073      	beq.n	8006ec0 <_strtod_l+0x520>
 8006dd8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006ddc:	dd49      	ble.n	8006e72 <_strtod_l+0x4d2>
 8006dde:	2400      	movs	r4, #0
 8006de0:	46a0      	mov	r8, r4
 8006de2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006de4:	46a1      	mov	r9, r4
 8006de6:	9a05      	ldr	r2, [sp, #20]
 8006de8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8006f38 <_strtod_l+0x598>
 8006dec:	2322      	movs	r3, #34	@ 0x22
 8006dee:	6013      	str	r3, [r2, #0]
 8006df0:	f04f 0a00 	mov.w	sl, #0
 8006df4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	f43f ae0b 	beq.w	8006a12 <_strtod_l+0x72>
 8006dfc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006dfe:	9805      	ldr	r0, [sp, #20]
 8006e00:	f7ff f946 	bl	8006090 <_Bfree>
 8006e04:	9805      	ldr	r0, [sp, #20]
 8006e06:	4649      	mov	r1, r9
 8006e08:	f7ff f942 	bl	8006090 <_Bfree>
 8006e0c:	9805      	ldr	r0, [sp, #20]
 8006e0e:	4641      	mov	r1, r8
 8006e10:	f7ff f93e 	bl	8006090 <_Bfree>
 8006e14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e16:	9805      	ldr	r0, [sp, #20]
 8006e18:	f7ff f93a 	bl	8006090 <_Bfree>
 8006e1c:	9805      	ldr	r0, [sp, #20]
 8006e1e:	4621      	mov	r1, r4
 8006e20:	f7ff f936 	bl	8006090 <_Bfree>
 8006e24:	e5f5      	b.n	8006a12 <_strtod_l+0x72>
 8006e26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e28:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	dbbc      	blt.n	8006daa <_strtod_l+0x40a>
 8006e30:	4c3f      	ldr	r4, [pc, #252]	@ (8006f30 <_strtod_l+0x590>)
 8006e32:	f1c5 050f 	rsb	r5, r5, #15
 8006e36:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006e3a:	4652      	mov	r2, sl
 8006e3c:	465b      	mov	r3, fp
 8006e3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e42:	f7f9 fbd9 	bl	80005f8 <__aeabi_dmul>
 8006e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e48:	1b5d      	subs	r5, r3, r5
 8006e4a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006e4e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006e52:	e78f      	b.n	8006d74 <_strtod_l+0x3d4>
 8006e54:	3316      	adds	r3, #22
 8006e56:	dba8      	blt.n	8006daa <_strtod_l+0x40a>
 8006e58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e5a:	eba3 0808 	sub.w	r8, r3, r8
 8006e5e:	4b34      	ldr	r3, [pc, #208]	@ (8006f30 <_strtod_l+0x590>)
 8006e60:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006e64:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006e68:	4650      	mov	r0, sl
 8006e6a:	4659      	mov	r1, fp
 8006e6c:	f7f9 fcee 	bl	800084c <__aeabi_ddiv>
 8006e70:	e782      	b.n	8006d78 <_strtod_l+0x3d8>
 8006e72:	2300      	movs	r3, #0
 8006e74:	4f2f      	ldr	r7, [pc, #188]	@ (8006f34 <_strtod_l+0x594>)
 8006e76:	1124      	asrs	r4, r4, #4
 8006e78:	4650      	mov	r0, sl
 8006e7a:	4659      	mov	r1, fp
 8006e7c:	461e      	mov	r6, r3
 8006e7e:	2c01      	cmp	r4, #1
 8006e80:	dc21      	bgt.n	8006ec6 <_strtod_l+0x526>
 8006e82:	b10b      	cbz	r3, 8006e88 <_strtod_l+0x4e8>
 8006e84:	4682      	mov	sl, r0
 8006e86:	468b      	mov	fp, r1
 8006e88:	492a      	ldr	r1, [pc, #168]	@ (8006f34 <_strtod_l+0x594>)
 8006e8a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006e8e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006e92:	4652      	mov	r2, sl
 8006e94:	465b      	mov	r3, fp
 8006e96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e9a:	f7f9 fbad 	bl	80005f8 <__aeabi_dmul>
 8006e9e:	4b26      	ldr	r3, [pc, #152]	@ (8006f38 <_strtod_l+0x598>)
 8006ea0:	460a      	mov	r2, r1
 8006ea2:	400b      	ands	r3, r1
 8006ea4:	4925      	ldr	r1, [pc, #148]	@ (8006f3c <_strtod_l+0x59c>)
 8006ea6:	428b      	cmp	r3, r1
 8006ea8:	4682      	mov	sl, r0
 8006eaa:	d898      	bhi.n	8006dde <_strtod_l+0x43e>
 8006eac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006eb0:	428b      	cmp	r3, r1
 8006eb2:	bf86      	itte	hi
 8006eb4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8006f40 <_strtod_l+0x5a0>
 8006eb8:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8006ebc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	9308      	str	r3, [sp, #32]
 8006ec4:	e076      	b.n	8006fb4 <_strtod_l+0x614>
 8006ec6:	07e2      	lsls	r2, r4, #31
 8006ec8:	d504      	bpl.n	8006ed4 <_strtod_l+0x534>
 8006eca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ece:	f7f9 fb93 	bl	80005f8 <__aeabi_dmul>
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	3601      	adds	r6, #1
 8006ed6:	1064      	asrs	r4, r4, #1
 8006ed8:	3708      	adds	r7, #8
 8006eda:	e7d0      	b.n	8006e7e <_strtod_l+0x4de>
 8006edc:	d0f0      	beq.n	8006ec0 <_strtod_l+0x520>
 8006ede:	4264      	negs	r4, r4
 8006ee0:	f014 020f 	ands.w	r2, r4, #15
 8006ee4:	d00a      	beq.n	8006efc <_strtod_l+0x55c>
 8006ee6:	4b12      	ldr	r3, [pc, #72]	@ (8006f30 <_strtod_l+0x590>)
 8006ee8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006eec:	4650      	mov	r0, sl
 8006eee:	4659      	mov	r1, fp
 8006ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef4:	f7f9 fcaa 	bl	800084c <__aeabi_ddiv>
 8006ef8:	4682      	mov	sl, r0
 8006efa:	468b      	mov	fp, r1
 8006efc:	1124      	asrs	r4, r4, #4
 8006efe:	d0df      	beq.n	8006ec0 <_strtod_l+0x520>
 8006f00:	2c1f      	cmp	r4, #31
 8006f02:	dd1f      	ble.n	8006f44 <_strtod_l+0x5a4>
 8006f04:	2400      	movs	r4, #0
 8006f06:	46a0      	mov	r8, r4
 8006f08:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006f0a:	46a1      	mov	r9, r4
 8006f0c:	9a05      	ldr	r2, [sp, #20]
 8006f0e:	2322      	movs	r3, #34	@ 0x22
 8006f10:	f04f 0a00 	mov.w	sl, #0
 8006f14:	f04f 0b00 	mov.w	fp, #0
 8006f18:	6013      	str	r3, [r2, #0]
 8006f1a:	e76b      	b.n	8006df4 <_strtod_l+0x454>
 8006f1c:	0800883d 	.word	0x0800883d
 8006f20:	08008b08 	.word	0x08008b08
 8006f24:	08008835 	.word	0x08008835
 8006f28:	0800886c 	.word	0x0800886c
 8006f2c:	080089a5 	.word	0x080089a5
 8006f30:	08008a40 	.word	0x08008a40
 8006f34:	08008a18 	.word	0x08008a18
 8006f38:	7ff00000 	.word	0x7ff00000
 8006f3c:	7ca00000 	.word	0x7ca00000
 8006f40:	7fefffff 	.word	0x7fefffff
 8006f44:	f014 0310 	ands.w	r3, r4, #16
 8006f48:	bf18      	it	ne
 8006f4a:	236a      	movne	r3, #106	@ 0x6a
 8006f4c:	4ea9      	ldr	r6, [pc, #676]	@ (80071f4 <_strtod_l+0x854>)
 8006f4e:	9308      	str	r3, [sp, #32]
 8006f50:	4650      	mov	r0, sl
 8006f52:	4659      	mov	r1, fp
 8006f54:	2300      	movs	r3, #0
 8006f56:	07e7      	lsls	r7, r4, #31
 8006f58:	d504      	bpl.n	8006f64 <_strtod_l+0x5c4>
 8006f5a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006f5e:	f7f9 fb4b 	bl	80005f8 <__aeabi_dmul>
 8006f62:	2301      	movs	r3, #1
 8006f64:	1064      	asrs	r4, r4, #1
 8006f66:	f106 0608 	add.w	r6, r6, #8
 8006f6a:	d1f4      	bne.n	8006f56 <_strtod_l+0x5b6>
 8006f6c:	b10b      	cbz	r3, 8006f72 <_strtod_l+0x5d2>
 8006f6e:	4682      	mov	sl, r0
 8006f70:	468b      	mov	fp, r1
 8006f72:	9b08      	ldr	r3, [sp, #32]
 8006f74:	b1b3      	cbz	r3, 8006fa4 <_strtod_l+0x604>
 8006f76:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006f7a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	4659      	mov	r1, fp
 8006f82:	dd0f      	ble.n	8006fa4 <_strtod_l+0x604>
 8006f84:	2b1f      	cmp	r3, #31
 8006f86:	dd56      	ble.n	8007036 <_strtod_l+0x696>
 8006f88:	2b34      	cmp	r3, #52	@ 0x34
 8006f8a:	bfde      	ittt	le
 8006f8c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8006f90:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006f94:	4093      	lslle	r3, r2
 8006f96:	f04f 0a00 	mov.w	sl, #0
 8006f9a:	bfcc      	ite	gt
 8006f9c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006fa0:	ea03 0b01 	andle.w	fp, r3, r1
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	4650      	mov	r0, sl
 8006faa:	4659      	mov	r1, fp
 8006fac:	f7f9 fd8c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fb0:	2800      	cmp	r0, #0
 8006fb2:	d1a7      	bne.n	8006f04 <_strtod_l+0x564>
 8006fb4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fb6:	9300      	str	r3, [sp, #0]
 8006fb8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006fba:	9805      	ldr	r0, [sp, #20]
 8006fbc:	462b      	mov	r3, r5
 8006fbe:	464a      	mov	r2, r9
 8006fc0:	f7ff f8ce 	bl	8006160 <__s2b>
 8006fc4:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006fc6:	2800      	cmp	r0, #0
 8006fc8:	f43f af09 	beq.w	8006dde <_strtod_l+0x43e>
 8006fcc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fd0:	2a00      	cmp	r2, #0
 8006fd2:	eba3 0308 	sub.w	r3, r3, r8
 8006fd6:	bfa8      	it	ge
 8006fd8:	2300      	movge	r3, #0
 8006fda:	9312      	str	r3, [sp, #72]	@ 0x48
 8006fdc:	2400      	movs	r4, #0
 8006fde:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006fe2:	9316      	str	r3, [sp, #88]	@ 0x58
 8006fe4:	46a0      	mov	r8, r4
 8006fe6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fe8:	9805      	ldr	r0, [sp, #20]
 8006fea:	6859      	ldr	r1, [r3, #4]
 8006fec:	f7ff f810 	bl	8006010 <_Balloc>
 8006ff0:	4681      	mov	r9, r0
 8006ff2:	2800      	cmp	r0, #0
 8006ff4:	f43f aef7 	beq.w	8006de6 <_strtod_l+0x446>
 8006ff8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ffa:	691a      	ldr	r2, [r3, #16]
 8006ffc:	3202      	adds	r2, #2
 8006ffe:	f103 010c 	add.w	r1, r3, #12
 8007002:	0092      	lsls	r2, r2, #2
 8007004:	300c      	adds	r0, #12
 8007006:	f000 fd71 	bl	8007aec <memcpy>
 800700a:	ec4b ab10 	vmov	d0, sl, fp
 800700e:	9805      	ldr	r0, [sp, #20]
 8007010:	aa1c      	add	r2, sp, #112	@ 0x70
 8007012:	a91b      	add	r1, sp, #108	@ 0x6c
 8007014:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007018:	f7ff fbd6 	bl	80067c8 <__d2b>
 800701c:	901a      	str	r0, [sp, #104]	@ 0x68
 800701e:	2800      	cmp	r0, #0
 8007020:	f43f aee1 	beq.w	8006de6 <_strtod_l+0x446>
 8007024:	9805      	ldr	r0, [sp, #20]
 8007026:	2101      	movs	r1, #1
 8007028:	f7ff f930 	bl	800628c <__i2b>
 800702c:	4680      	mov	r8, r0
 800702e:	b948      	cbnz	r0, 8007044 <_strtod_l+0x6a4>
 8007030:	f04f 0800 	mov.w	r8, #0
 8007034:	e6d7      	b.n	8006de6 <_strtod_l+0x446>
 8007036:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800703a:	fa02 f303 	lsl.w	r3, r2, r3
 800703e:	ea03 0a0a 	and.w	sl, r3, sl
 8007042:	e7af      	b.n	8006fa4 <_strtod_l+0x604>
 8007044:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007046:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007048:	2d00      	cmp	r5, #0
 800704a:	bfab      	itete	ge
 800704c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800704e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007050:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007052:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007054:	bfac      	ite	ge
 8007056:	18ef      	addge	r7, r5, r3
 8007058:	1b5e      	sublt	r6, r3, r5
 800705a:	9b08      	ldr	r3, [sp, #32]
 800705c:	1aed      	subs	r5, r5, r3
 800705e:	4415      	add	r5, r2
 8007060:	4b65      	ldr	r3, [pc, #404]	@ (80071f8 <_strtod_l+0x858>)
 8007062:	3d01      	subs	r5, #1
 8007064:	429d      	cmp	r5, r3
 8007066:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800706a:	da50      	bge.n	800710e <_strtod_l+0x76e>
 800706c:	1b5b      	subs	r3, r3, r5
 800706e:	2b1f      	cmp	r3, #31
 8007070:	eba2 0203 	sub.w	r2, r2, r3
 8007074:	f04f 0101 	mov.w	r1, #1
 8007078:	dc3d      	bgt.n	80070f6 <_strtod_l+0x756>
 800707a:	fa01 f303 	lsl.w	r3, r1, r3
 800707e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007080:	2300      	movs	r3, #0
 8007082:	9310      	str	r3, [sp, #64]	@ 0x40
 8007084:	18bd      	adds	r5, r7, r2
 8007086:	9b08      	ldr	r3, [sp, #32]
 8007088:	42af      	cmp	r7, r5
 800708a:	4416      	add	r6, r2
 800708c:	441e      	add	r6, r3
 800708e:	463b      	mov	r3, r7
 8007090:	bfa8      	it	ge
 8007092:	462b      	movge	r3, r5
 8007094:	42b3      	cmp	r3, r6
 8007096:	bfa8      	it	ge
 8007098:	4633      	movge	r3, r6
 800709a:	2b00      	cmp	r3, #0
 800709c:	bfc2      	ittt	gt
 800709e:	1aed      	subgt	r5, r5, r3
 80070a0:	1af6      	subgt	r6, r6, r3
 80070a2:	1aff      	subgt	r7, r7, r3
 80070a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	dd16      	ble.n	80070d8 <_strtod_l+0x738>
 80070aa:	4641      	mov	r1, r8
 80070ac:	9805      	ldr	r0, [sp, #20]
 80070ae:	461a      	mov	r2, r3
 80070b0:	f7ff f9a4 	bl	80063fc <__pow5mult>
 80070b4:	4680      	mov	r8, r0
 80070b6:	2800      	cmp	r0, #0
 80070b8:	d0ba      	beq.n	8007030 <_strtod_l+0x690>
 80070ba:	4601      	mov	r1, r0
 80070bc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80070be:	9805      	ldr	r0, [sp, #20]
 80070c0:	f7ff f8fa 	bl	80062b8 <__multiply>
 80070c4:	900a      	str	r0, [sp, #40]	@ 0x28
 80070c6:	2800      	cmp	r0, #0
 80070c8:	f43f ae8d 	beq.w	8006de6 <_strtod_l+0x446>
 80070cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80070ce:	9805      	ldr	r0, [sp, #20]
 80070d0:	f7fe ffde 	bl	8006090 <_Bfree>
 80070d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80070d8:	2d00      	cmp	r5, #0
 80070da:	dc1d      	bgt.n	8007118 <_strtod_l+0x778>
 80070dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070de:	2b00      	cmp	r3, #0
 80070e0:	dd23      	ble.n	800712a <_strtod_l+0x78a>
 80070e2:	4649      	mov	r1, r9
 80070e4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80070e6:	9805      	ldr	r0, [sp, #20]
 80070e8:	f7ff f988 	bl	80063fc <__pow5mult>
 80070ec:	4681      	mov	r9, r0
 80070ee:	b9e0      	cbnz	r0, 800712a <_strtod_l+0x78a>
 80070f0:	f04f 0900 	mov.w	r9, #0
 80070f4:	e677      	b.n	8006de6 <_strtod_l+0x446>
 80070f6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80070fa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80070fe:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007102:	35e2      	adds	r5, #226	@ 0xe2
 8007104:	fa01 f305 	lsl.w	r3, r1, r5
 8007108:	9310      	str	r3, [sp, #64]	@ 0x40
 800710a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800710c:	e7ba      	b.n	8007084 <_strtod_l+0x6e4>
 800710e:	2300      	movs	r3, #0
 8007110:	9310      	str	r3, [sp, #64]	@ 0x40
 8007112:	2301      	movs	r3, #1
 8007114:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007116:	e7b5      	b.n	8007084 <_strtod_l+0x6e4>
 8007118:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800711a:	9805      	ldr	r0, [sp, #20]
 800711c:	462a      	mov	r2, r5
 800711e:	f7ff f9c7 	bl	80064b0 <__lshift>
 8007122:	901a      	str	r0, [sp, #104]	@ 0x68
 8007124:	2800      	cmp	r0, #0
 8007126:	d1d9      	bne.n	80070dc <_strtod_l+0x73c>
 8007128:	e65d      	b.n	8006de6 <_strtod_l+0x446>
 800712a:	2e00      	cmp	r6, #0
 800712c:	dd07      	ble.n	800713e <_strtod_l+0x79e>
 800712e:	4649      	mov	r1, r9
 8007130:	9805      	ldr	r0, [sp, #20]
 8007132:	4632      	mov	r2, r6
 8007134:	f7ff f9bc 	bl	80064b0 <__lshift>
 8007138:	4681      	mov	r9, r0
 800713a:	2800      	cmp	r0, #0
 800713c:	d0d8      	beq.n	80070f0 <_strtod_l+0x750>
 800713e:	2f00      	cmp	r7, #0
 8007140:	dd08      	ble.n	8007154 <_strtod_l+0x7b4>
 8007142:	4641      	mov	r1, r8
 8007144:	9805      	ldr	r0, [sp, #20]
 8007146:	463a      	mov	r2, r7
 8007148:	f7ff f9b2 	bl	80064b0 <__lshift>
 800714c:	4680      	mov	r8, r0
 800714e:	2800      	cmp	r0, #0
 8007150:	f43f ae49 	beq.w	8006de6 <_strtod_l+0x446>
 8007154:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007156:	9805      	ldr	r0, [sp, #20]
 8007158:	464a      	mov	r2, r9
 800715a:	f7ff fa31 	bl	80065c0 <__mdiff>
 800715e:	4604      	mov	r4, r0
 8007160:	2800      	cmp	r0, #0
 8007162:	f43f ae40 	beq.w	8006de6 <_strtod_l+0x446>
 8007166:	68c3      	ldr	r3, [r0, #12]
 8007168:	930f      	str	r3, [sp, #60]	@ 0x3c
 800716a:	2300      	movs	r3, #0
 800716c:	60c3      	str	r3, [r0, #12]
 800716e:	4641      	mov	r1, r8
 8007170:	f7ff fa0a 	bl	8006588 <__mcmp>
 8007174:	2800      	cmp	r0, #0
 8007176:	da45      	bge.n	8007204 <_strtod_l+0x864>
 8007178:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800717a:	ea53 030a 	orrs.w	r3, r3, sl
 800717e:	d16b      	bne.n	8007258 <_strtod_l+0x8b8>
 8007180:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007184:	2b00      	cmp	r3, #0
 8007186:	d167      	bne.n	8007258 <_strtod_l+0x8b8>
 8007188:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800718c:	0d1b      	lsrs	r3, r3, #20
 800718e:	051b      	lsls	r3, r3, #20
 8007190:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007194:	d960      	bls.n	8007258 <_strtod_l+0x8b8>
 8007196:	6963      	ldr	r3, [r4, #20]
 8007198:	b913      	cbnz	r3, 80071a0 <_strtod_l+0x800>
 800719a:	6923      	ldr	r3, [r4, #16]
 800719c:	2b01      	cmp	r3, #1
 800719e:	dd5b      	ble.n	8007258 <_strtod_l+0x8b8>
 80071a0:	4621      	mov	r1, r4
 80071a2:	2201      	movs	r2, #1
 80071a4:	9805      	ldr	r0, [sp, #20]
 80071a6:	f7ff f983 	bl	80064b0 <__lshift>
 80071aa:	4641      	mov	r1, r8
 80071ac:	4604      	mov	r4, r0
 80071ae:	f7ff f9eb 	bl	8006588 <__mcmp>
 80071b2:	2800      	cmp	r0, #0
 80071b4:	dd50      	ble.n	8007258 <_strtod_l+0x8b8>
 80071b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80071ba:	9a08      	ldr	r2, [sp, #32]
 80071bc:	0d1b      	lsrs	r3, r3, #20
 80071be:	051b      	lsls	r3, r3, #20
 80071c0:	2a00      	cmp	r2, #0
 80071c2:	d06a      	beq.n	800729a <_strtod_l+0x8fa>
 80071c4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80071c8:	d867      	bhi.n	800729a <_strtod_l+0x8fa>
 80071ca:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80071ce:	f67f ae9d 	bls.w	8006f0c <_strtod_l+0x56c>
 80071d2:	4b0a      	ldr	r3, [pc, #40]	@ (80071fc <_strtod_l+0x85c>)
 80071d4:	4650      	mov	r0, sl
 80071d6:	4659      	mov	r1, fp
 80071d8:	2200      	movs	r2, #0
 80071da:	f7f9 fa0d 	bl	80005f8 <__aeabi_dmul>
 80071de:	4b08      	ldr	r3, [pc, #32]	@ (8007200 <_strtod_l+0x860>)
 80071e0:	400b      	ands	r3, r1
 80071e2:	4682      	mov	sl, r0
 80071e4:	468b      	mov	fp, r1
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	f47f ae08 	bne.w	8006dfc <_strtod_l+0x45c>
 80071ec:	9a05      	ldr	r2, [sp, #20]
 80071ee:	2322      	movs	r3, #34	@ 0x22
 80071f0:	6013      	str	r3, [r2, #0]
 80071f2:	e603      	b.n	8006dfc <_strtod_l+0x45c>
 80071f4:	08008b30 	.word	0x08008b30
 80071f8:	fffffc02 	.word	0xfffffc02
 80071fc:	39500000 	.word	0x39500000
 8007200:	7ff00000 	.word	0x7ff00000
 8007204:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007208:	d165      	bne.n	80072d6 <_strtod_l+0x936>
 800720a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800720c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007210:	b35a      	cbz	r2, 800726a <_strtod_l+0x8ca>
 8007212:	4a9f      	ldr	r2, [pc, #636]	@ (8007490 <_strtod_l+0xaf0>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d12b      	bne.n	8007270 <_strtod_l+0x8d0>
 8007218:	9b08      	ldr	r3, [sp, #32]
 800721a:	4651      	mov	r1, sl
 800721c:	b303      	cbz	r3, 8007260 <_strtod_l+0x8c0>
 800721e:	4b9d      	ldr	r3, [pc, #628]	@ (8007494 <_strtod_l+0xaf4>)
 8007220:	465a      	mov	r2, fp
 8007222:	4013      	ands	r3, r2
 8007224:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007228:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800722c:	d81b      	bhi.n	8007266 <_strtod_l+0x8c6>
 800722e:	0d1b      	lsrs	r3, r3, #20
 8007230:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007234:	fa02 f303 	lsl.w	r3, r2, r3
 8007238:	4299      	cmp	r1, r3
 800723a:	d119      	bne.n	8007270 <_strtod_l+0x8d0>
 800723c:	4b96      	ldr	r3, [pc, #600]	@ (8007498 <_strtod_l+0xaf8>)
 800723e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007240:	429a      	cmp	r2, r3
 8007242:	d102      	bne.n	800724a <_strtod_l+0x8aa>
 8007244:	3101      	adds	r1, #1
 8007246:	f43f adce 	beq.w	8006de6 <_strtod_l+0x446>
 800724a:	4b92      	ldr	r3, [pc, #584]	@ (8007494 <_strtod_l+0xaf4>)
 800724c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800724e:	401a      	ands	r2, r3
 8007250:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007254:	f04f 0a00 	mov.w	sl, #0
 8007258:	9b08      	ldr	r3, [sp, #32]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d1b9      	bne.n	80071d2 <_strtod_l+0x832>
 800725e:	e5cd      	b.n	8006dfc <_strtod_l+0x45c>
 8007260:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007264:	e7e8      	b.n	8007238 <_strtod_l+0x898>
 8007266:	4613      	mov	r3, r2
 8007268:	e7e6      	b.n	8007238 <_strtod_l+0x898>
 800726a:	ea53 030a 	orrs.w	r3, r3, sl
 800726e:	d0a2      	beq.n	80071b6 <_strtod_l+0x816>
 8007270:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007272:	b1db      	cbz	r3, 80072ac <_strtod_l+0x90c>
 8007274:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007276:	4213      	tst	r3, r2
 8007278:	d0ee      	beq.n	8007258 <_strtod_l+0x8b8>
 800727a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800727c:	9a08      	ldr	r2, [sp, #32]
 800727e:	4650      	mov	r0, sl
 8007280:	4659      	mov	r1, fp
 8007282:	b1bb      	cbz	r3, 80072b4 <_strtod_l+0x914>
 8007284:	f7ff fb6e 	bl	8006964 <sulp>
 8007288:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800728c:	ec53 2b10 	vmov	r2, r3, d0
 8007290:	f7f8 fffc 	bl	800028c <__adddf3>
 8007294:	4682      	mov	sl, r0
 8007296:	468b      	mov	fp, r1
 8007298:	e7de      	b.n	8007258 <_strtod_l+0x8b8>
 800729a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800729e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80072a2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80072a6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80072aa:	e7d5      	b.n	8007258 <_strtod_l+0x8b8>
 80072ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80072ae:	ea13 0f0a 	tst.w	r3, sl
 80072b2:	e7e1      	b.n	8007278 <_strtod_l+0x8d8>
 80072b4:	f7ff fb56 	bl	8006964 <sulp>
 80072b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072bc:	ec53 2b10 	vmov	r2, r3, d0
 80072c0:	f7f8 ffe2 	bl	8000288 <__aeabi_dsub>
 80072c4:	2200      	movs	r2, #0
 80072c6:	2300      	movs	r3, #0
 80072c8:	4682      	mov	sl, r0
 80072ca:	468b      	mov	fp, r1
 80072cc:	f7f9 fbfc 	bl	8000ac8 <__aeabi_dcmpeq>
 80072d0:	2800      	cmp	r0, #0
 80072d2:	d0c1      	beq.n	8007258 <_strtod_l+0x8b8>
 80072d4:	e61a      	b.n	8006f0c <_strtod_l+0x56c>
 80072d6:	4641      	mov	r1, r8
 80072d8:	4620      	mov	r0, r4
 80072da:	f7ff facd 	bl	8006878 <__ratio>
 80072de:	ec57 6b10 	vmov	r6, r7, d0
 80072e2:	2200      	movs	r2, #0
 80072e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80072e8:	4630      	mov	r0, r6
 80072ea:	4639      	mov	r1, r7
 80072ec:	f7f9 fc00 	bl	8000af0 <__aeabi_dcmple>
 80072f0:	2800      	cmp	r0, #0
 80072f2:	d06f      	beq.n	80073d4 <_strtod_l+0xa34>
 80072f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d17a      	bne.n	80073f0 <_strtod_l+0xa50>
 80072fa:	f1ba 0f00 	cmp.w	sl, #0
 80072fe:	d158      	bne.n	80073b2 <_strtod_l+0xa12>
 8007300:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007302:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007306:	2b00      	cmp	r3, #0
 8007308:	d15a      	bne.n	80073c0 <_strtod_l+0xa20>
 800730a:	4b64      	ldr	r3, [pc, #400]	@ (800749c <_strtod_l+0xafc>)
 800730c:	2200      	movs	r2, #0
 800730e:	4630      	mov	r0, r6
 8007310:	4639      	mov	r1, r7
 8007312:	f7f9 fbe3 	bl	8000adc <__aeabi_dcmplt>
 8007316:	2800      	cmp	r0, #0
 8007318:	d159      	bne.n	80073ce <_strtod_l+0xa2e>
 800731a:	4630      	mov	r0, r6
 800731c:	4639      	mov	r1, r7
 800731e:	4b60      	ldr	r3, [pc, #384]	@ (80074a0 <_strtod_l+0xb00>)
 8007320:	2200      	movs	r2, #0
 8007322:	f7f9 f969 	bl	80005f8 <__aeabi_dmul>
 8007326:	4606      	mov	r6, r0
 8007328:	460f      	mov	r7, r1
 800732a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800732e:	9606      	str	r6, [sp, #24]
 8007330:	9307      	str	r3, [sp, #28]
 8007332:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007336:	4d57      	ldr	r5, [pc, #348]	@ (8007494 <_strtod_l+0xaf4>)
 8007338:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800733c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800733e:	401d      	ands	r5, r3
 8007340:	4b58      	ldr	r3, [pc, #352]	@ (80074a4 <_strtod_l+0xb04>)
 8007342:	429d      	cmp	r5, r3
 8007344:	f040 80b2 	bne.w	80074ac <_strtod_l+0xb0c>
 8007348:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800734a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800734e:	ec4b ab10 	vmov	d0, sl, fp
 8007352:	f7ff f9c9 	bl	80066e8 <__ulp>
 8007356:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800735a:	ec51 0b10 	vmov	r0, r1, d0
 800735e:	f7f9 f94b 	bl	80005f8 <__aeabi_dmul>
 8007362:	4652      	mov	r2, sl
 8007364:	465b      	mov	r3, fp
 8007366:	f7f8 ff91 	bl	800028c <__adddf3>
 800736a:	460b      	mov	r3, r1
 800736c:	4949      	ldr	r1, [pc, #292]	@ (8007494 <_strtod_l+0xaf4>)
 800736e:	4a4e      	ldr	r2, [pc, #312]	@ (80074a8 <_strtod_l+0xb08>)
 8007370:	4019      	ands	r1, r3
 8007372:	4291      	cmp	r1, r2
 8007374:	4682      	mov	sl, r0
 8007376:	d942      	bls.n	80073fe <_strtod_l+0xa5e>
 8007378:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800737a:	4b47      	ldr	r3, [pc, #284]	@ (8007498 <_strtod_l+0xaf8>)
 800737c:	429a      	cmp	r2, r3
 800737e:	d103      	bne.n	8007388 <_strtod_l+0x9e8>
 8007380:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007382:	3301      	adds	r3, #1
 8007384:	f43f ad2f 	beq.w	8006de6 <_strtod_l+0x446>
 8007388:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007498 <_strtod_l+0xaf8>
 800738c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007390:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007392:	9805      	ldr	r0, [sp, #20]
 8007394:	f7fe fe7c 	bl	8006090 <_Bfree>
 8007398:	9805      	ldr	r0, [sp, #20]
 800739a:	4649      	mov	r1, r9
 800739c:	f7fe fe78 	bl	8006090 <_Bfree>
 80073a0:	9805      	ldr	r0, [sp, #20]
 80073a2:	4641      	mov	r1, r8
 80073a4:	f7fe fe74 	bl	8006090 <_Bfree>
 80073a8:	9805      	ldr	r0, [sp, #20]
 80073aa:	4621      	mov	r1, r4
 80073ac:	f7fe fe70 	bl	8006090 <_Bfree>
 80073b0:	e619      	b.n	8006fe6 <_strtod_l+0x646>
 80073b2:	f1ba 0f01 	cmp.w	sl, #1
 80073b6:	d103      	bne.n	80073c0 <_strtod_l+0xa20>
 80073b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	f43f ada6 	beq.w	8006f0c <_strtod_l+0x56c>
 80073c0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007470 <_strtod_l+0xad0>
 80073c4:	4f35      	ldr	r7, [pc, #212]	@ (800749c <_strtod_l+0xafc>)
 80073c6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80073ca:	2600      	movs	r6, #0
 80073cc:	e7b1      	b.n	8007332 <_strtod_l+0x992>
 80073ce:	4f34      	ldr	r7, [pc, #208]	@ (80074a0 <_strtod_l+0xb00>)
 80073d0:	2600      	movs	r6, #0
 80073d2:	e7aa      	b.n	800732a <_strtod_l+0x98a>
 80073d4:	4b32      	ldr	r3, [pc, #200]	@ (80074a0 <_strtod_l+0xb00>)
 80073d6:	4630      	mov	r0, r6
 80073d8:	4639      	mov	r1, r7
 80073da:	2200      	movs	r2, #0
 80073dc:	f7f9 f90c 	bl	80005f8 <__aeabi_dmul>
 80073e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073e2:	4606      	mov	r6, r0
 80073e4:	460f      	mov	r7, r1
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d09f      	beq.n	800732a <_strtod_l+0x98a>
 80073ea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80073ee:	e7a0      	b.n	8007332 <_strtod_l+0x992>
 80073f0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007478 <_strtod_l+0xad8>
 80073f4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80073f8:	ec57 6b17 	vmov	r6, r7, d7
 80073fc:	e799      	b.n	8007332 <_strtod_l+0x992>
 80073fe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007402:	9b08      	ldr	r3, [sp, #32]
 8007404:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007408:	2b00      	cmp	r3, #0
 800740a:	d1c1      	bne.n	8007390 <_strtod_l+0x9f0>
 800740c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007410:	0d1b      	lsrs	r3, r3, #20
 8007412:	051b      	lsls	r3, r3, #20
 8007414:	429d      	cmp	r5, r3
 8007416:	d1bb      	bne.n	8007390 <_strtod_l+0x9f0>
 8007418:	4630      	mov	r0, r6
 800741a:	4639      	mov	r1, r7
 800741c:	f7f9 fc4c 	bl	8000cb8 <__aeabi_d2lz>
 8007420:	f7f9 f8bc 	bl	800059c <__aeabi_l2d>
 8007424:	4602      	mov	r2, r0
 8007426:	460b      	mov	r3, r1
 8007428:	4630      	mov	r0, r6
 800742a:	4639      	mov	r1, r7
 800742c:	f7f8 ff2c 	bl	8000288 <__aeabi_dsub>
 8007430:	460b      	mov	r3, r1
 8007432:	4602      	mov	r2, r0
 8007434:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007438:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800743c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800743e:	ea46 060a 	orr.w	r6, r6, sl
 8007442:	431e      	orrs	r6, r3
 8007444:	d06f      	beq.n	8007526 <_strtod_l+0xb86>
 8007446:	a30e      	add	r3, pc, #56	@ (adr r3, 8007480 <_strtod_l+0xae0>)
 8007448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744c:	f7f9 fb46 	bl	8000adc <__aeabi_dcmplt>
 8007450:	2800      	cmp	r0, #0
 8007452:	f47f acd3 	bne.w	8006dfc <_strtod_l+0x45c>
 8007456:	a30c      	add	r3, pc, #48	@ (adr r3, 8007488 <_strtod_l+0xae8>)
 8007458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007460:	f7f9 fb5a 	bl	8000b18 <__aeabi_dcmpgt>
 8007464:	2800      	cmp	r0, #0
 8007466:	d093      	beq.n	8007390 <_strtod_l+0x9f0>
 8007468:	e4c8      	b.n	8006dfc <_strtod_l+0x45c>
 800746a:	bf00      	nop
 800746c:	f3af 8000 	nop.w
 8007470:	00000000 	.word	0x00000000
 8007474:	bff00000 	.word	0xbff00000
 8007478:	00000000 	.word	0x00000000
 800747c:	3ff00000 	.word	0x3ff00000
 8007480:	94a03595 	.word	0x94a03595
 8007484:	3fdfffff 	.word	0x3fdfffff
 8007488:	35afe535 	.word	0x35afe535
 800748c:	3fe00000 	.word	0x3fe00000
 8007490:	000fffff 	.word	0x000fffff
 8007494:	7ff00000 	.word	0x7ff00000
 8007498:	7fefffff 	.word	0x7fefffff
 800749c:	3ff00000 	.word	0x3ff00000
 80074a0:	3fe00000 	.word	0x3fe00000
 80074a4:	7fe00000 	.word	0x7fe00000
 80074a8:	7c9fffff 	.word	0x7c9fffff
 80074ac:	9b08      	ldr	r3, [sp, #32]
 80074ae:	b323      	cbz	r3, 80074fa <_strtod_l+0xb5a>
 80074b0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80074b4:	d821      	bhi.n	80074fa <_strtod_l+0xb5a>
 80074b6:	a328      	add	r3, pc, #160	@ (adr r3, 8007558 <_strtod_l+0xbb8>)
 80074b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074bc:	4630      	mov	r0, r6
 80074be:	4639      	mov	r1, r7
 80074c0:	f7f9 fb16 	bl	8000af0 <__aeabi_dcmple>
 80074c4:	b1a0      	cbz	r0, 80074f0 <_strtod_l+0xb50>
 80074c6:	4639      	mov	r1, r7
 80074c8:	4630      	mov	r0, r6
 80074ca:	f7f9 fb6d 	bl	8000ba8 <__aeabi_d2uiz>
 80074ce:	2801      	cmp	r0, #1
 80074d0:	bf38      	it	cc
 80074d2:	2001      	movcc	r0, #1
 80074d4:	f7f9 f816 	bl	8000504 <__aeabi_ui2d>
 80074d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074da:	4606      	mov	r6, r0
 80074dc:	460f      	mov	r7, r1
 80074de:	b9fb      	cbnz	r3, 8007520 <_strtod_l+0xb80>
 80074e0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80074e4:	9014      	str	r0, [sp, #80]	@ 0x50
 80074e6:	9315      	str	r3, [sp, #84]	@ 0x54
 80074e8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80074ec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80074f0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80074f2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80074f6:	1b5b      	subs	r3, r3, r5
 80074f8:	9311      	str	r3, [sp, #68]	@ 0x44
 80074fa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80074fe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007502:	f7ff f8f1 	bl	80066e8 <__ulp>
 8007506:	4650      	mov	r0, sl
 8007508:	ec53 2b10 	vmov	r2, r3, d0
 800750c:	4659      	mov	r1, fp
 800750e:	f7f9 f873 	bl	80005f8 <__aeabi_dmul>
 8007512:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007516:	f7f8 feb9 	bl	800028c <__adddf3>
 800751a:	4682      	mov	sl, r0
 800751c:	468b      	mov	fp, r1
 800751e:	e770      	b.n	8007402 <_strtod_l+0xa62>
 8007520:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007524:	e7e0      	b.n	80074e8 <_strtod_l+0xb48>
 8007526:	a30e      	add	r3, pc, #56	@ (adr r3, 8007560 <_strtod_l+0xbc0>)
 8007528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800752c:	f7f9 fad6 	bl	8000adc <__aeabi_dcmplt>
 8007530:	e798      	b.n	8007464 <_strtod_l+0xac4>
 8007532:	2300      	movs	r3, #0
 8007534:	930e      	str	r3, [sp, #56]	@ 0x38
 8007536:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007538:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800753a:	6013      	str	r3, [r2, #0]
 800753c:	f7ff ba6d 	b.w	8006a1a <_strtod_l+0x7a>
 8007540:	2a65      	cmp	r2, #101	@ 0x65
 8007542:	f43f ab68 	beq.w	8006c16 <_strtod_l+0x276>
 8007546:	2a45      	cmp	r2, #69	@ 0x45
 8007548:	f43f ab65 	beq.w	8006c16 <_strtod_l+0x276>
 800754c:	2301      	movs	r3, #1
 800754e:	f7ff bba0 	b.w	8006c92 <_strtod_l+0x2f2>
 8007552:	bf00      	nop
 8007554:	f3af 8000 	nop.w
 8007558:	ffc00000 	.word	0xffc00000
 800755c:	41dfffff 	.word	0x41dfffff
 8007560:	94a03595 	.word	0x94a03595
 8007564:	3fcfffff 	.word	0x3fcfffff

08007568 <_strtod_r>:
 8007568:	4b01      	ldr	r3, [pc, #4]	@ (8007570 <_strtod_r+0x8>)
 800756a:	f7ff ba19 	b.w	80069a0 <_strtod_l>
 800756e:	bf00      	nop
 8007570:	20000068 	.word	0x20000068

08007574 <_strtol_l.isra.0>:
 8007574:	2b24      	cmp	r3, #36	@ 0x24
 8007576:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800757a:	4686      	mov	lr, r0
 800757c:	4690      	mov	r8, r2
 800757e:	d801      	bhi.n	8007584 <_strtol_l.isra.0+0x10>
 8007580:	2b01      	cmp	r3, #1
 8007582:	d106      	bne.n	8007592 <_strtol_l.isra.0+0x1e>
 8007584:	f7fd fdb8 	bl	80050f8 <__errno>
 8007588:	2316      	movs	r3, #22
 800758a:	6003      	str	r3, [r0, #0]
 800758c:	2000      	movs	r0, #0
 800758e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007592:	4834      	ldr	r0, [pc, #208]	@ (8007664 <_strtol_l.isra.0+0xf0>)
 8007594:	460d      	mov	r5, r1
 8007596:	462a      	mov	r2, r5
 8007598:	f815 4b01 	ldrb.w	r4, [r5], #1
 800759c:	5d06      	ldrb	r6, [r0, r4]
 800759e:	f016 0608 	ands.w	r6, r6, #8
 80075a2:	d1f8      	bne.n	8007596 <_strtol_l.isra.0+0x22>
 80075a4:	2c2d      	cmp	r4, #45	@ 0x2d
 80075a6:	d110      	bne.n	80075ca <_strtol_l.isra.0+0x56>
 80075a8:	782c      	ldrb	r4, [r5, #0]
 80075aa:	2601      	movs	r6, #1
 80075ac:	1c95      	adds	r5, r2, #2
 80075ae:	f033 0210 	bics.w	r2, r3, #16
 80075b2:	d115      	bne.n	80075e0 <_strtol_l.isra.0+0x6c>
 80075b4:	2c30      	cmp	r4, #48	@ 0x30
 80075b6:	d10d      	bne.n	80075d4 <_strtol_l.isra.0+0x60>
 80075b8:	782a      	ldrb	r2, [r5, #0]
 80075ba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80075be:	2a58      	cmp	r2, #88	@ 0x58
 80075c0:	d108      	bne.n	80075d4 <_strtol_l.isra.0+0x60>
 80075c2:	786c      	ldrb	r4, [r5, #1]
 80075c4:	3502      	adds	r5, #2
 80075c6:	2310      	movs	r3, #16
 80075c8:	e00a      	b.n	80075e0 <_strtol_l.isra.0+0x6c>
 80075ca:	2c2b      	cmp	r4, #43	@ 0x2b
 80075cc:	bf04      	itt	eq
 80075ce:	782c      	ldrbeq	r4, [r5, #0]
 80075d0:	1c95      	addeq	r5, r2, #2
 80075d2:	e7ec      	b.n	80075ae <_strtol_l.isra.0+0x3a>
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d1f6      	bne.n	80075c6 <_strtol_l.isra.0+0x52>
 80075d8:	2c30      	cmp	r4, #48	@ 0x30
 80075da:	bf14      	ite	ne
 80075dc:	230a      	movne	r3, #10
 80075de:	2308      	moveq	r3, #8
 80075e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80075e4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80075e8:	2200      	movs	r2, #0
 80075ea:	fbbc f9f3 	udiv	r9, ip, r3
 80075ee:	4610      	mov	r0, r2
 80075f0:	fb03 ca19 	mls	sl, r3, r9, ip
 80075f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80075f8:	2f09      	cmp	r7, #9
 80075fa:	d80f      	bhi.n	800761c <_strtol_l.isra.0+0xa8>
 80075fc:	463c      	mov	r4, r7
 80075fe:	42a3      	cmp	r3, r4
 8007600:	dd1b      	ble.n	800763a <_strtol_l.isra.0+0xc6>
 8007602:	1c57      	adds	r7, r2, #1
 8007604:	d007      	beq.n	8007616 <_strtol_l.isra.0+0xa2>
 8007606:	4581      	cmp	r9, r0
 8007608:	d314      	bcc.n	8007634 <_strtol_l.isra.0+0xc0>
 800760a:	d101      	bne.n	8007610 <_strtol_l.isra.0+0x9c>
 800760c:	45a2      	cmp	sl, r4
 800760e:	db11      	blt.n	8007634 <_strtol_l.isra.0+0xc0>
 8007610:	fb00 4003 	mla	r0, r0, r3, r4
 8007614:	2201      	movs	r2, #1
 8007616:	f815 4b01 	ldrb.w	r4, [r5], #1
 800761a:	e7eb      	b.n	80075f4 <_strtol_l.isra.0+0x80>
 800761c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007620:	2f19      	cmp	r7, #25
 8007622:	d801      	bhi.n	8007628 <_strtol_l.isra.0+0xb4>
 8007624:	3c37      	subs	r4, #55	@ 0x37
 8007626:	e7ea      	b.n	80075fe <_strtol_l.isra.0+0x8a>
 8007628:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800762c:	2f19      	cmp	r7, #25
 800762e:	d804      	bhi.n	800763a <_strtol_l.isra.0+0xc6>
 8007630:	3c57      	subs	r4, #87	@ 0x57
 8007632:	e7e4      	b.n	80075fe <_strtol_l.isra.0+0x8a>
 8007634:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007638:	e7ed      	b.n	8007616 <_strtol_l.isra.0+0xa2>
 800763a:	1c53      	adds	r3, r2, #1
 800763c:	d108      	bne.n	8007650 <_strtol_l.isra.0+0xdc>
 800763e:	2322      	movs	r3, #34	@ 0x22
 8007640:	f8ce 3000 	str.w	r3, [lr]
 8007644:	4660      	mov	r0, ip
 8007646:	f1b8 0f00 	cmp.w	r8, #0
 800764a:	d0a0      	beq.n	800758e <_strtol_l.isra.0+0x1a>
 800764c:	1e69      	subs	r1, r5, #1
 800764e:	e006      	b.n	800765e <_strtol_l.isra.0+0xea>
 8007650:	b106      	cbz	r6, 8007654 <_strtol_l.isra.0+0xe0>
 8007652:	4240      	negs	r0, r0
 8007654:	f1b8 0f00 	cmp.w	r8, #0
 8007658:	d099      	beq.n	800758e <_strtol_l.isra.0+0x1a>
 800765a:	2a00      	cmp	r2, #0
 800765c:	d1f6      	bne.n	800764c <_strtol_l.isra.0+0xd8>
 800765e:	f8c8 1000 	str.w	r1, [r8]
 8007662:	e794      	b.n	800758e <_strtol_l.isra.0+0x1a>
 8007664:	08008b59 	.word	0x08008b59

08007668 <_strtol_r>:
 8007668:	f7ff bf84 	b.w	8007574 <_strtol_l.isra.0>

0800766c <__ssputs_r>:
 800766c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007670:	688e      	ldr	r6, [r1, #8]
 8007672:	461f      	mov	r7, r3
 8007674:	42be      	cmp	r6, r7
 8007676:	680b      	ldr	r3, [r1, #0]
 8007678:	4682      	mov	sl, r0
 800767a:	460c      	mov	r4, r1
 800767c:	4690      	mov	r8, r2
 800767e:	d82d      	bhi.n	80076dc <__ssputs_r+0x70>
 8007680:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007684:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007688:	d026      	beq.n	80076d8 <__ssputs_r+0x6c>
 800768a:	6965      	ldr	r5, [r4, #20]
 800768c:	6909      	ldr	r1, [r1, #16]
 800768e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007692:	eba3 0901 	sub.w	r9, r3, r1
 8007696:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800769a:	1c7b      	adds	r3, r7, #1
 800769c:	444b      	add	r3, r9
 800769e:	106d      	asrs	r5, r5, #1
 80076a0:	429d      	cmp	r5, r3
 80076a2:	bf38      	it	cc
 80076a4:	461d      	movcc	r5, r3
 80076a6:	0553      	lsls	r3, r2, #21
 80076a8:	d527      	bpl.n	80076fa <__ssputs_r+0x8e>
 80076aa:	4629      	mov	r1, r5
 80076ac:	f7fe fc24 	bl	8005ef8 <_malloc_r>
 80076b0:	4606      	mov	r6, r0
 80076b2:	b360      	cbz	r0, 800770e <__ssputs_r+0xa2>
 80076b4:	6921      	ldr	r1, [r4, #16]
 80076b6:	464a      	mov	r2, r9
 80076b8:	f000 fa18 	bl	8007aec <memcpy>
 80076bc:	89a3      	ldrh	r3, [r4, #12]
 80076be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80076c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076c6:	81a3      	strh	r3, [r4, #12]
 80076c8:	6126      	str	r6, [r4, #16]
 80076ca:	6165      	str	r5, [r4, #20]
 80076cc:	444e      	add	r6, r9
 80076ce:	eba5 0509 	sub.w	r5, r5, r9
 80076d2:	6026      	str	r6, [r4, #0]
 80076d4:	60a5      	str	r5, [r4, #8]
 80076d6:	463e      	mov	r6, r7
 80076d8:	42be      	cmp	r6, r7
 80076da:	d900      	bls.n	80076de <__ssputs_r+0x72>
 80076dc:	463e      	mov	r6, r7
 80076de:	6820      	ldr	r0, [r4, #0]
 80076e0:	4632      	mov	r2, r6
 80076e2:	4641      	mov	r1, r8
 80076e4:	f000 f9c6 	bl	8007a74 <memmove>
 80076e8:	68a3      	ldr	r3, [r4, #8]
 80076ea:	1b9b      	subs	r3, r3, r6
 80076ec:	60a3      	str	r3, [r4, #8]
 80076ee:	6823      	ldr	r3, [r4, #0]
 80076f0:	4433      	add	r3, r6
 80076f2:	6023      	str	r3, [r4, #0]
 80076f4:	2000      	movs	r0, #0
 80076f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076fa:	462a      	mov	r2, r5
 80076fc:	f000 fd89 	bl	8008212 <_realloc_r>
 8007700:	4606      	mov	r6, r0
 8007702:	2800      	cmp	r0, #0
 8007704:	d1e0      	bne.n	80076c8 <__ssputs_r+0x5c>
 8007706:	6921      	ldr	r1, [r4, #16]
 8007708:	4650      	mov	r0, sl
 800770a:	f7fe fb81 	bl	8005e10 <_free_r>
 800770e:	230c      	movs	r3, #12
 8007710:	f8ca 3000 	str.w	r3, [sl]
 8007714:	89a3      	ldrh	r3, [r4, #12]
 8007716:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800771a:	81a3      	strh	r3, [r4, #12]
 800771c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007720:	e7e9      	b.n	80076f6 <__ssputs_r+0x8a>
	...

08007724 <_svfiprintf_r>:
 8007724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007728:	4698      	mov	r8, r3
 800772a:	898b      	ldrh	r3, [r1, #12]
 800772c:	061b      	lsls	r3, r3, #24
 800772e:	b09d      	sub	sp, #116	@ 0x74
 8007730:	4607      	mov	r7, r0
 8007732:	460d      	mov	r5, r1
 8007734:	4614      	mov	r4, r2
 8007736:	d510      	bpl.n	800775a <_svfiprintf_r+0x36>
 8007738:	690b      	ldr	r3, [r1, #16]
 800773a:	b973      	cbnz	r3, 800775a <_svfiprintf_r+0x36>
 800773c:	2140      	movs	r1, #64	@ 0x40
 800773e:	f7fe fbdb 	bl	8005ef8 <_malloc_r>
 8007742:	6028      	str	r0, [r5, #0]
 8007744:	6128      	str	r0, [r5, #16]
 8007746:	b930      	cbnz	r0, 8007756 <_svfiprintf_r+0x32>
 8007748:	230c      	movs	r3, #12
 800774a:	603b      	str	r3, [r7, #0]
 800774c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007750:	b01d      	add	sp, #116	@ 0x74
 8007752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007756:	2340      	movs	r3, #64	@ 0x40
 8007758:	616b      	str	r3, [r5, #20]
 800775a:	2300      	movs	r3, #0
 800775c:	9309      	str	r3, [sp, #36]	@ 0x24
 800775e:	2320      	movs	r3, #32
 8007760:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007764:	f8cd 800c 	str.w	r8, [sp, #12]
 8007768:	2330      	movs	r3, #48	@ 0x30
 800776a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007908 <_svfiprintf_r+0x1e4>
 800776e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007772:	f04f 0901 	mov.w	r9, #1
 8007776:	4623      	mov	r3, r4
 8007778:	469a      	mov	sl, r3
 800777a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800777e:	b10a      	cbz	r2, 8007784 <_svfiprintf_r+0x60>
 8007780:	2a25      	cmp	r2, #37	@ 0x25
 8007782:	d1f9      	bne.n	8007778 <_svfiprintf_r+0x54>
 8007784:	ebba 0b04 	subs.w	fp, sl, r4
 8007788:	d00b      	beq.n	80077a2 <_svfiprintf_r+0x7e>
 800778a:	465b      	mov	r3, fp
 800778c:	4622      	mov	r2, r4
 800778e:	4629      	mov	r1, r5
 8007790:	4638      	mov	r0, r7
 8007792:	f7ff ff6b 	bl	800766c <__ssputs_r>
 8007796:	3001      	adds	r0, #1
 8007798:	f000 80a7 	beq.w	80078ea <_svfiprintf_r+0x1c6>
 800779c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800779e:	445a      	add	r2, fp
 80077a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80077a2:	f89a 3000 	ldrb.w	r3, [sl]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	f000 809f 	beq.w	80078ea <_svfiprintf_r+0x1c6>
 80077ac:	2300      	movs	r3, #0
 80077ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80077b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077b6:	f10a 0a01 	add.w	sl, sl, #1
 80077ba:	9304      	str	r3, [sp, #16]
 80077bc:	9307      	str	r3, [sp, #28]
 80077be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80077c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80077c4:	4654      	mov	r4, sl
 80077c6:	2205      	movs	r2, #5
 80077c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077cc:	484e      	ldr	r0, [pc, #312]	@ (8007908 <_svfiprintf_r+0x1e4>)
 80077ce:	f7f8 fcff 	bl	80001d0 <memchr>
 80077d2:	9a04      	ldr	r2, [sp, #16]
 80077d4:	b9d8      	cbnz	r0, 800780e <_svfiprintf_r+0xea>
 80077d6:	06d0      	lsls	r0, r2, #27
 80077d8:	bf44      	itt	mi
 80077da:	2320      	movmi	r3, #32
 80077dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077e0:	0711      	lsls	r1, r2, #28
 80077e2:	bf44      	itt	mi
 80077e4:	232b      	movmi	r3, #43	@ 0x2b
 80077e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077ea:	f89a 3000 	ldrb.w	r3, [sl]
 80077ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80077f0:	d015      	beq.n	800781e <_svfiprintf_r+0xfa>
 80077f2:	9a07      	ldr	r2, [sp, #28]
 80077f4:	4654      	mov	r4, sl
 80077f6:	2000      	movs	r0, #0
 80077f8:	f04f 0c0a 	mov.w	ip, #10
 80077fc:	4621      	mov	r1, r4
 80077fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007802:	3b30      	subs	r3, #48	@ 0x30
 8007804:	2b09      	cmp	r3, #9
 8007806:	d94b      	bls.n	80078a0 <_svfiprintf_r+0x17c>
 8007808:	b1b0      	cbz	r0, 8007838 <_svfiprintf_r+0x114>
 800780a:	9207      	str	r2, [sp, #28]
 800780c:	e014      	b.n	8007838 <_svfiprintf_r+0x114>
 800780e:	eba0 0308 	sub.w	r3, r0, r8
 8007812:	fa09 f303 	lsl.w	r3, r9, r3
 8007816:	4313      	orrs	r3, r2
 8007818:	9304      	str	r3, [sp, #16]
 800781a:	46a2      	mov	sl, r4
 800781c:	e7d2      	b.n	80077c4 <_svfiprintf_r+0xa0>
 800781e:	9b03      	ldr	r3, [sp, #12]
 8007820:	1d19      	adds	r1, r3, #4
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	9103      	str	r1, [sp, #12]
 8007826:	2b00      	cmp	r3, #0
 8007828:	bfbb      	ittet	lt
 800782a:	425b      	neglt	r3, r3
 800782c:	f042 0202 	orrlt.w	r2, r2, #2
 8007830:	9307      	strge	r3, [sp, #28]
 8007832:	9307      	strlt	r3, [sp, #28]
 8007834:	bfb8      	it	lt
 8007836:	9204      	strlt	r2, [sp, #16]
 8007838:	7823      	ldrb	r3, [r4, #0]
 800783a:	2b2e      	cmp	r3, #46	@ 0x2e
 800783c:	d10a      	bne.n	8007854 <_svfiprintf_r+0x130>
 800783e:	7863      	ldrb	r3, [r4, #1]
 8007840:	2b2a      	cmp	r3, #42	@ 0x2a
 8007842:	d132      	bne.n	80078aa <_svfiprintf_r+0x186>
 8007844:	9b03      	ldr	r3, [sp, #12]
 8007846:	1d1a      	adds	r2, r3, #4
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	9203      	str	r2, [sp, #12]
 800784c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007850:	3402      	adds	r4, #2
 8007852:	9305      	str	r3, [sp, #20]
 8007854:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007918 <_svfiprintf_r+0x1f4>
 8007858:	7821      	ldrb	r1, [r4, #0]
 800785a:	2203      	movs	r2, #3
 800785c:	4650      	mov	r0, sl
 800785e:	f7f8 fcb7 	bl	80001d0 <memchr>
 8007862:	b138      	cbz	r0, 8007874 <_svfiprintf_r+0x150>
 8007864:	9b04      	ldr	r3, [sp, #16]
 8007866:	eba0 000a 	sub.w	r0, r0, sl
 800786a:	2240      	movs	r2, #64	@ 0x40
 800786c:	4082      	lsls	r2, r0
 800786e:	4313      	orrs	r3, r2
 8007870:	3401      	adds	r4, #1
 8007872:	9304      	str	r3, [sp, #16]
 8007874:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007878:	4824      	ldr	r0, [pc, #144]	@ (800790c <_svfiprintf_r+0x1e8>)
 800787a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800787e:	2206      	movs	r2, #6
 8007880:	f7f8 fca6 	bl	80001d0 <memchr>
 8007884:	2800      	cmp	r0, #0
 8007886:	d036      	beq.n	80078f6 <_svfiprintf_r+0x1d2>
 8007888:	4b21      	ldr	r3, [pc, #132]	@ (8007910 <_svfiprintf_r+0x1ec>)
 800788a:	bb1b      	cbnz	r3, 80078d4 <_svfiprintf_r+0x1b0>
 800788c:	9b03      	ldr	r3, [sp, #12]
 800788e:	3307      	adds	r3, #7
 8007890:	f023 0307 	bic.w	r3, r3, #7
 8007894:	3308      	adds	r3, #8
 8007896:	9303      	str	r3, [sp, #12]
 8007898:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800789a:	4433      	add	r3, r6
 800789c:	9309      	str	r3, [sp, #36]	@ 0x24
 800789e:	e76a      	b.n	8007776 <_svfiprintf_r+0x52>
 80078a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80078a4:	460c      	mov	r4, r1
 80078a6:	2001      	movs	r0, #1
 80078a8:	e7a8      	b.n	80077fc <_svfiprintf_r+0xd8>
 80078aa:	2300      	movs	r3, #0
 80078ac:	3401      	adds	r4, #1
 80078ae:	9305      	str	r3, [sp, #20]
 80078b0:	4619      	mov	r1, r3
 80078b2:	f04f 0c0a 	mov.w	ip, #10
 80078b6:	4620      	mov	r0, r4
 80078b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078bc:	3a30      	subs	r2, #48	@ 0x30
 80078be:	2a09      	cmp	r2, #9
 80078c0:	d903      	bls.n	80078ca <_svfiprintf_r+0x1a6>
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d0c6      	beq.n	8007854 <_svfiprintf_r+0x130>
 80078c6:	9105      	str	r1, [sp, #20]
 80078c8:	e7c4      	b.n	8007854 <_svfiprintf_r+0x130>
 80078ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80078ce:	4604      	mov	r4, r0
 80078d0:	2301      	movs	r3, #1
 80078d2:	e7f0      	b.n	80078b6 <_svfiprintf_r+0x192>
 80078d4:	ab03      	add	r3, sp, #12
 80078d6:	9300      	str	r3, [sp, #0]
 80078d8:	462a      	mov	r2, r5
 80078da:	4b0e      	ldr	r3, [pc, #56]	@ (8007914 <_svfiprintf_r+0x1f0>)
 80078dc:	a904      	add	r1, sp, #16
 80078de:	4638      	mov	r0, r7
 80078e0:	f7fc fccc 	bl	800427c <_printf_float>
 80078e4:	1c42      	adds	r2, r0, #1
 80078e6:	4606      	mov	r6, r0
 80078e8:	d1d6      	bne.n	8007898 <_svfiprintf_r+0x174>
 80078ea:	89ab      	ldrh	r3, [r5, #12]
 80078ec:	065b      	lsls	r3, r3, #25
 80078ee:	f53f af2d 	bmi.w	800774c <_svfiprintf_r+0x28>
 80078f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078f4:	e72c      	b.n	8007750 <_svfiprintf_r+0x2c>
 80078f6:	ab03      	add	r3, sp, #12
 80078f8:	9300      	str	r3, [sp, #0]
 80078fa:	462a      	mov	r2, r5
 80078fc:	4b05      	ldr	r3, [pc, #20]	@ (8007914 <_svfiprintf_r+0x1f0>)
 80078fe:	a904      	add	r1, sp, #16
 8007900:	4638      	mov	r0, r7
 8007902:	f7fc ff53 	bl	80047ac <_printf_i>
 8007906:	e7ed      	b.n	80078e4 <_svfiprintf_r+0x1c0>
 8007908:	08008951 	.word	0x08008951
 800790c:	0800895b 	.word	0x0800895b
 8007910:	0800427d 	.word	0x0800427d
 8007914:	0800766d 	.word	0x0800766d
 8007918:	08008957 	.word	0x08008957

0800791c <__sflush_r>:
 800791c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007924:	0716      	lsls	r6, r2, #28
 8007926:	4605      	mov	r5, r0
 8007928:	460c      	mov	r4, r1
 800792a:	d454      	bmi.n	80079d6 <__sflush_r+0xba>
 800792c:	684b      	ldr	r3, [r1, #4]
 800792e:	2b00      	cmp	r3, #0
 8007930:	dc02      	bgt.n	8007938 <__sflush_r+0x1c>
 8007932:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007934:	2b00      	cmp	r3, #0
 8007936:	dd48      	ble.n	80079ca <__sflush_r+0xae>
 8007938:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800793a:	2e00      	cmp	r6, #0
 800793c:	d045      	beq.n	80079ca <__sflush_r+0xae>
 800793e:	2300      	movs	r3, #0
 8007940:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007944:	682f      	ldr	r7, [r5, #0]
 8007946:	6a21      	ldr	r1, [r4, #32]
 8007948:	602b      	str	r3, [r5, #0]
 800794a:	d030      	beq.n	80079ae <__sflush_r+0x92>
 800794c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800794e:	89a3      	ldrh	r3, [r4, #12]
 8007950:	0759      	lsls	r1, r3, #29
 8007952:	d505      	bpl.n	8007960 <__sflush_r+0x44>
 8007954:	6863      	ldr	r3, [r4, #4]
 8007956:	1ad2      	subs	r2, r2, r3
 8007958:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800795a:	b10b      	cbz	r3, 8007960 <__sflush_r+0x44>
 800795c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800795e:	1ad2      	subs	r2, r2, r3
 8007960:	2300      	movs	r3, #0
 8007962:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007964:	6a21      	ldr	r1, [r4, #32]
 8007966:	4628      	mov	r0, r5
 8007968:	47b0      	blx	r6
 800796a:	1c43      	adds	r3, r0, #1
 800796c:	89a3      	ldrh	r3, [r4, #12]
 800796e:	d106      	bne.n	800797e <__sflush_r+0x62>
 8007970:	6829      	ldr	r1, [r5, #0]
 8007972:	291d      	cmp	r1, #29
 8007974:	d82b      	bhi.n	80079ce <__sflush_r+0xb2>
 8007976:	4a2a      	ldr	r2, [pc, #168]	@ (8007a20 <__sflush_r+0x104>)
 8007978:	40ca      	lsrs	r2, r1
 800797a:	07d6      	lsls	r6, r2, #31
 800797c:	d527      	bpl.n	80079ce <__sflush_r+0xb2>
 800797e:	2200      	movs	r2, #0
 8007980:	6062      	str	r2, [r4, #4]
 8007982:	04d9      	lsls	r1, r3, #19
 8007984:	6922      	ldr	r2, [r4, #16]
 8007986:	6022      	str	r2, [r4, #0]
 8007988:	d504      	bpl.n	8007994 <__sflush_r+0x78>
 800798a:	1c42      	adds	r2, r0, #1
 800798c:	d101      	bne.n	8007992 <__sflush_r+0x76>
 800798e:	682b      	ldr	r3, [r5, #0]
 8007990:	b903      	cbnz	r3, 8007994 <__sflush_r+0x78>
 8007992:	6560      	str	r0, [r4, #84]	@ 0x54
 8007994:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007996:	602f      	str	r7, [r5, #0]
 8007998:	b1b9      	cbz	r1, 80079ca <__sflush_r+0xae>
 800799a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800799e:	4299      	cmp	r1, r3
 80079a0:	d002      	beq.n	80079a8 <__sflush_r+0x8c>
 80079a2:	4628      	mov	r0, r5
 80079a4:	f7fe fa34 	bl	8005e10 <_free_r>
 80079a8:	2300      	movs	r3, #0
 80079aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80079ac:	e00d      	b.n	80079ca <__sflush_r+0xae>
 80079ae:	2301      	movs	r3, #1
 80079b0:	4628      	mov	r0, r5
 80079b2:	47b0      	blx	r6
 80079b4:	4602      	mov	r2, r0
 80079b6:	1c50      	adds	r0, r2, #1
 80079b8:	d1c9      	bne.n	800794e <__sflush_r+0x32>
 80079ba:	682b      	ldr	r3, [r5, #0]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d0c6      	beq.n	800794e <__sflush_r+0x32>
 80079c0:	2b1d      	cmp	r3, #29
 80079c2:	d001      	beq.n	80079c8 <__sflush_r+0xac>
 80079c4:	2b16      	cmp	r3, #22
 80079c6:	d11e      	bne.n	8007a06 <__sflush_r+0xea>
 80079c8:	602f      	str	r7, [r5, #0]
 80079ca:	2000      	movs	r0, #0
 80079cc:	e022      	b.n	8007a14 <__sflush_r+0xf8>
 80079ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079d2:	b21b      	sxth	r3, r3
 80079d4:	e01b      	b.n	8007a0e <__sflush_r+0xf2>
 80079d6:	690f      	ldr	r7, [r1, #16]
 80079d8:	2f00      	cmp	r7, #0
 80079da:	d0f6      	beq.n	80079ca <__sflush_r+0xae>
 80079dc:	0793      	lsls	r3, r2, #30
 80079de:	680e      	ldr	r6, [r1, #0]
 80079e0:	bf08      	it	eq
 80079e2:	694b      	ldreq	r3, [r1, #20]
 80079e4:	600f      	str	r7, [r1, #0]
 80079e6:	bf18      	it	ne
 80079e8:	2300      	movne	r3, #0
 80079ea:	eba6 0807 	sub.w	r8, r6, r7
 80079ee:	608b      	str	r3, [r1, #8]
 80079f0:	f1b8 0f00 	cmp.w	r8, #0
 80079f4:	dde9      	ble.n	80079ca <__sflush_r+0xae>
 80079f6:	6a21      	ldr	r1, [r4, #32]
 80079f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80079fa:	4643      	mov	r3, r8
 80079fc:	463a      	mov	r2, r7
 80079fe:	4628      	mov	r0, r5
 8007a00:	47b0      	blx	r6
 8007a02:	2800      	cmp	r0, #0
 8007a04:	dc08      	bgt.n	8007a18 <__sflush_r+0xfc>
 8007a06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a0e:	81a3      	strh	r3, [r4, #12]
 8007a10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a18:	4407      	add	r7, r0
 8007a1a:	eba8 0800 	sub.w	r8, r8, r0
 8007a1e:	e7e7      	b.n	80079f0 <__sflush_r+0xd4>
 8007a20:	20400001 	.word	0x20400001

08007a24 <_fflush_r>:
 8007a24:	b538      	push	{r3, r4, r5, lr}
 8007a26:	690b      	ldr	r3, [r1, #16]
 8007a28:	4605      	mov	r5, r0
 8007a2a:	460c      	mov	r4, r1
 8007a2c:	b913      	cbnz	r3, 8007a34 <_fflush_r+0x10>
 8007a2e:	2500      	movs	r5, #0
 8007a30:	4628      	mov	r0, r5
 8007a32:	bd38      	pop	{r3, r4, r5, pc}
 8007a34:	b118      	cbz	r0, 8007a3e <_fflush_r+0x1a>
 8007a36:	6a03      	ldr	r3, [r0, #32]
 8007a38:	b90b      	cbnz	r3, 8007a3e <_fflush_r+0x1a>
 8007a3a:	f7fd fa6f 	bl	8004f1c <__sinit>
 8007a3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d0f3      	beq.n	8007a2e <_fflush_r+0xa>
 8007a46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007a48:	07d0      	lsls	r0, r2, #31
 8007a4a:	d404      	bmi.n	8007a56 <_fflush_r+0x32>
 8007a4c:	0599      	lsls	r1, r3, #22
 8007a4e:	d402      	bmi.n	8007a56 <_fflush_r+0x32>
 8007a50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a52:	f7fd fb7c 	bl	800514e <__retarget_lock_acquire_recursive>
 8007a56:	4628      	mov	r0, r5
 8007a58:	4621      	mov	r1, r4
 8007a5a:	f7ff ff5f 	bl	800791c <__sflush_r>
 8007a5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a60:	07da      	lsls	r2, r3, #31
 8007a62:	4605      	mov	r5, r0
 8007a64:	d4e4      	bmi.n	8007a30 <_fflush_r+0xc>
 8007a66:	89a3      	ldrh	r3, [r4, #12]
 8007a68:	059b      	lsls	r3, r3, #22
 8007a6a:	d4e1      	bmi.n	8007a30 <_fflush_r+0xc>
 8007a6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a6e:	f7fd fb6f 	bl	8005150 <__retarget_lock_release_recursive>
 8007a72:	e7dd      	b.n	8007a30 <_fflush_r+0xc>

08007a74 <memmove>:
 8007a74:	4288      	cmp	r0, r1
 8007a76:	b510      	push	{r4, lr}
 8007a78:	eb01 0402 	add.w	r4, r1, r2
 8007a7c:	d902      	bls.n	8007a84 <memmove+0x10>
 8007a7e:	4284      	cmp	r4, r0
 8007a80:	4623      	mov	r3, r4
 8007a82:	d807      	bhi.n	8007a94 <memmove+0x20>
 8007a84:	1e43      	subs	r3, r0, #1
 8007a86:	42a1      	cmp	r1, r4
 8007a88:	d008      	beq.n	8007a9c <memmove+0x28>
 8007a8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a92:	e7f8      	b.n	8007a86 <memmove+0x12>
 8007a94:	4402      	add	r2, r0
 8007a96:	4601      	mov	r1, r0
 8007a98:	428a      	cmp	r2, r1
 8007a9a:	d100      	bne.n	8007a9e <memmove+0x2a>
 8007a9c:	bd10      	pop	{r4, pc}
 8007a9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007aa2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007aa6:	e7f7      	b.n	8007a98 <memmove+0x24>

08007aa8 <strncmp>:
 8007aa8:	b510      	push	{r4, lr}
 8007aaa:	b16a      	cbz	r2, 8007ac8 <strncmp+0x20>
 8007aac:	3901      	subs	r1, #1
 8007aae:	1884      	adds	r4, r0, r2
 8007ab0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ab4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d103      	bne.n	8007ac4 <strncmp+0x1c>
 8007abc:	42a0      	cmp	r0, r4
 8007abe:	d001      	beq.n	8007ac4 <strncmp+0x1c>
 8007ac0:	2a00      	cmp	r2, #0
 8007ac2:	d1f5      	bne.n	8007ab0 <strncmp+0x8>
 8007ac4:	1ad0      	subs	r0, r2, r3
 8007ac6:	bd10      	pop	{r4, pc}
 8007ac8:	4610      	mov	r0, r2
 8007aca:	e7fc      	b.n	8007ac6 <strncmp+0x1e>

08007acc <_sbrk_r>:
 8007acc:	b538      	push	{r3, r4, r5, lr}
 8007ace:	4d06      	ldr	r5, [pc, #24]	@ (8007ae8 <_sbrk_r+0x1c>)
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	4604      	mov	r4, r0
 8007ad4:	4608      	mov	r0, r1
 8007ad6:	602b      	str	r3, [r5, #0]
 8007ad8:	f7f9 ffb0 	bl	8001a3c <_sbrk>
 8007adc:	1c43      	adds	r3, r0, #1
 8007ade:	d102      	bne.n	8007ae6 <_sbrk_r+0x1a>
 8007ae0:	682b      	ldr	r3, [r5, #0]
 8007ae2:	b103      	cbz	r3, 8007ae6 <_sbrk_r+0x1a>
 8007ae4:	6023      	str	r3, [r4, #0]
 8007ae6:	bd38      	pop	{r3, r4, r5, pc}
 8007ae8:	20000450 	.word	0x20000450

08007aec <memcpy>:
 8007aec:	440a      	add	r2, r1
 8007aee:	4291      	cmp	r1, r2
 8007af0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007af4:	d100      	bne.n	8007af8 <memcpy+0xc>
 8007af6:	4770      	bx	lr
 8007af8:	b510      	push	{r4, lr}
 8007afa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007afe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b02:	4291      	cmp	r1, r2
 8007b04:	d1f9      	bne.n	8007afa <memcpy+0xe>
 8007b06:	bd10      	pop	{r4, pc}

08007b08 <nan>:
 8007b08:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007b10 <nan+0x8>
 8007b0c:	4770      	bx	lr
 8007b0e:	bf00      	nop
 8007b10:	00000000 	.word	0x00000000
 8007b14:	7ff80000 	.word	0x7ff80000

08007b18 <__assert_func>:
 8007b18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b1a:	4614      	mov	r4, r2
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	4b09      	ldr	r3, [pc, #36]	@ (8007b44 <__assert_func+0x2c>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4605      	mov	r5, r0
 8007b24:	68d8      	ldr	r0, [r3, #12]
 8007b26:	b14c      	cbz	r4, 8007b3c <__assert_func+0x24>
 8007b28:	4b07      	ldr	r3, [pc, #28]	@ (8007b48 <__assert_func+0x30>)
 8007b2a:	9100      	str	r1, [sp, #0]
 8007b2c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b30:	4906      	ldr	r1, [pc, #24]	@ (8007b4c <__assert_func+0x34>)
 8007b32:	462b      	mov	r3, r5
 8007b34:	f000 fba8 	bl	8008288 <fiprintf>
 8007b38:	f000 fbb8 	bl	80082ac <abort>
 8007b3c:	4b04      	ldr	r3, [pc, #16]	@ (8007b50 <__assert_func+0x38>)
 8007b3e:	461c      	mov	r4, r3
 8007b40:	e7f3      	b.n	8007b2a <__assert_func+0x12>
 8007b42:	bf00      	nop
 8007b44:	20000018 	.word	0x20000018
 8007b48:	0800896a 	.word	0x0800896a
 8007b4c:	08008977 	.word	0x08008977
 8007b50:	080089a5 	.word	0x080089a5

08007b54 <_calloc_r>:
 8007b54:	b570      	push	{r4, r5, r6, lr}
 8007b56:	fba1 5402 	umull	r5, r4, r1, r2
 8007b5a:	b934      	cbnz	r4, 8007b6a <_calloc_r+0x16>
 8007b5c:	4629      	mov	r1, r5
 8007b5e:	f7fe f9cb 	bl	8005ef8 <_malloc_r>
 8007b62:	4606      	mov	r6, r0
 8007b64:	b928      	cbnz	r0, 8007b72 <_calloc_r+0x1e>
 8007b66:	4630      	mov	r0, r6
 8007b68:	bd70      	pop	{r4, r5, r6, pc}
 8007b6a:	220c      	movs	r2, #12
 8007b6c:	6002      	str	r2, [r0, #0]
 8007b6e:	2600      	movs	r6, #0
 8007b70:	e7f9      	b.n	8007b66 <_calloc_r+0x12>
 8007b72:	462a      	mov	r2, r5
 8007b74:	4621      	mov	r1, r4
 8007b76:	f7fd fa6c 	bl	8005052 <memset>
 8007b7a:	e7f4      	b.n	8007b66 <_calloc_r+0x12>

08007b7c <rshift>:
 8007b7c:	6903      	ldr	r3, [r0, #16]
 8007b7e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007b82:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007b86:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007b8a:	f100 0414 	add.w	r4, r0, #20
 8007b8e:	dd45      	ble.n	8007c1c <rshift+0xa0>
 8007b90:	f011 011f 	ands.w	r1, r1, #31
 8007b94:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007b98:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007b9c:	d10c      	bne.n	8007bb8 <rshift+0x3c>
 8007b9e:	f100 0710 	add.w	r7, r0, #16
 8007ba2:	4629      	mov	r1, r5
 8007ba4:	42b1      	cmp	r1, r6
 8007ba6:	d334      	bcc.n	8007c12 <rshift+0x96>
 8007ba8:	1a9b      	subs	r3, r3, r2
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	1eea      	subs	r2, r5, #3
 8007bae:	4296      	cmp	r6, r2
 8007bb0:	bf38      	it	cc
 8007bb2:	2300      	movcc	r3, #0
 8007bb4:	4423      	add	r3, r4
 8007bb6:	e015      	b.n	8007be4 <rshift+0x68>
 8007bb8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007bbc:	f1c1 0820 	rsb	r8, r1, #32
 8007bc0:	40cf      	lsrs	r7, r1
 8007bc2:	f105 0e04 	add.w	lr, r5, #4
 8007bc6:	46a1      	mov	r9, r4
 8007bc8:	4576      	cmp	r6, lr
 8007bca:	46f4      	mov	ip, lr
 8007bcc:	d815      	bhi.n	8007bfa <rshift+0x7e>
 8007bce:	1a9a      	subs	r2, r3, r2
 8007bd0:	0092      	lsls	r2, r2, #2
 8007bd2:	3a04      	subs	r2, #4
 8007bd4:	3501      	adds	r5, #1
 8007bd6:	42ae      	cmp	r6, r5
 8007bd8:	bf38      	it	cc
 8007bda:	2200      	movcc	r2, #0
 8007bdc:	18a3      	adds	r3, r4, r2
 8007bde:	50a7      	str	r7, [r4, r2]
 8007be0:	b107      	cbz	r7, 8007be4 <rshift+0x68>
 8007be2:	3304      	adds	r3, #4
 8007be4:	1b1a      	subs	r2, r3, r4
 8007be6:	42a3      	cmp	r3, r4
 8007be8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007bec:	bf08      	it	eq
 8007bee:	2300      	moveq	r3, #0
 8007bf0:	6102      	str	r2, [r0, #16]
 8007bf2:	bf08      	it	eq
 8007bf4:	6143      	streq	r3, [r0, #20]
 8007bf6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007bfa:	f8dc c000 	ldr.w	ip, [ip]
 8007bfe:	fa0c fc08 	lsl.w	ip, ip, r8
 8007c02:	ea4c 0707 	orr.w	r7, ip, r7
 8007c06:	f849 7b04 	str.w	r7, [r9], #4
 8007c0a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007c0e:	40cf      	lsrs	r7, r1
 8007c10:	e7da      	b.n	8007bc8 <rshift+0x4c>
 8007c12:	f851 cb04 	ldr.w	ip, [r1], #4
 8007c16:	f847 cf04 	str.w	ip, [r7, #4]!
 8007c1a:	e7c3      	b.n	8007ba4 <rshift+0x28>
 8007c1c:	4623      	mov	r3, r4
 8007c1e:	e7e1      	b.n	8007be4 <rshift+0x68>

08007c20 <__hexdig_fun>:
 8007c20:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007c24:	2b09      	cmp	r3, #9
 8007c26:	d802      	bhi.n	8007c2e <__hexdig_fun+0xe>
 8007c28:	3820      	subs	r0, #32
 8007c2a:	b2c0      	uxtb	r0, r0
 8007c2c:	4770      	bx	lr
 8007c2e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007c32:	2b05      	cmp	r3, #5
 8007c34:	d801      	bhi.n	8007c3a <__hexdig_fun+0x1a>
 8007c36:	3847      	subs	r0, #71	@ 0x47
 8007c38:	e7f7      	b.n	8007c2a <__hexdig_fun+0xa>
 8007c3a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007c3e:	2b05      	cmp	r3, #5
 8007c40:	d801      	bhi.n	8007c46 <__hexdig_fun+0x26>
 8007c42:	3827      	subs	r0, #39	@ 0x27
 8007c44:	e7f1      	b.n	8007c2a <__hexdig_fun+0xa>
 8007c46:	2000      	movs	r0, #0
 8007c48:	4770      	bx	lr
	...

08007c4c <__gethex>:
 8007c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c50:	b085      	sub	sp, #20
 8007c52:	468a      	mov	sl, r1
 8007c54:	9302      	str	r3, [sp, #8]
 8007c56:	680b      	ldr	r3, [r1, #0]
 8007c58:	9001      	str	r0, [sp, #4]
 8007c5a:	4690      	mov	r8, r2
 8007c5c:	1c9c      	adds	r4, r3, #2
 8007c5e:	46a1      	mov	r9, r4
 8007c60:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007c64:	2830      	cmp	r0, #48	@ 0x30
 8007c66:	d0fa      	beq.n	8007c5e <__gethex+0x12>
 8007c68:	eba9 0303 	sub.w	r3, r9, r3
 8007c6c:	f1a3 0b02 	sub.w	fp, r3, #2
 8007c70:	f7ff ffd6 	bl	8007c20 <__hexdig_fun>
 8007c74:	4605      	mov	r5, r0
 8007c76:	2800      	cmp	r0, #0
 8007c78:	d168      	bne.n	8007d4c <__gethex+0x100>
 8007c7a:	49a0      	ldr	r1, [pc, #640]	@ (8007efc <__gethex+0x2b0>)
 8007c7c:	2201      	movs	r2, #1
 8007c7e:	4648      	mov	r0, r9
 8007c80:	f7ff ff12 	bl	8007aa8 <strncmp>
 8007c84:	4607      	mov	r7, r0
 8007c86:	2800      	cmp	r0, #0
 8007c88:	d167      	bne.n	8007d5a <__gethex+0x10e>
 8007c8a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007c8e:	4626      	mov	r6, r4
 8007c90:	f7ff ffc6 	bl	8007c20 <__hexdig_fun>
 8007c94:	2800      	cmp	r0, #0
 8007c96:	d062      	beq.n	8007d5e <__gethex+0x112>
 8007c98:	4623      	mov	r3, r4
 8007c9a:	7818      	ldrb	r0, [r3, #0]
 8007c9c:	2830      	cmp	r0, #48	@ 0x30
 8007c9e:	4699      	mov	r9, r3
 8007ca0:	f103 0301 	add.w	r3, r3, #1
 8007ca4:	d0f9      	beq.n	8007c9a <__gethex+0x4e>
 8007ca6:	f7ff ffbb 	bl	8007c20 <__hexdig_fun>
 8007caa:	fab0 f580 	clz	r5, r0
 8007cae:	096d      	lsrs	r5, r5, #5
 8007cb0:	f04f 0b01 	mov.w	fp, #1
 8007cb4:	464a      	mov	r2, r9
 8007cb6:	4616      	mov	r6, r2
 8007cb8:	3201      	adds	r2, #1
 8007cba:	7830      	ldrb	r0, [r6, #0]
 8007cbc:	f7ff ffb0 	bl	8007c20 <__hexdig_fun>
 8007cc0:	2800      	cmp	r0, #0
 8007cc2:	d1f8      	bne.n	8007cb6 <__gethex+0x6a>
 8007cc4:	498d      	ldr	r1, [pc, #564]	@ (8007efc <__gethex+0x2b0>)
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	4630      	mov	r0, r6
 8007cca:	f7ff feed 	bl	8007aa8 <strncmp>
 8007cce:	2800      	cmp	r0, #0
 8007cd0:	d13f      	bne.n	8007d52 <__gethex+0x106>
 8007cd2:	b944      	cbnz	r4, 8007ce6 <__gethex+0x9a>
 8007cd4:	1c74      	adds	r4, r6, #1
 8007cd6:	4622      	mov	r2, r4
 8007cd8:	4616      	mov	r6, r2
 8007cda:	3201      	adds	r2, #1
 8007cdc:	7830      	ldrb	r0, [r6, #0]
 8007cde:	f7ff ff9f 	bl	8007c20 <__hexdig_fun>
 8007ce2:	2800      	cmp	r0, #0
 8007ce4:	d1f8      	bne.n	8007cd8 <__gethex+0x8c>
 8007ce6:	1ba4      	subs	r4, r4, r6
 8007ce8:	00a7      	lsls	r7, r4, #2
 8007cea:	7833      	ldrb	r3, [r6, #0]
 8007cec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007cf0:	2b50      	cmp	r3, #80	@ 0x50
 8007cf2:	d13e      	bne.n	8007d72 <__gethex+0x126>
 8007cf4:	7873      	ldrb	r3, [r6, #1]
 8007cf6:	2b2b      	cmp	r3, #43	@ 0x2b
 8007cf8:	d033      	beq.n	8007d62 <__gethex+0x116>
 8007cfa:	2b2d      	cmp	r3, #45	@ 0x2d
 8007cfc:	d034      	beq.n	8007d68 <__gethex+0x11c>
 8007cfe:	1c71      	adds	r1, r6, #1
 8007d00:	2400      	movs	r4, #0
 8007d02:	7808      	ldrb	r0, [r1, #0]
 8007d04:	f7ff ff8c 	bl	8007c20 <__hexdig_fun>
 8007d08:	1e43      	subs	r3, r0, #1
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	2b18      	cmp	r3, #24
 8007d0e:	d830      	bhi.n	8007d72 <__gethex+0x126>
 8007d10:	f1a0 0210 	sub.w	r2, r0, #16
 8007d14:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007d18:	f7ff ff82 	bl	8007c20 <__hexdig_fun>
 8007d1c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8007d20:	fa5f fc8c 	uxtb.w	ip, ip
 8007d24:	f1bc 0f18 	cmp.w	ip, #24
 8007d28:	f04f 030a 	mov.w	r3, #10
 8007d2c:	d91e      	bls.n	8007d6c <__gethex+0x120>
 8007d2e:	b104      	cbz	r4, 8007d32 <__gethex+0xe6>
 8007d30:	4252      	negs	r2, r2
 8007d32:	4417      	add	r7, r2
 8007d34:	f8ca 1000 	str.w	r1, [sl]
 8007d38:	b1ed      	cbz	r5, 8007d76 <__gethex+0x12a>
 8007d3a:	f1bb 0f00 	cmp.w	fp, #0
 8007d3e:	bf0c      	ite	eq
 8007d40:	2506      	moveq	r5, #6
 8007d42:	2500      	movne	r5, #0
 8007d44:	4628      	mov	r0, r5
 8007d46:	b005      	add	sp, #20
 8007d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d4c:	2500      	movs	r5, #0
 8007d4e:	462c      	mov	r4, r5
 8007d50:	e7b0      	b.n	8007cb4 <__gethex+0x68>
 8007d52:	2c00      	cmp	r4, #0
 8007d54:	d1c7      	bne.n	8007ce6 <__gethex+0x9a>
 8007d56:	4627      	mov	r7, r4
 8007d58:	e7c7      	b.n	8007cea <__gethex+0x9e>
 8007d5a:	464e      	mov	r6, r9
 8007d5c:	462f      	mov	r7, r5
 8007d5e:	2501      	movs	r5, #1
 8007d60:	e7c3      	b.n	8007cea <__gethex+0x9e>
 8007d62:	2400      	movs	r4, #0
 8007d64:	1cb1      	adds	r1, r6, #2
 8007d66:	e7cc      	b.n	8007d02 <__gethex+0xb6>
 8007d68:	2401      	movs	r4, #1
 8007d6a:	e7fb      	b.n	8007d64 <__gethex+0x118>
 8007d6c:	fb03 0002 	mla	r0, r3, r2, r0
 8007d70:	e7ce      	b.n	8007d10 <__gethex+0xc4>
 8007d72:	4631      	mov	r1, r6
 8007d74:	e7de      	b.n	8007d34 <__gethex+0xe8>
 8007d76:	eba6 0309 	sub.w	r3, r6, r9
 8007d7a:	3b01      	subs	r3, #1
 8007d7c:	4629      	mov	r1, r5
 8007d7e:	2b07      	cmp	r3, #7
 8007d80:	dc0a      	bgt.n	8007d98 <__gethex+0x14c>
 8007d82:	9801      	ldr	r0, [sp, #4]
 8007d84:	f7fe f944 	bl	8006010 <_Balloc>
 8007d88:	4604      	mov	r4, r0
 8007d8a:	b940      	cbnz	r0, 8007d9e <__gethex+0x152>
 8007d8c:	4b5c      	ldr	r3, [pc, #368]	@ (8007f00 <__gethex+0x2b4>)
 8007d8e:	4602      	mov	r2, r0
 8007d90:	21e4      	movs	r1, #228	@ 0xe4
 8007d92:	485c      	ldr	r0, [pc, #368]	@ (8007f04 <__gethex+0x2b8>)
 8007d94:	f7ff fec0 	bl	8007b18 <__assert_func>
 8007d98:	3101      	adds	r1, #1
 8007d9a:	105b      	asrs	r3, r3, #1
 8007d9c:	e7ef      	b.n	8007d7e <__gethex+0x132>
 8007d9e:	f100 0a14 	add.w	sl, r0, #20
 8007da2:	2300      	movs	r3, #0
 8007da4:	4655      	mov	r5, sl
 8007da6:	469b      	mov	fp, r3
 8007da8:	45b1      	cmp	r9, r6
 8007daa:	d337      	bcc.n	8007e1c <__gethex+0x1d0>
 8007dac:	f845 bb04 	str.w	fp, [r5], #4
 8007db0:	eba5 050a 	sub.w	r5, r5, sl
 8007db4:	10ad      	asrs	r5, r5, #2
 8007db6:	6125      	str	r5, [r4, #16]
 8007db8:	4658      	mov	r0, fp
 8007dba:	f7fe fa1b 	bl	80061f4 <__hi0bits>
 8007dbe:	016d      	lsls	r5, r5, #5
 8007dc0:	f8d8 6000 	ldr.w	r6, [r8]
 8007dc4:	1a2d      	subs	r5, r5, r0
 8007dc6:	42b5      	cmp	r5, r6
 8007dc8:	dd54      	ble.n	8007e74 <__gethex+0x228>
 8007dca:	1bad      	subs	r5, r5, r6
 8007dcc:	4629      	mov	r1, r5
 8007dce:	4620      	mov	r0, r4
 8007dd0:	f7fe fda7 	bl	8006922 <__any_on>
 8007dd4:	4681      	mov	r9, r0
 8007dd6:	b178      	cbz	r0, 8007df8 <__gethex+0x1ac>
 8007dd8:	1e6b      	subs	r3, r5, #1
 8007dda:	1159      	asrs	r1, r3, #5
 8007ddc:	f003 021f 	and.w	r2, r3, #31
 8007de0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007de4:	f04f 0901 	mov.w	r9, #1
 8007de8:	fa09 f202 	lsl.w	r2, r9, r2
 8007dec:	420a      	tst	r2, r1
 8007dee:	d003      	beq.n	8007df8 <__gethex+0x1ac>
 8007df0:	454b      	cmp	r3, r9
 8007df2:	dc36      	bgt.n	8007e62 <__gethex+0x216>
 8007df4:	f04f 0902 	mov.w	r9, #2
 8007df8:	4629      	mov	r1, r5
 8007dfa:	4620      	mov	r0, r4
 8007dfc:	f7ff febe 	bl	8007b7c <rshift>
 8007e00:	442f      	add	r7, r5
 8007e02:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007e06:	42bb      	cmp	r3, r7
 8007e08:	da42      	bge.n	8007e90 <__gethex+0x244>
 8007e0a:	9801      	ldr	r0, [sp, #4]
 8007e0c:	4621      	mov	r1, r4
 8007e0e:	f7fe f93f 	bl	8006090 <_Bfree>
 8007e12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e14:	2300      	movs	r3, #0
 8007e16:	6013      	str	r3, [r2, #0]
 8007e18:	25a3      	movs	r5, #163	@ 0xa3
 8007e1a:	e793      	b.n	8007d44 <__gethex+0xf8>
 8007e1c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007e20:	2a2e      	cmp	r2, #46	@ 0x2e
 8007e22:	d012      	beq.n	8007e4a <__gethex+0x1fe>
 8007e24:	2b20      	cmp	r3, #32
 8007e26:	d104      	bne.n	8007e32 <__gethex+0x1e6>
 8007e28:	f845 bb04 	str.w	fp, [r5], #4
 8007e2c:	f04f 0b00 	mov.w	fp, #0
 8007e30:	465b      	mov	r3, fp
 8007e32:	7830      	ldrb	r0, [r6, #0]
 8007e34:	9303      	str	r3, [sp, #12]
 8007e36:	f7ff fef3 	bl	8007c20 <__hexdig_fun>
 8007e3a:	9b03      	ldr	r3, [sp, #12]
 8007e3c:	f000 000f 	and.w	r0, r0, #15
 8007e40:	4098      	lsls	r0, r3
 8007e42:	ea4b 0b00 	orr.w	fp, fp, r0
 8007e46:	3304      	adds	r3, #4
 8007e48:	e7ae      	b.n	8007da8 <__gethex+0x15c>
 8007e4a:	45b1      	cmp	r9, r6
 8007e4c:	d8ea      	bhi.n	8007e24 <__gethex+0x1d8>
 8007e4e:	492b      	ldr	r1, [pc, #172]	@ (8007efc <__gethex+0x2b0>)
 8007e50:	9303      	str	r3, [sp, #12]
 8007e52:	2201      	movs	r2, #1
 8007e54:	4630      	mov	r0, r6
 8007e56:	f7ff fe27 	bl	8007aa8 <strncmp>
 8007e5a:	9b03      	ldr	r3, [sp, #12]
 8007e5c:	2800      	cmp	r0, #0
 8007e5e:	d1e1      	bne.n	8007e24 <__gethex+0x1d8>
 8007e60:	e7a2      	b.n	8007da8 <__gethex+0x15c>
 8007e62:	1ea9      	subs	r1, r5, #2
 8007e64:	4620      	mov	r0, r4
 8007e66:	f7fe fd5c 	bl	8006922 <__any_on>
 8007e6a:	2800      	cmp	r0, #0
 8007e6c:	d0c2      	beq.n	8007df4 <__gethex+0x1a8>
 8007e6e:	f04f 0903 	mov.w	r9, #3
 8007e72:	e7c1      	b.n	8007df8 <__gethex+0x1ac>
 8007e74:	da09      	bge.n	8007e8a <__gethex+0x23e>
 8007e76:	1b75      	subs	r5, r6, r5
 8007e78:	4621      	mov	r1, r4
 8007e7a:	9801      	ldr	r0, [sp, #4]
 8007e7c:	462a      	mov	r2, r5
 8007e7e:	f7fe fb17 	bl	80064b0 <__lshift>
 8007e82:	1b7f      	subs	r7, r7, r5
 8007e84:	4604      	mov	r4, r0
 8007e86:	f100 0a14 	add.w	sl, r0, #20
 8007e8a:	f04f 0900 	mov.w	r9, #0
 8007e8e:	e7b8      	b.n	8007e02 <__gethex+0x1b6>
 8007e90:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007e94:	42bd      	cmp	r5, r7
 8007e96:	dd6f      	ble.n	8007f78 <__gethex+0x32c>
 8007e98:	1bed      	subs	r5, r5, r7
 8007e9a:	42ae      	cmp	r6, r5
 8007e9c:	dc34      	bgt.n	8007f08 <__gethex+0x2bc>
 8007e9e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d022      	beq.n	8007eec <__gethex+0x2a0>
 8007ea6:	2b03      	cmp	r3, #3
 8007ea8:	d024      	beq.n	8007ef4 <__gethex+0x2a8>
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d115      	bne.n	8007eda <__gethex+0x28e>
 8007eae:	42ae      	cmp	r6, r5
 8007eb0:	d113      	bne.n	8007eda <__gethex+0x28e>
 8007eb2:	2e01      	cmp	r6, #1
 8007eb4:	d10b      	bne.n	8007ece <__gethex+0x282>
 8007eb6:	9a02      	ldr	r2, [sp, #8]
 8007eb8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007ebc:	6013      	str	r3, [r2, #0]
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	6123      	str	r3, [r4, #16]
 8007ec2:	f8ca 3000 	str.w	r3, [sl]
 8007ec6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ec8:	2562      	movs	r5, #98	@ 0x62
 8007eca:	601c      	str	r4, [r3, #0]
 8007ecc:	e73a      	b.n	8007d44 <__gethex+0xf8>
 8007ece:	1e71      	subs	r1, r6, #1
 8007ed0:	4620      	mov	r0, r4
 8007ed2:	f7fe fd26 	bl	8006922 <__any_on>
 8007ed6:	2800      	cmp	r0, #0
 8007ed8:	d1ed      	bne.n	8007eb6 <__gethex+0x26a>
 8007eda:	9801      	ldr	r0, [sp, #4]
 8007edc:	4621      	mov	r1, r4
 8007ede:	f7fe f8d7 	bl	8006090 <_Bfree>
 8007ee2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	6013      	str	r3, [r2, #0]
 8007ee8:	2550      	movs	r5, #80	@ 0x50
 8007eea:	e72b      	b.n	8007d44 <__gethex+0xf8>
 8007eec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d1f3      	bne.n	8007eda <__gethex+0x28e>
 8007ef2:	e7e0      	b.n	8007eb6 <__gethex+0x26a>
 8007ef4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d1dd      	bne.n	8007eb6 <__gethex+0x26a>
 8007efa:	e7ee      	b.n	8007eda <__gethex+0x28e>
 8007efc:	0800894f 	.word	0x0800894f
 8007f00:	080088e5 	.word	0x080088e5
 8007f04:	080089a6 	.word	0x080089a6
 8007f08:	1e6f      	subs	r7, r5, #1
 8007f0a:	f1b9 0f00 	cmp.w	r9, #0
 8007f0e:	d130      	bne.n	8007f72 <__gethex+0x326>
 8007f10:	b127      	cbz	r7, 8007f1c <__gethex+0x2d0>
 8007f12:	4639      	mov	r1, r7
 8007f14:	4620      	mov	r0, r4
 8007f16:	f7fe fd04 	bl	8006922 <__any_on>
 8007f1a:	4681      	mov	r9, r0
 8007f1c:	117a      	asrs	r2, r7, #5
 8007f1e:	2301      	movs	r3, #1
 8007f20:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007f24:	f007 071f 	and.w	r7, r7, #31
 8007f28:	40bb      	lsls	r3, r7
 8007f2a:	4213      	tst	r3, r2
 8007f2c:	4629      	mov	r1, r5
 8007f2e:	4620      	mov	r0, r4
 8007f30:	bf18      	it	ne
 8007f32:	f049 0902 	orrne.w	r9, r9, #2
 8007f36:	f7ff fe21 	bl	8007b7c <rshift>
 8007f3a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007f3e:	1b76      	subs	r6, r6, r5
 8007f40:	2502      	movs	r5, #2
 8007f42:	f1b9 0f00 	cmp.w	r9, #0
 8007f46:	d047      	beq.n	8007fd8 <__gethex+0x38c>
 8007f48:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007f4c:	2b02      	cmp	r3, #2
 8007f4e:	d015      	beq.n	8007f7c <__gethex+0x330>
 8007f50:	2b03      	cmp	r3, #3
 8007f52:	d017      	beq.n	8007f84 <__gethex+0x338>
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d109      	bne.n	8007f6c <__gethex+0x320>
 8007f58:	f019 0f02 	tst.w	r9, #2
 8007f5c:	d006      	beq.n	8007f6c <__gethex+0x320>
 8007f5e:	f8da 3000 	ldr.w	r3, [sl]
 8007f62:	ea49 0903 	orr.w	r9, r9, r3
 8007f66:	f019 0f01 	tst.w	r9, #1
 8007f6a:	d10e      	bne.n	8007f8a <__gethex+0x33e>
 8007f6c:	f045 0510 	orr.w	r5, r5, #16
 8007f70:	e032      	b.n	8007fd8 <__gethex+0x38c>
 8007f72:	f04f 0901 	mov.w	r9, #1
 8007f76:	e7d1      	b.n	8007f1c <__gethex+0x2d0>
 8007f78:	2501      	movs	r5, #1
 8007f7a:	e7e2      	b.n	8007f42 <__gethex+0x2f6>
 8007f7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f7e:	f1c3 0301 	rsb	r3, r3, #1
 8007f82:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007f84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d0f0      	beq.n	8007f6c <__gethex+0x320>
 8007f8a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007f8e:	f104 0314 	add.w	r3, r4, #20
 8007f92:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007f96:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007f9a:	f04f 0c00 	mov.w	ip, #0
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fa4:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8007fa8:	d01b      	beq.n	8007fe2 <__gethex+0x396>
 8007faa:	3201      	adds	r2, #1
 8007fac:	6002      	str	r2, [r0, #0]
 8007fae:	2d02      	cmp	r5, #2
 8007fb0:	f104 0314 	add.w	r3, r4, #20
 8007fb4:	d13c      	bne.n	8008030 <__gethex+0x3e4>
 8007fb6:	f8d8 2000 	ldr.w	r2, [r8]
 8007fba:	3a01      	subs	r2, #1
 8007fbc:	42b2      	cmp	r2, r6
 8007fbe:	d109      	bne.n	8007fd4 <__gethex+0x388>
 8007fc0:	1171      	asrs	r1, r6, #5
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007fc8:	f006 061f 	and.w	r6, r6, #31
 8007fcc:	fa02 f606 	lsl.w	r6, r2, r6
 8007fd0:	421e      	tst	r6, r3
 8007fd2:	d13a      	bne.n	800804a <__gethex+0x3fe>
 8007fd4:	f045 0520 	orr.w	r5, r5, #32
 8007fd8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fda:	601c      	str	r4, [r3, #0]
 8007fdc:	9b02      	ldr	r3, [sp, #8]
 8007fde:	601f      	str	r7, [r3, #0]
 8007fe0:	e6b0      	b.n	8007d44 <__gethex+0xf8>
 8007fe2:	4299      	cmp	r1, r3
 8007fe4:	f843 cc04 	str.w	ip, [r3, #-4]
 8007fe8:	d8d9      	bhi.n	8007f9e <__gethex+0x352>
 8007fea:	68a3      	ldr	r3, [r4, #8]
 8007fec:	459b      	cmp	fp, r3
 8007fee:	db17      	blt.n	8008020 <__gethex+0x3d4>
 8007ff0:	6861      	ldr	r1, [r4, #4]
 8007ff2:	9801      	ldr	r0, [sp, #4]
 8007ff4:	3101      	adds	r1, #1
 8007ff6:	f7fe f80b 	bl	8006010 <_Balloc>
 8007ffa:	4681      	mov	r9, r0
 8007ffc:	b918      	cbnz	r0, 8008006 <__gethex+0x3ba>
 8007ffe:	4b1a      	ldr	r3, [pc, #104]	@ (8008068 <__gethex+0x41c>)
 8008000:	4602      	mov	r2, r0
 8008002:	2184      	movs	r1, #132	@ 0x84
 8008004:	e6c5      	b.n	8007d92 <__gethex+0x146>
 8008006:	6922      	ldr	r2, [r4, #16]
 8008008:	3202      	adds	r2, #2
 800800a:	f104 010c 	add.w	r1, r4, #12
 800800e:	0092      	lsls	r2, r2, #2
 8008010:	300c      	adds	r0, #12
 8008012:	f7ff fd6b 	bl	8007aec <memcpy>
 8008016:	4621      	mov	r1, r4
 8008018:	9801      	ldr	r0, [sp, #4]
 800801a:	f7fe f839 	bl	8006090 <_Bfree>
 800801e:	464c      	mov	r4, r9
 8008020:	6923      	ldr	r3, [r4, #16]
 8008022:	1c5a      	adds	r2, r3, #1
 8008024:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008028:	6122      	str	r2, [r4, #16]
 800802a:	2201      	movs	r2, #1
 800802c:	615a      	str	r2, [r3, #20]
 800802e:	e7be      	b.n	8007fae <__gethex+0x362>
 8008030:	6922      	ldr	r2, [r4, #16]
 8008032:	455a      	cmp	r2, fp
 8008034:	dd0b      	ble.n	800804e <__gethex+0x402>
 8008036:	2101      	movs	r1, #1
 8008038:	4620      	mov	r0, r4
 800803a:	f7ff fd9f 	bl	8007b7c <rshift>
 800803e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008042:	3701      	adds	r7, #1
 8008044:	42bb      	cmp	r3, r7
 8008046:	f6ff aee0 	blt.w	8007e0a <__gethex+0x1be>
 800804a:	2501      	movs	r5, #1
 800804c:	e7c2      	b.n	8007fd4 <__gethex+0x388>
 800804e:	f016 061f 	ands.w	r6, r6, #31
 8008052:	d0fa      	beq.n	800804a <__gethex+0x3fe>
 8008054:	4453      	add	r3, sl
 8008056:	f1c6 0620 	rsb	r6, r6, #32
 800805a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800805e:	f7fe f8c9 	bl	80061f4 <__hi0bits>
 8008062:	42b0      	cmp	r0, r6
 8008064:	dbe7      	blt.n	8008036 <__gethex+0x3ea>
 8008066:	e7f0      	b.n	800804a <__gethex+0x3fe>
 8008068:	080088e5 	.word	0x080088e5

0800806c <L_shift>:
 800806c:	f1c2 0208 	rsb	r2, r2, #8
 8008070:	0092      	lsls	r2, r2, #2
 8008072:	b570      	push	{r4, r5, r6, lr}
 8008074:	f1c2 0620 	rsb	r6, r2, #32
 8008078:	6843      	ldr	r3, [r0, #4]
 800807a:	6804      	ldr	r4, [r0, #0]
 800807c:	fa03 f506 	lsl.w	r5, r3, r6
 8008080:	432c      	orrs	r4, r5
 8008082:	40d3      	lsrs	r3, r2
 8008084:	6004      	str	r4, [r0, #0]
 8008086:	f840 3f04 	str.w	r3, [r0, #4]!
 800808a:	4288      	cmp	r0, r1
 800808c:	d3f4      	bcc.n	8008078 <L_shift+0xc>
 800808e:	bd70      	pop	{r4, r5, r6, pc}

08008090 <__match>:
 8008090:	b530      	push	{r4, r5, lr}
 8008092:	6803      	ldr	r3, [r0, #0]
 8008094:	3301      	adds	r3, #1
 8008096:	f811 4b01 	ldrb.w	r4, [r1], #1
 800809a:	b914      	cbnz	r4, 80080a2 <__match+0x12>
 800809c:	6003      	str	r3, [r0, #0]
 800809e:	2001      	movs	r0, #1
 80080a0:	bd30      	pop	{r4, r5, pc}
 80080a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80080aa:	2d19      	cmp	r5, #25
 80080ac:	bf98      	it	ls
 80080ae:	3220      	addls	r2, #32
 80080b0:	42a2      	cmp	r2, r4
 80080b2:	d0f0      	beq.n	8008096 <__match+0x6>
 80080b4:	2000      	movs	r0, #0
 80080b6:	e7f3      	b.n	80080a0 <__match+0x10>

080080b8 <__hexnan>:
 80080b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080bc:	680b      	ldr	r3, [r1, #0]
 80080be:	6801      	ldr	r1, [r0, #0]
 80080c0:	115e      	asrs	r6, r3, #5
 80080c2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80080c6:	f013 031f 	ands.w	r3, r3, #31
 80080ca:	b087      	sub	sp, #28
 80080cc:	bf18      	it	ne
 80080ce:	3604      	addne	r6, #4
 80080d0:	2500      	movs	r5, #0
 80080d2:	1f37      	subs	r7, r6, #4
 80080d4:	4682      	mov	sl, r0
 80080d6:	4690      	mov	r8, r2
 80080d8:	9301      	str	r3, [sp, #4]
 80080da:	f846 5c04 	str.w	r5, [r6, #-4]
 80080de:	46b9      	mov	r9, r7
 80080e0:	463c      	mov	r4, r7
 80080e2:	9502      	str	r5, [sp, #8]
 80080e4:	46ab      	mov	fp, r5
 80080e6:	784a      	ldrb	r2, [r1, #1]
 80080e8:	1c4b      	adds	r3, r1, #1
 80080ea:	9303      	str	r3, [sp, #12]
 80080ec:	b342      	cbz	r2, 8008140 <__hexnan+0x88>
 80080ee:	4610      	mov	r0, r2
 80080f0:	9105      	str	r1, [sp, #20]
 80080f2:	9204      	str	r2, [sp, #16]
 80080f4:	f7ff fd94 	bl	8007c20 <__hexdig_fun>
 80080f8:	2800      	cmp	r0, #0
 80080fa:	d151      	bne.n	80081a0 <__hexnan+0xe8>
 80080fc:	9a04      	ldr	r2, [sp, #16]
 80080fe:	9905      	ldr	r1, [sp, #20]
 8008100:	2a20      	cmp	r2, #32
 8008102:	d818      	bhi.n	8008136 <__hexnan+0x7e>
 8008104:	9b02      	ldr	r3, [sp, #8]
 8008106:	459b      	cmp	fp, r3
 8008108:	dd13      	ble.n	8008132 <__hexnan+0x7a>
 800810a:	454c      	cmp	r4, r9
 800810c:	d206      	bcs.n	800811c <__hexnan+0x64>
 800810e:	2d07      	cmp	r5, #7
 8008110:	dc04      	bgt.n	800811c <__hexnan+0x64>
 8008112:	462a      	mov	r2, r5
 8008114:	4649      	mov	r1, r9
 8008116:	4620      	mov	r0, r4
 8008118:	f7ff ffa8 	bl	800806c <L_shift>
 800811c:	4544      	cmp	r4, r8
 800811e:	d952      	bls.n	80081c6 <__hexnan+0x10e>
 8008120:	2300      	movs	r3, #0
 8008122:	f1a4 0904 	sub.w	r9, r4, #4
 8008126:	f844 3c04 	str.w	r3, [r4, #-4]
 800812a:	f8cd b008 	str.w	fp, [sp, #8]
 800812e:	464c      	mov	r4, r9
 8008130:	461d      	mov	r5, r3
 8008132:	9903      	ldr	r1, [sp, #12]
 8008134:	e7d7      	b.n	80080e6 <__hexnan+0x2e>
 8008136:	2a29      	cmp	r2, #41	@ 0x29
 8008138:	d157      	bne.n	80081ea <__hexnan+0x132>
 800813a:	3102      	adds	r1, #2
 800813c:	f8ca 1000 	str.w	r1, [sl]
 8008140:	f1bb 0f00 	cmp.w	fp, #0
 8008144:	d051      	beq.n	80081ea <__hexnan+0x132>
 8008146:	454c      	cmp	r4, r9
 8008148:	d206      	bcs.n	8008158 <__hexnan+0xa0>
 800814a:	2d07      	cmp	r5, #7
 800814c:	dc04      	bgt.n	8008158 <__hexnan+0xa0>
 800814e:	462a      	mov	r2, r5
 8008150:	4649      	mov	r1, r9
 8008152:	4620      	mov	r0, r4
 8008154:	f7ff ff8a 	bl	800806c <L_shift>
 8008158:	4544      	cmp	r4, r8
 800815a:	d936      	bls.n	80081ca <__hexnan+0x112>
 800815c:	f1a8 0204 	sub.w	r2, r8, #4
 8008160:	4623      	mov	r3, r4
 8008162:	f853 1b04 	ldr.w	r1, [r3], #4
 8008166:	f842 1f04 	str.w	r1, [r2, #4]!
 800816a:	429f      	cmp	r7, r3
 800816c:	d2f9      	bcs.n	8008162 <__hexnan+0xaa>
 800816e:	1b3b      	subs	r3, r7, r4
 8008170:	f023 0303 	bic.w	r3, r3, #3
 8008174:	3304      	adds	r3, #4
 8008176:	3401      	adds	r4, #1
 8008178:	3e03      	subs	r6, #3
 800817a:	42b4      	cmp	r4, r6
 800817c:	bf88      	it	hi
 800817e:	2304      	movhi	r3, #4
 8008180:	4443      	add	r3, r8
 8008182:	2200      	movs	r2, #0
 8008184:	f843 2b04 	str.w	r2, [r3], #4
 8008188:	429f      	cmp	r7, r3
 800818a:	d2fb      	bcs.n	8008184 <__hexnan+0xcc>
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	b91b      	cbnz	r3, 8008198 <__hexnan+0xe0>
 8008190:	4547      	cmp	r7, r8
 8008192:	d128      	bne.n	80081e6 <__hexnan+0x12e>
 8008194:	2301      	movs	r3, #1
 8008196:	603b      	str	r3, [r7, #0]
 8008198:	2005      	movs	r0, #5
 800819a:	b007      	add	sp, #28
 800819c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081a0:	3501      	adds	r5, #1
 80081a2:	2d08      	cmp	r5, #8
 80081a4:	f10b 0b01 	add.w	fp, fp, #1
 80081a8:	dd06      	ble.n	80081b8 <__hexnan+0x100>
 80081aa:	4544      	cmp	r4, r8
 80081ac:	d9c1      	bls.n	8008132 <__hexnan+0x7a>
 80081ae:	2300      	movs	r3, #0
 80081b0:	f844 3c04 	str.w	r3, [r4, #-4]
 80081b4:	2501      	movs	r5, #1
 80081b6:	3c04      	subs	r4, #4
 80081b8:	6822      	ldr	r2, [r4, #0]
 80081ba:	f000 000f 	and.w	r0, r0, #15
 80081be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80081c2:	6020      	str	r0, [r4, #0]
 80081c4:	e7b5      	b.n	8008132 <__hexnan+0x7a>
 80081c6:	2508      	movs	r5, #8
 80081c8:	e7b3      	b.n	8008132 <__hexnan+0x7a>
 80081ca:	9b01      	ldr	r3, [sp, #4]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d0dd      	beq.n	800818c <__hexnan+0xd4>
 80081d0:	f1c3 0320 	rsb	r3, r3, #32
 80081d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80081d8:	40da      	lsrs	r2, r3
 80081da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80081de:	4013      	ands	r3, r2
 80081e0:	f846 3c04 	str.w	r3, [r6, #-4]
 80081e4:	e7d2      	b.n	800818c <__hexnan+0xd4>
 80081e6:	3f04      	subs	r7, #4
 80081e8:	e7d0      	b.n	800818c <__hexnan+0xd4>
 80081ea:	2004      	movs	r0, #4
 80081ec:	e7d5      	b.n	800819a <__hexnan+0xe2>

080081ee <__ascii_mbtowc>:
 80081ee:	b082      	sub	sp, #8
 80081f0:	b901      	cbnz	r1, 80081f4 <__ascii_mbtowc+0x6>
 80081f2:	a901      	add	r1, sp, #4
 80081f4:	b142      	cbz	r2, 8008208 <__ascii_mbtowc+0x1a>
 80081f6:	b14b      	cbz	r3, 800820c <__ascii_mbtowc+0x1e>
 80081f8:	7813      	ldrb	r3, [r2, #0]
 80081fa:	600b      	str	r3, [r1, #0]
 80081fc:	7812      	ldrb	r2, [r2, #0]
 80081fe:	1e10      	subs	r0, r2, #0
 8008200:	bf18      	it	ne
 8008202:	2001      	movne	r0, #1
 8008204:	b002      	add	sp, #8
 8008206:	4770      	bx	lr
 8008208:	4610      	mov	r0, r2
 800820a:	e7fb      	b.n	8008204 <__ascii_mbtowc+0x16>
 800820c:	f06f 0001 	mvn.w	r0, #1
 8008210:	e7f8      	b.n	8008204 <__ascii_mbtowc+0x16>

08008212 <_realloc_r>:
 8008212:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008216:	4607      	mov	r7, r0
 8008218:	4614      	mov	r4, r2
 800821a:	460d      	mov	r5, r1
 800821c:	b921      	cbnz	r1, 8008228 <_realloc_r+0x16>
 800821e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008222:	4611      	mov	r1, r2
 8008224:	f7fd be68 	b.w	8005ef8 <_malloc_r>
 8008228:	b92a      	cbnz	r2, 8008236 <_realloc_r+0x24>
 800822a:	f7fd fdf1 	bl	8005e10 <_free_r>
 800822e:	4625      	mov	r5, r4
 8008230:	4628      	mov	r0, r5
 8008232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008236:	f000 f840 	bl	80082ba <_malloc_usable_size_r>
 800823a:	4284      	cmp	r4, r0
 800823c:	4606      	mov	r6, r0
 800823e:	d802      	bhi.n	8008246 <_realloc_r+0x34>
 8008240:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008244:	d8f4      	bhi.n	8008230 <_realloc_r+0x1e>
 8008246:	4621      	mov	r1, r4
 8008248:	4638      	mov	r0, r7
 800824a:	f7fd fe55 	bl	8005ef8 <_malloc_r>
 800824e:	4680      	mov	r8, r0
 8008250:	b908      	cbnz	r0, 8008256 <_realloc_r+0x44>
 8008252:	4645      	mov	r5, r8
 8008254:	e7ec      	b.n	8008230 <_realloc_r+0x1e>
 8008256:	42b4      	cmp	r4, r6
 8008258:	4622      	mov	r2, r4
 800825a:	4629      	mov	r1, r5
 800825c:	bf28      	it	cs
 800825e:	4632      	movcs	r2, r6
 8008260:	f7ff fc44 	bl	8007aec <memcpy>
 8008264:	4629      	mov	r1, r5
 8008266:	4638      	mov	r0, r7
 8008268:	f7fd fdd2 	bl	8005e10 <_free_r>
 800826c:	e7f1      	b.n	8008252 <_realloc_r+0x40>

0800826e <__ascii_wctomb>:
 800826e:	4603      	mov	r3, r0
 8008270:	4608      	mov	r0, r1
 8008272:	b141      	cbz	r1, 8008286 <__ascii_wctomb+0x18>
 8008274:	2aff      	cmp	r2, #255	@ 0xff
 8008276:	d904      	bls.n	8008282 <__ascii_wctomb+0x14>
 8008278:	228a      	movs	r2, #138	@ 0x8a
 800827a:	601a      	str	r2, [r3, #0]
 800827c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008280:	4770      	bx	lr
 8008282:	700a      	strb	r2, [r1, #0]
 8008284:	2001      	movs	r0, #1
 8008286:	4770      	bx	lr

08008288 <fiprintf>:
 8008288:	b40e      	push	{r1, r2, r3}
 800828a:	b503      	push	{r0, r1, lr}
 800828c:	4601      	mov	r1, r0
 800828e:	ab03      	add	r3, sp, #12
 8008290:	4805      	ldr	r0, [pc, #20]	@ (80082a8 <fiprintf+0x20>)
 8008292:	f853 2b04 	ldr.w	r2, [r3], #4
 8008296:	6800      	ldr	r0, [r0, #0]
 8008298:	9301      	str	r3, [sp, #4]
 800829a:	f000 f83f 	bl	800831c <_vfiprintf_r>
 800829e:	b002      	add	sp, #8
 80082a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80082a4:	b003      	add	sp, #12
 80082a6:	4770      	bx	lr
 80082a8:	20000018 	.word	0x20000018

080082ac <abort>:
 80082ac:	b508      	push	{r3, lr}
 80082ae:	2006      	movs	r0, #6
 80082b0:	f000 fa08 	bl	80086c4 <raise>
 80082b4:	2001      	movs	r0, #1
 80082b6:	f7f9 fb49 	bl	800194c <_exit>

080082ba <_malloc_usable_size_r>:
 80082ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082be:	1f18      	subs	r0, r3, #4
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	bfbc      	itt	lt
 80082c4:	580b      	ldrlt	r3, [r1, r0]
 80082c6:	18c0      	addlt	r0, r0, r3
 80082c8:	4770      	bx	lr

080082ca <__sfputc_r>:
 80082ca:	6893      	ldr	r3, [r2, #8]
 80082cc:	3b01      	subs	r3, #1
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	b410      	push	{r4}
 80082d2:	6093      	str	r3, [r2, #8]
 80082d4:	da08      	bge.n	80082e8 <__sfputc_r+0x1e>
 80082d6:	6994      	ldr	r4, [r2, #24]
 80082d8:	42a3      	cmp	r3, r4
 80082da:	db01      	blt.n	80082e0 <__sfputc_r+0x16>
 80082dc:	290a      	cmp	r1, #10
 80082de:	d103      	bne.n	80082e8 <__sfputc_r+0x1e>
 80082e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082e4:	f000 b932 	b.w	800854c <__swbuf_r>
 80082e8:	6813      	ldr	r3, [r2, #0]
 80082ea:	1c58      	adds	r0, r3, #1
 80082ec:	6010      	str	r0, [r2, #0]
 80082ee:	7019      	strb	r1, [r3, #0]
 80082f0:	4608      	mov	r0, r1
 80082f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <__sfputs_r>:
 80082f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082fa:	4606      	mov	r6, r0
 80082fc:	460f      	mov	r7, r1
 80082fe:	4614      	mov	r4, r2
 8008300:	18d5      	adds	r5, r2, r3
 8008302:	42ac      	cmp	r4, r5
 8008304:	d101      	bne.n	800830a <__sfputs_r+0x12>
 8008306:	2000      	movs	r0, #0
 8008308:	e007      	b.n	800831a <__sfputs_r+0x22>
 800830a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800830e:	463a      	mov	r2, r7
 8008310:	4630      	mov	r0, r6
 8008312:	f7ff ffda 	bl	80082ca <__sfputc_r>
 8008316:	1c43      	adds	r3, r0, #1
 8008318:	d1f3      	bne.n	8008302 <__sfputs_r+0xa>
 800831a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800831c <_vfiprintf_r>:
 800831c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008320:	460d      	mov	r5, r1
 8008322:	b09d      	sub	sp, #116	@ 0x74
 8008324:	4614      	mov	r4, r2
 8008326:	4698      	mov	r8, r3
 8008328:	4606      	mov	r6, r0
 800832a:	b118      	cbz	r0, 8008334 <_vfiprintf_r+0x18>
 800832c:	6a03      	ldr	r3, [r0, #32]
 800832e:	b90b      	cbnz	r3, 8008334 <_vfiprintf_r+0x18>
 8008330:	f7fc fdf4 	bl	8004f1c <__sinit>
 8008334:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008336:	07d9      	lsls	r1, r3, #31
 8008338:	d405      	bmi.n	8008346 <_vfiprintf_r+0x2a>
 800833a:	89ab      	ldrh	r3, [r5, #12]
 800833c:	059a      	lsls	r2, r3, #22
 800833e:	d402      	bmi.n	8008346 <_vfiprintf_r+0x2a>
 8008340:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008342:	f7fc ff04 	bl	800514e <__retarget_lock_acquire_recursive>
 8008346:	89ab      	ldrh	r3, [r5, #12]
 8008348:	071b      	lsls	r3, r3, #28
 800834a:	d501      	bpl.n	8008350 <_vfiprintf_r+0x34>
 800834c:	692b      	ldr	r3, [r5, #16]
 800834e:	b99b      	cbnz	r3, 8008378 <_vfiprintf_r+0x5c>
 8008350:	4629      	mov	r1, r5
 8008352:	4630      	mov	r0, r6
 8008354:	f000 f938 	bl	80085c8 <__swsetup_r>
 8008358:	b170      	cbz	r0, 8008378 <_vfiprintf_r+0x5c>
 800835a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800835c:	07dc      	lsls	r4, r3, #31
 800835e:	d504      	bpl.n	800836a <_vfiprintf_r+0x4e>
 8008360:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008364:	b01d      	add	sp, #116	@ 0x74
 8008366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800836a:	89ab      	ldrh	r3, [r5, #12]
 800836c:	0598      	lsls	r0, r3, #22
 800836e:	d4f7      	bmi.n	8008360 <_vfiprintf_r+0x44>
 8008370:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008372:	f7fc feed 	bl	8005150 <__retarget_lock_release_recursive>
 8008376:	e7f3      	b.n	8008360 <_vfiprintf_r+0x44>
 8008378:	2300      	movs	r3, #0
 800837a:	9309      	str	r3, [sp, #36]	@ 0x24
 800837c:	2320      	movs	r3, #32
 800837e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008382:	f8cd 800c 	str.w	r8, [sp, #12]
 8008386:	2330      	movs	r3, #48	@ 0x30
 8008388:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008538 <_vfiprintf_r+0x21c>
 800838c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008390:	f04f 0901 	mov.w	r9, #1
 8008394:	4623      	mov	r3, r4
 8008396:	469a      	mov	sl, r3
 8008398:	f813 2b01 	ldrb.w	r2, [r3], #1
 800839c:	b10a      	cbz	r2, 80083a2 <_vfiprintf_r+0x86>
 800839e:	2a25      	cmp	r2, #37	@ 0x25
 80083a0:	d1f9      	bne.n	8008396 <_vfiprintf_r+0x7a>
 80083a2:	ebba 0b04 	subs.w	fp, sl, r4
 80083a6:	d00b      	beq.n	80083c0 <_vfiprintf_r+0xa4>
 80083a8:	465b      	mov	r3, fp
 80083aa:	4622      	mov	r2, r4
 80083ac:	4629      	mov	r1, r5
 80083ae:	4630      	mov	r0, r6
 80083b0:	f7ff ffa2 	bl	80082f8 <__sfputs_r>
 80083b4:	3001      	adds	r0, #1
 80083b6:	f000 80a7 	beq.w	8008508 <_vfiprintf_r+0x1ec>
 80083ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083bc:	445a      	add	r2, fp
 80083be:	9209      	str	r2, [sp, #36]	@ 0x24
 80083c0:	f89a 3000 	ldrb.w	r3, [sl]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	f000 809f 	beq.w	8008508 <_vfiprintf_r+0x1ec>
 80083ca:	2300      	movs	r3, #0
 80083cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80083d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083d4:	f10a 0a01 	add.w	sl, sl, #1
 80083d8:	9304      	str	r3, [sp, #16]
 80083da:	9307      	str	r3, [sp, #28]
 80083dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80083e0:	931a      	str	r3, [sp, #104]	@ 0x68
 80083e2:	4654      	mov	r4, sl
 80083e4:	2205      	movs	r2, #5
 80083e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083ea:	4853      	ldr	r0, [pc, #332]	@ (8008538 <_vfiprintf_r+0x21c>)
 80083ec:	f7f7 fef0 	bl	80001d0 <memchr>
 80083f0:	9a04      	ldr	r2, [sp, #16]
 80083f2:	b9d8      	cbnz	r0, 800842c <_vfiprintf_r+0x110>
 80083f4:	06d1      	lsls	r1, r2, #27
 80083f6:	bf44      	itt	mi
 80083f8:	2320      	movmi	r3, #32
 80083fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083fe:	0713      	lsls	r3, r2, #28
 8008400:	bf44      	itt	mi
 8008402:	232b      	movmi	r3, #43	@ 0x2b
 8008404:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008408:	f89a 3000 	ldrb.w	r3, [sl]
 800840c:	2b2a      	cmp	r3, #42	@ 0x2a
 800840e:	d015      	beq.n	800843c <_vfiprintf_r+0x120>
 8008410:	9a07      	ldr	r2, [sp, #28]
 8008412:	4654      	mov	r4, sl
 8008414:	2000      	movs	r0, #0
 8008416:	f04f 0c0a 	mov.w	ip, #10
 800841a:	4621      	mov	r1, r4
 800841c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008420:	3b30      	subs	r3, #48	@ 0x30
 8008422:	2b09      	cmp	r3, #9
 8008424:	d94b      	bls.n	80084be <_vfiprintf_r+0x1a2>
 8008426:	b1b0      	cbz	r0, 8008456 <_vfiprintf_r+0x13a>
 8008428:	9207      	str	r2, [sp, #28]
 800842a:	e014      	b.n	8008456 <_vfiprintf_r+0x13a>
 800842c:	eba0 0308 	sub.w	r3, r0, r8
 8008430:	fa09 f303 	lsl.w	r3, r9, r3
 8008434:	4313      	orrs	r3, r2
 8008436:	9304      	str	r3, [sp, #16]
 8008438:	46a2      	mov	sl, r4
 800843a:	e7d2      	b.n	80083e2 <_vfiprintf_r+0xc6>
 800843c:	9b03      	ldr	r3, [sp, #12]
 800843e:	1d19      	adds	r1, r3, #4
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	9103      	str	r1, [sp, #12]
 8008444:	2b00      	cmp	r3, #0
 8008446:	bfbb      	ittet	lt
 8008448:	425b      	neglt	r3, r3
 800844a:	f042 0202 	orrlt.w	r2, r2, #2
 800844e:	9307      	strge	r3, [sp, #28]
 8008450:	9307      	strlt	r3, [sp, #28]
 8008452:	bfb8      	it	lt
 8008454:	9204      	strlt	r2, [sp, #16]
 8008456:	7823      	ldrb	r3, [r4, #0]
 8008458:	2b2e      	cmp	r3, #46	@ 0x2e
 800845a:	d10a      	bne.n	8008472 <_vfiprintf_r+0x156>
 800845c:	7863      	ldrb	r3, [r4, #1]
 800845e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008460:	d132      	bne.n	80084c8 <_vfiprintf_r+0x1ac>
 8008462:	9b03      	ldr	r3, [sp, #12]
 8008464:	1d1a      	adds	r2, r3, #4
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	9203      	str	r2, [sp, #12]
 800846a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800846e:	3402      	adds	r4, #2
 8008470:	9305      	str	r3, [sp, #20]
 8008472:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008548 <_vfiprintf_r+0x22c>
 8008476:	7821      	ldrb	r1, [r4, #0]
 8008478:	2203      	movs	r2, #3
 800847a:	4650      	mov	r0, sl
 800847c:	f7f7 fea8 	bl	80001d0 <memchr>
 8008480:	b138      	cbz	r0, 8008492 <_vfiprintf_r+0x176>
 8008482:	9b04      	ldr	r3, [sp, #16]
 8008484:	eba0 000a 	sub.w	r0, r0, sl
 8008488:	2240      	movs	r2, #64	@ 0x40
 800848a:	4082      	lsls	r2, r0
 800848c:	4313      	orrs	r3, r2
 800848e:	3401      	adds	r4, #1
 8008490:	9304      	str	r3, [sp, #16]
 8008492:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008496:	4829      	ldr	r0, [pc, #164]	@ (800853c <_vfiprintf_r+0x220>)
 8008498:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800849c:	2206      	movs	r2, #6
 800849e:	f7f7 fe97 	bl	80001d0 <memchr>
 80084a2:	2800      	cmp	r0, #0
 80084a4:	d03f      	beq.n	8008526 <_vfiprintf_r+0x20a>
 80084a6:	4b26      	ldr	r3, [pc, #152]	@ (8008540 <_vfiprintf_r+0x224>)
 80084a8:	bb1b      	cbnz	r3, 80084f2 <_vfiprintf_r+0x1d6>
 80084aa:	9b03      	ldr	r3, [sp, #12]
 80084ac:	3307      	adds	r3, #7
 80084ae:	f023 0307 	bic.w	r3, r3, #7
 80084b2:	3308      	adds	r3, #8
 80084b4:	9303      	str	r3, [sp, #12]
 80084b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084b8:	443b      	add	r3, r7
 80084ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80084bc:	e76a      	b.n	8008394 <_vfiprintf_r+0x78>
 80084be:	fb0c 3202 	mla	r2, ip, r2, r3
 80084c2:	460c      	mov	r4, r1
 80084c4:	2001      	movs	r0, #1
 80084c6:	e7a8      	b.n	800841a <_vfiprintf_r+0xfe>
 80084c8:	2300      	movs	r3, #0
 80084ca:	3401      	adds	r4, #1
 80084cc:	9305      	str	r3, [sp, #20]
 80084ce:	4619      	mov	r1, r3
 80084d0:	f04f 0c0a 	mov.w	ip, #10
 80084d4:	4620      	mov	r0, r4
 80084d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084da:	3a30      	subs	r2, #48	@ 0x30
 80084dc:	2a09      	cmp	r2, #9
 80084de:	d903      	bls.n	80084e8 <_vfiprintf_r+0x1cc>
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d0c6      	beq.n	8008472 <_vfiprintf_r+0x156>
 80084e4:	9105      	str	r1, [sp, #20]
 80084e6:	e7c4      	b.n	8008472 <_vfiprintf_r+0x156>
 80084e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80084ec:	4604      	mov	r4, r0
 80084ee:	2301      	movs	r3, #1
 80084f0:	e7f0      	b.n	80084d4 <_vfiprintf_r+0x1b8>
 80084f2:	ab03      	add	r3, sp, #12
 80084f4:	9300      	str	r3, [sp, #0]
 80084f6:	462a      	mov	r2, r5
 80084f8:	4b12      	ldr	r3, [pc, #72]	@ (8008544 <_vfiprintf_r+0x228>)
 80084fa:	a904      	add	r1, sp, #16
 80084fc:	4630      	mov	r0, r6
 80084fe:	f7fb febd 	bl	800427c <_printf_float>
 8008502:	4607      	mov	r7, r0
 8008504:	1c78      	adds	r0, r7, #1
 8008506:	d1d6      	bne.n	80084b6 <_vfiprintf_r+0x19a>
 8008508:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800850a:	07d9      	lsls	r1, r3, #31
 800850c:	d405      	bmi.n	800851a <_vfiprintf_r+0x1fe>
 800850e:	89ab      	ldrh	r3, [r5, #12]
 8008510:	059a      	lsls	r2, r3, #22
 8008512:	d402      	bmi.n	800851a <_vfiprintf_r+0x1fe>
 8008514:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008516:	f7fc fe1b 	bl	8005150 <__retarget_lock_release_recursive>
 800851a:	89ab      	ldrh	r3, [r5, #12]
 800851c:	065b      	lsls	r3, r3, #25
 800851e:	f53f af1f 	bmi.w	8008360 <_vfiprintf_r+0x44>
 8008522:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008524:	e71e      	b.n	8008364 <_vfiprintf_r+0x48>
 8008526:	ab03      	add	r3, sp, #12
 8008528:	9300      	str	r3, [sp, #0]
 800852a:	462a      	mov	r2, r5
 800852c:	4b05      	ldr	r3, [pc, #20]	@ (8008544 <_vfiprintf_r+0x228>)
 800852e:	a904      	add	r1, sp, #16
 8008530:	4630      	mov	r0, r6
 8008532:	f7fc f93b 	bl	80047ac <_printf_i>
 8008536:	e7e4      	b.n	8008502 <_vfiprintf_r+0x1e6>
 8008538:	08008951 	.word	0x08008951
 800853c:	0800895b 	.word	0x0800895b
 8008540:	0800427d 	.word	0x0800427d
 8008544:	080082f9 	.word	0x080082f9
 8008548:	08008957 	.word	0x08008957

0800854c <__swbuf_r>:
 800854c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800854e:	460e      	mov	r6, r1
 8008550:	4614      	mov	r4, r2
 8008552:	4605      	mov	r5, r0
 8008554:	b118      	cbz	r0, 800855e <__swbuf_r+0x12>
 8008556:	6a03      	ldr	r3, [r0, #32]
 8008558:	b90b      	cbnz	r3, 800855e <__swbuf_r+0x12>
 800855a:	f7fc fcdf 	bl	8004f1c <__sinit>
 800855e:	69a3      	ldr	r3, [r4, #24]
 8008560:	60a3      	str	r3, [r4, #8]
 8008562:	89a3      	ldrh	r3, [r4, #12]
 8008564:	071a      	lsls	r2, r3, #28
 8008566:	d501      	bpl.n	800856c <__swbuf_r+0x20>
 8008568:	6923      	ldr	r3, [r4, #16]
 800856a:	b943      	cbnz	r3, 800857e <__swbuf_r+0x32>
 800856c:	4621      	mov	r1, r4
 800856e:	4628      	mov	r0, r5
 8008570:	f000 f82a 	bl	80085c8 <__swsetup_r>
 8008574:	b118      	cbz	r0, 800857e <__swbuf_r+0x32>
 8008576:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800857a:	4638      	mov	r0, r7
 800857c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800857e:	6823      	ldr	r3, [r4, #0]
 8008580:	6922      	ldr	r2, [r4, #16]
 8008582:	1a98      	subs	r0, r3, r2
 8008584:	6963      	ldr	r3, [r4, #20]
 8008586:	b2f6      	uxtb	r6, r6
 8008588:	4283      	cmp	r3, r0
 800858a:	4637      	mov	r7, r6
 800858c:	dc05      	bgt.n	800859a <__swbuf_r+0x4e>
 800858e:	4621      	mov	r1, r4
 8008590:	4628      	mov	r0, r5
 8008592:	f7ff fa47 	bl	8007a24 <_fflush_r>
 8008596:	2800      	cmp	r0, #0
 8008598:	d1ed      	bne.n	8008576 <__swbuf_r+0x2a>
 800859a:	68a3      	ldr	r3, [r4, #8]
 800859c:	3b01      	subs	r3, #1
 800859e:	60a3      	str	r3, [r4, #8]
 80085a0:	6823      	ldr	r3, [r4, #0]
 80085a2:	1c5a      	adds	r2, r3, #1
 80085a4:	6022      	str	r2, [r4, #0]
 80085a6:	701e      	strb	r6, [r3, #0]
 80085a8:	6962      	ldr	r2, [r4, #20]
 80085aa:	1c43      	adds	r3, r0, #1
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d004      	beq.n	80085ba <__swbuf_r+0x6e>
 80085b0:	89a3      	ldrh	r3, [r4, #12]
 80085b2:	07db      	lsls	r3, r3, #31
 80085b4:	d5e1      	bpl.n	800857a <__swbuf_r+0x2e>
 80085b6:	2e0a      	cmp	r6, #10
 80085b8:	d1df      	bne.n	800857a <__swbuf_r+0x2e>
 80085ba:	4621      	mov	r1, r4
 80085bc:	4628      	mov	r0, r5
 80085be:	f7ff fa31 	bl	8007a24 <_fflush_r>
 80085c2:	2800      	cmp	r0, #0
 80085c4:	d0d9      	beq.n	800857a <__swbuf_r+0x2e>
 80085c6:	e7d6      	b.n	8008576 <__swbuf_r+0x2a>

080085c8 <__swsetup_r>:
 80085c8:	b538      	push	{r3, r4, r5, lr}
 80085ca:	4b29      	ldr	r3, [pc, #164]	@ (8008670 <__swsetup_r+0xa8>)
 80085cc:	4605      	mov	r5, r0
 80085ce:	6818      	ldr	r0, [r3, #0]
 80085d0:	460c      	mov	r4, r1
 80085d2:	b118      	cbz	r0, 80085dc <__swsetup_r+0x14>
 80085d4:	6a03      	ldr	r3, [r0, #32]
 80085d6:	b90b      	cbnz	r3, 80085dc <__swsetup_r+0x14>
 80085d8:	f7fc fca0 	bl	8004f1c <__sinit>
 80085dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085e0:	0719      	lsls	r1, r3, #28
 80085e2:	d422      	bmi.n	800862a <__swsetup_r+0x62>
 80085e4:	06da      	lsls	r2, r3, #27
 80085e6:	d407      	bmi.n	80085f8 <__swsetup_r+0x30>
 80085e8:	2209      	movs	r2, #9
 80085ea:	602a      	str	r2, [r5, #0]
 80085ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085f0:	81a3      	strh	r3, [r4, #12]
 80085f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80085f6:	e033      	b.n	8008660 <__swsetup_r+0x98>
 80085f8:	0758      	lsls	r0, r3, #29
 80085fa:	d512      	bpl.n	8008622 <__swsetup_r+0x5a>
 80085fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085fe:	b141      	cbz	r1, 8008612 <__swsetup_r+0x4a>
 8008600:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008604:	4299      	cmp	r1, r3
 8008606:	d002      	beq.n	800860e <__swsetup_r+0x46>
 8008608:	4628      	mov	r0, r5
 800860a:	f7fd fc01 	bl	8005e10 <_free_r>
 800860e:	2300      	movs	r3, #0
 8008610:	6363      	str	r3, [r4, #52]	@ 0x34
 8008612:	89a3      	ldrh	r3, [r4, #12]
 8008614:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008618:	81a3      	strh	r3, [r4, #12]
 800861a:	2300      	movs	r3, #0
 800861c:	6063      	str	r3, [r4, #4]
 800861e:	6923      	ldr	r3, [r4, #16]
 8008620:	6023      	str	r3, [r4, #0]
 8008622:	89a3      	ldrh	r3, [r4, #12]
 8008624:	f043 0308 	orr.w	r3, r3, #8
 8008628:	81a3      	strh	r3, [r4, #12]
 800862a:	6923      	ldr	r3, [r4, #16]
 800862c:	b94b      	cbnz	r3, 8008642 <__swsetup_r+0x7a>
 800862e:	89a3      	ldrh	r3, [r4, #12]
 8008630:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008634:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008638:	d003      	beq.n	8008642 <__swsetup_r+0x7a>
 800863a:	4621      	mov	r1, r4
 800863c:	4628      	mov	r0, r5
 800863e:	f000 f883 	bl	8008748 <__smakebuf_r>
 8008642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008646:	f013 0201 	ands.w	r2, r3, #1
 800864a:	d00a      	beq.n	8008662 <__swsetup_r+0x9a>
 800864c:	2200      	movs	r2, #0
 800864e:	60a2      	str	r2, [r4, #8]
 8008650:	6962      	ldr	r2, [r4, #20]
 8008652:	4252      	negs	r2, r2
 8008654:	61a2      	str	r2, [r4, #24]
 8008656:	6922      	ldr	r2, [r4, #16]
 8008658:	b942      	cbnz	r2, 800866c <__swsetup_r+0xa4>
 800865a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800865e:	d1c5      	bne.n	80085ec <__swsetup_r+0x24>
 8008660:	bd38      	pop	{r3, r4, r5, pc}
 8008662:	0799      	lsls	r1, r3, #30
 8008664:	bf58      	it	pl
 8008666:	6962      	ldrpl	r2, [r4, #20]
 8008668:	60a2      	str	r2, [r4, #8]
 800866a:	e7f4      	b.n	8008656 <__swsetup_r+0x8e>
 800866c:	2000      	movs	r0, #0
 800866e:	e7f7      	b.n	8008660 <__swsetup_r+0x98>
 8008670:	20000018 	.word	0x20000018

08008674 <_raise_r>:
 8008674:	291f      	cmp	r1, #31
 8008676:	b538      	push	{r3, r4, r5, lr}
 8008678:	4605      	mov	r5, r0
 800867a:	460c      	mov	r4, r1
 800867c:	d904      	bls.n	8008688 <_raise_r+0x14>
 800867e:	2316      	movs	r3, #22
 8008680:	6003      	str	r3, [r0, #0]
 8008682:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008686:	bd38      	pop	{r3, r4, r5, pc}
 8008688:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800868a:	b112      	cbz	r2, 8008692 <_raise_r+0x1e>
 800868c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008690:	b94b      	cbnz	r3, 80086a6 <_raise_r+0x32>
 8008692:	4628      	mov	r0, r5
 8008694:	f000 f830 	bl	80086f8 <_getpid_r>
 8008698:	4622      	mov	r2, r4
 800869a:	4601      	mov	r1, r0
 800869c:	4628      	mov	r0, r5
 800869e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086a2:	f000 b817 	b.w	80086d4 <_kill_r>
 80086a6:	2b01      	cmp	r3, #1
 80086a8:	d00a      	beq.n	80086c0 <_raise_r+0x4c>
 80086aa:	1c59      	adds	r1, r3, #1
 80086ac:	d103      	bne.n	80086b6 <_raise_r+0x42>
 80086ae:	2316      	movs	r3, #22
 80086b0:	6003      	str	r3, [r0, #0]
 80086b2:	2001      	movs	r0, #1
 80086b4:	e7e7      	b.n	8008686 <_raise_r+0x12>
 80086b6:	2100      	movs	r1, #0
 80086b8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80086bc:	4620      	mov	r0, r4
 80086be:	4798      	blx	r3
 80086c0:	2000      	movs	r0, #0
 80086c2:	e7e0      	b.n	8008686 <_raise_r+0x12>

080086c4 <raise>:
 80086c4:	4b02      	ldr	r3, [pc, #8]	@ (80086d0 <raise+0xc>)
 80086c6:	4601      	mov	r1, r0
 80086c8:	6818      	ldr	r0, [r3, #0]
 80086ca:	f7ff bfd3 	b.w	8008674 <_raise_r>
 80086ce:	bf00      	nop
 80086d0:	20000018 	.word	0x20000018

080086d4 <_kill_r>:
 80086d4:	b538      	push	{r3, r4, r5, lr}
 80086d6:	4d07      	ldr	r5, [pc, #28]	@ (80086f4 <_kill_r+0x20>)
 80086d8:	2300      	movs	r3, #0
 80086da:	4604      	mov	r4, r0
 80086dc:	4608      	mov	r0, r1
 80086de:	4611      	mov	r1, r2
 80086e0:	602b      	str	r3, [r5, #0]
 80086e2:	f7f9 f923 	bl	800192c <_kill>
 80086e6:	1c43      	adds	r3, r0, #1
 80086e8:	d102      	bne.n	80086f0 <_kill_r+0x1c>
 80086ea:	682b      	ldr	r3, [r5, #0]
 80086ec:	b103      	cbz	r3, 80086f0 <_kill_r+0x1c>
 80086ee:	6023      	str	r3, [r4, #0]
 80086f0:	bd38      	pop	{r3, r4, r5, pc}
 80086f2:	bf00      	nop
 80086f4:	20000450 	.word	0x20000450

080086f8 <_getpid_r>:
 80086f8:	f7f9 b910 	b.w	800191c <_getpid>

080086fc <__swhatbuf_r>:
 80086fc:	b570      	push	{r4, r5, r6, lr}
 80086fe:	460c      	mov	r4, r1
 8008700:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008704:	2900      	cmp	r1, #0
 8008706:	b096      	sub	sp, #88	@ 0x58
 8008708:	4615      	mov	r5, r2
 800870a:	461e      	mov	r6, r3
 800870c:	da0d      	bge.n	800872a <__swhatbuf_r+0x2e>
 800870e:	89a3      	ldrh	r3, [r4, #12]
 8008710:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008714:	f04f 0100 	mov.w	r1, #0
 8008718:	bf14      	ite	ne
 800871a:	2340      	movne	r3, #64	@ 0x40
 800871c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008720:	2000      	movs	r0, #0
 8008722:	6031      	str	r1, [r6, #0]
 8008724:	602b      	str	r3, [r5, #0]
 8008726:	b016      	add	sp, #88	@ 0x58
 8008728:	bd70      	pop	{r4, r5, r6, pc}
 800872a:	466a      	mov	r2, sp
 800872c:	f000 f848 	bl	80087c0 <_fstat_r>
 8008730:	2800      	cmp	r0, #0
 8008732:	dbec      	blt.n	800870e <__swhatbuf_r+0x12>
 8008734:	9901      	ldr	r1, [sp, #4]
 8008736:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800873a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800873e:	4259      	negs	r1, r3
 8008740:	4159      	adcs	r1, r3
 8008742:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008746:	e7eb      	b.n	8008720 <__swhatbuf_r+0x24>

08008748 <__smakebuf_r>:
 8008748:	898b      	ldrh	r3, [r1, #12]
 800874a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800874c:	079d      	lsls	r5, r3, #30
 800874e:	4606      	mov	r6, r0
 8008750:	460c      	mov	r4, r1
 8008752:	d507      	bpl.n	8008764 <__smakebuf_r+0x1c>
 8008754:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008758:	6023      	str	r3, [r4, #0]
 800875a:	6123      	str	r3, [r4, #16]
 800875c:	2301      	movs	r3, #1
 800875e:	6163      	str	r3, [r4, #20]
 8008760:	b003      	add	sp, #12
 8008762:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008764:	ab01      	add	r3, sp, #4
 8008766:	466a      	mov	r2, sp
 8008768:	f7ff ffc8 	bl	80086fc <__swhatbuf_r>
 800876c:	9f00      	ldr	r7, [sp, #0]
 800876e:	4605      	mov	r5, r0
 8008770:	4639      	mov	r1, r7
 8008772:	4630      	mov	r0, r6
 8008774:	f7fd fbc0 	bl	8005ef8 <_malloc_r>
 8008778:	b948      	cbnz	r0, 800878e <__smakebuf_r+0x46>
 800877a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800877e:	059a      	lsls	r2, r3, #22
 8008780:	d4ee      	bmi.n	8008760 <__smakebuf_r+0x18>
 8008782:	f023 0303 	bic.w	r3, r3, #3
 8008786:	f043 0302 	orr.w	r3, r3, #2
 800878a:	81a3      	strh	r3, [r4, #12]
 800878c:	e7e2      	b.n	8008754 <__smakebuf_r+0xc>
 800878e:	89a3      	ldrh	r3, [r4, #12]
 8008790:	6020      	str	r0, [r4, #0]
 8008792:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008796:	81a3      	strh	r3, [r4, #12]
 8008798:	9b01      	ldr	r3, [sp, #4]
 800879a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800879e:	b15b      	cbz	r3, 80087b8 <__smakebuf_r+0x70>
 80087a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087a4:	4630      	mov	r0, r6
 80087a6:	f000 f81d 	bl	80087e4 <_isatty_r>
 80087aa:	b128      	cbz	r0, 80087b8 <__smakebuf_r+0x70>
 80087ac:	89a3      	ldrh	r3, [r4, #12]
 80087ae:	f023 0303 	bic.w	r3, r3, #3
 80087b2:	f043 0301 	orr.w	r3, r3, #1
 80087b6:	81a3      	strh	r3, [r4, #12]
 80087b8:	89a3      	ldrh	r3, [r4, #12]
 80087ba:	431d      	orrs	r5, r3
 80087bc:	81a5      	strh	r5, [r4, #12]
 80087be:	e7cf      	b.n	8008760 <__smakebuf_r+0x18>

080087c0 <_fstat_r>:
 80087c0:	b538      	push	{r3, r4, r5, lr}
 80087c2:	4d07      	ldr	r5, [pc, #28]	@ (80087e0 <_fstat_r+0x20>)
 80087c4:	2300      	movs	r3, #0
 80087c6:	4604      	mov	r4, r0
 80087c8:	4608      	mov	r0, r1
 80087ca:	4611      	mov	r1, r2
 80087cc:	602b      	str	r3, [r5, #0]
 80087ce:	f7f9 f90d 	bl	80019ec <_fstat>
 80087d2:	1c43      	adds	r3, r0, #1
 80087d4:	d102      	bne.n	80087dc <_fstat_r+0x1c>
 80087d6:	682b      	ldr	r3, [r5, #0]
 80087d8:	b103      	cbz	r3, 80087dc <_fstat_r+0x1c>
 80087da:	6023      	str	r3, [r4, #0]
 80087dc:	bd38      	pop	{r3, r4, r5, pc}
 80087de:	bf00      	nop
 80087e0:	20000450 	.word	0x20000450

080087e4 <_isatty_r>:
 80087e4:	b538      	push	{r3, r4, r5, lr}
 80087e6:	4d06      	ldr	r5, [pc, #24]	@ (8008800 <_isatty_r+0x1c>)
 80087e8:	2300      	movs	r3, #0
 80087ea:	4604      	mov	r4, r0
 80087ec:	4608      	mov	r0, r1
 80087ee:	602b      	str	r3, [r5, #0]
 80087f0:	f7f9 f90c 	bl	8001a0c <_isatty>
 80087f4:	1c43      	adds	r3, r0, #1
 80087f6:	d102      	bne.n	80087fe <_isatty_r+0x1a>
 80087f8:	682b      	ldr	r3, [r5, #0]
 80087fa:	b103      	cbz	r3, 80087fe <_isatty_r+0x1a>
 80087fc:	6023      	str	r3, [r4, #0]
 80087fe:	bd38      	pop	{r3, r4, r5, pc}
 8008800:	20000450 	.word	0x20000450

08008804 <_init>:
 8008804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008806:	bf00      	nop
 8008808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800880a:	bc08      	pop	{r3}
 800880c:	469e      	mov	lr, r3
 800880e:	4770      	bx	lr

08008810 <_fini>:
 8008810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008812:	bf00      	nop
 8008814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008816:	bc08      	pop	{r3}
 8008818:	469e      	mov	lr, r3
 800881a:	4770      	bx	lr
