---
{"dg-publish":true,"tags":["æ—¥å¿—"],"permalink":"/work diary/è‡³å°‘è®°ä½æ¯å¤©åšäº†ä»€ä¹ˆ/2024-06-29ï¼šå‘¨å…­/","dgPassFrontmatter":true}
---

 ### ğŸŒ¤

|         TASK          |  çŠ¶æ€   | é¢„è®¡è€—æ—¶ |
| :-------------------: | :---: | :--: |
| å¹¶è¡Œå¤„ç†å¤§ä½œä¸šï¼šæ‰¾åˆ°åˆé€‚çš„SBATCHå‚æ•° | queue |  6h  |
|   æ”¶é›†AVX512ã€RVVæŒ‡ä»¤é›†èµ„æ–™   | queue |  6h  |
|        **æ€»è®¡**         |       | 11h  |



araå‘é‡å¤„ç†å™¨çš„githubä»“åº“ï¼šhttps://github.com/pulp-platform/ara/tree/main
ara2è®ºæ–‡ï¼šhttps://arxiv.org/abs/2311.07493
rvvæŒ‡ä»¤é›†æ‰‹å†Œï¼šhttps://github.com/riscv-non-isa/rvv-intrinsic-doc
https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc
#### Low Power / Embedded

- 2022 ETH Zurich [Spatz: A Compact Vector Processing Unit for High-Performance and Energy-Efficient Shared-L1 Clusters](https://arxiv.org/pdf/2207.07970.pdf) RVV 1.0 Zve32x embedded integer subset
- 2021 TU Wien [Vicuna: A Timing-Predictable RISC-V Vector Coprocessor](https://publik.tuwien.ac.at/files/publik_296583.pdf) RVV 0.10
- 2021 Univ. of Beirut [Arrow: A RISC-V Vector Accelerator for Machine Learning  
    Inference](https://arxiv.org/pdf/2107.07169.pdf) RVV 0.9
- 2020 Univ. of Southampton [A Minimal RISC-V Vector Processor for Embedded Systems](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9232940) RVV 0.8 (see [GitHub repo](https://github.com/AI-Vector-Accelerator/x-ava-core/tree/master))

#### Application Level

- 2020 ETH Zurich [Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI](https://arxiv.org/pdf/1906.00478.pdf) [GitHub](https://github.com/pulp-platform/ara) RVV 0.10
- 2022 Barcelona Supercomputing Center [Vitruvius+: An Area-Efficient RISC-V Decoupled Vector Accelerator for High Performance Computing](https://open-src-soc.org/2022-05/media/slides/4th-RISC-V-Meeting-2022-05-04-11h00-Francesco-Minervini.pdf) RVV0.7.1
- 2020 [RISC-V2: A Scalable RISC-V Vector Processor](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9181071)
- 2018 UC Berkley [Hwacha V4: Decoupled Data Parallel Custom Extension](https://riscv.org/wp-content/uploads/2018/12/Hwacha-A-Data-Parallel-RISC-V-Extension-and-Implementation-Schmidt-Ou-.pdf) and [GitHub Repo](https://github.com/ucb-bar/hwacha)
- 2021 [Development of RISC-V Based Soft-core Processor with Scalable Vector Extension for Embedded System](https://dl.acm.org/doi/pdf/10.1145/3468081.3471061) and [GitHub Repo](https://github.com/klessydra/Morph)



### å®é™…ä¸Š

|         TASK          | çŠ¶æ€  | å®é™…è€—æ—¶ |
| :-------------------: | :-: | :--: |
| å¹¶è¡Œå¤„ç†å¤§ä½œä¸šï¼šæ‰¾åˆ°åˆé€‚çš„SBATCHå‚æ•° | run | 10h  |
|   æ”¶é›†AVX512ã€RVVæŒ‡ä»¤é›†èµ„æ–™   | run |  2h  |
|        **æ€»è®¡**         |     | 12h  |
