#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Mar  2 13:26:38 2019
# Process ID: 5749
# Current directory: /home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/impl_1
# Command line: vivado -log yolo_sys_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source yolo_sys_wrapper.tcl -notrace
# Log file: /home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/impl_1/yolo_sys_wrapper.vdi
# Journal file: /home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source yolo_sys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top yolo_sys_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_axi_gpio_0_0/yolo_sys_axi_gpio_0_0.dcp' for cell 'yolo_sys_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_processing_system7_0_0/yolo_sys_processing_system7_0_0.dcp' for cell 'yolo_sys_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_rst_ps7_0_100M_0/yolo_sys_rst_ps7_0_100M_0.dcp' for cell 'yolo_sys_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_auto_pc_0/yolo_sys_auto_pc_0.dcp' for cell 'yolo_sys_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_processing_system7_0_0/yolo_sys_processing_system7_0_0.xdc] for cell 'yolo_sys_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_processing_system7_0_0/yolo_sys_processing_system7_0_0.xdc] for cell 'yolo_sys_i/processing_system7_0/inst'
Parsing XDC File [/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_axi_gpio_0_0/yolo_sys_axi_gpio_0_0_board.xdc] for cell 'yolo_sys_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_axi_gpio_0_0/yolo_sys_axi_gpio_0_0_board.xdc] for cell 'yolo_sys_i/axi_gpio_0/U0'
Parsing XDC File [/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_axi_gpio_0_0/yolo_sys_axi_gpio_0_0.xdc] for cell 'yolo_sys_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_axi_gpio_0_0/yolo_sys_axi_gpio_0_0.xdc] for cell 'yolo_sys_i/axi_gpio_0/U0'
Parsing XDC File [/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_rst_ps7_0_100M_0/yolo_sys_rst_ps7_0_100M_0_board.xdc] for cell 'yolo_sys_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_rst_ps7_0_100M_0/yolo_sys_rst_ps7_0_100M_0_board.xdc] for cell 'yolo_sys_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_rst_ps7_0_100M_0/yolo_sys_rst_ps7_0_100M_0.xdc] for cell 'yolo_sys_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.srcs/sources_1/bd/yolo_sys/ip/yolo_sys_rst_ps7_0_100M_0/yolo_sys_rst_ps7_0_100M_0.xdc] for cell 'yolo_sys_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1513.055 ; gain = 345.191 ; free physical = 3364 ; free virtual = 13443
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1557.066 ; gain = 44.012 ; free physical = 3359 ; free virtual = 13438
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2421b8d8f

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1988.559 ; gain = 0.000 ; free physical = 2967 ; free virtual = 13061
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f6ff89af

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1988.559 ; gain = 0.000 ; free physical = 2967 ; free virtual = 13061
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1aef0258b

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1988.559 ; gain = 0.000 ; free physical = 2967 ; free virtual = 13061
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 264 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1aef0258b

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1988.559 ; gain = 0.000 ; free physical = 2967 ; free virtual = 13061
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1aef0258b

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1988.559 ; gain = 0.000 ; free physical = 2967 ; free virtual = 13062
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.559 ; gain = 0.000 ; free physical = 2967 ; free virtual = 13062
Ending Logic Optimization Task | Checksum: 1f21d0be0

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1988.559 ; gain = 0.000 ; free physical = 2967 ; free virtual = 13062

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d3de36ab

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1988.559 ; gain = 0.000 ; free physical = 2967 ; free virtual = 13062
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1988.559 ; gain = 475.504 ; free physical = 2967 ; free virtual = 13062
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2012.570 ; gain = 0.000 ; free physical = 2963 ; free virtual = 13060
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/impl_1/yolo_sys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file yolo_sys_wrapper_drc_opted.rpt -pb yolo_sys_wrapper_drc_opted.pb -rpx yolo_sys_wrapper_drc_opted.rpx
Command: report_drc -file yolo_sys_wrapper_drc_opted.rpt -pb yolo_sys_wrapper_drc_opted.pb -rpx yolo_sys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/impl_1/yolo_sys_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2020.574 ; gain = 0.000 ; free physical = 2954 ; free virtual = 13051
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15abbff77

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2020.574 ; gain = 0.000 ; free physical = 2954 ; free virtual = 13051
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2020.574 ; gain = 0.000 ; free physical = 2954 ; free virtual = 13051

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b5b16737

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2020.574 ; gain = 0.000 ; free physical = 2945 ; free virtual = 13045

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b474e67c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2023.586 ; gain = 3.012 ; free physical = 2941 ; free virtual = 13041

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b474e67c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2023.586 ; gain = 3.012 ; free physical = 2941 ; free virtual = 13041
Phase 1 Placer Initialization | Checksum: 1b474e67c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2023.586 ; gain = 3.012 ; free physical = 2941 ; free virtual = 13041

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2083e6e58

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2928 ; free virtual = 13029

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2083e6e58

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2928 ; free virtual = 13029

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 145375bac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2927 ; free virtual = 13028

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1125a8aa0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2927 ; free virtual = 13028

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1125a8aa0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2927 ; free virtual = 13028

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12b258f3f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2924 ; free virtual = 13026

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f5315464

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2924 ; free virtual = 13026

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f5315464

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2924 ; free virtual = 13026
Phase 3 Detail Placement | Checksum: f5315464

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2924 ; free virtual = 13026

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b71adcce

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: b71adcce

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2923 ; free virtual = 13025
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.591. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f2a93cc5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2923 ; free virtual = 13025
Phase 4.1 Post Commit Optimization | Checksum: f2a93cc5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2923 ; free virtual = 13025

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f2a93cc5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2924 ; free virtual = 13026

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f2a93cc5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2924 ; free virtual = 13026

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18aeab75a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2925 ; free virtual = 13027
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18aeab75a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2925 ; free virtual = 13027
Ending Placer Task | Checksum: 11abc6bbd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2935 ; free virtual = 13037
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2047.598 ; gain = 27.023 ; free physical = 2935 ; free virtual = 13037
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2047.598 ; gain = 0.000 ; free physical = 2931 ; free virtual = 13037
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/impl_1/yolo_sys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file yolo_sys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2047.598 ; gain = 0.000 ; free physical = 2922 ; free virtual = 13025
INFO: [runtcl-4] Executing : report_utilization -file yolo_sys_wrapper_utilization_placed.rpt -pb yolo_sys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2047.598 ; gain = 0.000 ; free physical = 2932 ; free virtual = 13036
INFO: [runtcl-4] Executing : report_control_sets -verbose -file yolo_sys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2047.598 ; gain = 0.000 ; free physical = 2933 ; free virtual = 13036
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 393f6568 ConstDB: 0 ShapeSum: e17d0655 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10adc9b58

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2167.262 ; gain = 119.664 ; free physical = 2791 ; free virtual = 12895
Post Restoration Checksum: NetGraph: c363e506 NumContArr: 4778b652 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10adc9b58

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2167.262 ; gain = 119.664 ; free physical = 2791 ; free virtual = 12895

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10adc9b58

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2168.262 ; gain = 120.664 ; free physical = 2775 ; free virtual = 12880

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10adc9b58

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2168.262 ; gain = 120.664 ; free physical = 2775 ; free virtual = 12880
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e6f62561

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2174.316 ; gain = 126.719 ; free physical = 2775 ; free virtual = 12879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.560  | TNS=0.000  | WHS=-0.132 | THS=-1.841 |

Phase 2 Router Initialization | Checksum: 12ed448f3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2174.316 ; gain = 126.719 ; free physical = 2773 ; free virtual = 12877

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b18b5093

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2174.316 ; gain = 126.719 ; free physical = 2771 ; free virtual = 12876

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.534  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bd5768c9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2174.316 ; gain = 126.719 ; free physical = 2770 ; free virtual = 12875

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.534  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15cb0b7de

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2174.316 ; gain = 126.719 ; free physical = 2770 ; free virtual = 12875
Phase 4 Rip-up And Reroute | Checksum: 15cb0b7de

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2174.316 ; gain = 126.719 ; free physical = 2770 ; free virtual = 12875

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15cb0b7de

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2174.316 ; gain = 126.719 ; free physical = 2770 ; free virtual = 12875

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15cb0b7de

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2174.316 ; gain = 126.719 ; free physical = 2770 ; free virtual = 12875
Phase 5 Delay and Skew Optimization | Checksum: 15cb0b7de

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2174.316 ; gain = 126.719 ; free physical = 2770 ; free virtual = 12875

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14038cf24

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2174.316 ; gain = 126.719 ; free physical = 2770 ; free virtual = 12875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.534  | TNS=0.000  | WHS=-0.873 | THS=-35.561|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 14ea50861

Time (s): cpu = 00:01:18 ; elapsed = 00:01:10 . Memory (MB): peak = 2371.309 ; gain = 323.711 ; free physical = 2737 ; free virtual = 12841
Phase 6.1 Hold Fix Iter | Checksum: 14ea50861

Time (s): cpu = 00:01:18 ; elapsed = 00:01:10 . Memory (MB): peak = 2371.309 ; gain = 323.711 ; free physical = 2737 ; free virtual = 12841

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.534  | TNS=0.000  | WHS=-0.447 | THS=-2.259 |

Phase 6.2 Additional Hold Fix | Checksum: 196b2f205

Time (s): cpu = 00:01:19 ; elapsed = 00:01:10 . Memory (MB): peak = 2371.309 ; gain = 323.711 ; free physical = 2733 ; free virtual = 12837
Phase 6 Post Hold Fix | Checksum: 1e8587e6a

Time (s): cpu = 00:01:19 ; elapsed = 00:01:10 . Memory (MB): peak = 2371.309 ; gain = 323.711 ; free physical = 2733 ; free virtual = 12837

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.422129 %
  Global Horizontal Routing Utilization  = 0.42216 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17bdb602e

Time (s): cpu = 00:01:19 ; elapsed = 00:01:10 . Memory (MB): peak = 2371.309 ; gain = 323.711 ; free physical = 2733 ; free virtual = 12837

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17bdb602e

Time (s): cpu = 00:01:19 ; elapsed = 00:01:10 . Memory (MB): peak = 2371.309 ; gain = 323.711 ; free physical = 2733 ; free virtual = 12837

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1792b28d8

Time (s): cpu = 00:01:19 ; elapsed = 00:01:10 . Memory (MB): peak = 2371.309 ; gain = 323.711 ; free physical = 2733 ; free virtual = 12837

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2309daefa

Time (s): cpu = 00:01:19 ; elapsed = 00:01:10 . Memory (MB): peak = 2371.309 ; gain = 323.711 ; free physical = 2733 ; free virtual = 12837
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.534  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2309daefa

Time (s): cpu = 00:01:19 ; elapsed = 00:01:10 . Memory (MB): peak = 2371.309 ; gain = 323.711 ; free physical = 2733 ; free virtual = 12837
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:19 ; elapsed = 00:01:10 . Memory (MB): peak = 2371.309 ; gain = 323.711 ; free physical = 2782 ; free virtual = 12887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 2371.309 ; gain = 323.711 ; free physical = 2782 ; free virtual = 12887
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2379.312 ; gain = 0.000 ; free physical = 2777 ; free virtual = 12885
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/impl_1/yolo_sys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file yolo_sys_wrapper_drc_routed.rpt -pb yolo_sys_wrapper_drc_routed.pb -rpx yolo_sys_wrapper_drc_routed.rpx
Command: report_drc -file yolo_sys_wrapper_drc_routed.rpt -pb yolo_sys_wrapper_drc_routed.pb -rpx yolo_sys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/impl_1/yolo_sys_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file yolo_sys_wrapper_methodology_drc_routed.rpt -pb yolo_sys_wrapper_methodology_drc_routed.pb -rpx yolo_sys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file yolo_sys_wrapper_methodology_drc_routed.rpt -pb yolo_sys_wrapper_methodology_drc_routed.pb -rpx yolo_sys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/impl_1/yolo_sys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file yolo_sys_wrapper_power_routed.rpt -pb yolo_sys_wrapper_power_summary_routed.pb -rpx yolo_sys_wrapper_power_routed.rpx
Command: report_power -file yolo_sys_wrapper_power_routed.rpt -pb yolo_sys_wrapper_power_summary_routed.pb -rpx yolo_sys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file yolo_sys_wrapper_route_status.rpt -pb yolo_sys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file yolo_sys_wrapper_timing_summary_routed.rpt -rpx yolo_sys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file yolo_sys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file yolo_sys_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force yolo_sys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./yolo_sys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/xavier/MSc_Project/Tiny_Yolo_v3/Tiny_Yolo_v3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Mar  2 13:31:41 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:02:26 . Memory (MB): peak = 2546.824 ; gain = 103.480 ; free physical = 2736 ; free virtual = 12854
INFO: [Common 17-206] Exiting Vivado at Sat Mar  2 13:31:41 2019...
