Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May  1 21:35:34 2023
| Host         : DELL_K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file board_interface_timing_summary_routed.rpt -pb board_interface_timing_summary_routed.pb -rpx board_interface_timing_summary_routed.rpx -warn_on_violation
| Design       : board_interface
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.377        0.000                      0                  513        0.155        0.000                      0                  513        4.500        0.000                       0                   456  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.377        0.000                      0                  513        0.155        0.000                      0                  513        4.500        0.000                       0                   456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 S0/S1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/S1/angle_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.854ns (22.212%)  route 2.991ns (77.788%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.801     5.322    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  S0/S1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  S0/S1/count_reg[14]/Q
                         net (fo=2, routed)           0.748     6.526    S0/S1/count_reg[14]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.124     6.650 f  S0/S1/angle_reg_i_6/O
                         net (fo=1, routed)           0.585     7.235    S0/S1/angle_reg_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I4_O)        0.124     7.359 f  S0/S1/angle_reg_i_2/O
                         net (fo=2, routed)           0.969     8.328    S0/S1/angle_reg_i_2_n_0
    SLICE_X4Y116         LUT4 (Prop_lut4_I0_O)        0.150     8.478 r  S0/S1/angle_reg_i_1/O
                         net (fo=1, routed)           0.689     9.167    S0/S1/angle
    DSP48_X0Y46          DSP48E1                                      r  S0/S1/angle_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.698    15.039    S0/S1/clock_100Mhz_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  S0/S1/angle_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.726    14.544    S0/S1/angle_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 S0/S1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/S1/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.828ns (21.008%)  route 3.113ns (78.992%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.801     5.322    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  S0/S1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  S0/S1/count_reg[14]/Q
                         net (fo=2, routed)           0.748     6.526    S0/S1/count_reg[14]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.124     6.650 f  S0/S1/angle_reg_i_6/O
                         net (fo=1, routed)           0.585     7.235    S0/S1/angle_reg_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I4_O)        0.124     7.359 f  S0/S1/angle_reg_i_2/O
                         net (fo=2, routed)           0.969     8.328    S0/S1/angle_reg_i_2_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.811     9.264    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.671    15.012    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[28]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y119         FDRE (Setup_fdre_C_R)       -0.429    14.829    S0/S1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 S0/S1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/S1/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.828ns (21.008%)  route 3.113ns (78.992%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.801     5.322    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  S0/S1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  S0/S1/count_reg[14]/Q
                         net (fo=2, routed)           0.748     6.526    S0/S1/count_reg[14]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.124     6.650 f  S0/S1/angle_reg_i_6/O
                         net (fo=1, routed)           0.585     7.235    S0/S1/angle_reg_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I4_O)        0.124     7.359 f  S0/S1/angle_reg_i_2/O
                         net (fo=2, routed)           0.969     8.328    S0/S1/angle_reg_i_2_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.811     9.264    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.671    15.012    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[29]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y119         FDRE (Setup_fdre_C_R)       -0.429    14.829    S0/S1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 S0/S1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/S1/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.828ns (21.008%)  route 3.113ns (78.992%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.801     5.322    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  S0/S1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  S0/S1/count_reg[14]/Q
                         net (fo=2, routed)           0.748     6.526    S0/S1/count_reg[14]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.124     6.650 f  S0/S1/angle_reg_i_6/O
                         net (fo=1, routed)           0.585     7.235    S0/S1/angle_reg_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I4_O)        0.124     7.359 f  S0/S1/angle_reg_i_2/O
                         net (fo=2, routed)           0.969     8.328    S0/S1/angle_reg_i_2_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.811     9.264    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.671    15.012    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[30]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y119         FDRE (Setup_fdre_C_R)       -0.429    14.829    S0/S1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 S0/S1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/S1/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.828ns (21.008%)  route 3.113ns (78.992%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.801     5.322    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  S0/S1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  S0/S1/count_reg[14]/Q
                         net (fo=2, routed)           0.748     6.526    S0/S1/count_reg[14]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.124     6.650 f  S0/S1/angle_reg_i_6/O
                         net (fo=1, routed)           0.585     7.235    S0/S1/angle_reg_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I4_O)        0.124     7.359 f  S0/S1/angle_reg_i_2/O
                         net (fo=2, routed)           0.969     8.328    S0/S1/angle_reg_i_2_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.811     9.264    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.671    15.012    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[31]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y119         FDRE (Setup_fdre_C_R)       -0.429    14.829    S0/S1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 S0/S1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/S1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.828ns (21.692%)  route 2.989ns (78.308%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.801     5.322    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  S0/S1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  S0/S1/count_reg[14]/Q
                         net (fo=2, routed)           0.748     6.526    S0/S1/count_reg[14]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.124     6.650 f  S0/S1/angle_reg_i_6/O
                         net (fo=1, routed)           0.585     7.235    S0/S1/angle_reg_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I4_O)        0.124     7.359 f  S0/S1/angle_reg_i_2/O
                         net (fo=2, routed)           0.969     8.328    S0/S1/angle_reg_i_2_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.687     9.139    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.678    15.019    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[0]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y112         FDRE (Setup_fdre_C_R)       -0.429    14.836    S0/S1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 S0/S1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/S1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.828ns (21.692%)  route 2.989ns (78.308%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.801     5.322    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  S0/S1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  S0/S1/count_reg[14]/Q
                         net (fo=2, routed)           0.748     6.526    S0/S1/count_reg[14]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.124     6.650 f  S0/S1/angle_reg_i_6/O
                         net (fo=1, routed)           0.585     7.235    S0/S1/angle_reg_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I4_O)        0.124     7.359 f  S0/S1/angle_reg_i_2/O
                         net (fo=2, routed)           0.969     8.328    S0/S1/angle_reg_i_2_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.687     9.139    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.678    15.019    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[1]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y112         FDRE (Setup_fdre_C_R)       -0.429    14.836    S0/S1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 S0/S1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/S1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.828ns (21.692%)  route 2.989ns (78.308%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.801     5.322    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  S0/S1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  S0/S1/count_reg[14]/Q
                         net (fo=2, routed)           0.748     6.526    S0/S1/count_reg[14]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.124     6.650 f  S0/S1/angle_reg_i_6/O
                         net (fo=1, routed)           0.585     7.235    S0/S1/angle_reg_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I4_O)        0.124     7.359 f  S0/S1/angle_reg_i_2/O
                         net (fo=2, routed)           0.969     8.328    S0/S1/angle_reg_i_2_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.687     9.139    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.678    15.019    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[2]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y112         FDRE (Setup_fdre_C_R)       -0.429    14.836    S0/S1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 S0/S1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/S1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.828ns (21.692%)  route 2.989ns (78.308%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.801     5.322    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  S0/S1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  S0/S1/count_reg[14]/Q
                         net (fo=2, routed)           0.748     6.526    S0/S1/count_reg[14]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.124     6.650 f  S0/S1/angle_reg_i_6/O
                         net (fo=1, routed)           0.585     7.235    S0/S1/angle_reg_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I4_O)        0.124     7.359 f  S0/S1/angle_reg_i_2/O
                         net (fo=2, routed)           0.969     8.328    S0/S1/angle_reg_i_2_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.687     9.139    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.678    15.019    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[3]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y112         FDRE (Setup_fdre_C_R)       -0.429    14.836    S0/S1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 S0/S1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/S1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.828ns (21.710%)  route 2.986ns (78.290%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.801     5.322    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  S0/S1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  S0/S1/count_reg[14]/Q
                         net (fo=2, routed)           0.748     6.526    S0/S1/count_reg[14]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.124     6.650 f  S0/S1/angle_reg_i_6/O
                         net (fo=1, routed)           0.585     7.235    S0/S1/angle_reg_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I4_O)        0.124     7.359 f  S0/S1/angle_reg_i_2/O
                         net (fo=2, routed)           0.969     8.328    S0/S1/angle_reg_i_2_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.124     8.452 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.684     9.136    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y113         FDRE                                         r  S0/S1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.677    15.018    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  S0/S1/count_reg[4]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y113         FDRE (Setup_fdre_C_R)       -0.429    14.835    S0/S1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  5.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 S0/S2/XYZ[0].Z_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/S2/XYZ[1].Z_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.642     1.526    S0/S2/clock_100Mhz_IBUF_BUFG
    SLICE_X15Y113        FDRE                                         r  S0/S2/XYZ[0].Z_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  S0/S2/XYZ[0].Z_reg[1][8]/Q
                         net (fo=1, routed)           0.052     1.719    S0/S2/XYZ[0].Z_reg[1][8]
    SLICE_X14Y113        LUT2 (Prop_lut2_I0_O)        0.045     1.764 r  S0/S2/XYZ[1].Z[2][8]_i_3/O
                         net (fo=1, routed)           0.000     1.764    S0/S2/XYZ[1].Z[2][8]_i_3_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.828 r  S0/S2/XYZ[1].Z_reg[2][8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    S0/S2/XYZ[1].Z_reg[2][8]_i_1_n_4
    SLICE_X14Y113        FDRE                                         r  S0/S2/XYZ[1].Z_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.915     2.043    S0/S2/clock_100Mhz_IBUF_BUFG
    SLICE_X14Y113        FDRE                                         r  S0/S2/XYZ[1].Z_reg[2][8]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X14Y113        FDRE (Hold_fdre_C_D)         0.134     1.673    S0/S2/XYZ[1].Z_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 IDAC/out_cosine_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PDAC/temp_SDATA2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.669     1.553    IDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  IDAC/out_cosine_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  IDAC/out_cosine_reg[4]/Q
                         net (fo=1, routed)           0.101     1.795    PDAC/temp_SDATA2_reg[11]_0[0]
    SLICE_X1Y117         FDRE                                         r  PDAC/temp_SDATA2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.942     2.070    PDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  PDAC/temp_SDATA2_reg[4]/C
                         clock pessimism             -0.503     1.567    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.070     1.637    PDAC/temp_SDATA2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 S0/S2/XYZ[3].Z_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/S2/XYZ[4].Z_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.643     1.527    S0/S2/clock_100Mhz_IBUF_BUFG
    SLICE_X12Y112        FDRE                                         r  S0/S2/XYZ[3].Z_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.164     1.691 f  S0/S2/XYZ[3].Z_reg[4][0]/Q
                         net (fo=2, routed)           0.061     1.752    S0/S2/XYZ[3].Z_reg[4][0]
    SLICE_X13Y112        LUT1 (Prop_lut1_I0_O)        0.045     1.797 r  S0/S2/XYZ[4].Z[5][0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    S0/S2/XYZ[4].Z[5][0]_i_1_n_0
    SLICE_X13Y112        FDRE                                         r  S0/S2/XYZ[4].Z_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.916     2.044    S0/S2/clock_100Mhz_IBUF_BUFG
    SLICE_X13Y112        FDRE                                         r  S0/S2/XYZ[4].Z_reg[5][0]/C
                         clock pessimism             -0.504     1.540    
    SLICE_X13Y112        FDRE (Hold_fdre_C_D)         0.092     1.632    S0/S2/XYZ[4].Z_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 IDAC/out_cosine_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PDAC/temp_SDATA2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.668     1.552    IDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  IDAC/out_cosine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164     1.716 r  IDAC/out_cosine_reg[9]/Q
                         net (fo=1, routed)           0.100     1.816    PDAC/temp_SDATA2_reg[11]_0[5]
    SLICE_X1Y118         FDRE                                         r  PDAC/temp_SDATA2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.941     2.069    PDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  PDAC/temp_SDATA2_reg[9]/C
                         clock pessimism             -0.503     1.566    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.076     1.642    PDAC/temp_SDATA2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 IDAC/out_cosine_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PDAC/temp_SDATA2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.668     1.552    IDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  IDAC/out_cosine_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164     1.716 r  IDAC/out_cosine_reg[7]/Q
                         net (fo=1, routed)           0.100     1.816    PDAC/temp_SDATA2_reg[11]_0[3]
    SLICE_X1Y118         FDRE                                         r  PDAC/temp_SDATA2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.941     2.069    PDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  PDAC/temp_SDATA2_reg[7]/C
                         clock pessimism             -0.503     1.566    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.075     1.641    PDAC/temp_SDATA2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 IDAC/out_cosine_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PDAC/temp_SDATA2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.668     1.552    IDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  IDAC/out_cosine_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164     1.716 r  IDAC/out_cosine_reg[11]/Q
                         net (fo=1, routed)           0.099     1.815    PDAC/temp_SDATA2_reg[11]_0[7]
    SLICE_X1Y118         FDRE                                         r  PDAC/temp_SDATA2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.941     2.069    PDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  PDAC/temp_SDATA2_reg[11]/C
                         clock pessimism             -0.503     1.566    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.072     1.638    PDAC/temp_SDATA2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 IDAC/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDAC/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.671     1.555    IDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  IDAC/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  IDAC/count_reg[1]/Q
                         net (fo=7, routed)           0.133     1.828    IDAC/count_reg[1]
    SLICE_X2Y114         LUT5 (Prop_lut5_I3_O)        0.048     1.876 r  IDAC/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.876    IDAC/p_0_in[4]
    SLICE_X2Y114         FDRE                                         r  IDAC/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.945     2.073    IDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  IDAC/count_reg[4]/C
                         clock pessimism             -0.505     1.568    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.131     1.699    IDAC/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 IDAC/out_cosine_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PDAC/temp_SDATA2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.668     1.552    IDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  IDAC/out_cosine_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164     1.716 r  IDAC/out_cosine_reg[8]/Q
                         net (fo=1, routed)           0.100     1.816    PDAC/temp_SDATA2_reg[11]_0[4]
    SLICE_X1Y118         FDRE                                         r  PDAC/temp_SDATA2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.941     2.069    PDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  PDAC/temp_SDATA2_reg[8]/C
                         clock pessimism             -0.503     1.566    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.071     1.637    PDAC/temp_SDATA2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 IDAC/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDAC/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.055%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.671     1.555    IDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  IDAC/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  IDAC/count_reg[1]/Q
                         net (fo=7, routed)           0.137     1.832    IDAC/count_reg[1]
    SLICE_X2Y114         LUT3 (Prop_lut3_I2_O)        0.048     1.880 r  IDAC/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    IDAC/p_0_in[2]
    SLICE_X2Y114         FDRE                                         r  IDAC/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.945     2.073    IDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  IDAC/count_reg[2]/C
                         clock pessimism             -0.505     1.568    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.133     1.701    IDAC/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 S0/S2/XYZ[0].Z_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/S2/XYZ[1].Z_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.643     1.527    S0/S2/clock_100Mhz_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  S0/S2/XYZ[0].Z_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  S0/S2/XYZ[0].Z_reg[1][2]/Q
                         net (fo=4, routed)           0.077     1.745    S0/S2/XYZ[0].Z_reg[1][2]
    SLICE_X14Y112        LUT2 (Prop_lut2_I0_O)        0.045     1.790 r  S0/S2/XYZ[1].Z[2][4]_i_4/O
                         net (fo=1, routed)           0.000     1.790    S0/S2/XYZ[1].Z[2][4]_i_4_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.855 r  S0/S2/XYZ[1].Z_reg[2][4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    S0/S2/XYZ[1].Z_reg[2][4]_i_1_n_5
    SLICE_X14Y112        FDRE                                         r  S0/S2/XYZ[1].Z_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.916     2.044    S0/S2/clock_100Mhz_IBUF_BUFG
    SLICE_X14Y112        FDRE                                         r  S0/S2/XYZ[1].Z_reg[2][3]/C
                         clock pessimism             -0.504     1.540    
    SLICE_X14Y112        FDRE (Hold_fdre_C_D)         0.134     1.674    S0/S2/XYZ[1].Z_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100Mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y46    S0/S1/angle_reg/CLK
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y37   displayed_number_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y42   displayed_number_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X50Y42   displayed_number_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y39   displayed_number_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y42   displayed_number_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y42   displayed_number_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y37   displayed_number_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y37   displayed_number_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y37   displayed_number_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y37   displayed_number_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y42   displayed_number_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y42   displayed_number_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X50Y42   displayed_number_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X50Y42   displayed_number_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y39   displayed_number_reg[12]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y39   displayed_number_reg[12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y42   displayed_number_reg[13]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y42   displayed_number_reg[13]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y37   displayed_number_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y37   displayed_number_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y42   displayed_number_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y42   displayed_number_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X50Y42   displayed_number_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X50Y42   displayed_number_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y39   displayed_number_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y39   displayed_number_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y42   displayed_number_reg[13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X49Y42   displayed_number_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayed_number_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.736ns  (logic 8.955ns (37.729%)  route 14.781ns (62.271%))
  Logic Levels:           19  (CARRY4=6 LUT2=3 LUT4=3 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  displayed_number_reg[10]/Q
                         net (fo=37, routed)          1.702     7.248    displayed_number[10]
    SLICE_X51Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  seg_OBUF[0]_inst_i_169/O
                         net (fo=1, routed)           0.000     7.372    seg_OBUF[0]_inst_i_169_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.952 r  seg_OBUF[0]_inst_i_136/O[2]
                         net (fo=3, routed)           0.676     8.628    seg_OBUF[0]_inst_i_136_n_5
    SLICE_X50Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.930 r  seg_OBUF[0]_inst_i_148/O
                         net (fo=1, routed)           0.000     8.930    seg_OBUF[0]_inst_i_148_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.182 r  seg_OBUF[0]_inst_i_117/O[0]
                         net (fo=1, routed)           0.827    10.009    seg_OBUF[0]_inst_i_117_n_7
    SLICE_X49Y38         LUT2 (Prop_lut2_I1_O)        0.295    10.304 r  seg_OBUF[0]_inst_i_98/O
                         net (fo=1, routed)           0.000    10.304    seg_OBUF[0]_inst_i_98_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.552 f  seg_OBUF[0]_inst_i_51/O[3]
                         net (fo=4, routed)           0.938    11.490    seg_OBUF[0]_inst_i_51_n_4
    SLICE_X54Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.796 r  seg_OBUF[0]_inst_i_41/O
                         net (fo=8, routed)           0.770    12.566    seg_OBUF[0]_inst_i_41_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.690 r  seg_OBUF[0]_inst_i_52/O
                         net (fo=24, routed)          1.520    14.210    seg_OBUF[0]_inst_i_52_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I1_O)        0.150    14.360 r  seg_OBUF[0]_inst_i_58/O
                         net (fo=10, routed)          1.100    15.460    seg_OBUF[0]_inst_i_58_n_0
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.328    15.788 r  seg_OBUF[0]_inst_i_139/O
                         net (fo=1, routed)           0.000    15.788    seg_OBUF[0]_inst_i_139_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.164 r  seg_OBUF[0]_inst_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.164    seg_OBUF[0]_inst_i_102_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.487 r  seg_OBUF[0]_inst_i_53/O[1]
                         net (fo=4, routed)           0.962    17.449    seg_OBUF[0]_inst_i_53_n_6
    SLICE_X53Y43         LUT4 (Prop_lut4_I3_O)        0.306    17.755 r  seg_OBUF[0]_inst_i_61/O
                         net (fo=1, routed)           0.000    17.755    seg_OBUF[0]_inst_i_61_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.335 r  seg_OBUF[0]_inst_i_31/O[2]
                         net (fo=8, routed)           0.797    19.132    seg_OBUF[0]_inst_i_31_n_5
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.302    19.434 r  seg_OBUF[0]_inst_i_10/O
                         net (fo=3, routed)           1.117    20.551    seg_OBUF[0]_inst_i_10_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I1_O)        0.124    20.675 r  seg_OBUF[0]_inst_i_21/O
                         net (fo=1, routed)           0.580    21.254    seg_OBUF[0]_inst_i_21_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.378 r  seg_OBUF[0]_inst_i_7/O
                         net (fo=7, routed)           0.828    22.206    seg_OBUF[0]_inst_i_7_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I5_O)        0.124    22.330 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.965    25.295    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    28.826 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    28.826    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.723ns  (logic 8.944ns (37.702%)  route 14.779ns (62.298%))
  Logic Levels:           19  (CARRY4=6 LUT2=3 LUT4=3 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  displayed_number_reg[10]/Q
                         net (fo=37, routed)          1.702     7.248    displayed_number[10]
    SLICE_X51Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  seg_OBUF[0]_inst_i_169/O
                         net (fo=1, routed)           0.000     7.372    seg_OBUF[0]_inst_i_169_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.952 r  seg_OBUF[0]_inst_i_136/O[2]
                         net (fo=3, routed)           0.676     8.628    seg_OBUF[0]_inst_i_136_n_5
    SLICE_X50Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.930 r  seg_OBUF[0]_inst_i_148/O
                         net (fo=1, routed)           0.000     8.930    seg_OBUF[0]_inst_i_148_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.182 r  seg_OBUF[0]_inst_i_117/O[0]
                         net (fo=1, routed)           0.827    10.009    seg_OBUF[0]_inst_i_117_n_7
    SLICE_X49Y38         LUT2 (Prop_lut2_I1_O)        0.295    10.304 r  seg_OBUF[0]_inst_i_98/O
                         net (fo=1, routed)           0.000    10.304    seg_OBUF[0]_inst_i_98_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.552 f  seg_OBUF[0]_inst_i_51/O[3]
                         net (fo=4, routed)           0.938    11.490    seg_OBUF[0]_inst_i_51_n_4
    SLICE_X54Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.796 r  seg_OBUF[0]_inst_i_41/O
                         net (fo=8, routed)           0.770    12.566    seg_OBUF[0]_inst_i_41_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.690 r  seg_OBUF[0]_inst_i_52/O
                         net (fo=24, routed)          1.520    14.210    seg_OBUF[0]_inst_i_52_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I1_O)        0.150    14.360 r  seg_OBUF[0]_inst_i_58/O
                         net (fo=10, routed)          1.100    15.460    seg_OBUF[0]_inst_i_58_n_0
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.328    15.788 r  seg_OBUF[0]_inst_i_139/O
                         net (fo=1, routed)           0.000    15.788    seg_OBUF[0]_inst_i_139_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.164 r  seg_OBUF[0]_inst_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.164    seg_OBUF[0]_inst_i_102_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.487 r  seg_OBUF[0]_inst_i_53/O[1]
                         net (fo=4, routed)           0.962    17.449    seg_OBUF[0]_inst_i_53_n_6
    SLICE_X53Y43         LUT4 (Prop_lut4_I3_O)        0.306    17.755 r  seg_OBUF[0]_inst_i_61/O
                         net (fo=1, routed)           0.000    17.755    seg_OBUF[0]_inst_i_61_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.335 r  seg_OBUF[0]_inst_i_31/O[2]
                         net (fo=8, routed)           0.797    19.132    seg_OBUF[0]_inst_i_31_n_5
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.302    19.434 r  seg_OBUF[0]_inst_i_10/O
                         net (fo=3, routed)           1.117    20.551    seg_OBUF[0]_inst_i_10_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I1_O)        0.124    20.675 r  seg_OBUF[0]_inst_i_21/O
                         net (fo=1, routed)           0.580    21.254    seg_OBUF[0]_inst_i_21_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.378 r  seg_OBUF[0]_inst_i_7/O
                         net (fo=7, routed)           1.067    22.446    seg_OBUF[0]_inst_i_7_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124    22.570 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.723    25.293    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    28.813 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.813    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.513ns  (logic 8.965ns (38.130%)  route 14.547ns (61.870%))
  Logic Levels:           20  (CARRY4=7 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  displayed_number_reg[10]/Q
                         net (fo=37, routed)          1.702     7.248    displayed_number[10]
    SLICE_X51Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  seg_OBUF[0]_inst_i_169/O
                         net (fo=1, routed)           0.000     7.372    seg_OBUF[0]_inst_i_169_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.952 r  seg_OBUF[0]_inst_i_136/O[2]
                         net (fo=3, routed)           0.676     8.628    seg_OBUF[0]_inst_i_136_n_5
    SLICE_X50Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.930 r  seg_OBUF[0]_inst_i_148/O
                         net (fo=1, routed)           0.000     8.930    seg_OBUF[0]_inst_i_148_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.182 r  seg_OBUF[0]_inst_i_117/O[0]
                         net (fo=1, routed)           0.827    10.009    seg_OBUF[0]_inst_i_117_n_7
    SLICE_X49Y38         LUT2 (Prop_lut2_I1_O)        0.295    10.304 r  seg_OBUF[0]_inst_i_98/O
                         net (fo=1, routed)           0.000    10.304    seg_OBUF[0]_inst_i_98_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.552 f  seg_OBUF[0]_inst_i_51/O[3]
                         net (fo=4, routed)           0.938    11.490    seg_OBUF[0]_inst_i_51_n_4
    SLICE_X54Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.796 r  seg_OBUF[0]_inst_i_41/O
                         net (fo=8, routed)           0.770    12.566    seg_OBUF[0]_inst_i_41_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.690 r  seg_OBUF[0]_inst_i_52/O
                         net (fo=24, routed)          1.520    14.210    seg_OBUF[0]_inst_i_52_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I1_O)        0.150    14.360 r  seg_OBUF[0]_inst_i_58/O
                         net (fo=10, routed)          1.100    15.460    seg_OBUF[0]_inst_i_58_n_0
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.328    15.788 r  seg_OBUF[0]_inst_i_139/O
                         net (fo=1, routed)           0.000    15.788    seg_OBUF[0]_inst_i_139_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.164 r  seg_OBUF[0]_inst_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.164    seg_OBUF[0]_inst_i_102_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.487 r  seg_OBUF[0]_inst_i_53/O[1]
                         net (fo=4, routed)           0.658    17.145    seg_OBUF[0]_inst_i_53_n_6
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306    17.451 r  seg_OBUF[0]_inst_i_28/O
                         net (fo=1, routed)           0.000    17.451    seg_OBUF[0]_inst_i_28_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.849 r  seg_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.849    seg_OBUF[0]_inst_i_8_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.071 r  seg_OBUF[0]_inst_i_31/O[0]
                         net (fo=8, routed)           1.342    19.413    seg_OBUF[0]_inst_i_31_n_7
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.299    19.712 f  seg_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           0.825    20.537    seg_OBUF[0]_inst_i_9_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I2_O)        0.124    20.661 r  seg_OBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.689    21.350    seg_OBUF[0]_inst_i_18_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.474 r  seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.731    22.205    seg_OBUF[0]_inst_i_5_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.124    22.329 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.769    25.099    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    28.603 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    28.603    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.426ns  (logic 8.990ns (38.377%)  route 14.436ns (61.623%))
  Logic Levels:           20  (CARRY4=7 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  displayed_number_reg[10]/Q
                         net (fo=37, routed)          1.702     7.248    displayed_number[10]
    SLICE_X51Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  seg_OBUF[0]_inst_i_169/O
                         net (fo=1, routed)           0.000     7.372    seg_OBUF[0]_inst_i_169_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.952 r  seg_OBUF[0]_inst_i_136/O[2]
                         net (fo=3, routed)           0.676     8.628    seg_OBUF[0]_inst_i_136_n_5
    SLICE_X50Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.930 r  seg_OBUF[0]_inst_i_148/O
                         net (fo=1, routed)           0.000     8.930    seg_OBUF[0]_inst_i_148_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.182 r  seg_OBUF[0]_inst_i_117/O[0]
                         net (fo=1, routed)           0.827    10.009    seg_OBUF[0]_inst_i_117_n_7
    SLICE_X49Y38         LUT2 (Prop_lut2_I1_O)        0.295    10.304 r  seg_OBUF[0]_inst_i_98/O
                         net (fo=1, routed)           0.000    10.304    seg_OBUF[0]_inst_i_98_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.552 f  seg_OBUF[0]_inst_i_51/O[3]
                         net (fo=4, routed)           0.938    11.490    seg_OBUF[0]_inst_i_51_n_4
    SLICE_X54Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.796 r  seg_OBUF[0]_inst_i_41/O
                         net (fo=8, routed)           0.770    12.566    seg_OBUF[0]_inst_i_41_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.690 r  seg_OBUF[0]_inst_i_52/O
                         net (fo=24, routed)          1.520    14.210    seg_OBUF[0]_inst_i_52_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I1_O)        0.150    14.360 r  seg_OBUF[0]_inst_i_58/O
                         net (fo=10, routed)          1.100    15.460    seg_OBUF[0]_inst_i_58_n_0
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.328    15.788 r  seg_OBUF[0]_inst_i_139/O
                         net (fo=1, routed)           0.000    15.788    seg_OBUF[0]_inst_i_139_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.164 r  seg_OBUF[0]_inst_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.164    seg_OBUF[0]_inst_i_102_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.487 r  seg_OBUF[0]_inst_i_53/O[1]
                         net (fo=4, routed)           0.658    17.145    seg_OBUF[0]_inst_i_53_n_6
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306    17.451 r  seg_OBUF[0]_inst_i_28/O
                         net (fo=1, routed)           0.000    17.451    seg_OBUF[0]_inst_i_28_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.849 r  seg_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.849    seg_OBUF[0]_inst_i_8_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.071 r  seg_OBUF[0]_inst_i_31/O[0]
                         net (fo=8, routed)           1.342    19.413    seg_OBUF[0]_inst_i_31_n_7
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.299    19.712 f  seg_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           0.825    20.537    seg_OBUF[0]_inst_i_9_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I2_O)        0.124    20.661 r  seg_OBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.689    21.350    seg_OBUF[0]_inst_i_18_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.474 r  seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.836    22.311    seg_OBUF[0]_inst_i_5_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I4_O)        0.124    22.435 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.552    24.987    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    28.516 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    28.516    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.425ns  (logic 8.972ns (38.300%)  route 14.453ns (61.700%))
  Logic Levels:           20  (CARRY4=7 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  displayed_number_reg[10]/Q
                         net (fo=37, routed)          1.702     7.248    displayed_number[10]
    SLICE_X51Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  seg_OBUF[0]_inst_i_169/O
                         net (fo=1, routed)           0.000     7.372    seg_OBUF[0]_inst_i_169_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.952 r  seg_OBUF[0]_inst_i_136/O[2]
                         net (fo=3, routed)           0.676     8.628    seg_OBUF[0]_inst_i_136_n_5
    SLICE_X50Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.930 r  seg_OBUF[0]_inst_i_148/O
                         net (fo=1, routed)           0.000     8.930    seg_OBUF[0]_inst_i_148_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.182 r  seg_OBUF[0]_inst_i_117/O[0]
                         net (fo=1, routed)           0.827    10.009    seg_OBUF[0]_inst_i_117_n_7
    SLICE_X49Y38         LUT2 (Prop_lut2_I1_O)        0.295    10.304 r  seg_OBUF[0]_inst_i_98/O
                         net (fo=1, routed)           0.000    10.304    seg_OBUF[0]_inst_i_98_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.552 f  seg_OBUF[0]_inst_i_51/O[3]
                         net (fo=4, routed)           0.938    11.490    seg_OBUF[0]_inst_i_51_n_4
    SLICE_X54Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.796 r  seg_OBUF[0]_inst_i_41/O
                         net (fo=8, routed)           0.770    12.566    seg_OBUF[0]_inst_i_41_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.690 r  seg_OBUF[0]_inst_i_52/O
                         net (fo=24, routed)          1.520    14.210    seg_OBUF[0]_inst_i_52_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I1_O)        0.150    14.360 r  seg_OBUF[0]_inst_i_58/O
                         net (fo=10, routed)          1.100    15.460    seg_OBUF[0]_inst_i_58_n_0
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.328    15.788 r  seg_OBUF[0]_inst_i_139/O
                         net (fo=1, routed)           0.000    15.788    seg_OBUF[0]_inst_i_139_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.164 r  seg_OBUF[0]_inst_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.164    seg_OBUF[0]_inst_i_102_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.487 r  seg_OBUF[0]_inst_i_53/O[1]
                         net (fo=4, routed)           0.658    17.145    seg_OBUF[0]_inst_i_53_n_6
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306    17.451 r  seg_OBUF[0]_inst_i_28/O
                         net (fo=1, routed)           0.000    17.451    seg_OBUF[0]_inst_i_28_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.849 r  seg_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.849    seg_OBUF[0]_inst_i_8_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.071 r  seg_OBUF[0]_inst_i_31/O[0]
                         net (fo=8, routed)           1.342    19.413    seg_OBUF[0]_inst_i_31_n_7
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.299    19.712 r  seg_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           0.825    20.537    seg_OBUF[0]_inst_i_9_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I2_O)        0.124    20.661 f  seg_OBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.689    21.350    seg_OBUF[0]_inst_i_18_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.474 f  seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.885    22.359    seg_OBUF[0]_inst_i_5_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124    22.483 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.521    25.004    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    28.515 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.515    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.352ns  (logic 8.997ns (38.527%)  route 14.355ns (61.473%))
  Logic Levels:           20  (CARRY4=7 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  displayed_number_reg[10]/Q
                         net (fo=37, routed)          1.702     7.248    displayed_number[10]
    SLICE_X51Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  seg_OBUF[0]_inst_i_169/O
                         net (fo=1, routed)           0.000     7.372    seg_OBUF[0]_inst_i_169_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.952 r  seg_OBUF[0]_inst_i_136/O[2]
                         net (fo=3, routed)           0.676     8.628    seg_OBUF[0]_inst_i_136_n_5
    SLICE_X50Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.930 r  seg_OBUF[0]_inst_i_148/O
                         net (fo=1, routed)           0.000     8.930    seg_OBUF[0]_inst_i_148_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.182 r  seg_OBUF[0]_inst_i_117/O[0]
                         net (fo=1, routed)           0.827    10.009    seg_OBUF[0]_inst_i_117_n_7
    SLICE_X49Y38         LUT2 (Prop_lut2_I1_O)        0.295    10.304 r  seg_OBUF[0]_inst_i_98/O
                         net (fo=1, routed)           0.000    10.304    seg_OBUF[0]_inst_i_98_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.552 f  seg_OBUF[0]_inst_i_51/O[3]
                         net (fo=4, routed)           0.938    11.490    seg_OBUF[0]_inst_i_51_n_4
    SLICE_X54Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.796 r  seg_OBUF[0]_inst_i_41/O
                         net (fo=8, routed)           0.770    12.566    seg_OBUF[0]_inst_i_41_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.690 r  seg_OBUF[0]_inst_i_52/O
                         net (fo=24, routed)          1.520    14.210    seg_OBUF[0]_inst_i_52_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I1_O)        0.150    14.360 r  seg_OBUF[0]_inst_i_58/O
                         net (fo=10, routed)          1.100    15.460    seg_OBUF[0]_inst_i_58_n_0
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.328    15.788 r  seg_OBUF[0]_inst_i_139/O
                         net (fo=1, routed)           0.000    15.788    seg_OBUF[0]_inst_i_139_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.164 r  seg_OBUF[0]_inst_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.164    seg_OBUF[0]_inst_i_102_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.487 r  seg_OBUF[0]_inst_i_53/O[1]
                         net (fo=4, routed)           0.658    17.145    seg_OBUF[0]_inst_i_53_n_6
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306    17.451 r  seg_OBUF[0]_inst_i_28/O
                         net (fo=1, routed)           0.000    17.451    seg_OBUF[0]_inst_i_28_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.849 r  seg_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.849    seg_OBUF[0]_inst_i_8_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.071 r  seg_OBUF[0]_inst_i_31/O[0]
                         net (fo=8, routed)           1.342    19.413    seg_OBUF[0]_inst_i_31_n_7
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.299    19.712 f  seg_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           0.825    20.537    seg_OBUF[0]_inst_i_9_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I2_O)        0.124    20.661 r  seg_OBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.689    21.350    seg_OBUF[0]_inst_i_18_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.474 r  seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.875    22.349    seg_OBUF[0]_inst_i_5_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.124    22.473 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.433    24.906    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    28.442 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.442    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.311ns  (logic 8.996ns (38.592%)  route 14.315ns (61.408%))
  Logic Levels:           20  (CARRY4=7 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  displayed_number_reg[10]/Q
                         net (fo=37, routed)          1.702     7.248    displayed_number[10]
    SLICE_X51Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.372 r  seg_OBUF[0]_inst_i_169/O
                         net (fo=1, routed)           0.000     7.372    seg_OBUF[0]_inst_i_169_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.952 r  seg_OBUF[0]_inst_i_136/O[2]
                         net (fo=3, routed)           0.676     8.628    seg_OBUF[0]_inst_i_136_n_5
    SLICE_X50Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.930 r  seg_OBUF[0]_inst_i_148/O
                         net (fo=1, routed)           0.000     8.930    seg_OBUF[0]_inst_i_148_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.182 r  seg_OBUF[0]_inst_i_117/O[0]
                         net (fo=1, routed)           0.827    10.009    seg_OBUF[0]_inst_i_117_n_7
    SLICE_X49Y38         LUT2 (Prop_lut2_I1_O)        0.295    10.304 r  seg_OBUF[0]_inst_i_98/O
                         net (fo=1, routed)           0.000    10.304    seg_OBUF[0]_inst_i_98_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.552 f  seg_OBUF[0]_inst_i_51/O[3]
                         net (fo=4, routed)           0.938    11.490    seg_OBUF[0]_inst_i_51_n_4
    SLICE_X54Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.796 r  seg_OBUF[0]_inst_i_41/O
                         net (fo=8, routed)           0.770    12.566    seg_OBUF[0]_inst_i_41_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.690 r  seg_OBUF[0]_inst_i_52/O
                         net (fo=24, routed)          1.520    14.210    seg_OBUF[0]_inst_i_52_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I1_O)        0.150    14.360 r  seg_OBUF[0]_inst_i_58/O
                         net (fo=10, routed)          1.100    15.460    seg_OBUF[0]_inst_i_58_n_0
    SLICE_X52Y39         LUT2 (Prop_lut2_I1_O)        0.328    15.788 r  seg_OBUF[0]_inst_i_139/O
                         net (fo=1, routed)           0.000    15.788    seg_OBUF[0]_inst_i_139_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.164 r  seg_OBUF[0]_inst_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.164    seg_OBUF[0]_inst_i_102_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.487 r  seg_OBUF[0]_inst_i_53/O[1]
                         net (fo=4, routed)           0.658    17.145    seg_OBUF[0]_inst_i_53_n_6
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306    17.451 r  seg_OBUF[0]_inst_i_28/O
                         net (fo=1, routed)           0.000    17.451    seg_OBUF[0]_inst_i_28_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.849 r  seg_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.849    seg_OBUF[0]_inst_i_8_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.071 r  seg_OBUF[0]_inst_i_31/O[0]
                         net (fo=8, routed)           1.342    19.413    seg_OBUF[0]_inst_i_31_n_7
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.299    19.712 f  seg_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           0.825    20.537    seg_OBUF[0]_inst_i_9_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I2_O)        0.124    20.661 r  seg_OBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.689    21.350    seg_OBUF[0]_inst_i_18_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.474 r  seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.838    22.313    seg_OBUF[0]_inst_i_5_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I3_O)        0.124    22.437 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.429    24.866    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    28.401 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.401    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.124ns  (logic 4.415ns (54.347%)  route 3.709ns (45.653%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.566     5.087    clock_100Mhz_IBUF_BUFG
    SLICE_X52Y36         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.302     6.907    LED_activating_counter[1]
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.150     7.057 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.407     9.464    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747    13.211 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.211    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.956ns  (logic 4.382ns (55.081%)  route 3.574ns (44.919%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.566     5.087    clock_100Mhz_IBUF_BUFG
    SLICE_X52Y36         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  refresh_counter_reg[18]/Q
                         net (fo=13, routed)          1.081     6.686    LED_activating_counter[0]
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.150     6.836 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.493     9.329    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714    13.043 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.043    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.490ns  (logic 4.373ns (58.385%)  route 3.117ns (41.615%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.566     5.087    clock_100Mhz_IBUF_BUFG
    SLICE_X52Y36         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  refresh_counter_reg[19]/Q
                         net (fo=13, routed)          0.969     6.574    LED_activating_counter[1]
    SLICE_X56Y36         LUT2 (Prop_lut2_I0_O)        0.148     6.722 r  an_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           2.148     8.870    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    12.577 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.577    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PDAC/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.385ns (78.621%)  route 0.377ns (21.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.667     1.551    PDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  PDAC/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.128     1.679 r  PDAC/SCLK_reg/Q
                         net (fo=2, routed)           0.377     2.055    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.257     3.313 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.313    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PDAC/SDATA1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.354ns (75.231%)  route 0.446ns (24.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.666     1.550    PDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  PDAC/SDATA1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  PDAC/SDATA1_reg/Q
                         net (fo=1, routed)           0.446     2.136    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.349 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.349    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PDAC/SDATA2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.408ns (75.599%)  route 0.454ns (24.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.666     1.550    PDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  PDAC/SDATA2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.128     1.678 r  PDAC/SDATA2_reg/Q
                         net (fo=1, routed)           0.454     2.132    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.280     3.412 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.412    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PDAC/NSYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.362ns (71.015%)  route 0.556ns (28.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.663     1.547    PDAC/clock_100Mhz_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  PDAC/NSYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  PDAC/NSYNC_reg/Q
                         net (fo=1, routed)           0.556     2.243    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.464 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.464    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.409ns (61.740%)  route 0.873ns (38.260%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.562     1.445    clock_100Mhz_IBUF_BUFG
    SLICE_X52Y36         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.288     1.898    LED_activating_counter[0]
    SLICE_X56Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.943 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.585     2.527    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.728 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.728    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.480ns (63.131%)  route 0.864ns (36.870%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.562     1.445    clock_100Mhz_IBUF_BUFG
    SLICE_X52Y36         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.288     1.898    LED_activating_counter[0]
    SLICE_X56Y36         LUT2 (Prop_lut2_I1_O)        0.046     1.944 r  an_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.576     2.520    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.790 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.790    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.626ns  (logic 1.487ns (56.637%)  route 1.139ns (43.363%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.562     1.445    clock_100Mhz_IBUF_BUFG
    SLICE_X52Y36         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.427     2.036    LED_activating_counter[0]
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.046     2.082 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.712     2.794    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     4.071 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.071    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.505ns (56.030%)  route 1.181ns (43.970%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.562     1.445    clock_100Mhz_IBUF_BUFG
    SLICE_X52Y36         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.508     2.117    LED_activating_counter[0]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.044     2.161 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.834    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.297     4.131 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.131    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.849ns  (logic 1.490ns (52.307%)  route 1.359ns (47.693%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.562     1.445    clock_100Mhz_IBUF_BUFG
    SLICE_X52Y36         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.407     2.016    LED_activating_counter[0]
    SLICE_X55Y40         LUT6 (Prop_lut6_I4_O)        0.045     2.061 f  seg_OBUF[0]_inst_i_6/O
                         net (fo=7, routed)           0.222     2.283    seg_OBUF[0]_inst_i_6_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I4_O)        0.045     2.328 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.730     3.058    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.294 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.294    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.864ns  (logic 1.490ns (52.040%)  route 1.374ns (47.960%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.562     1.445    clock_100Mhz_IBUF_BUFG
    SLICE_X52Y36         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.407     2.016    LED_activating_counter[0]
    SLICE_X55Y40         LUT6 (Prop_lut6_I4_O)        0.045     2.061 r  seg_OBUF[0]_inst_i_6/O
                         net (fo=7, routed)           0.230     2.291    seg_OBUF[0]_inst_i_6_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.045     2.336 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.737     3.073    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.309 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.309    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            S0/S1/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.201ns  (logic 1.580ns (15.490%)  route 8.621ns (84.510%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=57, routed)          7.810     9.266    S0/S1/reset_IBUF
    SLICE_X4Y116         LUT5 (Prop_lut5_I4_O)        0.124     9.390 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.811    10.201    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.671     5.012    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            S0/S1/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.201ns  (logic 1.580ns (15.490%)  route 8.621ns (84.510%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=57, routed)          7.810     9.266    S0/S1/reset_IBUF
    SLICE_X4Y116         LUT5 (Prop_lut5_I4_O)        0.124     9.390 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.811    10.201    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.671     5.012    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            S0/S1/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.201ns  (logic 1.580ns (15.490%)  route 8.621ns (84.510%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=57, routed)          7.810     9.266    S0/S1/reset_IBUF
    SLICE_X4Y116         LUT5 (Prop_lut5_I4_O)        0.124     9.390 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.811    10.201    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.671     5.012    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            S0/S1/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.201ns  (logic 1.580ns (15.490%)  route 8.621ns (84.510%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=57, routed)          7.810     9.266    S0/S1/reset_IBUF
    SLICE_X4Y116         LUT5 (Prop_lut5_I4_O)        0.124     9.390 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.811    10.201    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.671     5.012    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  S0/S1/count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            S0/S1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.077ns  (logic 1.580ns (15.681%)  route 8.497ns (84.319%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=57, routed)          7.810     9.266    S0/S1/reset_IBUF
    SLICE_X4Y116         LUT5 (Prop_lut5_I4_O)        0.124     9.390 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.687    10.077    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.678     5.019    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            S0/S1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.077ns  (logic 1.580ns (15.681%)  route 8.497ns (84.319%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=57, routed)          7.810     9.266    S0/S1/reset_IBUF
    SLICE_X4Y116         LUT5 (Prop_lut5_I4_O)        0.124     9.390 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.687    10.077    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.678     5.019    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            S0/S1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.077ns  (logic 1.580ns (15.681%)  route 8.497ns (84.319%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=57, routed)          7.810     9.266    S0/S1/reset_IBUF
    SLICE_X4Y116         LUT5 (Prop_lut5_I4_O)        0.124     9.390 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.687    10.077    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.678     5.019    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            S0/S1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.077ns  (logic 1.580ns (15.681%)  route 8.497ns (84.319%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=57, routed)          7.810     9.266    S0/S1/reset_IBUF
    SLICE_X4Y116         LUT5 (Prop_lut5_I4_O)        0.124     9.390 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.687    10.077    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.678     5.019    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  S0/S1/count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            S0/S1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.074ns  (logic 1.580ns (15.686%)  route 8.494ns (84.314%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=57, routed)          7.810     9.266    S0/S1/reset_IBUF
    SLICE_X4Y116         LUT5 (Prop_lut5_I4_O)        0.124     9.390 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.684    10.074    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y113         FDRE                                         r  S0/S1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.677     5.018    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  S0/S1/count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            S0/S1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.074ns  (logic 1.580ns (15.686%)  route 8.494ns (84.314%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=57, routed)          7.810     9.266    S0/S1/reset_IBUF
    SLICE_X4Y116         LUT5 (Prop_lut5_I4_O)        0.124     9.390 r  S0/S1/count[0]_i_1__0/O
                         net (fo=32, routed)          0.684    10.074    S0/S1/count[0]_i_1__0_n_0
    SLICE_X5Y113         FDRE                                         r  S0/S1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.677     5.018    S0/S1/clock_100Mhz_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  S0/S1/count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            displayed_number_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.232ns (27.010%)  route 0.626ns (72.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=2, routed)           0.626     0.858    sw_IBUF[11]
    SLICE_X50Y42         FDCE                                         r  displayed_number_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.836     1.963    clock_100Mhz_IBUF_BUFG
    SLICE_X50Y42         FDCE                                         r  displayed_number_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayed_number_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.224ns (25.133%)  route 0.668ns (74.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.668     0.892    reset_IBUF
    SLICE_X50Y42         FDCE                                         f  displayed_number_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.836     1.963    clock_100Mhz_IBUF_BUFG
    SLICE_X50Y42         FDCE                                         r  displayed_number_reg[11]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            displayed_number_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.221ns (24.357%)  route 0.686ns (75.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=2, routed)           0.686     0.907    sw_IBUF[13]
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.835     1.962    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[13]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            displayed_number_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.223ns (24.488%)  route 0.686ns (75.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           0.686     0.909    sw_IBUF[8]
    SLICE_X49Y39         FDCE                                         r  displayed_number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.834     1.961    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y39         FDCE                                         r  displayed_number_reg[8]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            displayed_number_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.237ns (25.507%)  route 0.691ns (74.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=2, routed)           0.691     0.928    sw_IBUF[12]
    SLICE_X49Y39         FDCE                                         r  displayed_number_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.834     1.961    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y39         FDCE                                         r  displayed_number_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayed_number_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.224ns (22.204%)  route 0.786ns (77.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.786     1.010    reset_IBUF
    SLICE_X49Y42         FDCE                                         f  displayed_number_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.835     1.962    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayed_number_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.224ns (22.204%)  route 0.786ns (77.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.786     1.010    reset_IBUF
    SLICE_X49Y42         FDCE                                         f  displayed_number_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.835     1.962    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayed_number_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.224ns (22.204%)  route 0.786ns (77.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.786     1.010    reset_IBUF
    SLICE_X49Y42         FDCE                                         f  displayed_number_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.835     1.962    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayed_number_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.224ns (22.204%)  route 0.786ns (77.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.786     1.010    reset_IBUF
    SLICE_X49Y42         FDCE                                         f  displayed_number_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.835     1.962    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[9]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            displayed_number_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.223ns (21.255%)  route 0.827ns (78.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=2, routed)           0.827     1.051    sw_IBUF[14]
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.835     1.962    clock_100Mhz_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  displayed_number_reg[14]/C





