<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release." projectName="diff_sq_acc" solutionName="baseline" date="2020-12-23T21:05:04.615+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement." projectName="diff_sq_acc" solutionName="baseline" date="2020-12-23T21:05:04.198+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release." projectName="diff_sq_acc" solutionName="Kintex_UltraScale" date="2020-12-23T18:11:48.422+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement." projectName="diff_sq_acc" solutionName="Kintex_UltraScale" date="2020-12-23T18:11:48.362+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set a__b__dout__return_group [add_wave_group a__b__dout__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/interrupt -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_BRESP -into $a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_BREADY -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_BVALID -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_RRESP -into $a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_RDATA -into $a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_RREADY -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_RVALID -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_ARREADY -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_ARVALID -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_ARADDR -into $a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_WSTRB -into $a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_WDATA -into $a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_WREADY -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_WVALID -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_AWREADY -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_AWVALID -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_AWADDR -into $a__b__dout__return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/LENGTH_a_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/LENGTH_b_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/LENGTH_dout_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_a__b__dout__return_group [add_wave_group a__b__dout__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_INTERRUPT -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_BRESP -into $tb_a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_BREADY -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_BVALID -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_RRESP -into $tb_a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_RDATA -into $tb_a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_RREADY -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_RVALID -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_ARREADY -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_ARVALID -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_ARADDR -into $tb_a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_WSTRB -into $tb_a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_WDATA -into $tb_a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_WREADY -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_WVALID -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_AWREADY -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_AWVALID -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_AWADDR -into $tb_a__b__dout__return_group -radix hex&#xD;&#xA;## save_wave_config diff_sq_acc.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 10 [0.00%] @ &quot;110000&quot;&#xD;&#xA;// RTL Simulation : 1 / 10 [0.00%] @ &quot;834000&quot;&#xD;&#xA;// RTL Simulation : 2 / 10 [0.00%] @ &quot;1566000&quot;&#xD;&#xA;// RTL Simulation : 3 / 10 [0.00%] @ &quot;2298000&quot;&#xD;&#xA;// RTL Simulation : 4 / 10 [0.00%] @ &quot;3030000&quot;&#xD;&#xA;// RTL Simulation : 5 / 10 [0.00%] @ &quot;3762000&quot;&#xD;&#xA;// RTL Simulation : 6 / 10 [0.00%] @ &quot;4494000&quot;&#xD;&#xA;// RTL Simulation : 7 / 10 [0.00%] @ &quot;5226000&quot;&#xD;&#xA;// RTL Simulation : 8 / 10 [0.00%] @ &quot;5958000&quot;&#xD;&#xA;// RTL Simulation : 9 / 10 [0.00%] @ &quot;6690000&quot;&#xD;&#xA;// RTL Simulation : 10 / 10 [100.00%] @ &quot;7422000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 7438 ns : File &quot;D:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/diff_sq_acc/baseline/sim/verilog/diff_sq_acc.autotb.v&quot; Line 282&#xD;&#xA;## quit" projectName="diff_sq_acc" solutionName="baseline" date="2020-12-23T21:09:21.287+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set a__b__dout__return_group [add_wave_group a__b__dout__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/interrupt -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_BRESP -into $a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_BREADY -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_BVALID -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_RRESP -into $a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_RDATA -into $a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_RREADY -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_RVALID -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_ARREADY -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_ARVALID -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_ARADDR -into $a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_WSTRB -into $a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_WDATA -into $a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_WREADY -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_WVALID -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_AWREADY -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_AWVALID -into $a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/s_axi_AXILiteS_AWADDR -into $a__b__dout__return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/LENGTH_a_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/LENGTH_b_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/LENGTH_dout_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_a__b__dout__return_group [add_wave_group a__b__dout__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_INTERRUPT -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_BRESP -into $tb_a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_BREADY -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_BVALID -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_RRESP -into $tb_a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_RDATA -into $tb_a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_RREADY -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_RVALID -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_ARREADY -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_ARVALID -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_ARADDR -into $tb_a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_WSTRB -into $tb_a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_WDATA -into $tb_a__b__dout__return_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_WREADY -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_WVALID -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_AWREADY -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_AWVALID -into $tb_a__b__dout__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AXILiteS_AWADDR -into $tb_a__b__dout__return_group -radix hex&#xD;&#xA;## save_wave_config diff_sq_acc.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 10 [0.00%] @ &quot;110000&quot;&#xD;&#xA;// RTL Simulation : 1 / 10 [0.00%] @ &quot;678000&quot;&#xD;&#xA;// RTL Simulation : 2 / 10 [0.00%] @ &quot;1254000&quot;&#xD;&#xA;// RTL Simulation : 3 / 10 [0.00%] @ &quot;1830000&quot;&#xD;&#xA;// RTL Simulation : 4 / 10 [0.00%] @ &quot;2406000&quot;&#xD;&#xA;// RTL Simulation : 5 / 10 [0.00%] @ &quot;2982000&quot;&#xD;&#xA;// RTL Simulation : 6 / 10 [0.00%] @ &quot;3558000&quot;&#xD;&#xA;// RTL Simulation : 7 / 10 [0.00%] @ &quot;4134000&quot;&#xD;&#xA;// RTL Simulation : 8 / 10 [0.00%] @ &quot;4710000&quot;&#xD;&#xA;// RTL Simulation : 9 / 10 [0.00%] @ &quot;5286000&quot;&#xD;&#xA;// RTL Simulation : 10 / 10 [100.00%] @ &quot;5862000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 5878 ns : File &quot;D:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/diff_sq_acc/Kintex_UltraScale/sim/verilog/diff_sq_acc.autotb.v&quot; Line 282&#xD;&#xA;## quit" projectName="diff_sq_acc" solutionName="Kintex_UltraScale" date="2020-12-23T18:13:38.723+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
