Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 18 15:22:33 2025
| Host         : my_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clkgen_200kHz_inst/clk_2ms_reg_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clkgen_200kHz_inst/clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.453        0.000                      0                   52        0.201        0.000                      0                   52        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.453        0.000                      0                   52        0.201        0.000                      0                   52        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.704ns (23.027%)  route 2.353ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.626     5.229    clkgen_200kHz_inst/CLK
    SLICE_X53Y97         FDRE                                         r  clkgen_200kHz_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  clkgen_200kHz_inst/counter_reg[0]/Q
                         net (fo=8, routed)           1.039     6.724    clkgen_200kHz_inst/counter[0]
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.848 f  clkgen_200kHz_inst/counter[7]_i_3/O
                         net (fo=2, routed)           0.670     7.518    clkgen_200kHz_inst/counter[7]_i_3_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.642 r  clkgen_200kHz_inst/counter[7]_i_1/O
                         net (fo=8, routed)           0.644     8.286    clkgen_200kHz_inst/clk_reg
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    14.928    clkgen_200kHz_inst/CLK
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[1]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.429    14.739    clkgen_200kHz_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.704ns (23.027%)  route 2.353ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.626     5.229    clkgen_200kHz_inst/CLK
    SLICE_X53Y97         FDRE                                         r  clkgen_200kHz_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  clkgen_200kHz_inst/counter_reg[0]/Q
                         net (fo=8, routed)           1.039     6.724    clkgen_200kHz_inst/counter[0]
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.848 f  clkgen_200kHz_inst/counter[7]_i_3/O
                         net (fo=2, routed)           0.670     7.518    clkgen_200kHz_inst/counter[7]_i_3_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.642 r  clkgen_200kHz_inst/counter[7]_i_1/O
                         net (fo=8, routed)           0.644     8.286    clkgen_200kHz_inst/clk_reg
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    14.928    clkgen_200kHz_inst/CLK
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[4]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.429    14.739    clkgen_200kHz_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.704ns (23.027%)  route 2.353ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.626     5.229    clkgen_200kHz_inst/CLK
    SLICE_X53Y97         FDRE                                         r  clkgen_200kHz_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  clkgen_200kHz_inst/counter_reg[0]/Q
                         net (fo=8, routed)           1.039     6.724    clkgen_200kHz_inst/counter[0]
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.848 f  clkgen_200kHz_inst/counter[7]_i_3/O
                         net (fo=2, routed)           0.670     7.518    clkgen_200kHz_inst/counter[7]_i_3_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.642 r  clkgen_200kHz_inst/counter[7]_i_1/O
                         net (fo=8, routed)           0.644     8.286    clkgen_200kHz_inst/clk_reg
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    14.928    clkgen_200kHz_inst/CLK
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[5]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.429    14.739    clkgen_200kHz_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.704ns (23.027%)  route 2.353ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.626     5.229    clkgen_200kHz_inst/CLK
    SLICE_X53Y97         FDRE                                         r  clkgen_200kHz_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  clkgen_200kHz_inst/counter_reg[0]/Q
                         net (fo=8, routed)           1.039     6.724    clkgen_200kHz_inst/counter[0]
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.848 f  clkgen_200kHz_inst/counter[7]_i_3/O
                         net (fo=2, routed)           0.670     7.518    clkgen_200kHz_inst/counter[7]_i_3_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.642 r  clkgen_200kHz_inst/counter[7]_i_1/O
                         net (fo=8, routed)           0.644     8.286    clkgen_200kHz_inst/clk_reg
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    14.928    clkgen_200kHz_inst/CLK
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[6]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.429    14.739    clkgen_200kHz_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.704ns (23.027%)  route 2.353ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.626     5.229    clkgen_200kHz_inst/CLK
    SLICE_X53Y97         FDRE                                         r  clkgen_200kHz_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  clkgen_200kHz_inst/counter_reg[0]/Q
                         net (fo=8, routed)           1.039     6.724    clkgen_200kHz_inst/counter[0]
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.848 f  clkgen_200kHz_inst/counter[7]_i_3/O
                         net (fo=2, routed)           0.670     7.518    clkgen_200kHz_inst/counter[7]_i_3_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.642 r  clkgen_200kHz_inst/counter[7]_i_1/O
                         net (fo=8, routed)           0.644     8.286    clkgen_200kHz_inst/clk_reg
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    14.928    clkgen_200kHz_inst/CLK
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[7]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.429    14.739    clkgen_200kHz_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.704ns (24.738%)  route 2.142ns (75.262%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    clkgen_200kHz_inst/CLK
    SLICE_X5Y98          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clkgen_200kHz_inst/counter_2ms_reg[15]/Q
                         net (fo=2, routed)           0.998     6.781    clkgen_200kHz_inst/counter_2ms[15]
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  clkgen_200kHz_inst/counter_2ms[16]_i_2/O
                         net (fo=1, routed)           0.417     7.322    clkgen_200kHz_inst/counter_2ms[16]_i_2_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.727     8.174    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X5Y97          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    clkgen_200kHz_inst/CLK
    SLICE_X5Y97          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[10]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.429    14.838    clkgen_200kHz_inst/counter_2ms_reg[10]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.704ns (24.738%)  route 2.142ns (75.262%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    clkgen_200kHz_inst/CLK
    SLICE_X5Y98          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clkgen_200kHz_inst/counter_2ms_reg[15]/Q
                         net (fo=2, routed)           0.998     6.781    clkgen_200kHz_inst/counter_2ms[15]
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  clkgen_200kHz_inst/counter_2ms[16]_i_2/O
                         net (fo=1, routed)           0.417     7.322    clkgen_200kHz_inst/counter_2ms[16]_i_2_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.727     8.174    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X5Y97          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    clkgen_200kHz_inst/CLK
    SLICE_X5Y97          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.429    14.838    clkgen_200kHz_inst/counter_2ms_reg[11]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.704ns (24.738%)  route 2.142ns (75.262%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    clkgen_200kHz_inst/CLK
    SLICE_X5Y98          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clkgen_200kHz_inst/counter_2ms_reg[15]/Q
                         net (fo=2, routed)           0.998     6.781    clkgen_200kHz_inst/counter_2ms[15]
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  clkgen_200kHz_inst/counter_2ms[16]_i_2/O
                         net (fo=1, routed)           0.417     7.322    clkgen_200kHz_inst/counter_2ms[16]_i_2_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.727     8.174    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X5Y97          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    clkgen_200kHz_inst/CLK
    SLICE_X5Y97          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[12]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.429    14.838    clkgen_200kHz_inst/counter_2ms_reg[12]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.704ns (24.738%)  route 2.142ns (75.262%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    clkgen_200kHz_inst/CLK
    SLICE_X5Y98          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clkgen_200kHz_inst/counter_2ms_reg[15]/Q
                         net (fo=2, routed)           0.998     6.781    clkgen_200kHz_inst/counter_2ms[15]
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  clkgen_200kHz_inst/counter_2ms[16]_i_2/O
                         net (fo=1, routed)           0.417     7.322    clkgen_200kHz_inst/counter_2ms[16]_i_2_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.727     8.174    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X5Y97          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    clkgen_200kHz_inst/CLK
    SLICE_X5Y97          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[9]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.429    14.838    clkgen_200kHz_inst/counter_2ms_reg[9]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.704ns (25.353%)  route 2.073ns (74.647%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.725     5.328    clkgen_200kHz_inst/CLK
    SLICE_X5Y98          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clkgen_200kHz_inst/counter_2ms_reg[15]/Q
                         net (fo=2, routed)           0.998     6.781    clkgen_200kHz_inst/counter_2ms[15]
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  clkgen_200kHz_inst/counter_2ms[16]_i_2/O
                         net (fo=1, routed)           0.417     7.322    clkgen_200kHz_inst/counter_2ms[16]_i_2_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.658     8.104    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X5Y96          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    clkgen_200kHz_inst/CLK
    SLICE_X5Y96          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[5]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y96          FDRE (Setup_fdre_C_R)       -0.429    14.837    clkgen_200kHz_inst/counter_2ms_reg[5]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  6.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.010%)  route 0.119ns (38.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.484    clkgen_200kHz_inst/CLK
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkgen_200kHz_inst/counter_reg[6]/Q
                         net (fo=4, routed)           0.119     1.744    clkgen_200kHz_inst/counter[6]
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.789 r  clkgen_200kHz_inst/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.789    clkgen_200kHz_inst/clk_reg_i_1__0_n_0
    SLICE_X52Y98         FDRE                                         r  clkgen_200kHz_inst/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     2.000    clkgen_200kHz_inst/CLK
    SLICE_X52Y98         FDRE                                         r  clkgen_200kHz_inst/clk_reg_reg/C
                         clock pessimism             -0.502     1.497    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.091     1.588    clkgen_200kHz_inst/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.484    clkgen_200kHz_inst/CLK
    SLICE_X53Y97         FDRE                                         r  clkgen_200kHz_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkgen_200kHz_inst/counter_reg[2]/Q
                         net (fo=7, routed)           0.168     1.794    clkgen_200kHz_inst/counter[2]
    SLICE_X53Y97         LUT4 (Prop_lut4_I3_O)        0.042     1.836 r  clkgen_200kHz_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.836    clkgen_200kHz_inst/counter[3]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  clkgen_200kHz_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     2.000    clkgen_200kHz_inst/CLK
    SLICE_X53Y97         FDRE                                         r  clkgen_200kHz_inst/counter_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.107     1.591    clkgen_200kHz_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.484    clkgen_200kHz_inst/CLK
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkgen_200kHz_inst/counter_reg[6]/Q
                         net (fo=4, routed)           0.178     1.803    clkgen_200kHz_inst/counter[6]
    SLICE_X53Y98         LUT5 (Prop_lut5_I4_O)        0.042     1.845 r  clkgen_200kHz_inst/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.845    clkgen_200kHz_inst/counter[7]_i_2_n_0
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     2.000    clkgen_200kHz_inst/CLK
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[7]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.107     1.591    clkgen_200kHz_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    clkgen_200kHz_inst/CLK
    SLICE_X5Y97          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  clkgen_200kHz_inst/counter_2ms_reg[12]/Q
                         net (fo=2, routed)           0.117     1.782    clkgen_200kHz_inst/counter_2ms[12]
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  clkgen_200kHz_inst/counter_2ms0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.890    clkgen_200kHz_inst/p_1_in[12]
    SLICE_X5Y97          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    clkgen_200kHz_inst/CLK
    SLICE_X5Y97          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[12]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.105     1.628    clkgen_200kHz_inst/counter_2ms_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.484    clkgen_200kHz_inst/CLK
    SLICE_X53Y97         FDRE                                         r  clkgen_200kHz_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkgen_200kHz_inst/counter_reg[2]/Q
                         net (fo=7, routed)           0.168     1.794    clkgen_200kHz_inst/counter[2]
    SLICE_X53Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.839 r  clkgen_200kHz_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    clkgen_200kHz_inst/counter[2]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  clkgen_200kHz_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     2.000    clkgen_200kHz_inst/CLK
    SLICE_X53Y97         FDRE                                         r  clkgen_200kHz_inst/counter_reg[2]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.091     1.575    clkgen_200kHz_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    clkgen_200kHz_inst/CLK
    SLICE_X5Y96          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clkgen_200kHz_inst/counter_2ms_reg[8]/Q
                         net (fo=2, routed)           0.119     1.783    clkgen_200kHz_inst/counter_2ms[8]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  clkgen_200kHz_inst/counter_2ms0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.891    clkgen_200kHz_inst/p_1_in[8]
    SLICE_X5Y96          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.874     2.039    clkgen_200kHz_inst/CLK
    SLICE_X5Y96          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[8]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.105     1.627    clkgen_200kHz_inst/counter_2ms_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.484    clkgen_200kHz_inst/CLK
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkgen_200kHz_inst/counter_reg[5]/Q
                         net (fo=4, routed)           0.170     1.796    clkgen_200kHz_inst/counter[5]
    SLICE_X53Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  clkgen_200kHz_inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    clkgen_200kHz_inst/counter[5]_i_1_n_0
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     2.000    clkgen_200kHz_inst/CLK
    SLICE_X53Y98         FDRE                                         r  clkgen_200kHz_inst/counter_reg[5]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.092     1.576    clkgen_200kHz_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    clkgen_200kHz_inst/CLK
    SLICE_X5Y98          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  clkgen_200kHz_inst/counter_2ms_reg[16]/Q
                         net (fo=2, routed)           0.120     1.785    clkgen_200kHz_inst/counter_2ms[16]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  clkgen_200kHz_inst/counter_2ms0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.893    clkgen_200kHz_inst/p_1_in[16]
    SLICE_X5Y98          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    clkgen_200kHz_inst/CLK
    SLICE_X5Y98          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[16]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.105     1.628    clkgen_200kHz_inst/counter_2ms_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    clkgen_200kHz_inst/CLK
    SLICE_X5Y95          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clkgen_200kHz_inst/counter_2ms_reg[4]/Q
                         net (fo=2, routed)           0.120     1.784    clkgen_200kHz_inst/counter_2ms[4]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  clkgen_200kHz_inst/counter_2ms0_carry/O[3]
                         net (fo=1, routed)           0.000     1.892    clkgen_200kHz_inst/p_1_in[4]
    SLICE_X5Y95          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.874     2.039    clkgen_200kHz_inst/CLK
    SLICE_X5Y95          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[4]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.105     1.627    clkgen_200kHz_inst/counter_2ms_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    clkgen_200kHz_inst/CLK
    SLICE_X5Y97          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  clkgen_200kHz_inst/counter_2ms_reg[9]/Q
                         net (fo=2, routed)           0.116     1.780    clkgen_200kHz_inst/counter_2ms[9]
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  clkgen_200kHz_inst/counter_2ms0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.895    clkgen_200kHz_inst/p_1_in[9]
    SLICE_X5Y97          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    clkgen_200kHz_inst/CLK
    SLICE_X5Y97          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[9]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.105     1.628    clkgen_200kHz_inst/counter_2ms_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     clkgen_200kHz_inst/clk_2ms_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    clkgen_200kHz_inst/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     clkgen_200kHz_inst/counter_2ms_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97     clkgen_200kHz_inst/counter_2ms_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97     clkgen_200kHz_inst/counter_2ms_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97     clkgen_200kHz_inst/counter_2ms_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y98     clkgen_200kHz_inst/counter_2ms_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y98     clkgen_200kHz_inst/counter_2ms_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y98     clkgen_200kHz_inst/counter_2ms_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     clkgen_200kHz_inst/clk_2ms_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     clkgen_200kHz_inst/clk_2ms_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clkgen_200kHz_inst/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clkgen_200kHz_inst/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     clkgen_200kHz_inst/counter_2ms_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     clkgen_200kHz_inst/counter_2ms_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     clkgen_200kHz_inst/counter_2ms_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     clkgen_200kHz_inst/counter_2ms_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     clkgen_200kHz_inst/counter_2ms_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     clkgen_200kHz_inst/counter_2ms_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     clkgen_200kHz_inst/clk_2ms_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     clkgen_200kHz_inst/clk_2ms_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clkgen_200kHz_inst/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clkgen_200kHz_inst/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     clkgen_200kHz_inst/counter_2ms_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     clkgen_200kHz_inst/counter_2ms_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     clkgen_200kHz_inst/counter_2ms_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     clkgen_200kHz_inst/counter_2ms_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     clkgen_200kHz_inst/counter_2ms_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     clkgen_200kHz_inst/counter_2ms_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_display_inst/number_to_show_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode_pins[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.807ns  (logic 4.135ns (46.957%)  route 4.671ns (53.043%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE                         0.000     0.000 r  seven_seg_display_inst/number_to_show_reg[1]/C
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seven_seg_display_inst/number_to_show_reg[1]/Q
                         net (fo=7, routed)           1.147     1.603    seven_seg_display_inst/number_to_show_reg_n_0_[1]
    SLICE_X0Y99          LUT6 (Prop_lut6_I3_O)        0.124     1.727 r  seven_seg_display_inst/cathode_pins_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.525     5.251    cathode_pins_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.807 r  cathode_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.807    cathode_pins[5]
    R10                                                               r  cathode_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/number_to_show_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode_pins[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.487ns  (logic 4.219ns (49.711%)  route 4.268ns (50.289%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE                         0.000     0.000 r  seven_seg_display_inst/number_to_show_reg[2]/C
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  seven_seg_display_inst/number_to_show_reg[2]/Q
                         net (fo=7, routed)           0.792     1.310    seven_seg_display_inst/number_to_show_reg_n_0_[2]
    SLICE_X0Y100         LUT6 (Prop_lut6_I1_O)        0.124     1.434 r  seven_seg_display_inst/cathode_pins_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.476     4.910    cathode_pins_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.487 r  cathode_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.487    cathode_pins[6]
    T10                                                               r  cathode_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/number_to_show_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode_pins[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.368ns  (logic 4.141ns (49.481%)  route 4.228ns (50.519%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE                         0.000     0.000 r  seven_seg_display_inst/number_to_show_reg[3]/C
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  seven_seg_display_inst/number_to_show_reg[3]/Q
                         net (fo=7, routed)           1.317     1.773    seven_seg_display_inst/number_to_show_reg_n_0_[3]
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.124     1.897 r  seven_seg_display_inst/cathode_pins_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.910     4.808    cathode_pins_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.368 r  cathode_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.368    cathode_pins[1]
    T11                                                               r  cathode_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/number_to_show_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode_pins[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.979ns  (logic 4.252ns (53.284%)  route 3.728ns (46.716%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE                         0.000     0.000 r  seven_seg_display_inst/number_to_show_reg[31]/C
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seven_seg_display_inst/number_to_show_reg[31]/Q
                         net (fo=7, routed)           1.211     1.630    seven_seg_display_inst/number_to_show_reg_n_0_[31]
    SLICE_X0Y99          LUT6 (Prop_lut6_I1_O)        0.299     1.929 r  seven_seg_display_inst/cathode_pins_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.516     4.446    cathode_pins_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.979 r  cathode_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.979    cathode_pins[2]
    P15                                                               r  cathode_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            TMP_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.951ns  (logic 4.272ns (53.729%)  route 3.679ns (46.271%))
  Logic Levels:           3  (FDPE=1 LUT5=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDPE                         0.000     0.000 r  i2c_master_inst/FSM_sequential_state_reg_reg[4]/C
    SLICE_X4Y102         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  i2c_master_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=27, routed)          1.119     1.538    i2c_master_inst/state_reg__0[4]
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.299     1.837 f  i2c_master_inst/TMP_SDA_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.560     4.397    TMP_SDA_IOBUF_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554     7.951 r  TMP_SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.951    TMP_SDA
    C15                                                               r  TMP_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/number_to_show_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode_pins[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.393ns  (logic 4.130ns (55.871%)  route 3.262ns (44.129%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE                         0.000     0.000 r  seven_seg_display_inst/number_to_show_reg[4]/C
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seven_seg_display_inst/number_to_show_reg[4]/Q
                         net (fo=7, routed)           1.007     1.463    seven_seg_display_inst/number_to_show_reg_n_0_[4]
    SLICE_X0Y100         LUT6 (Prop_lut6_I0_O)        0.124     1.587 r  seven_seg_display_inst/cathode_pins_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.255     3.842    cathode_pins_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.393 r  cathode_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.393    cathode_pins[3]
    K13                                                               r  cathode_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/number_to_show_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode_pins[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.316ns  (logic 4.117ns (56.280%)  route 3.198ns (43.720%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE                         0.000     0.000 r  seven_seg_display_inst/number_to_show_reg[3]/C
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  seven_seg_display_inst/number_to_show_reg[3]/Q
                         net (fo=7, routed)           1.324     1.780    seven_seg_display_inst/number_to_show_reg_n_0_[3]
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.124     1.904 r  seven_seg_display_inst/cathode_pins_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.874     3.778    cathode_pins_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.316 r  cathode_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.316    cathode_pins[0]
    L18                                                               r  cathode_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.291ns  (logic 4.011ns (55.010%)  route 3.280ns (44.990%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[5]/C
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2c_master_inst/tMSB_reg[5]/Q
                         net (fo=13, routed)          3.280     3.736    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     7.291 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.291    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 4.008ns (56.109%)  route 3.135ns (43.891%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[4]/C
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2c_master_inst/tMSB_reg[4]/Q
                         net (fo=13, routed)          3.135     3.591    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     7.143 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.143    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.748ns  (logic 4.073ns (60.365%)  route 2.674ns (39.635%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[6]/C
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i2c_master_inst/tMSB_reg[6]/Q
                         net (fo=13, routed)          2.674     3.192    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     6.748 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.748    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_inst/tMSB_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.386%)  route 0.144ns (43.614%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[1]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[1]/Q
                         net (fo=10, routed)          0.144     0.285    i2c_master_inst/LED_OBUF[2]
    SLICE_X3Y103         LUT6 (Prop_lut6_I5_O)        0.045     0.330 r  i2c_master_inst/tMSB[1]_i_1/O
                         net (fo=1, routed)           0.000     0.330    i2c_master_inst/tMSB[1]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  i2c_master_inst/tMSB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_inst/tMSB_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.734%)  route 0.167ns (47.266%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[5]/C
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[5]/Q
                         net (fo=13, routed)          0.167     0.308    i2c_master_inst/LED_OBUF[6]
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  i2c_master_inst/tMSB[5]_i_1/O
                         net (fo=1, routed)           0.000     0.353    i2c_master_inst/tMSB[5]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  i2c_master_inst/tMSB_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_display_inst/number_to_show_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.431%)  route 0.176ns (48.569%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[4]/C
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[4]/Q
                         net (fo=13, routed)          0.176     0.317    i2c_master_inst/LED_OBUF[5]
    SLICE_X3Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.362 r  i2c_master_inst/number_to_show[3]_i_1/O
                         net (fo=1, routed)           0.000     0.362    seven_seg_display_inst/number_to_show_reg[3]_0
    SLICE_X3Y100         FDRE                                         r  seven_seg_display_inst/number_to_show_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE                         0.000     0.000 r  i2c_master_inst/count_reg[0]/C
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  i2c_master_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    i2c_master_inst/count_reg_n_0_[0]
    SLICE_X7Y100         LUT1 (Prop_lut1_I0_O)        0.042     0.362 r  i2c_master_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    i2c_master_inst/count[0]_i_1_n_0
    SLICE_X7Y100         FDCE                                         r  i2c_master_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/clk_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/clk_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE                         0.000     0.000 r  i2c_master_inst/clk_reg_reg/C
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2c_master_inst/clk_reg_reg/Q
                         net (fo=2, routed)           0.187     0.328    i2c_master_inst/TMP_SCL_OBUF
    SLICE_X0Y111         LUT5 (Prop_lut5_I4_O)        0.045     0.373 r  i2c_master_inst/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.373    i2c_master_inst/clk_reg_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  i2c_master_inst/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/FSM_sequential_state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.120%)  route 0.201ns (51.880%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE                         0.000     0.000 r  i2c_master_inst/FSM_sequential_state_reg_reg[0]/C
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2c_master_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=30, routed)          0.201     0.342    i2c_master_inst/state_reg__0[0]
    SLICE_X4Y102         LUT5 (Prop_lut5_I0_O)        0.045     0.387 r  i2c_master_inst/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.387    i2c_master_inst/state_reg__1[2]
    SLICE_X4Y102         FDPE                                         r  i2c_master_inst/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/FSM_sequential_state_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.189ns (48.520%)  route 0.201ns (51.480%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE                         0.000     0.000 r  i2c_master_inst/FSM_sequential_state_reg_reg[0]/C
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2c_master_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=30, routed)          0.201     0.342    i2c_master_inst/state_reg__0[0]
    SLICE_X4Y102         LUT5 (Prop_lut5_I2_O)        0.048     0.390 r  i2c_master_inst/FSM_sequential_state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.390    i2c_master_inst/state_reg__1[4]
    SLICE_X4Y102         FDPE                                         r  i2c_master_inst/FSM_sequential_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_display_inst/number_to_show_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.209ns (53.322%)  route 0.183ns (46.678%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[0]/C
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_inst/tMSB_reg[0]/Q
                         net (fo=6, routed)           0.183     0.347    i2c_master_inst/LED_OBUF[1]
    SLICE_X1Y100         LUT5 (Prop_lut5_I3_O)        0.045     0.392 r  i2c_master_inst/number_to_show[1]_i_1/O
                         net (fo=1, routed)           0.000     0.392    seven_seg_display_inst/number_to_show_reg[1]_0
    SLICE_X1Y100         FDRE                                         r  seven_seg_display_inst/number_to_show_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_inst/tMSB_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.343%)  route 0.207ns (52.657%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[2]/C
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[2]/Q
                         net (fo=11, routed)          0.207     0.348    i2c_master_inst/LED_OBUF[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.045     0.393 r  i2c_master_inst/tMSB[2]_i_1/O
                         net (fo=1, routed)           0.000     0.393    i2c_master_inst/tMSB[2]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  i2c_master_inst/tMSB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/FSM_sequential_state_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.183ns (46.132%)  route 0.214ns (53.868%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE                         0.000     0.000 r  i2c_master_inst/FSM_sequential_state_reg_reg[1]/C
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2c_master_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=29, routed)          0.214     0.355    i2c_master_inst/state_reg__0[1]
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.042     0.397 r  i2c_master_inst/FSM_sequential_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.397    i2c_master_inst/state_reg__1[3]
    SLICE_X5Y101         FDCE                                         r  i2c_master_inst/FSM_sequential_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





