// Seed: 1796063032
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output supply1 id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = -1;
  wire id_8 = 1, id_9, id_10, id_11;
  assign module_2.id_9 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  wor   id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    output uwire id_0,
    input  tri   id_1,
    output uwire id_2
    , id_16,
    output tri   id_3,
    input  tri1  id_4,
    input  uwire id_5,
    input  tri0  id_6,
    input  tri0  id_7,
    output wand  id_8,
    input  wor   id_9,
    input  tri0  id_10,
    input  tri   id_11,
    output tri0  id_12,
    input  tri0  id_13,
    input  uwire id_14
);
  assign id_8 = id_1;
  tri id_17;
  ;
  assign id_17 = 1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16
  );
endmodule
