

================================================================
== Vitis HLS Report for 'spiking_binam_Pipeline_VITIS_LOOP_38_2'
================================================================
* Date:           Sat May 17 11:11:28 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SpikingBINAM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.203 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_2  |       32|       32|         1|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      11|      43|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln38_fu_344_p2  |         +|   0|  0|  16|           9|           4|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  16|           9|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    9|         18|
    |i_fu_70               |   9|          2|    9|         18|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   19|         38|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_70      |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 11|   0|   11|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  spiking_binam_Pipeline_VITIS_LOOP_38_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  spiking_binam_Pipeline_VITIS_LOOP_38_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  spiking_binam_Pipeline_VITIS_LOOP_38_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  spiking_binam_Pipeline_VITIS_LOOP_38_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  spiking_binam_Pipeline_VITIS_LOOP_38_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  spiking_binam_Pipeline_VITIS_LOOP_38_2|  return value|
|v_V_address0            |  out|    5|   ap_memory|                                     v_V|         array|
|v_V_ce0                 |  out|    1|   ap_memory|                                     v_V|         array|
|v_V_we0                 |  out|    1|   ap_memory|                                     v_V|         array|
|v_V_d0                  |  out|    7|   ap_memory|                                     v_V|         array|
|ref_timer_V_address0    |  out|    5|   ap_memory|                             ref_timer_V|         array|
|ref_timer_V_ce0         |  out|    1|   ap_memory|                             ref_timer_V|         array|
|ref_timer_V_we0         |  out|    1|   ap_memory|                             ref_timer_V|         array|
|ref_timer_V_d0          |  out|    3|   ap_memory|                             ref_timer_V|         array|
|v_V_1_address0          |  out|    5|   ap_memory|                                   v_V_1|         array|
|v_V_1_ce0               |  out|    1|   ap_memory|                                   v_V_1|         array|
|v_V_1_we0               |  out|    1|   ap_memory|                                   v_V_1|         array|
|v_V_1_d0                |  out|    7|   ap_memory|                                   v_V_1|         array|
|ref_timer_V_1_address0  |  out|    5|   ap_memory|                           ref_timer_V_1|         array|
|ref_timer_V_1_ce0       |  out|    1|   ap_memory|                           ref_timer_V_1|         array|
|ref_timer_V_1_we0       |  out|    1|   ap_memory|                           ref_timer_V_1|         array|
|ref_timer_V_1_d0        |  out|    3|   ap_memory|                           ref_timer_V_1|         array|
|v_V_2_address0          |  out|    5|   ap_memory|                                   v_V_2|         array|
|v_V_2_ce0               |  out|    1|   ap_memory|                                   v_V_2|         array|
|v_V_2_we0               |  out|    1|   ap_memory|                                   v_V_2|         array|
|v_V_2_d0                |  out|    7|   ap_memory|                                   v_V_2|         array|
|ref_timer_V_2_address0  |  out|    5|   ap_memory|                           ref_timer_V_2|         array|
|ref_timer_V_2_ce0       |  out|    1|   ap_memory|                           ref_timer_V_2|         array|
|ref_timer_V_2_we0       |  out|    1|   ap_memory|                           ref_timer_V_2|         array|
|ref_timer_V_2_d0        |  out|    3|   ap_memory|                           ref_timer_V_2|         array|
|v_V_3_address0          |  out|    5|   ap_memory|                                   v_V_3|         array|
|v_V_3_ce0               |  out|    1|   ap_memory|                                   v_V_3|         array|
|v_V_3_we0               |  out|    1|   ap_memory|                                   v_V_3|         array|
|v_V_3_d0                |  out|    7|   ap_memory|                                   v_V_3|         array|
|ref_timer_V_3_address0  |  out|    5|   ap_memory|                           ref_timer_V_3|         array|
|ref_timer_V_3_ce0       |  out|    1|   ap_memory|                           ref_timer_V_3|         array|
|ref_timer_V_3_we0       |  out|    1|   ap_memory|                           ref_timer_V_3|         array|
|ref_timer_V_3_d0        |  out|    3|   ap_memory|                           ref_timer_V_3|         array|
|v_V_4_address0          |  out|    5|   ap_memory|                                   v_V_4|         array|
|v_V_4_ce0               |  out|    1|   ap_memory|                                   v_V_4|         array|
|v_V_4_we0               |  out|    1|   ap_memory|                                   v_V_4|         array|
|v_V_4_d0                |  out|    7|   ap_memory|                                   v_V_4|         array|
|ref_timer_V_4_address0  |  out|    5|   ap_memory|                           ref_timer_V_4|         array|
|ref_timer_V_4_ce0       |  out|    1|   ap_memory|                           ref_timer_V_4|         array|
|ref_timer_V_4_we0       |  out|    1|   ap_memory|                           ref_timer_V_4|         array|
|ref_timer_V_4_d0        |  out|    3|   ap_memory|                           ref_timer_V_4|         array|
|v_V_5_address0          |  out|    5|   ap_memory|                                   v_V_5|         array|
|v_V_5_ce0               |  out|    1|   ap_memory|                                   v_V_5|         array|
|v_V_5_we0               |  out|    1|   ap_memory|                                   v_V_5|         array|
|v_V_5_d0                |  out|    7|   ap_memory|                                   v_V_5|         array|
|ref_timer_V_5_address0  |  out|    5|   ap_memory|                           ref_timer_V_5|         array|
|ref_timer_V_5_ce0       |  out|    1|   ap_memory|                           ref_timer_V_5|         array|
|ref_timer_V_5_we0       |  out|    1|   ap_memory|                           ref_timer_V_5|         array|
|ref_timer_V_5_d0        |  out|    3|   ap_memory|                           ref_timer_V_5|         array|
|v_V_6_address0          |  out|    5|   ap_memory|                                   v_V_6|         array|
|v_V_6_ce0               |  out|    1|   ap_memory|                                   v_V_6|         array|
|v_V_6_we0               |  out|    1|   ap_memory|                                   v_V_6|         array|
|v_V_6_d0                |  out|    7|   ap_memory|                                   v_V_6|         array|
|ref_timer_V_6_address0  |  out|    5|   ap_memory|                           ref_timer_V_6|         array|
|ref_timer_V_6_ce0       |  out|    1|   ap_memory|                           ref_timer_V_6|         array|
|ref_timer_V_6_we0       |  out|    1|   ap_memory|                           ref_timer_V_6|         array|
|ref_timer_V_6_d0        |  out|    3|   ap_memory|                           ref_timer_V_6|         array|
|v_V_7_address0          |  out|    5|   ap_memory|                                   v_V_7|         array|
|v_V_7_ce0               |  out|    1|   ap_memory|                                   v_V_7|         array|
|v_V_7_we0               |  out|    1|   ap_memory|                                   v_V_7|         array|
|v_V_7_d0                |  out|    7|   ap_memory|                                   v_V_7|         array|
|ref_timer_V_7_address0  |  out|    5|   ap_memory|                           ref_timer_V_7|         array|
|ref_timer_V_7_ce0       |  out|    1|   ap_memory|                           ref_timer_V_7|         array|
|ref_timer_V_7_we0       |  out|    1|   ap_memory|                           ref_timer_V_7|         array|
|ref_timer_V_7_d0        |  out|    3|   ap_memory|                           ref_timer_V_7|         array|
+------------------------+-----+-----+------------+----------------------------------------+--------------+

