<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: S32_NVIC_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_s32___n_v_i_c___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">S32_NVIC_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html">S32_NVIC Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>S32_NVIC - Register Layout Typedef.  
 <a href="struct_s32___n_v_i_c___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6aaee2b7e2006bb56fe003f7048fb20e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___n_v_i_c___type.html#a6aaee2b7e2006bb56fe003f7048fb20e">ISER</a> [<a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59">S32_NVIC_ISER_COUNT</a>]</td></tr>
<tr class="memdesc:a6aaee2b7e2006bb56fe003f7048fb20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Set Enable Register n, array offset: 0x0, array step: 0x4.  <a href="struct_s32___n_v_i_c___type.html#a6aaee2b7e2006bb56fe003f7048fb20e">More...</a><br /></td></tr>
<tr class="separator:a6aaee2b7e2006bb56fe003f7048fb20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56507157148961410a23f617b5af834e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___n_v_i_c___type.html#a56507157148961410a23f617b5af834e">RESERVED_0</a> [96]</td></tr>
<tr class="separator:a56507157148961410a23f617b5af834e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92003ed15d24b5903d78bde4c12f81e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___n_v_i_c___type.html#a92003ed15d24b5903d78bde4c12f81e4">ICER</a> [<a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#gac0a2ddb02a0d98c46f97b0979668319a">S32_NVIC_ICER_COUNT</a>]</td></tr>
<tr class="memdesc:a92003ed15d24b5903d78bde4c12f81e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Clear Enable Register n, array offset: 0x80, array step: 0x4.  <a href="struct_s32___n_v_i_c___type.html#a92003ed15d24b5903d78bde4c12f81e4">More...</a><br /></td></tr>
<tr class="separator:a92003ed15d24b5903d78bde4c12f81e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa942c5b15c8327512e35ba7955f79a96"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___n_v_i_c___type.html#aa942c5b15c8327512e35ba7955f79a96">RESERVED_1</a> [96]</td></tr>
<tr class="separator:aa942c5b15c8327512e35ba7955f79a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958ba2e8e6c1d7dbf912b0500bfcfe5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___n_v_i_c___type.html#a958ba2e8e6c1d7dbf912b0500bfcfe5a">ISPR</a> [<a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#gaecc09cb7205d7455861a1d77783c7acc">S32_NVIC_ISPR_COUNT</a>]</td></tr>
<tr class="memdesc:a958ba2e8e6c1d7dbf912b0500bfcfe5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Set Pending Register n, array offset: 0x100, array step: 0x4.  <a href="struct_s32___n_v_i_c___type.html#a958ba2e8e6c1d7dbf912b0500bfcfe5a">More...</a><br /></td></tr>
<tr class="separator:a958ba2e8e6c1d7dbf912b0500bfcfe5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0fb3983a01ec9a424c171bf5be61d51"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___n_v_i_c___type.html#aa0fb3983a01ec9a424c171bf5be61d51">RESERVED_2</a> [96]</td></tr>
<tr class="separator:aa0fb3983a01ec9a424c171bf5be61d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cadb8d9b998c1ca5d0f471876ba8211"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___n_v_i_c___type.html#a0cadb8d9b998c1ca5d0f471876ba8211">ICPR</a> [<a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2799389a071f74c38615c0df0ee49789">S32_NVIC_ICPR_COUNT</a>]</td></tr>
<tr class="memdesc:a0cadb8d9b998c1ca5d0f471876ba8211"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Clear Pending Register n, array offset: 0x180, array step: 0x4.  <a href="struct_s32___n_v_i_c___type.html#a0cadb8d9b998c1ca5d0f471876ba8211">More...</a><br /></td></tr>
<tr class="separator:a0cadb8d9b998c1ca5d0f471876ba8211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc023d6043eed0ce1c7283beb0771243"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___n_v_i_c___type.html#abc023d6043eed0ce1c7283beb0771243">RESERVED_3</a> [96]</td></tr>
<tr class="separator:abc023d6043eed0ce1c7283beb0771243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff47d38f89dad62732b2b4fa6ff07ffe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___n_v_i_c___type.html#aff47d38f89dad62732b2b4fa6ff07ffe">IABR</a> [<a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga5fe58a79b251c42f1d68a41984160c3c">S32_NVIC_IABR_COUNT</a>]</td></tr>
<tr class="memdesc:aff47d38f89dad62732b2b4fa6ff07ffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Active bit Register n, array offset: 0x200, array step: 0x4.  <a href="struct_s32___n_v_i_c___type.html#aff47d38f89dad62732b2b4fa6ff07ffe">More...</a><br /></td></tr>
<tr class="separator:aff47d38f89dad62732b2b4fa6ff07ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87c002d9bf02b2d26fcae492006dcac1"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___n_v_i_c___type.html#a87c002d9bf02b2d26fcae492006dcac1">RESERVED_4</a> [224]</td></tr>
<tr class="separator:a87c002d9bf02b2d26fcae492006dcac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8f29d236b7eb50f4ce33b9240a76df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___n_v_i_c___type.html#a5e8f29d236b7eb50f4ce33b9240a76df">IP</a> [<a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga599e71609b658c3f5daaf9d05f657f74">S32_NVIC_IP_COUNT</a>]</td></tr>
<tr class="memdesc:a5e8f29d236b7eb50f4ce33b9240a76df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Priority Register n, array offset: 0x300, array step: 0x1.  <a href="struct_s32___n_v_i_c___type.html#a5e8f29d236b7eb50f4ce33b9240a76df">More...</a><br /></td></tr>
<tr class="separator:a5e8f29d236b7eb50f4ce33b9240a76df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5be6a0a21e7e34633dcd2ef046aa6b6"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___n_v_i_c___type.html#ac5be6a0a21e7e34633dcd2ef046aa6b6">RESERVED_5</a> [2576]</td></tr>
<tr class="separator:ac5be6a0a21e7e34633dcd2ef046aa6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471c399bb79454dcdfb342a31a5684ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___n_v_i_c___type.html#a471c399bb79454dcdfb342a31a5684ae">STIR</a></td></tr>
<tr class="memdesc:a471c399bb79454dcdfb342a31a5684ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Trigger Interrupt Register, offset: 0xE00.  <a href="struct_s32___n_v_i_c___type.html#a471c399bb79454dcdfb342a31a5684ae">More...</a><br /></td></tr>
<tr class="separator:a471c399bb79454dcdfb342a31a5684ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>S32_NVIC - Register Layout Typedef. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aff47d38f89dad62732b2b4fa6ff07ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff47d38f89dad62732b2b4fa6ff07ffe">&#9670;&nbsp;</a></span>IABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[<a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga5fe58a79b251c42f1d68a41984160c3c">S32_NVIC_IABR_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Active bit Register n, array offset: 0x200, array step: 0x4. </p>

</div>
</div>
<a id="a92003ed15d24b5903d78bde4c12f81e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92003ed15d24b5903d78bde4c12f81e4">&#9670;&nbsp;</a></span>ICER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[<a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#gac0a2ddb02a0d98c46f97b0979668319a">S32_NVIC_ICER_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Clear Enable Register n, array offset: 0x80, array step: 0x4. </p>

</div>
</div>
<a id="a0cadb8d9b998c1ca5d0f471876ba8211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cadb8d9b998c1ca5d0f471876ba8211">&#9670;&nbsp;</a></span>ICPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[<a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2799389a071f74c38615c0df0ee49789">S32_NVIC_ICPR_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Clear Pending Register n, array offset: 0x180, array step: 0x4. </p>

</div>
</div>
<a id="a5e8f29d236b7eb50f4ce33b9240a76df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e8f29d236b7eb50f4ce33b9240a76df">&#9670;&nbsp;</a></span>IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IP[<a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga599e71609b658c3f5daaf9d05f657f74">S32_NVIC_IP_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Priority Register n, array offset: 0x300, array step: 0x1. </p>

</div>
</div>
<a id="a6aaee2b7e2006bb56fe003f7048fb20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aaee2b7e2006bb56fe003f7048fb20e">&#9670;&nbsp;</a></span>ISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[<a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59">S32_NVIC_ISER_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Set Enable Register n, array offset: 0x0, array step: 0x4. </p>

</div>
</div>
<a id="a958ba2e8e6c1d7dbf912b0500bfcfe5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958ba2e8e6c1d7dbf912b0500bfcfe5a">&#9670;&nbsp;</a></span>ISPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[<a class="el" href="group___s32___n_v_i_c___peripheral___access___layer.html#gaecc09cb7205d7455861a1d77783c7acc">S32_NVIC_ISPR_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Set Pending Register n, array offset: 0x100, array step: 0x4. </p>

</div>
</div>
<a id="a56507157148961410a23f617b5af834e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56507157148961410a23f617b5af834e">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[96]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa942c5b15c8327512e35ba7955f79a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa942c5b15c8327512e35ba7955f79a96">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[96]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0fb3983a01ec9a424c171bf5be61d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0fb3983a01ec9a424c171bf5be61d51">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[96]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc023d6043eed0ce1c7283beb0771243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc023d6043eed0ce1c7283beb0771243">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[96]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87c002d9bf02b2d26fcae492006dcac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87c002d9bf02b2d26fcae492006dcac1">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[224]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5be6a0a21e7e34633dcd2ef046aa6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5be6a0a21e7e34633dcd2ef046aa6b6">&#9670;&nbsp;</a></span>RESERVED_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[2576]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a471c399bb79454dcdfb342a31a5684ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a471c399bb79454dcdfb342a31a5684ae">&#9670;&nbsp;</a></span>STIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t STIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software Trigger Interrupt Register, offset: 0xE00. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s32___n_v_i_c___type.html">S32_NVIC_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
