
FrequencyCounter_Animation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a64  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012c8  08002b74  08002b74  00003b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e3c  08003e3c  00005084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003e3c  08003e3c  00004e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e44  08003e44  00005084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e44  08003e44  00004e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e48  08003e48  00004e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08003e4c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000004c  20000088  08003ed0  00005088  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200000d4  08003ed0  000050d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ecdd  00000000  00000000  000050ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d10  00000000  00000000  00013d8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00005f7c  00000000  00000000  00016a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000600  00000000  00000000  0001ca18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000165e  00000000  00000000  0001d018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000142cc  00000000  00000000  0001e676  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011855  00000000  00000000  00032942  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00064d11  00000000  00000000  00044197  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a8ea8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000ab8  00000000  00000000  000a8eec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000075  00000000  00000000  000a99a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000088 	.word	0x20000088
 800012c:	00000000 	.word	0x00000000
 8000130:	08002b5c 	.word	0x08002b5c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000008c 	.word	0x2000008c
 800014c:	08002b5c 	.word	0x08002b5c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2uiz>:
 80008fc:	004a      	lsls	r2, r1, #1
 80008fe:	d211      	bcs.n	8000924 <__aeabi_d2uiz+0x28>
 8000900:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000904:	d211      	bcs.n	800092a <__aeabi_d2uiz+0x2e>
 8000906:	d50d      	bpl.n	8000924 <__aeabi_d2uiz+0x28>
 8000908:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800090c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000910:	d40e      	bmi.n	8000930 <__aeabi_d2uiz+0x34>
 8000912:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000916:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800091a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091e:	fa23 f002 	lsr.w	r0, r3, r2
 8000922:	4770      	bx	lr
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	4770      	bx	lr
 800092a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800092e:	d102      	bne.n	8000936 <__aeabi_d2uiz+0x3a>
 8000930:	f04f 30ff 	mov.w	r0, #4294967295
 8000934:	4770      	bx	lr
 8000936:	f04f 0000 	mov.w	r0, #0
 800093a:	4770      	bx	lr

0800093c <__aeabi_frsub>:
 800093c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000940:	e002      	b.n	8000948 <__addsf3>
 8000942:	bf00      	nop

08000944 <__aeabi_fsub>:
 8000944:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000948 <__addsf3>:
 8000948:	0042      	lsls	r2, r0, #1
 800094a:	bf1f      	itttt	ne
 800094c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000950:	ea92 0f03 	teqne	r2, r3
 8000954:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000958:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800095c:	d06a      	beq.n	8000a34 <__addsf3+0xec>
 800095e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000962:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000966:	bfc1      	itttt	gt
 8000968:	18d2      	addgt	r2, r2, r3
 800096a:	4041      	eorgt	r1, r0
 800096c:	4048      	eorgt	r0, r1
 800096e:	4041      	eorgt	r1, r0
 8000970:	bfb8      	it	lt
 8000972:	425b      	neglt	r3, r3
 8000974:	2b19      	cmp	r3, #25
 8000976:	bf88      	it	hi
 8000978:	4770      	bxhi	lr
 800097a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800097e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000982:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000986:	bf18      	it	ne
 8000988:	4240      	negne	r0, r0
 800098a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800098e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000992:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000996:	bf18      	it	ne
 8000998:	4249      	negne	r1, r1
 800099a:	ea92 0f03 	teq	r2, r3
 800099e:	d03f      	beq.n	8000a20 <__addsf3+0xd8>
 80009a0:	f1a2 0201 	sub.w	r2, r2, #1
 80009a4:	fa41 fc03 	asr.w	ip, r1, r3
 80009a8:	eb10 000c 	adds.w	r0, r0, ip
 80009ac:	f1c3 0320 	rsb	r3, r3, #32
 80009b0:	fa01 f103 	lsl.w	r1, r1, r3
 80009b4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80009b8:	d502      	bpl.n	80009c0 <__addsf3+0x78>
 80009ba:	4249      	negs	r1, r1
 80009bc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009c0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80009c4:	d313      	bcc.n	80009ee <__addsf3+0xa6>
 80009c6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80009ca:	d306      	bcc.n	80009da <__addsf3+0x92>
 80009cc:	0840      	lsrs	r0, r0, #1
 80009ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80009d2:	f102 0201 	add.w	r2, r2, #1
 80009d6:	2afe      	cmp	r2, #254	@ 0xfe
 80009d8:	d251      	bcs.n	8000a7e <__addsf3+0x136>
 80009da:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80009de:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009e2:	bf08      	it	eq
 80009e4:	f020 0001 	biceq.w	r0, r0, #1
 80009e8:	ea40 0003 	orr.w	r0, r0, r3
 80009ec:	4770      	bx	lr
 80009ee:	0049      	lsls	r1, r1, #1
 80009f0:	eb40 0000 	adc.w	r0, r0, r0
 80009f4:	3a01      	subs	r2, #1
 80009f6:	bf28      	it	cs
 80009f8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80009fc:	d2ed      	bcs.n	80009da <__addsf3+0x92>
 80009fe:	fab0 fc80 	clz	ip, r0
 8000a02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a06:	ebb2 020c 	subs.w	r2, r2, ip
 8000a0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a0e:	bfaa      	itet	ge
 8000a10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a14:	4252      	neglt	r2, r2
 8000a16:	4318      	orrge	r0, r3
 8000a18:	bfbc      	itt	lt
 8000a1a:	40d0      	lsrlt	r0, r2
 8000a1c:	4318      	orrlt	r0, r3
 8000a1e:	4770      	bx	lr
 8000a20:	f092 0f00 	teq	r2, #0
 8000a24:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a28:	bf06      	itte	eq
 8000a2a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a2e:	3201      	addeq	r2, #1
 8000a30:	3b01      	subne	r3, #1
 8000a32:	e7b5      	b.n	80009a0 <__addsf3+0x58>
 8000a34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a3c:	bf18      	it	ne
 8000a3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a42:	d021      	beq.n	8000a88 <__addsf3+0x140>
 8000a44:	ea92 0f03 	teq	r2, r3
 8000a48:	d004      	beq.n	8000a54 <__addsf3+0x10c>
 8000a4a:	f092 0f00 	teq	r2, #0
 8000a4e:	bf08      	it	eq
 8000a50:	4608      	moveq	r0, r1
 8000a52:	4770      	bx	lr
 8000a54:	ea90 0f01 	teq	r0, r1
 8000a58:	bf1c      	itt	ne
 8000a5a:	2000      	movne	r0, #0
 8000a5c:	4770      	bxne	lr
 8000a5e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000a62:	d104      	bne.n	8000a6e <__addsf3+0x126>
 8000a64:	0040      	lsls	r0, r0, #1
 8000a66:	bf28      	it	cs
 8000a68:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000a6c:	4770      	bx	lr
 8000a6e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000a72:	bf3c      	itt	cc
 8000a74:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000a78:	4770      	bxcc	lr
 8000a7a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a7e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000a82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a86:	4770      	bx	lr
 8000a88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a8c:	bf16      	itet	ne
 8000a8e:	4608      	movne	r0, r1
 8000a90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a94:	4601      	movne	r1, r0
 8000a96:	0242      	lsls	r2, r0, #9
 8000a98:	bf06      	itte	eq
 8000a9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a9e:	ea90 0f01 	teqeq	r0, r1
 8000aa2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_ui2f>:
 8000aa8:	f04f 0300 	mov.w	r3, #0
 8000aac:	e004      	b.n	8000ab8 <__aeabi_i2f+0x8>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_i2f>:
 8000ab0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ab4:	bf48      	it	mi
 8000ab6:	4240      	negmi	r0, r0
 8000ab8:	ea5f 0c00 	movs.w	ip, r0
 8000abc:	bf08      	it	eq
 8000abe:	4770      	bxeq	lr
 8000ac0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ac4:	4601      	mov	r1, r0
 8000ac6:	f04f 0000 	mov.w	r0, #0
 8000aca:	e01c      	b.n	8000b06 <__aeabi_l2f+0x2a>

08000acc <__aeabi_ul2f>:
 8000acc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ad0:	bf08      	it	eq
 8000ad2:	4770      	bxeq	lr
 8000ad4:	f04f 0300 	mov.w	r3, #0
 8000ad8:	e00a      	b.n	8000af0 <__aeabi_l2f+0x14>
 8000ada:	bf00      	nop

08000adc <__aeabi_l2f>:
 8000adc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ae0:	bf08      	it	eq
 8000ae2:	4770      	bxeq	lr
 8000ae4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ae8:	d502      	bpl.n	8000af0 <__aeabi_l2f+0x14>
 8000aea:	4240      	negs	r0, r0
 8000aec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000af0:	ea5f 0c01 	movs.w	ip, r1
 8000af4:	bf02      	ittt	eq
 8000af6:	4684      	moveq	ip, r0
 8000af8:	4601      	moveq	r1, r0
 8000afa:	2000      	moveq	r0, #0
 8000afc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b00:	bf08      	it	eq
 8000b02:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000b06:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b0a:	fabc f28c 	clz	r2, ip
 8000b0e:	3a08      	subs	r2, #8
 8000b10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b14:	db10      	blt.n	8000b38 <__aeabi_l2f+0x5c>
 8000b16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b1a:	4463      	add	r3, ip
 8000b1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b20:	f1c2 0220 	rsb	r2, r2, #32
 8000b24:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b28:	fa20 f202 	lsr.w	r2, r0, r2
 8000b2c:	eb43 0002 	adc.w	r0, r3, r2
 8000b30:	bf08      	it	eq
 8000b32:	f020 0001 	biceq.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	f102 0220 	add.w	r2, r2, #32
 8000b3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b40:	f1c2 0220 	rsb	r2, r2, #32
 8000b44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b48:	fa21 f202 	lsr.w	r2, r1, r2
 8000b4c:	eb43 0002 	adc.w	r0, r3, r2
 8000b50:	bf08      	it	eq
 8000b52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_fmul>:
 8000b58:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b5c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b60:	bf1e      	ittt	ne
 8000b62:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b66:	ea92 0f0c 	teqne	r2, ip
 8000b6a:	ea93 0f0c 	teqne	r3, ip
 8000b6e:	d06f      	beq.n	8000c50 <__aeabi_fmul+0xf8>
 8000b70:	441a      	add	r2, r3
 8000b72:	ea80 0c01 	eor.w	ip, r0, r1
 8000b76:	0240      	lsls	r0, r0, #9
 8000b78:	bf18      	it	ne
 8000b7a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b7e:	d01e      	beq.n	8000bbe <__aeabi_fmul+0x66>
 8000b80:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000b84:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b88:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b8c:	fba0 3101 	umull	r3, r1, r0, r1
 8000b90:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000b94:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000b98:	bf3e      	ittt	cc
 8000b9a:	0049      	lslcc	r1, r1, #1
 8000b9c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ba0:	005b      	lslcc	r3, r3, #1
 8000ba2:	ea40 0001 	orr.w	r0, r0, r1
 8000ba6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000baa:	2afd      	cmp	r2, #253	@ 0xfd
 8000bac:	d81d      	bhi.n	8000bea <__aeabi_fmul+0x92>
 8000bae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000bb2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bb6:	bf08      	it	eq
 8000bb8:	f020 0001 	biceq.w	r0, r0, #1
 8000bbc:	4770      	bx	lr
 8000bbe:	f090 0f00 	teq	r0, #0
 8000bc2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000bc6:	bf08      	it	eq
 8000bc8:	0249      	lsleq	r1, r1, #9
 8000bca:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bce:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000bd2:	3a7f      	subs	r2, #127	@ 0x7f
 8000bd4:	bfc2      	ittt	gt
 8000bd6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000bda:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bde:	4770      	bxgt	lr
 8000be0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be4:	f04f 0300 	mov.w	r3, #0
 8000be8:	3a01      	subs	r2, #1
 8000bea:	dc5d      	bgt.n	8000ca8 <__aeabi_fmul+0x150>
 8000bec:	f112 0f19 	cmn.w	r2, #25
 8000bf0:	bfdc      	itt	le
 8000bf2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000bf6:	4770      	bxle	lr
 8000bf8:	f1c2 0200 	rsb	r2, r2, #0
 8000bfc:	0041      	lsls	r1, r0, #1
 8000bfe:	fa21 f102 	lsr.w	r1, r1, r2
 8000c02:	f1c2 0220 	rsb	r2, r2, #32
 8000c06:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c0a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c0e:	f140 0000 	adc.w	r0, r0, #0
 8000c12:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c16:	bf08      	it	eq
 8000c18:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c1c:	4770      	bx	lr
 8000c1e:	f092 0f00 	teq	r2, #0
 8000c22:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c26:	bf02      	ittt	eq
 8000c28:	0040      	lsleq	r0, r0, #1
 8000c2a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c2e:	3a01      	subeq	r2, #1
 8000c30:	d0f9      	beq.n	8000c26 <__aeabi_fmul+0xce>
 8000c32:	ea40 000c 	orr.w	r0, r0, ip
 8000c36:	f093 0f00 	teq	r3, #0
 8000c3a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c3e:	bf02      	ittt	eq
 8000c40:	0049      	lsleq	r1, r1, #1
 8000c42:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c46:	3b01      	subeq	r3, #1
 8000c48:	d0f9      	beq.n	8000c3e <__aeabi_fmul+0xe6>
 8000c4a:	ea41 010c 	orr.w	r1, r1, ip
 8000c4e:	e78f      	b.n	8000b70 <__aeabi_fmul+0x18>
 8000c50:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c54:	ea92 0f0c 	teq	r2, ip
 8000c58:	bf18      	it	ne
 8000c5a:	ea93 0f0c 	teqne	r3, ip
 8000c5e:	d00a      	beq.n	8000c76 <__aeabi_fmul+0x11e>
 8000c60:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c64:	bf18      	it	ne
 8000c66:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c6a:	d1d8      	bne.n	8000c1e <__aeabi_fmul+0xc6>
 8000c6c:	ea80 0001 	eor.w	r0, r0, r1
 8000c70:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c74:	4770      	bx	lr
 8000c76:	f090 0f00 	teq	r0, #0
 8000c7a:	bf17      	itett	ne
 8000c7c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000c80:	4608      	moveq	r0, r1
 8000c82:	f091 0f00 	teqne	r1, #0
 8000c86:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000c8a:	d014      	beq.n	8000cb6 <__aeabi_fmul+0x15e>
 8000c8c:	ea92 0f0c 	teq	r2, ip
 8000c90:	d101      	bne.n	8000c96 <__aeabi_fmul+0x13e>
 8000c92:	0242      	lsls	r2, r0, #9
 8000c94:	d10f      	bne.n	8000cb6 <__aeabi_fmul+0x15e>
 8000c96:	ea93 0f0c 	teq	r3, ip
 8000c9a:	d103      	bne.n	8000ca4 <__aeabi_fmul+0x14c>
 8000c9c:	024b      	lsls	r3, r1, #9
 8000c9e:	bf18      	it	ne
 8000ca0:	4608      	movne	r0, r1
 8000ca2:	d108      	bne.n	8000cb6 <__aeabi_fmul+0x15e>
 8000ca4:	ea80 0001 	eor.w	r0, r0, r1
 8000ca8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cba:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000cbe:	4770      	bx	lr

08000cc0 <__aeabi_fdiv>:
 8000cc0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cc4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc8:	bf1e      	ittt	ne
 8000cca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cce:	ea92 0f0c 	teqne	r2, ip
 8000cd2:	ea93 0f0c 	teqne	r3, ip
 8000cd6:	d069      	beq.n	8000dac <__aeabi_fdiv+0xec>
 8000cd8:	eba2 0203 	sub.w	r2, r2, r3
 8000cdc:	ea80 0c01 	eor.w	ip, r0, r1
 8000ce0:	0249      	lsls	r1, r1, #9
 8000ce2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ce6:	d037      	beq.n	8000d58 <__aeabi_fdiv+0x98>
 8000ce8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000cec:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000cf0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000cf4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	bf38      	it	cc
 8000cfc:	005b      	lslcc	r3, r3, #1
 8000cfe:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000d02:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000d06:	428b      	cmp	r3, r1
 8000d08:	bf24      	itt	cs
 8000d0a:	1a5b      	subcs	r3, r3, r1
 8000d0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d10:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d14:	bf24      	itt	cs
 8000d16:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d1a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d1e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d22:	bf24      	itt	cs
 8000d24:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d28:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d2c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d30:	bf24      	itt	cs
 8000d32:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d36:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d3a:	011b      	lsls	r3, r3, #4
 8000d3c:	bf18      	it	ne
 8000d3e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d42:	d1e0      	bne.n	8000d06 <__aeabi_fdiv+0x46>
 8000d44:	2afd      	cmp	r2, #253	@ 0xfd
 8000d46:	f63f af50 	bhi.w	8000bea <__aeabi_fmul+0x92>
 8000d4a:	428b      	cmp	r3, r1
 8000d4c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d50:	bf08      	it	eq
 8000d52:	f020 0001 	biceq.w	r0, r0, #1
 8000d56:	4770      	bx	lr
 8000d58:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d5c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d60:	327f      	adds	r2, #127	@ 0x7f
 8000d62:	bfc2      	ittt	gt
 8000d64:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d68:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6c:	4770      	bxgt	lr
 8000d6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d72:	f04f 0300 	mov.w	r3, #0
 8000d76:	3a01      	subs	r2, #1
 8000d78:	e737      	b.n	8000bea <__aeabi_fmul+0x92>
 8000d7a:	f092 0f00 	teq	r2, #0
 8000d7e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d82:	bf02      	ittt	eq
 8000d84:	0040      	lsleq	r0, r0, #1
 8000d86:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d8a:	3a01      	subeq	r2, #1
 8000d8c:	d0f9      	beq.n	8000d82 <__aeabi_fdiv+0xc2>
 8000d8e:	ea40 000c 	orr.w	r0, r0, ip
 8000d92:	f093 0f00 	teq	r3, #0
 8000d96:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d9a:	bf02      	ittt	eq
 8000d9c:	0049      	lsleq	r1, r1, #1
 8000d9e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000da2:	3b01      	subeq	r3, #1
 8000da4:	d0f9      	beq.n	8000d9a <__aeabi_fdiv+0xda>
 8000da6:	ea41 010c 	orr.w	r1, r1, ip
 8000daa:	e795      	b.n	8000cd8 <__aeabi_fdiv+0x18>
 8000dac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db0:	ea92 0f0c 	teq	r2, ip
 8000db4:	d108      	bne.n	8000dc8 <__aeabi_fdiv+0x108>
 8000db6:	0242      	lsls	r2, r0, #9
 8000db8:	f47f af7d 	bne.w	8000cb6 <__aeabi_fmul+0x15e>
 8000dbc:	ea93 0f0c 	teq	r3, ip
 8000dc0:	f47f af70 	bne.w	8000ca4 <__aeabi_fmul+0x14c>
 8000dc4:	4608      	mov	r0, r1
 8000dc6:	e776      	b.n	8000cb6 <__aeabi_fmul+0x15e>
 8000dc8:	ea93 0f0c 	teq	r3, ip
 8000dcc:	d104      	bne.n	8000dd8 <__aeabi_fdiv+0x118>
 8000dce:	024b      	lsls	r3, r1, #9
 8000dd0:	f43f af4c 	beq.w	8000c6c <__aeabi_fmul+0x114>
 8000dd4:	4608      	mov	r0, r1
 8000dd6:	e76e      	b.n	8000cb6 <__aeabi_fmul+0x15e>
 8000dd8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ddc:	bf18      	it	ne
 8000dde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000de2:	d1ca      	bne.n	8000d7a <__aeabi_fdiv+0xba>
 8000de4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000de8:	f47f af5c 	bne.w	8000ca4 <__aeabi_fmul+0x14c>
 8000dec:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000df0:	f47f af3c 	bne.w	8000c6c <__aeabi_fmul+0x114>
 8000df4:	e75f      	b.n	8000cb6 <__aeabi_fmul+0x15e>
 8000df6:	bf00      	nop

08000df8 <__gesf2>:
 8000df8:	f04f 3cff 	mov.w	ip, #4294967295
 8000dfc:	e006      	b.n	8000e0c <__cmpsf2+0x4>
 8000dfe:	bf00      	nop

08000e00 <__lesf2>:
 8000e00:	f04f 0c01 	mov.w	ip, #1
 8000e04:	e002      	b.n	8000e0c <__cmpsf2+0x4>
 8000e06:	bf00      	nop

08000e08 <__cmpsf2>:
 8000e08:	f04f 0c01 	mov.w	ip, #1
 8000e0c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e10:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e14:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e18:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e1c:	bf18      	it	ne
 8000e1e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e22:	d011      	beq.n	8000e48 <__cmpsf2+0x40>
 8000e24:	b001      	add	sp, #4
 8000e26:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e2a:	bf18      	it	ne
 8000e2c:	ea90 0f01 	teqne	r0, r1
 8000e30:	bf58      	it	pl
 8000e32:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e36:	bf88      	it	hi
 8000e38:	17c8      	asrhi	r0, r1, #31
 8000e3a:	bf38      	it	cc
 8000e3c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e40:	bf18      	it	ne
 8000e42:	f040 0001 	orrne.w	r0, r0, #1
 8000e46:	4770      	bx	lr
 8000e48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e4c:	d102      	bne.n	8000e54 <__cmpsf2+0x4c>
 8000e4e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e52:	d105      	bne.n	8000e60 <__cmpsf2+0x58>
 8000e54:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000e58:	d1e4      	bne.n	8000e24 <__cmpsf2+0x1c>
 8000e5a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000e5e:	d0e1      	beq.n	8000e24 <__cmpsf2+0x1c>
 8000e60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop

08000e68 <__aeabi_cfrcmple>:
 8000e68:	4684      	mov	ip, r0
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	4661      	mov	r1, ip
 8000e6e:	e7ff      	b.n	8000e70 <__aeabi_cfcmpeq>

08000e70 <__aeabi_cfcmpeq>:
 8000e70:	b50f      	push	{r0, r1, r2, r3, lr}
 8000e72:	f7ff ffc9 	bl	8000e08 <__cmpsf2>
 8000e76:	2800      	cmp	r0, #0
 8000e78:	bf48      	it	mi
 8000e7a:	f110 0f00 	cmnmi.w	r0, #0
 8000e7e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000e80 <__aeabi_fcmpeq>:
 8000e80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e84:	f7ff fff4 	bl	8000e70 <__aeabi_cfcmpeq>
 8000e88:	bf0c      	ite	eq
 8000e8a:	2001      	moveq	r0, #1
 8000e8c:	2000      	movne	r0, #0
 8000e8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e92:	bf00      	nop

08000e94 <__aeabi_fcmplt>:
 8000e94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e98:	f7ff ffea 	bl	8000e70 <__aeabi_cfcmpeq>
 8000e9c:	bf34      	ite	cc
 8000e9e:	2001      	movcc	r0, #1
 8000ea0:	2000      	movcs	r0, #0
 8000ea2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ea6:	bf00      	nop

08000ea8 <__aeabi_fcmple>:
 8000ea8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eac:	f7ff ffe0 	bl	8000e70 <__aeabi_cfcmpeq>
 8000eb0:	bf94      	ite	ls
 8000eb2:	2001      	movls	r0, #1
 8000eb4:	2000      	movhi	r0, #0
 8000eb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eba:	bf00      	nop

08000ebc <__aeabi_fcmpge>:
 8000ebc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ec0:	f7ff ffd2 	bl	8000e68 <__aeabi_cfrcmple>
 8000ec4:	bf94      	ite	ls
 8000ec6:	2001      	movls	r0, #1
 8000ec8:	2000      	movhi	r0, #0
 8000eca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ece:	bf00      	nop

08000ed0 <__aeabi_fcmpgt>:
 8000ed0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed4:	f7ff ffc8 	bl	8000e68 <__aeabi_cfrcmple>
 8000ed8:	bf34      	ite	cc
 8000eda:	2001      	movcc	r0, #1
 8000edc:	2000      	movcs	r0, #0
 8000ede:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_f2iz>:
 8000ee4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ee8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000eec:	d30f      	bcc.n	8000f0e <__aeabi_f2iz+0x2a>
 8000eee:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000ef2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ef6:	d90d      	bls.n	8000f14 <__aeabi_f2iz+0x30>
 8000ef8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000efc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f00:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f04:	fa23 f002 	lsr.w	r0, r3, r2
 8000f08:	bf18      	it	ne
 8000f0a:	4240      	negne	r0, r0
 8000f0c:	4770      	bx	lr
 8000f0e:	f04f 0000 	mov.w	r0, #0
 8000f12:	4770      	bx	lr
 8000f14:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f18:	d101      	bne.n	8000f1e <__aeabi_f2iz+0x3a>
 8000f1a:	0242      	lsls	r2, r0, #9
 8000f1c:	d105      	bne.n	8000f2a <__aeabi_f2iz+0x46>
 8000f1e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f22:	bf08      	it	eq
 8000f24:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f28:	4770      	bx	lr
 8000f2a:	f04f 0000 	mov.w	r0, #0
 8000f2e:	4770      	bx	lr

08000f30 <fpCounter_p_init>:
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
  SET_BIT(TIMx->CCER, Channels);
 8000f30:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f34:	6a11      	ldr	r1, [r2, #32]
/**
* @brief  Enables period counter input capture or CH1 and CH1
* @info		Also enables interrupts or DMA for data transfer
**/
void fpCounter_p_init(void)
{
 8000f36:	b4f0      	push	{r4, r5, r6, r7}
 8000f38:	f041 0101 	orr.w	r1, r1, #1
 8000f3c:	6211      	str	r1, [r2, #32]
 8000f3e:	6a11      	ldr	r1, [r2, #32]
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8000f40:	4b19      	ldr	r3, [pc, #100]	@ (8000fa8 <fpCounter_p_init+0x78>)
 8000f42:	f041 0110 	orr.w	r1, r1, #16
 8000f46:	6211      	str	r1, [r2, #32]
 8000f48:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 8000f4c:	4d17      	ldr	r5, [pc, #92]	@ (8000fac <fpCounter_p_init+0x7c>)


	// CH1
	// Set up dma for IC1
	LL_DMA_SetDataLength(FPCOUNTER_DMA, FPCOUNTER_DMA_CH1, 1);
	LL_DMA_SetMemoryAddress(FPCOUNTER_DMA, FPCOUNTER_DMA_CH1, (uint32_t)&IC1);
 8000f4e:	4f18      	ldr	r7, [pc, #96]	@ (8000fb0 <fpCounter_p_init+0x80>)
  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8000f50:	4e18      	ldr	r6, [pc, #96]	@ (8000fb4 <fpCounter_p_init+0x84>)
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8000f52:	4029      	ands	r1, r5
 8000f54:	f041 0101 	orr.w	r1, r1, #1
 8000f58:	f8c3 1084 	str.w	r1, [r3, #132]	@ 0x84
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8000f5c:	f8c3 708c 	str.w	r7, [r3, #140]	@ 0x8c
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8000f60:	f8c3 6088 	str.w	r6, [r3, #136]	@ 0x88
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8000f64:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
	// set tim request for IC1
	LL_TIM_EnableDMAReq_CC1(FPCOUNTER_TIM_MACRO);
	// CH2
	// Set up dma for IC2
	LL_DMA_SetDataLength(FPCOUNTER_DMA, FPCOUNTER_DMA_CH2, 1);
	LL_DMA_SetMemoryAddress(FPCOUNTER_DMA, FPCOUNTER_DMA_CH2, (uint32_t)&IC2);
 8000f68:	4c13      	ldr	r4, [pc, #76]	@ (8000fb8 <fpCounter_p_init+0x88>)
 8000f6a:	f041 0101 	orr.w	r1, r1, #1
 8000f6e:	f8c3 1080 	str.w	r1, [r3, #128]	@ 0x80
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_CC1DE);
 8000f72:	68d1      	ldr	r1, [r2, #12]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8000f74:	4811      	ldr	r0, [pc, #68]	@ (8000fbc <fpCounter_p_init+0x8c>)
 8000f76:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 8000f7a:	60d1      	str	r1, [r2, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8000f7c:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8000f7e:	4029      	ands	r1, r5
 8000f80:	f041 0101 	orr.w	r1, r1, #1
 8000f84:	65d9      	str	r1, [r3, #92]	@ 0x5c
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8000f86:	665c      	str	r4, [r3, #100]	@ 0x64
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8000f88:	6618      	str	r0, [r3, #96]	@ 0x60
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8000f8a:	6d99      	ldr	r1, [r3, #88]	@ 0x58
	// set tim request for IC2
	LL_TIM_EnableDMAReq_CC2(FPCOUNTER_TIM_MACRO);
	LL_TIM_EnableCounter(FPCOUNTER_TIM_MACRO);


}
 8000f8c:	bcf0      	pop	{r4, r5, r6, r7}
 8000f8e:	f041 0101 	orr.w	r1, r1, #1
 8000f92:	6599      	str	r1, [r3, #88]	@ 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_CC2DE);
 8000f94:	68d3      	ldr	r3, [r2, #12]
 8000f96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f9a:	60d3      	str	r3, [r2, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000f9c:	6813      	ldr	r3, [r2, #0]
 8000f9e:	f043 0301 	orr.w	r3, r3, #1
 8000fa2:	6013      	str	r3, [r2, #0]
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	40020000 	.word	0x40020000
 8000fac:	ffff0000 	.word	0xffff0000
 8000fb0:	200000a8 	.word	0x200000a8
 8000fb4:	40000034 	.word	0x40000034
 8000fb8:	200000a4 	.word	0x200000a4
 8000fbc:	40000038 	.word	0x40000038

08000fc0 <fpCounter_p_get>:
* @brief  Period counter interrupt routine
* @info		Copies input capture compare data to global variable
**/

void fpCounter_p_get(double *period, uint32_t *frequency, float *duty)
{
 8000fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fc4:	4607      	mov	r7, r0
	// Calculate data so that IRQ does not overwrite while doing so
	uint32_t ic1 = IC1, ic2 = IC2;
 8000fc6:	4818      	ldr	r0, [pc, #96]	@ (8001028 <fpCounter_p_get+0x68>)
 8000fc8:	4b18      	ldr	r3, [pc, #96]	@ (800102c <fpCounter_p_get+0x6c>)

	*period = (double)(ic1 +1) /F0;
 8000fca:	6804      	ldr	r4, [r0, #0]
	uint32_t ic1 = IC1, ic2 = IC2;
 8000fcc:	f8d3 8000 	ldr.w	r8, [r3]
	*period = (double)(ic1 +1) /F0;
 8000fd0:	3401      	adds	r4, #1
 8000fd2:	4620      	mov	r0, r4
{
 8000fd4:	4615      	mov	r5, r2
 8000fd6:	460e      	mov	r6, r1
	*period = (double)(ic1 +1) /F0;
 8000fd8:	f7ff fa04 	bl	80003e4 <__aeabi_ui2d>
 8000fdc:	a310      	add	r3, pc, #64	@ (adr r3, 8001020 <fpCounter_p_get+0x60>)
 8000fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fe2:	f7ff fba3 	bl	800072c <__aeabi_ddiv>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
	*frequency = (uint32_t)((float)1 / *period);
 8000fea:	2000      	movs	r0, #0
	*period = (double)(ic1 +1) /F0;
 8000fec:	e9c7 2300 	strd	r2, r3, [r7]
	*frequency = (uint32_t)((float)1 / *period);
 8000ff0:	490f      	ldr	r1, [pc, #60]	@ (8001030 <fpCounter_p_get+0x70>)
 8000ff2:	f7ff fb9b 	bl	800072c <__aeabi_ddiv>
 8000ff6:	f7ff fc81 	bl	80008fc <__aeabi_d2uiz>
 8000ffa:	4603      	mov	r3, r0
	*duty = ((float)(ic2 +1))/(ic1 +1);
 8000ffc:	f108 0001 	add.w	r0, r8, #1
	*frequency = (uint32_t)((float)1 / *period);
 8001000:	6033      	str	r3, [r6, #0]
	*duty = ((float)(ic2 +1))/(ic1 +1);
 8001002:	f7ff fd51 	bl	8000aa8 <__aeabi_ui2f>
 8001006:	4603      	mov	r3, r0
 8001008:	4620      	mov	r0, r4
 800100a:	461c      	mov	r4, r3
 800100c:	f7ff fd4c 	bl	8000aa8 <__aeabi_ui2f>
 8001010:	4601      	mov	r1, r0
 8001012:	4620      	mov	r0, r4
 8001014:	f7ff fe54 	bl	8000cc0 <__aeabi_fdiv>
 8001018:	6028      	str	r0, [r5, #0]
}
 800101a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800101e:	bf00      	nop
 8001020:	00000000 	.word	0x00000000
 8001024:	41912a88 	.word	0x41912a88
 8001028:	200000a8 	.word	0x200000a8
 800102c:	200000a4 	.word	0x200000a4
 8001030:	3ff00000 	.word	0x3ff00000

08001034 <delay_ms>:
#include "delay.h"
#include "main.h"

void delay_ms(uint32_t ms)
{
    LL_mDelay(ms);
 8001034:	f000 bfba 	b.w	8001fac <LL_mDelay>

08001038 <Stairman_Update.part.0>:
{
    return (x < 0.0f) ? -x : x;
}

#if 1
void Stairman_Update(uint32_t tick)
 8001038:	b570      	push	{r4, r5, r6, lr}

    if (tick - last >= frameDuration)
    {
        last = tick;

        int fw = StairmanFrames[frame]->width;
 800103a:	4c24      	ldr	r4, [pc, #144]	@ (80010cc <Stairman_Update.part.0+0x94>)
 800103c:	4b24      	ldr	r3, [pc, #144]	@ (80010d0 <Stairman_Update.part.0+0x98>)
 800103e:	7822      	ldrb	r2, [r4, #0]
        if (fh < 0) fh = 0;
        if (fh > 80) fh = 80;

        //ST7735_FillRect(70, 32, fw, fh, 0x0000);
        //if(!frame_pause)
        ST7735_DrawBitmapMonoTransparent(anim_x, anim_y, StairmanFrames[frame], 0xFFFF);
 8001040:	4e24      	ldr	r6, [pc, #144]	@ (80010d4 <Stairman_Update.part.0+0x9c>)
 8001042:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001046:	4d24      	ldr	r5, [pc, #144]	@ (80010d8 <Stairman_Update.part.0+0xa0>)
        last = tick;
 8001048:	4b24      	ldr	r3, [pc, #144]	@ (80010dc <Stairman_Update.part.0+0xa4>)
        ST7735_DrawBitmapMonoTransparent(anim_x, anim_y, StairmanFrames[frame], 0xFFFF);
 800104a:	6831      	ldr	r1, [r6, #0]
        last = tick;
 800104c:	6018      	str	r0, [r3, #0]
        ST7735_DrawBitmapMonoTransparent(anim_x, anim_y, StairmanFrames[frame], 0xFFFF);
 800104e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001052:	6828      	ldr	r0, [r5, #0]
 8001054:	f001 fc12 	bl	800287c <ST7735_DrawBitmapMonoTransparent>

        if(frame >= 29)
 8001058:	7823      	ldrb	r3, [r4, #0]
 800105a:	2b1c      	cmp	r3, #28
 800105c:	d90b      	bls.n	8001076 <Stairman_Update.part.0+0x3e>
        {
        	frame_action = 2;
 800105e:	2002      	movs	r0, #2
        	frame_pause = 1;
 8001060:	2201      	movs	r2, #1
        	frame_action = 2;
 8001062:	491f      	ldr	r1, [pc, #124]	@ (80010e0 <Stairman_Update.part.0+0xa8>)
        	frame_pause = 1;
 8001064:	4b1f      	ldr	r3, [pc, #124]	@ (80010e4 <Stairman_Update.part.0+0xac>)
        	frame_action = 2;
 8001066:	7008      	strb	r0, [r1, #0]
        	frame_pause = 1;
 8001068:	701a      	strb	r2, [r3, #0]
        anim_x += 1; // move right
        anim_y -= 1; // move up
        }
        if (frame_action == 2)//stop at the top
        {
        	frame = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	7023      	strb	r3, [r4, #0]
            anim_y = 36;
            anim_x = 76;
            frame_action = 0;
        }

        frame_done = 1;
 800106e:	2201      	movs	r2, #1
 8001070:	4b1d      	ldr	r3, [pc, #116]	@ (80010e8 <Stairman_Update.part.0+0xb0>)
 8001072:	701a      	strb	r2, [r3, #0]
    }
}
 8001074:	bd70      	pop	{r4, r5, r6, pc}
        if(frame_action == 0)//wait at bottom
 8001076:	491a      	ldr	r1, [pc, #104]	@ (80010e0 <Stairman_Update.part.0+0xa8>)
 8001078:	780a      	ldrb	r2, [r1, #0]
 800107a:	b942      	cbnz	r2, 800108e <Stairman_Update.part.0+0x56>
        	anim_x = 76;
 800107c:	234c      	movs	r3, #76	@ 0x4c
        	frame = 0;
 800107e:	7022      	strb	r2, [r4, #0]
        frame_done = 1;
 8001080:	2201      	movs	r2, #1
        	anim_y = 36;
 8001082:	2124      	movs	r1, #36	@ 0x24
        	anim_x = 76;
 8001084:	602b      	str	r3, [r5, #0]
        frame_done = 1;
 8001086:	4b18      	ldr	r3, [pc, #96]	@ (80010e8 <Stairman_Update.part.0+0xb0>)
        	anim_y = 36;
 8001088:	6031      	str	r1, [r6, #0]
        frame_done = 1;
 800108a:	701a      	strb	r2, [r3, #0]
}
 800108c:	bd70      	pop	{r4, r5, r6, pc}
        if(frame_action == 1 )// start climbing
 800108e:	2a01      	cmp	r2, #1
 8001090:	d10b      	bne.n	80010aa <Stairman_Update.part.0+0x72>
        anim_x += 1; // move right
 8001092:	682a      	ldr	r2, [r5, #0]
        frame++;
 8001094:	3301      	adds	r3, #1
        anim_x += 1; // move right
 8001096:	3201      	adds	r2, #1
 8001098:	602a      	str	r2, [r5, #0]
        frame_done = 1;
 800109a:	2201      	movs	r2, #1
        frame++;
 800109c:	7023      	strb	r3, [r4, #0]
        anim_y -= 1; // move up
 800109e:	6833      	ldr	r3, [r6, #0]
 80010a0:	3b01      	subs	r3, #1
 80010a2:	6033      	str	r3, [r6, #0]
        frame_done = 1;
 80010a4:	4b10      	ldr	r3, [pc, #64]	@ (80010e8 <Stairman_Update.part.0+0xb0>)
 80010a6:	701a      	strb	r2, [r3, #0]
}
 80010a8:	bd70      	pop	{r4, r5, r6, pc}
        if (frame_action == 2)//stop at the top
 80010aa:	2a02      	cmp	r2, #2
 80010ac:	d0dd      	beq.n	800106a <Stairman_Update.part.0+0x32>
        if (frame_action == 3)// finished at the top reset
 80010ae:	2a03      	cmp	r2, #3
 80010b0:	d1dd      	bne.n	800106e <Stairman_Update.part.0+0x36>
            anim_y = 36;
 80010b2:	2224      	movs	r2, #36	@ 0x24
            frame = 1;
 80010b4:	2301      	movs	r3, #1
            anim_y = 36;
 80010b6:	6032      	str	r2, [r6, #0]
            anim_x = 76;
 80010b8:	224c      	movs	r2, #76	@ 0x4c
            frame = 1;
 80010ba:	7023      	strb	r3, [r4, #0]
            frame_action = 0;
 80010bc:	2300      	movs	r3, #0
            anim_x = 76;
 80010be:	602a      	str	r2, [r5, #0]
        frame_done = 1;
 80010c0:	2201      	movs	r2, #1
            frame_action = 0;
 80010c2:	700b      	strb	r3, [r1, #0]
        frame_done = 1;
 80010c4:	4b08      	ldr	r3, [pc, #32]	@ (80010e8 <Stairman_Update.part.0+0xb0>)
 80010c6:	701a      	strb	r2, [r3, #0]
}
 80010c8:	bd70      	pop	{r4, r5, r6, pc}
 80010ca:	bf00      	nop
 80010cc:	200000b7 	.word	0x200000b7
 80010d0:	2000000c 	.word	0x2000000c
 80010d4:	20000000 	.word	0x20000000
 80010d8:	20000004 	.word	0x20000004
 80010dc:	200000ac 	.word	0x200000ac
 80010e0:	200000b5 	.word	0x200000b5
 80010e4:	200000b4 	.word	0x200000b4
 80010e8:	200000b6 	.word	0x200000b6

080010ec <SystemClock_Config>:
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80010ec:	4a22      	ldr	r2, [pc, #136]	@ (8001178 <SystemClock_Config+0x8c>)
{
 80010ee:	b508      	push	{r3, lr}
 80010f0:	6813      	ldr	r3, [r2, #0]
 80010f2:	f023 0307 	bic.w	r3, r3, #7
 80010f6:	f043 0302 	orr.w	r3, r3, #2
 80010fa:	6013      	str	r3, [r2, #0]
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80010fc:	6813      	ldr	r3, [r2, #0]
 80010fe:	f003 0307 	and.w	r3, r3, #7
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8001102:	2b02      	cmp	r3, #2
 8001104:	d1fa      	bne.n	80010fc <SystemClock_Config+0x10>
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001106:	491d      	ldr	r1, [pc, #116]	@ (800117c <SystemClock_Config+0x90>)
 8001108:	680b      	ldr	r3, [r1, #0]
 800110a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800110e:	600b      	str	r3, [r1, #0]
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001110:	680b      	ldr	r3, [r1, #0]
  while(LL_RCC_HSE_IsReady() != 1)
 8001112:	039a      	lsls	r2, r3, #14
 8001114:	d5fc      	bpl.n	8001110 <SystemClock_Config+0x24>
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 8001116:	684b      	ldr	r3, [r1, #4]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001118:	4a18      	ldr	r2, [pc, #96]	@ (800117c <SystemClock_Config+0x90>)
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 800111a:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 800111e:	f443 13e8 	orr.w	r3, r3, #1900544	@ 0x1d0000
 8001122:	604b      	str	r3, [r1, #4]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001124:	680b      	ldr	r3, [r1, #0]
 8001126:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800112a:	600b      	str	r3, [r1, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 800112c:	6813      	ldr	r3, [r2, #0]
  while(LL_RCC_PLL_IsReady() != 1)
 800112e:	019b      	lsls	r3, r3, #6
 8001130:	d5fc      	bpl.n	800112c <SystemClock_Config+0x40>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001132:	6853      	ldr	r3, [r2, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001134:	4911      	ldr	r1, [pc, #68]	@ (800117c <SystemClock_Config+0x90>)
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001136:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800113a:	6053      	str	r3, [r2, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800113c:	6853      	ldr	r3, [r2, #4]
 800113e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001142:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001146:	6053      	str	r3, [r2, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001148:	6853      	ldr	r3, [r2, #4]
 800114a:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800114e:	6053      	str	r3, [r2, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001150:	6853      	ldr	r3, [r2, #4]
 8001152:	f023 0303 	bic.w	r3, r3, #3
 8001156:	f043 0302 	orr.w	r3, r3, #2
 800115a:	6053      	str	r3, [r2, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800115c:	684b      	ldr	r3, [r1, #4]
 800115e:	f003 030c 	and.w	r3, r3, #12
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001162:	2b08      	cmp	r3, #8
 8001164:	d1fa      	bne.n	800115c <SystemClock_Config+0x70>
  LL_Init1msTick(72000000);
 8001166:	4806      	ldr	r0, [pc, #24]	@ (8001180 <SystemClock_Config+0x94>)
 8001168:	f000 ff0e 	bl	8001f88 <LL_Init1msTick>
}
 800116c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LL_SetSystemCoreClock(72000000);
 8001170:	4803      	ldr	r0, [pc, #12]	@ (8001180 <SystemClock_Config+0x94>)
 8001172:	f000 bf2f 	b.w	8001fd4 <LL_SetSystemCoreClock>
 8001176:	bf00      	nop
 8001178:	40022000 	.word	0x40022000
 800117c:	40021000 	.word	0x40021000
 8001180:	044aa200 	.word	0x044aa200

08001184 <draw_waveform>:
{
 8001184:	b570      	push	{r4, r5, r6, lr}
    if (duty < 0.0f) duty = 0.0f;
 8001186:	2100      	movs	r1, #0
{
 8001188:	b082      	sub	sp, #8
 800118a:	4604      	mov	r4, r0
    if (duty < 0.0f) duty = 0.0f;
 800118c:	f7ff fe82 	bl	8000e94 <__aeabi_fcmplt>
 8001190:	2800      	cmp	r0, #0
 8001192:	d13c      	bne.n	800120e <draw_waveform+0x8a>
    if (duty > 1.0f) duty = 1.0f;
 8001194:	4620      	mov	r0, r4
 8001196:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800119a:	f7ff fe99 	bl	8000ed0 <__aeabi_fcmpgt>
 800119e:	b350      	cbz	r0, 80011f6 <draw_waveform+0x72>
 80011a0:	25a0      	movs	r5, #160	@ 0xa0
    ST7735_FillRect(x, y, w, h, ST7735_BLACK);
 80011a2:	2400      	movs	r4, #0
 80011a4:	2328      	movs	r3, #40	@ 0x28
    ST7735_DrawLine(x, mid, x, y, ST7735_GREEN);
 80011a6:	f44f 66fc 	mov.w	r6, #2016	@ 0x7e0
    ST7735_FillRect(x, y, w, h, ST7735_BLACK);
 80011aa:	4619      	mov	r1, r3
 80011ac:	4620      	mov	r0, r4
 80011ae:	9400      	str	r4, [sp, #0]
 80011b0:	22a0      	movs	r2, #160	@ 0xa0
 80011b2:	f001 faf1 	bl	8002798 <ST7735_FillRect>
    ST7735_DrawLine(x, mid, x, y, ST7735_GREEN);
 80011b6:	4622      	mov	r2, r4
 80011b8:	4620      	mov	r0, r4
 80011ba:	2328      	movs	r3, #40	@ 0x28
 80011bc:	213c      	movs	r1, #60	@ 0x3c
 80011be:	9600      	str	r6, [sp, #0]
 80011c0:	f001 fa6a 	bl	8002698 <ST7735_DrawLine>
    ST7735_DrawLine(x, y, x + high_pixels, y, ST7735_GREEN);
 80011c4:	2328      	movs	r3, #40	@ 0x28
 80011c6:	4620      	mov	r0, r4
    ST7735_DrawLine(x + high_pixels, y, x + high_pixels, mid, ST7735_RED);
 80011c8:	f44f 4478 	mov.w	r4, #63488	@ 0xf800
    ST7735_DrawLine(x, y, x + high_pixels, y, ST7735_GREEN);
 80011cc:	462a      	mov	r2, r5
 80011ce:	4619      	mov	r1, r3
 80011d0:	9600      	str	r6, [sp, #0]
 80011d2:	f001 fa61 	bl	8002698 <ST7735_DrawLine>
    ST7735_DrawLine(x + high_pixels, y, x + high_pixels, mid, ST7735_RED);
 80011d6:	462a      	mov	r2, r5
 80011d8:	4628      	mov	r0, r5
 80011da:	233c      	movs	r3, #60	@ 0x3c
 80011dc:	2128      	movs	r1, #40	@ 0x28
 80011de:	9400      	str	r4, [sp, #0]
 80011e0:	f001 fa5a 	bl	8002698 <ST7735_DrawLine>
    ST7735_DrawLine(x + high_pixels, mid, x + w, mid, ST7735_RED);
 80011e4:	233c      	movs	r3, #60	@ 0x3c
 80011e6:	22a0      	movs	r2, #160	@ 0xa0
 80011e8:	4628      	mov	r0, r5
 80011ea:	4619      	mov	r1, r3
 80011ec:	9400      	str	r4, [sp, #0]
 80011ee:	f001 fa53 	bl	8002698 <ST7735_DrawLine>
}
 80011f2:	b002      	add	sp, #8
 80011f4:	bd70      	pop	{r4, r5, r6, pc}
    int high_pixels = (int)(duty * w);
 80011f6:	4907      	ldr	r1, [pc, #28]	@ (8001214 <draw_waveform+0x90>)
 80011f8:	4620      	mov	r0, r4
 80011fa:	f7ff fcad 	bl	8000b58 <__aeabi_fmul>
 80011fe:	f7ff fe71 	bl	8000ee4 <__aeabi_f2iz>
    if (high_pixels > w) high_pixels = w;
 8001202:	28a0      	cmp	r0, #160	@ 0xa0
 8001204:	bfa8      	it	ge
 8001206:	20a0      	movge	r0, #160	@ 0xa0
 8001208:	ea20 75e0 	bic.w	r5, r0, r0, asr #31
 800120c:	e7c9      	b.n	80011a2 <draw_waveform+0x1e>
 800120e:	2500      	movs	r5, #0
 8001210:	e7c7      	b.n	80011a2 <draw_waveform+0x1e>
 8001212:	bf00      	nop
 8001214:	43200000 	.word	0x43200000

08001218 <itoa>:
{
 8001218:	b570      	push	{r4, r5, r6, lr}
 800121a:	4604      	mov	r4, r0
    if (value < 0 && base == 10) {
 800121c:	2c00      	cmp	r4, #0
{
 800121e:	4608      	mov	r0, r1
        *ptr++ = '-';
 8001220:	460d      	mov	r5, r1
    if (value < 0 && base == 10) {
 8001222:	db1a      	blt.n	800125a <itoa+0x42>
    char* ptr = buffer;
 8001224:	46ac      	mov	ip, r5
 8001226:	4e10      	ldr	r6, [pc, #64]	@ (8001268 <itoa+0x50>)
        value /= base;
 8001228:	46a6      	mov	lr, r4
 800122a:	fb94 f4f2 	sdiv	r4, r4, r2
        *ptr++ = "0123456789ABCDEF"[tmp_value - value * base];
 800122e:	fb02 ee14 	mls	lr, r2, r4, lr
 8001232:	f816 e00e 	ldrb.w	lr, [r6, lr]
 8001236:	4663      	mov	r3, ip
 8001238:	f80c eb01 	strb.w	lr, [ip], #1
    } while (value);
 800123c:	2c00      	cmp	r4, #0
 800123e:	d1f3      	bne.n	8001228 <itoa+0x10>
    while (ptr1 < ptr) {
 8001240:	42ab      	cmp	r3, r5
    *ptr-- = '\0';
 8001242:	f88c 4000 	strb.w	r4, [ip]
    while (ptr1 < ptr) {
 8001246:	d907      	bls.n	8001258 <itoa+0x40>
        tmp_char = *ptr;
 8001248:	781a      	ldrb	r2, [r3, #0]
        *ptr-- = *ptr1;
 800124a:	782c      	ldrb	r4, [r5, #0]
 800124c:	f803 4901 	strb.w	r4, [r3], #-1
        *ptr1++ = tmp_char;
 8001250:	f805 2b01 	strb.w	r2, [r5], #1
    while (ptr1 < ptr) {
 8001254:	42ab      	cmp	r3, r5
 8001256:	d8f7      	bhi.n	8001248 <itoa+0x30>
}
 8001258:	bd70      	pop	{r4, r5, r6, pc}
    if (value < 0 && base == 10) {
 800125a:	2a0a      	cmp	r2, #10
 800125c:	d1e2      	bne.n	8001224 <itoa+0xc>
        *ptr++ = '-';
 800125e:	232d      	movs	r3, #45	@ 0x2d
        value = -value;
 8001260:	4264      	negs	r4, r4
        *ptr++ = '-';
 8001262:	f805 3b01 	strb.w	r3, [r5], #1
        ptr1++;
 8001266:	e7dd      	b.n	8001224 <itoa+0xc>
 8001268:	08002b74 	.word	0x08002b74

0800126c <float_to_str>:
{
 800126c:	b570      	push	{r4, r5, r6, lr}
 800126e:	4605      	mov	r5, r0
    int whole = (int)f;
 8001270:	4608      	mov	r0, r1
{
 8001272:	460c      	mov	r4, r1
    int whole = (int)f;
 8001274:	f7ff fe36 	bl	8000ee4 <__aeabi_f2iz>
 8001278:	4606      	mov	r6, r0
    int frac = (int)((f - whole) * 100);
 800127a:	f7ff fc19 	bl	8000ab0 <__aeabi_i2f>
 800127e:	4601      	mov	r1, r0
 8001280:	4620      	mov	r0, r4
 8001282:	f7ff fb5f 	bl	8000944 <__aeabi_fsub>
 8001286:	4911      	ldr	r1, [pc, #68]	@ (80012cc <float_to_str+0x60>)
 8001288:	f7ff fc66 	bl	8000b58 <__aeabi_fmul>
 800128c:	f7ff fe2a 	bl	8000ee4 <__aeabi_f2iz>
 8001290:	4604      	mov	r4, r0
    itoa(whole, buf, 10);
 8001292:	220a      	movs	r2, #10
    if (frac < 0) frac = -frac;
 8001294:	2c00      	cmp	r4, #0
    itoa(whole, buf, 10);
 8001296:	4629      	mov	r1, r5
 8001298:	4630      	mov	r0, r6
    if (frac < 0) frac = -frac;
 800129a:	bfb8      	it	lt
 800129c:	4264      	neglt	r4, r4
    itoa(whole, buf, 10);
 800129e:	f7ff ffbb 	bl	8001218 <itoa>
    int len = strlen(buf);
 80012a2:	4628      	mov	r0, r5
 80012a4:	f7fe ff54 	bl	8000150 <strlen>
    buf[len++] = '.';
 80012a8:	262e      	movs	r6, #46	@ 0x2e
    buf[len] = 0;
 80012aa:	2100      	movs	r1, #0
    buf[len++] = '0' + (frac / 10);
 80012ac:	4b08      	ldr	r3, [pc, #32]	@ (80012d0 <float_to_str+0x64>)
    buf[len++] = '.';
 80012ae:	542e      	strb	r6, [r5, r0]
    buf[len++] = '0' + (frac / 10);
 80012b0:	fba3 2304 	umull	r2, r3, r3, r4
 80012b4:	08db      	lsrs	r3, r3, #3
    buf[len++] = '0' + (frac % 10);
 80012b6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80012ba:	eba4 0442 	sub.w	r4, r4, r2, lsl #1
    buf[len++] = '0' + (frac / 10);
 80012be:	3330      	adds	r3, #48	@ 0x30
 80012c0:	182a      	adds	r2, r5, r0
    buf[len++] = '0' + (frac % 10);
 80012c2:	3430      	adds	r4, #48	@ 0x30
    buf[len++] = '0' + (frac / 10);
 80012c4:	7053      	strb	r3, [r2, #1]
    buf[len++] = '0' + (frac % 10);
 80012c6:	7094      	strb	r4, [r2, #2]
    buf[len] = 0;
 80012c8:	70d1      	strb	r1, [r2, #3]
}
 80012ca:	bd70      	pop	{r4, r5, r6, pc}
 80012cc:	42c80000 	.word	0x42c80000
 80012d0:	cccccccd 	.word	0xcccccccd

080012d4 <draw_duty>:
{
 80012d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    float percent = duty * 100.0f;
 80012d6:	4915      	ldr	r1, [pc, #84]	@ (800132c <draw_duty+0x58>)
{
 80012d8:	b08b      	sub	sp, #44	@ 0x2c
    float percent = duty * 100.0f;
 80012da:	f7ff fc3d 	bl	8000b58 <__aeabi_fmul>
    float_to_str(buf, percent);
 80012de:	ac02      	add	r4, sp, #8
    float percent = duty * 100.0f;
 80012e0:	4601      	mov	r1, r0
    float_to_str(buf, percent);
 80012e2:	4620      	mov	r0, r4
 80012e4:	f7ff ffc2 	bl	800126c <float_to_str>
    strcat(buf, " %");
 80012e8:	4620      	mov	r0, r4
 80012ea:	f7fe ff31 	bl	8000150 <strlen>
 80012ee:	4684      	mov	ip, r0
    ST7735_FillRect(0, 20, 160, 20, ST7735_BLUE);
 80012f0:	251f      	movs	r5, #31
    strcat(buf, " %");
 80012f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001330 <draw_duty+0x5c>)
 80012f4:	eb04 060c 	add.w	r6, r4, ip
 80012f8:	f893 e002 	ldrb.w	lr, [r3, #2]
 80012fc:	881f      	ldrh	r7, [r3, #0]
    ST7735_FillRect(0, 20, 160, 20, ST7735_BLUE);
 80012fe:	2314      	movs	r3, #20
 8001300:	9500      	str	r5, [sp, #0]
    strcat(buf, " %");
 8001302:	f824 700c 	strh.w	r7, [r4, ip]
 8001306:	f886 e002 	strb.w	lr, [r6, #2]
    DrawString_GFX(2, 28, buf, &FreeSans8pt7b, ST7735_CYAN, ST7735_BLUE);
 800130a:	f240 76ff 	movw	r6, #2047	@ 0x7ff
    ST7735_FillRect(0, 20, 160, 20, ST7735_BLUE);
 800130e:	4619      	mov	r1, r3
 8001310:	22a0      	movs	r2, #160	@ 0xa0
 8001312:	2000      	movs	r0, #0
 8001314:	f001 fa40 	bl	8002798 <ST7735_FillRect>
    DrawString_GFX(2, 28, buf, &FreeSans8pt7b, ST7735_CYAN, ST7735_BLUE);
 8001318:	211c      	movs	r1, #28
 800131a:	2002      	movs	r0, #2
 800131c:	4622      	mov	r2, r4
 800131e:	e9cd 6500 	strd	r6, r5, [sp]
 8001322:	4b04      	ldr	r3, [pc, #16]	@ (8001334 <draw_duty+0x60>)
 8001324:	f001 fbb8 	bl	8002a98 <DrawString_GFX>
}
 8001328:	b00b      	add	sp, #44	@ 0x2c
 800132a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800132c:	42c80000 	.word	0x42c80000
 8001330:	08002b88 	.word	0x08002b88
 8001334:	08002bb0 	.word	0x08002bb0

08001338 <format_frequency>:
{
 8001338:	b530      	push	{r4, r5, lr}
 800133a:	460d      	mov	r5, r1
 800133c:	b085      	sub	sp, #20
    if (freq >= 1000000.0f) {
 800133e:	4921      	ldr	r1, [pc, #132]	@ (80013c4 <format_frequency+0x8c>)
{
 8001340:	4604      	mov	r4, r0
    if (freq >= 1000000.0f) {
 8001342:	f7ff fdbb 	bl	8000ebc <__aeabi_fcmpge>
 8001346:	bb40      	cbnz	r0, 800139a <format_frequency+0x62>
    else if (freq >= 1000.0f) {
 8001348:	4620      	mov	r0, r4
 800134a:	491f      	ldr	r1, [pc, #124]	@ (80013c8 <format_frequency+0x90>)
 800134c:	f7ff fdb6 	bl	8000ebc <__aeabi_fcmpge>
 8001350:	b978      	cbnz	r0, 8001372 <format_frequency+0x3a>
        itoa((int)freq, num, 10);
 8001352:	4620      	mov	r0, r4
 8001354:	f7ff fdc6 	bl	8000ee4 <__aeabi_f2iz>
 8001358:	220a      	movs	r2, #10
 800135a:	4669      	mov	r1, sp
 800135c:	f7ff ff5c 	bl	8001218 <itoa>
        strcpy(buf, num);
 8001360:	4628      	mov	r0, r5
 8001362:	f001 fbcd 	bl	8002b00 <stpcpy>
 8001366:	4603      	mov	r3, r0
        strcat(buf, " Hz");
 8001368:	4a18      	ldr	r2, [pc, #96]	@ (80013cc <format_frequency+0x94>)
 800136a:	6810      	ldr	r0, [r2, #0]
 800136c:	6018      	str	r0, [r3, #0]
}
 800136e:	b005      	add	sp, #20
 8001370:	bd30      	pop	{r4, r5, pc}
        float_to_str(num, freq / 1000.0f);
 8001372:	4620      	mov	r0, r4
 8001374:	4914      	ldr	r1, [pc, #80]	@ (80013c8 <format_frequency+0x90>)
 8001376:	f7ff fca3 	bl	8000cc0 <__aeabi_fdiv>
 800137a:	4601      	mov	r1, r0
 800137c:	4668      	mov	r0, sp
 800137e:	f7ff ff75 	bl	800126c <float_to_str>
        strcpy(buf, num);
 8001382:	4669      	mov	r1, sp
 8001384:	4628      	mov	r0, r5
 8001386:	f001 fbbb 	bl	8002b00 <stpcpy>
 800138a:	4603      	mov	r3, r0
        strcat(buf, " kHz");
 800138c:	4a10      	ldr	r2, [pc, #64]	@ (80013d0 <format_frequency+0x98>)
 800138e:	6810      	ldr	r0, [r2, #0]
 8001390:	7912      	ldrb	r2, [r2, #4]
 8001392:	6018      	str	r0, [r3, #0]
 8001394:	711a      	strb	r2, [r3, #4]
}
 8001396:	b005      	add	sp, #20
 8001398:	bd30      	pop	{r4, r5, pc}
        float_to_str(num, freq / 1000000.0f);
 800139a:	4620      	mov	r0, r4
 800139c:	4909      	ldr	r1, [pc, #36]	@ (80013c4 <format_frequency+0x8c>)
 800139e:	f7ff fc8f 	bl	8000cc0 <__aeabi_fdiv>
 80013a2:	4601      	mov	r1, r0
 80013a4:	4668      	mov	r0, sp
 80013a6:	f7ff ff61 	bl	800126c <float_to_str>
        strcpy(buf, num);
 80013aa:	4669      	mov	r1, sp
 80013ac:	4628      	mov	r0, r5
 80013ae:	f001 fba7 	bl	8002b00 <stpcpy>
 80013b2:	4603      	mov	r3, r0
        strcat(buf, " MHz");
 80013b4:	4a07      	ldr	r2, [pc, #28]	@ (80013d4 <format_frequency+0x9c>)
 80013b6:	6810      	ldr	r0, [r2, #0]
 80013b8:	7912      	ldrb	r2, [r2, #4]
 80013ba:	6018      	str	r0, [r3, #0]
 80013bc:	711a      	strb	r2, [r3, #4]
}
 80013be:	b005      	add	sp, #20
 80013c0:	bd30      	pop	{r4, r5, pc}
 80013c2:	bf00      	nop
 80013c4:	49742400 	.word	0x49742400
 80013c8:	447a0000 	.word	0x447a0000
 80013cc:	08002b9c 	.word	0x08002b9c
 80013d0:	08002b94 	.word	0x08002b94
 80013d4:	08002b8c 	.word	0x08002b8c

080013d8 <main>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013d8:	f64f 04ff 	movw	r4, #63743	@ 0xf8ff
{
 80013dc:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80013e0:	4bb9      	ldr	r3, [pc, #740]	@ (80016c8 <main+0x2f0>)
 80013e2:	b0ad      	sub	sp, #180	@ 0xb4
 80013e4:	6998      	ldr	r0, [r3, #24]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013e6:	4ab9      	ldr	r2, [pc, #740]	@ (80016cc <main+0x2f4>)
 80013e8:	f040 0001 	orr.w	r0, r0, #1
 80013ec:	6198      	str	r0, [r3, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80013ee:	6998      	ldr	r0, [r3, #24]
  reg_value  =  (reg_value                                   |
 80013f0:	49b7      	ldr	r1, [pc, #732]	@ (80016d0 <main+0x2f8>)
 80013f2:	f000 0001 	and.w	r0, r0, #1
 80013f6:	9007      	str	r0, [sp, #28]
  (void)tmpreg;
 80013f8:	9807      	ldr	r0, [sp, #28]
  SET_BIT(RCC->APB1ENR, Periphs);
 80013fa:	69d8      	ldr	r0, [r3, #28]
 80013fc:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8001400:	61d8      	str	r0, [r3, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001402:	69db      	ldr	r3, [r3, #28]
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
  MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 8001404:	48b3      	ldr	r0, [pc, #716]	@ (80016d4 <main+0x2fc>)
 8001406:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800140a:	9306      	str	r3, [sp, #24]
  (void)tmpreg;
 800140c:	9b06      	ldr	r3, [sp, #24]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800140e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001410:	4023      	ands	r3, r4
  reg_value  =  (reg_value                                   |
 8001412:	4319      	orrs	r1, r3
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 8001414:	60d1      	str	r1, [r2, #12]
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001416:	68d3      	ldr	r3, [r2, #12]
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001418:	4cac      	ldr	r4, [pc, #688]	@ (80016cc <main+0x2f4>)
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800141a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800141e:	f1c3 0107 	rsb	r1, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001422:	1d1a      	adds	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001424:	2904      	cmp	r1, #4
 8001426:	bf28      	it	cs
 8001428:	2104      	movcs	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800142a:	2a06      	cmp	r2, #6
 800142c:	bf88      	it	hi
 800142e:	1eda      	subhi	r2, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001430:	f04f 33ff 	mov.w	r3, #4294967295
 8001434:	fa03 f301 	lsl.w	r3, r3, r1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001438:	bf98      	it	ls
 800143a:	2200      	movls	r2, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800143c:	43db      	mvns	r3, r3
 800143e:	4093      	lsls	r3, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001440:	011b      	lsls	r3, r3, #4
 8001442:	b2db      	uxtb	r3, r3
 8001444:	f884 3023 	strb.w	r3, [r4, #35]	@ 0x23
 8001448:	6843      	ldr	r3, [r0, #4]
 800144a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800144e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001452:	6043      	str	r3, [r0, #4]
  SystemClock_Config();
 8001454:	f7ff fe4a 	bl	80010ec <SystemClock_Config>
  SysTick_Config(SystemCoreClock / 1000);
 8001458:	4b9f      	ldr	r3, [pc, #636]	@ (80016d8 <main+0x300>)
 800145a:	4aa0      	ldr	r2, [pc, #640]	@ (80016dc <main+0x304>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	fba2 2303 	umull	r2, r3, r2, r3
 8001462:	099b      	lsrs	r3, r3, #6
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001464:	3b01      	subs	r3, #1
 8001466:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800146a:	d209      	bcs.n	8001480 <main+0xa8>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800146c:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001470:	25f0      	movs	r5, #240	@ 0xf0
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001472:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001474:	2107      	movs	r1, #7
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001476:	6153      	str	r3, [r2, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001478:	f884 5023 	strb.w	r5, [r4, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800147c:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800147e:	6111      	str	r1, [r2, #16]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001480:	2400      	movs	r4, #0
 8001482:	e9cd 4425 	strd	r4, r4, [sp, #148]	@ 0x94
  SET_BIT(RCC->APB2ENR, Periphs);
 8001486:	4d90      	ldr	r5, [pc, #576]	@ (80016c8 <main+0x2f0>)
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8001488:	f248 0780 	movw	r7, #32896	@ 0x8080
 800148c:	69ab      	ldr	r3, [r5, #24]
 800148e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001492:	f043 0310 	orr.w	r3, r3, #16
 8001496:	61ab      	str	r3, [r5, #24]
 8001498:	2350      	movs	r3, #80	@ 0x50
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800149a:	69aa      	ldr	r2, [r5, #24]
 800149c:	f8df 8240 	ldr.w	r8, [pc, #576]	@ 80016e0 <main+0x308>
 80014a0:	f002 0210 	and.w	r2, r2, #16
 80014a4:	920e      	str	r2, [sp, #56]	@ 0x38
  (void)tmpreg;
 80014a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
  SET_BIT(RCC->APB2ENR, Periphs);
 80014a8:	69aa      	ldr	r2, [r5, #24]
 80014aa:	4e8e      	ldr	r6, [pc, #568]	@ (80016e4 <main+0x30c>)
 80014ac:	f042 0220 	orr.w	r2, r2, #32
 80014b0:	61aa      	str	r2, [r5, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80014b2:	69aa      	ldr	r2, [r5, #24]
 80014b4:	488c      	ldr	r0, [pc, #560]	@ (80016e8 <main+0x310>)
 80014b6:	f002 0220 	and.w	r2, r2, #32
 80014ba:	920f      	str	r2, [sp, #60]	@ 0x3c
  (void)tmpreg;
 80014bc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
  SET_BIT(RCC->APB2ENR, Periphs);
 80014be:	69aa      	ldr	r2, [r5, #24]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80014c0:	f04f 0b02 	mov.w	fp, #2
 80014c4:	f042 0204 	orr.w	r2, r2, #4
 80014c8:	61aa      	str	r2, [r5, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80014ca:	69aa      	ldr	r2, [r5, #24]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80014cc:	f04f 0901 	mov.w	r9, #1
 80014d0:	f002 0204 	and.w	r2, r2, #4
 80014d4:	9210      	str	r2, [sp, #64]	@ 0x40
  (void)tmpreg;
 80014d6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
  SET_BIT(RCC->APB2ENR, Periphs);
 80014d8:	69aa      	ldr	r2, [r5, #24]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80014da:	f8df a210 	ldr.w	sl, [pc, #528]	@ 80016ec <main+0x314>
 80014de:	f042 0208 	orr.w	r2, r2, #8
 80014e2:	61aa      	str	r2, [r5, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80014e4:	69aa      	ldr	r2, [r5, #24]
 80014e6:	f002 0208 	and.w	r2, r2, #8
 80014ea:	9211      	str	r2, [sp, #68]	@ 0x44
  (void)tmpreg;
 80014ec:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80014ee:	6141      	str	r1, [r0, #20]
 80014f0:	f8c8 7014 	str.w	r7, [r8, #20]
 80014f4:	6173      	str	r3, [r6, #20]
  GPIO_InitStruct.Pin = LED_Pin;
 80014f6:	2301      	movs	r3, #1
 80014f8:	4a7d      	ldr	r2, [pc, #500]	@ (80016f0 <main+0x318>)
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80014fa:	a922      	add	r1, sp, #136	@ 0x88
  GPIO_InitStruct.Pin = LED_Pin;
 80014fc:	e9cd 2322 	strd	r2, r3, [sp, #136]	@ 0x88
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001500:	f8cd b090 	str.w	fp, [sp, #144]	@ 0x90
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001504:	f000 fb56 	bl	8001bb4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = BTN_1_Pin|BTN_2_Pin|BTN_3_Pin|BTN_4_Pin
 8001508:	f643 603e 	movw	r0, #15934	@ 0x3e3e
 800150c:	2104      	movs	r1, #4
 800150e:	e9cd 0122 	strd	r0, r1, [sp, #136]	@ 0x88
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001512:	4640      	mov	r0, r8
 8001514:	a922      	add	r1, sp, #136	@ 0x88
 8001516:	f000 fb4d 	bl	8001bb4 <LL_GPIO_Init>
  LL_GPIO_Init(Out_1_GPIO_Port, &GPIO_InitStruct);
 800151a:	4640      	mov	r0, r8
 800151c:	a922      	add	r1, sp, #136	@ 0x88
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800151e:	e9cd b424 	strd	fp, r4, [sp, #144]	@ 0x90
  GPIO_InitStruct.Pin = Out_1_Pin;
 8001522:	9722      	str	r7, [sp, #136]	@ 0x88
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001524:	f8cd 908c 	str.w	r9, [sp, #140]	@ 0x8c
  LL_GPIO_Init(Out_1_GPIO_Port, &GPIO_InitStruct);
 8001528:	f000 fb44 	bl	8001bb4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = ST7735_CS_Pin;
 800152c:	4a71      	ldr	r2, [pc, #452]	@ (80016f4 <main+0x31c>)
  LL_GPIO_Init(ST7735_CS_GPIO_Port, &GPIO_InitStruct);
 800152e:	4640      	mov	r0, r8
 8001530:	a922      	add	r1, sp, #136	@ 0x88
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001532:	e9cd 2922 	strd	r2, r9, [sp, #136]	@ 0x88
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001536:	e9cd 9424 	strd	r9, r4, [sp, #144]	@ 0x90
  LL_GPIO_Init(ST7735_CS_GPIO_Port, &GPIO_InitStruct);
 800153a:	f000 fb3b 	bl	8001bb4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = ST7735_RES_Pin|ST7735_DC_Pin;
 800153e:	f245 0250 	movw	r2, #20560	@ 0x5050
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001542:	4630      	mov	r0, r6
 8001544:	a922      	add	r1, sp, #136	@ 0x88
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001546:	e9cd 2922 	strd	r2, r9, [sp, #136]	@ 0x88
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800154a:	e9cd 9424 	strd	r9, r4, [sp, #144]	@ 0x90
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800154e:	f000 fb31 	bl	8001bb4 <LL_GPIO_Init>
  SET_BIT(RCC->AHBENR, Periphs);
 8001552:	6969      	ldr	r1, [r5, #20]
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001554:	2228      	movs	r2, #40	@ 0x28
 8001556:	ea41 0109 	orr.w	r1, r1, r9
 800155a:	6169      	str	r1, [r5, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800155c:	6969      	ldr	r1, [r5, #20]
 800155e:	a822      	add	r0, sp, #136	@ 0x88
 8001560:	ea01 0109 	and.w	r1, r1, r9
 8001564:	9105      	str	r1, [sp, #20]
  (void)tmpreg;
 8001566:	9905      	ldr	r1, [sp, #20]
 8001568:	4621      	mov	r1, r4
 800156a:	f001 fac1 	bl	8002af0 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156e:	e9cd 441f 	strd	r4, r4, [sp, #124]	@ 0x7c
  SET_BIT(RCC->APB2ENR, Periphs);
 8001572:	69aa      	ldr	r2, [r5, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001574:	4630      	mov	r0, r6
 8001576:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800157a:	61aa      	str	r2, [r5, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800157c:	69aa      	ldr	r2, [r5, #24]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_5;
 800157e:	f642 0628 	movw	r6, #10280	@ 0x2828
 8001582:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001586:	920c      	str	r2, [sp, #48]	@ 0x30
  (void)tmpreg;
 8001588:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
  SET_BIT(RCC->APB2ENR, Periphs);
 800158a:	69aa      	ldr	r2, [r5, #24]
 800158c:	2709      	movs	r7, #9
 800158e:	f042 0208 	orr.w	r2, r2, #8
 8001592:	61aa      	str	r2, [r5, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001594:	69aa      	ldr	r2, [r5, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001596:	a91c      	add	r1, sp, #112	@ 0x70
 8001598:	f002 0208 	and.w	r2, r2, #8
 800159c:	920d      	str	r2, [sp, #52]	@ 0x34
  (void)tmpreg;
 800159e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80015a0:	2203      	movs	r2, #3
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_5;
 80015a2:	e9cd 671c 	strd	r6, r7, [sp, #112]	@ 0x70
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80015a6:	921e      	str	r2, [sp, #120]	@ 0x78
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a8:	f000 fb04 	bl	8001bb4 <LL_GPIO_Init>
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80015ac:	f44f 7382 	mov.w	r3, #260	@ 0x104
  SET_BIT(AFIO->MAPR, AFIO_MAPR_SPI1_REMAP | AFIO_MAPR_SWJ_CFG);
 80015b0:	4948      	ldr	r1, [pc, #288]	@ (80016d4 <main+0x2fc>)
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80015b2:	f44f 7700 	mov.w	r7, #512	@ 0x200
 80015b6:	684a      	ldr	r2, [r1, #4]
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 80015b8:	2010      	movs	r0, #16
 80015ba:	f042 62e0 	orr.w	r2, r2, #117440512	@ 0x7000000
 80015be:	ea42 0209 	orr.w	r2, r2, r9
 80015c2:	604a      	str	r2, [r1, #4]
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80015c4:	2200      	movs	r2, #0
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80015c6:	9323      	str	r3, [sp, #140]	@ 0x8c
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80015c8:	230a      	movs	r3, #10
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80015ca:	4e4b      	ldr	r6, [pc, #300]	@ (80016f8 <main+0x320>)
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 80015cc:	e9cd 7027 	strd	r7, r0, [sp, #156]	@ 0x9c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80015d0:	a922      	add	r1, sp, #136	@ 0x88
 80015d2:	4630      	mov	r0, r6
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80015d4:	e9cd 232a 	strd	r2, r3, [sp, #168]	@ 0xa8
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 80015d8:	e9cd 4424 	strd	r4, r4, [sp, #144]	@ 0x90
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80015dc:	9422      	str	r4, [sp, #136]	@ 0x88
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 80015de:	9426      	str	r4, [sp, #152]	@ 0x98
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80015e0:	9429      	str	r4, [sp, #164]	@ 0xa4
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80015e2:	f000 fb79 	bl	8001cd8 <LL_SPI_Init>
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80015e6:	6831      	ldr	r1, [r6, #0]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80015e8:	2220      	movs	r2, #32
 80015ea:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 80015ee:	6031      	str	r1, [r6, #0]
  TIM_InitStruct.Prescaler = 71;
 80015f0:	f04f 0647 	mov.w	r6, #71	@ 0x47
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80015f4:	4621      	mov	r1, r4
 80015f6:	a822      	add	r0, sp, #136	@ 0x88
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80015f8:	f8ad 406e 	strh.w	r4, [sp, #110]	@ 0x6e
 80015fc:	f8cd 405e 	str.w	r4, [sp, #94]	@ 0x5e
 8001600:	f8cd 4062 	str.w	r4, [sp, #98]	@ 0x62
 8001604:	f8cd 4066 	str.w	r4, [sp, #102]	@ 0x66
 8001608:	f8cd 406a 	str.w	r4, [sp, #106]	@ 0x6a
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800160c:	f001 fa70 	bl	8002af0 <memset>
  TIM_InitStruct.Autoreload = 100;
 8001610:	2164      	movs	r1, #100	@ 0x64
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001612:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
 8001616:	e9cd 441e 	strd	r4, r4, [sp, #120]	@ 0x78
 800161a:	9420      	str	r4, [sp, #128]	@ 0x80
  SET_BIT(RCC->APB1ENR, Periphs);
 800161c:	69ea      	ldr	r2, [r5, #28]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 800161e:	4f37      	ldr	r7, [pc, #220]	@ (80016fc <main+0x324>)
 8001620:	ea42 020b 	orr.w	r2, r2, fp
 8001624:	61ea      	str	r2, [r5, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001626:	69ea      	ldr	r2, [r5, #28]
  TIM_InitStruct.Prescaler = 71;
 8001628:	f8ad 605c 	strh.w	r6, [sp, #92]	@ 0x5c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800162c:	f04f 4680 	mov.w	r6, #1073741824	@ 0x40000000
 8001630:	ea02 020b 	and.w	r2, r2, fp
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001634:	4638      	mov	r0, r7
  TIM_InitStruct.Autoreload = 100;
 8001636:	9119      	str	r1, [sp, #100]	@ 0x64
 8001638:	920a      	str	r2, [sp, #40]	@ 0x28
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 800163a:	a917      	add	r1, sp, #92	@ 0x5c
  (void)tmpreg;
 800163c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800163e:	f000 fb7b 	bl	8001d38 <LL_TIM_Init>
  TIM_OC_InitStruct.CompareValue = 80;
 8001642:	2350      	movs	r3, #80	@ 0x50
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001644:	683a      	ldr	r2, [r7, #0]
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001646:	4649      	mov	r1, r9
 8001648:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800164c:	603a      	str	r2, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800164e:	68ba      	ldr	r2, [r7, #8]
 8001650:	4638      	mov	r0, r7
 8001652:	ea02 020a 	and.w	r2, r2, sl
 8001656:	60ba      	str	r2, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001658:	f8d6 2418 	ldr.w	r2, [r6, #1048]	@ 0x418
 800165c:	f042 0208 	orr.w	r2, r2, #8
 8001660:	f8c6 2418 	str.w	r2, [r6, #1048]	@ 0x418
  TIM_OC_InitStruct.CompareValue = 80;
 8001664:	9325      	str	r3, [sp, #148]	@ 0x94
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001666:	2360      	movs	r3, #96	@ 0x60
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001668:	aa22      	add	r2, sp, #136	@ 0x88
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800166a:	e9cd 3422 	strd	r3, r4, [sp, #136]	@ 0x88
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800166e:	9424      	str	r4, [sp, #144]	@ 0x90
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001670:	9426      	str	r4, [sp, #152]	@ 0x98
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001672:	f000 fb97 	bl	8001da4 <LL_TIM_OC_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001676:	f244 0140 	movw	r1, #16448	@ 0x4040
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800167a:	f8d6 2418 	ldr.w	r2, [r6, #1048]	@ 0x418
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800167e:	2309      	movs	r3, #9
 8001680:	f022 0204 	bic.w	r2, r2, #4
 8001684:	f8c6 2418 	str.w	r2, [r6, #1048]	@ 0x418
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001688:	687a      	ldr	r2, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800168a:	4640      	mov	r0, r8
 800168c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001690:	607a      	str	r2, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001692:	68ba      	ldr	r2, [r7, #8]
 8001694:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001698:	60ba      	str	r2, [r7, #8]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800169a:	683a      	ldr	r2, [r7, #0]
 800169c:	ea42 0209 	orr.w	r2, r2, r9
 80016a0:	603a      	str	r2, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80016a2:	6a3a      	ldr	r2, [r7, #32]
 80016a4:	ea42 0209 	orr.w	r2, r2, r9
 80016a8:	623a      	str	r2, [r7, #32]
  SET_BIT(RCC->APB2ENR, Periphs);
 80016aa:	69aa      	ldr	r2, [r5, #24]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 80016ac:	f507 3794 	add.w	r7, r7, #75776	@ 0x12800
 80016b0:	f042 0204 	orr.w	r2, r2, #4
 80016b4:	61aa      	str	r2, [r5, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80016b6:	69aa      	ldr	r2, [r5, #24]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80016b8:	911c      	str	r1, [sp, #112]	@ 0x70
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80016ba:	2103      	movs	r1, #3
 80016bc:	f002 0204 	and.w	r2, r2, #4
 80016c0:	911e      	str	r1, [sp, #120]	@ 0x78
 80016c2:	920b      	str	r2, [sp, #44]	@ 0x2c
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c4:	a91c      	add	r1, sp, #112	@ 0x70
 80016c6:	e01b      	b.n	8001700 <main+0x328>
 80016c8:	40021000 	.word	0x40021000
 80016cc:	e000ed00 	.word	0xe000ed00
 80016d0:	05fa0300 	.word	0x05fa0300
 80016d4:	40010000 	.word	0x40010000
 80016d8:	20000008 	.word	0x20000008
 80016dc:	10624dd3 	.word	0x10624dd3
 80016e0:	40010800 	.word	0x40010800
 80016e4:	40010c00 	.word	0x40010c00
 80016e8:	40011000 	.word	0x40011000
 80016ec:	ffffbff8 	.word	0xffffbff8
 80016f0:	04200020 	.word	0x04200020
 80016f4:	04800080 	.word	0x04800080
 80016f8:	40013000 	.word	0x40013000
 80016fc:	40000400 	.word	0x40000400
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001700:	931d      	str	r3, [sp, #116]	@ 0x74
  (void)tmpreg;
 8001702:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001704:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001706:	f000 fa55 	bl	8001bb4 <LL_GPIO_Init>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800170a:	4621      	mov	r1, r4
 800170c:	2220      	movs	r2, #32
 800170e:	a822      	add	r0, sp, #136	@ 0x88
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001710:	e9cd 4412 	strd	r4, r4, [sp, #72]	@ 0x48
 8001714:	e9cd 4414 	strd	r4, r4, [sp, #80]	@ 0x50
 8001718:	9416      	str	r4, [sp, #88]	@ 0x58
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800171a:	f001 f9e9 	bl	8002af0 <memset>
  TIM_InitStruct.Autoreload = 71;
 800171e:	f04f 0c47 	mov.w	ip, #71	@ 0x47
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8001722:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
 8001726:	e9cd 441e 	strd	r4, r4, [sp, #120]	@ 0x78
 800172a:	e9cd 4420 	strd	r4, r4, [sp, #128]	@ 0x80
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172e:	e9cd 4417 	strd	r4, r4, [sp, #92]	@ 0x5c
 8001732:	e9cd 4419 	strd	r4, r4, [sp, #100]	@ 0x64
 8001736:	941b      	str	r4, [sp, #108]	@ 0x6c
  SET_BIT(RCC->APB2ENR, Periphs);
 8001738:	69aa      	ldr	r2, [r5, #24]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 800173a:	4638      	mov	r0, r7
 800173c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001740:	61aa      	str	r2, [r5, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001742:	69aa      	ldr	r2, [r5, #24]
 8001744:	a912      	add	r1, sp, #72	@ 0x48
 8001746:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800174a:	9208      	str	r2, [sp, #32]
  TIM_InitStruct.Autoreload = 71;
 800174c:	f8cd c050 	str.w	ip, [sp, #80]	@ 0x50
  (void)tmpreg;
 8001750:	9a08      	ldr	r2, [sp, #32]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8001752:	f000 faf1 	bl	8001d38 <LL_TIM_Init>
  TIM_OC_InitStruct.CompareValue = 36;
 8001756:	2024      	movs	r0, #36	@ 0x24
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001758:	2360      	movs	r3, #96	@ 0x60
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800175a:	683a      	ldr	r2, [r7, #0]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800175c:	f8df 92dc 	ldr.w	r9, [pc, #732]	@ 8001a3c <main+0x664>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001760:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001764:	603a      	str	r2, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001766:	68ba      	ldr	r2, [r7, #8]
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8001768:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800176c:	ea02 020a 	and.w	r2, r2, sl
 8001770:	60ba      	str	r2, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001772:	f8d9 2c1c 	ldr.w	r2, [r9, #3100]	@ 0xc1c
 8001776:	f042 0208 	orr.w	r2, r2, #8
 800177a:	f8c9 2c1c 	str.w	r2, [r9, #3100]	@ 0xc1c
  TIM_OC_InitStruct.CompareValue = 36;
 800177e:	9025      	str	r0, [sp, #148]	@ 0x94
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8001780:	aa22      	add	r2, sp, #136	@ 0x88
 8001782:	4638      	mov	r0, r7
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001784:	e9cd 4423 	strd	r4, r4, [sp, #140]	@ 0x8c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001788:	e9cd 4426 	strd	r4, r4, [sp, #152]	@ 0x98
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 800178c:	e9cd 4428 	strd	r4, r4, [sp, #160]	@ 0xa0
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001790:	9322      	str	r3, [sp, #136]	@ 0x88
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8001792:	f000 fb07 	bl	8001da4 <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001796:	f8d9 2c1c 	ldr.w	r2, [r9, #3100]	@ 0xc1c
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 800179a:	2000      	movs	r0, #0
 800179c:	f022 0204 	bic.w	r2, r2, #4
 80017a0:	f8c9 2c1c 	str.w	r2, [r9, #3100]	@ 0xc1c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	2100      	movs	r1, #0
 80017a8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80017ac:	607a      	str	r2, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80017ae:	68ba      	ldr	r2, [r7, #8]
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 80017b0:	2300      	movs	r3, #0
 80017b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80017b6:	60ba      	str	r2, [r7, #8]
 80017b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 80017bc:	e9cd 011c 	strd	r0, r1, [sp, #112]	@ 0x70
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 80017c0:	4638      	mov	r0, r7
 80017c2:	a91c      	add	r1, sp, #112	@ 0x70
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 80017c4:	e9cd 2320 	strd	r2, r3, [sp, #128]	@ 0x80
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 80017c8:	941e      	str	r4, [sp, #120]	@ 0x78
  TIM_BDTRInitStruct.DeadTime = 0;
 80017ca:	f88d 407c 	strb.w	r4, [sp, #124]	@ 0x7c
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 80017ce:	f8ad 407e 	strh.w	r4, [sp, #126]	@ 0x7e
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 80017d2:	f000 fbb9 	bl	8001f48 <LL_TIM_BDTR_Init>
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80017d6:	2309      	movs	r3, #9
  SET_BIT(TIMx->CCER, Channels);
 80017d8:	6a3a      	ldr	r2, [r7, #32]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 80017da:	4899      	ldr	r0, [pc, #612]	@ (8001a40 <main+0x668>)
 80017dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80017e0:	623a      	str	r2, [r7, #32]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80017e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e4:	a917      	add	r1, sp, #92	@ 0x5c
 80017e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80017ea:	647a      	str	r2, [r7, #68]	@ 0x44
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	f8df 9254 	ldr.w	r9, [pc, #596]	@ 8001a44 <main+0x66c>
 80017f2:	f042 0201 	orr.w	r2, r2, #1
 80017f6:	603a      	str	r2, [r7, #0]
  SET_BIT(RCC->APB2ENR, Periphs);
 80017f8:	69aa      	ldr	r2, [r5, #24]
 80017fa:	f042 0204 	orr.w	r2, r2, #4
 80017fe:	61aa      	str	r2, [r5, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001800:	69aa      	ldr	r2, [r5, #24]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8001802:	9017      	str	r0, [sp, #92]	@ 0x5c
 8001804:	f002 0204 	and.w	r2, r2, #4
 8001808:	9209      	str	r2, [sp, #36]	@ 0x24
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180a:	4640      	mov	r0, r8
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800180c:	e9cd 3b18 	strd	r3, fp, [sp, #96]	@ 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001810:	941a      	str	r4, [sp, #104]	@ 0x68
  (void)tmpreg;
 8001812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001814:	f000 f9ce 	bl	8001bb4 <LL_GPIO_Init>
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001818:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
 800181c:	e9cd 441e 	strd	r4, r4, [sp, #120]	@ 0x78
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001820:	e9cd 4424 	strd	r4, r4, [sp, #144]	@ 0x90
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001824:	9420      	str	r4, [sp, #128]	@ 0x80
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001826:	9426      	str	r4, [sp, #152]	@ 0x98
  SET_BIT(RCC->APB1ENR, Periphs);
 8001828:	69eb      	ldr	r3, [r5, #28]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 800182a:	f240 1201 	movw	r2, #257	@ 0x101
 800182e:	f043 0301 	orr.w	r3, r3, #1
 8001832:	61eb      	str	r3, [r5, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001834:	69eb      	ldr	r3, [r5, #28]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001836:	4640      	mov	r0, r8
 8001838:	f003 0301 	and.w	r3, r3, #1
 800183c:	9312      	str	r3, [sp, #72]	@ 0x48
  (void)tmpreg;
 800183e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
  SET_BIT(RCC->APB2ENR, Periphs);
 8001840:	69ab      	ldr	r3, [r5, #24]
 8001842:	a922      	add	r1, sp, #136	@ 0x88
 8001844:	f043 0304 	orr.w	r3, r3, #4
 8001848:	61ab      	str	r3, [r5, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800184a:	69ab      	ldr	r3, [r5, #24]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800184c:	f64f 78ff 	movw	r8, #65535	@ 0xffff
 8001850:	f003 0304 	and.w	r3, r3, #4
 8001854:	9317      	str	r3, [sp, #92]	@ 0x5c
  (void)tmpreg;
 8001856:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8001858:	2304      	movs	r3, #4
 800185a:	e9cd 2322 	strd	r2, r3, [sp, #136]	@ 0x88
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185e:	f000 f9a9 	bl	8001bb4 <LL_GPIO_Init>
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8001862:	4b79      	ldr	r3, [pc, #484]	@ (8001a48 <main+0x670>)
 8001864:	4879      	ldr	r0, [pc, #484]	@ (8001a4c <main+0x674>)
 8001866:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800186a:	a91c      	add	r1, sp, #112	@ 0x70
 800186c:	4002      	ands	r2, r0
 800186e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8001872:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001876:	f8df b1d8 	ldr.w	fp, [pc, #472]	@ 8001a50 <main+0x678>
 800187a:	f442 5240 	orr.w	r2, r2, #12288	@ 0x3000
 800187e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 8001882:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001886:	f042 0220 	orr.w	r2, r2, #32
 800188a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 800188e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001892:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001896:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 800189a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800189e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80018a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 80018a6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80018aa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80018ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80018b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 80018b6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80018ba:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80018be:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80018c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80018c6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80018c8:	4002      	ands	r2, r0
 80018ca:	659a      	str	r2, [r3, #88]	@ 0x58
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 80018cc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80018ce:	4630      	mov	r0, r6
 80018d0:	f442 5240 	orr.w	r2, r2, #12288	@ 0x3000
 80018d4:	659a      	str	r2, [r3, #88]	@ 0x58
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 80018d6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80018d8:	f042 0220 	orr.w	r2, r2, #32
 80018dc:	659a      	str	r2, [r3, #88]	@ 0x58
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 80018de:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80018e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80018e4:	659a      	str	r2, [r3, #88]	@ 0x58
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 80018e6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80018e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80018ec:	659a      	str	r2, [r3, #88]	@ 0x58
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 80018ee:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80018f0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80018f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80018f8:	659a      	str	r2, [r3, #88]	@ 0x58
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 80018fa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80018fc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8001900:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001904:	659a      	str	r2, [r3, #88]	@ 0x58
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001906:	e9cd 481d 	strd	r4, r8, [sp, #116]	@ 0x74
  TIM_InitStruct.Prescaler = 0;
 800190a:	f8ad 4070 	strh.w	r4, [sp, #112]	@ 0x70
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800190e:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8001910:	f000 fa12 	bl	8001d38 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001914:	6833      	ldr	r3, [r6, #0]
 8001916:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800191a:	6033      	str	r3, [r6, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800191c:	68b3      	ldr	r3, [r6, #8]
 800191e:	ea03 030a 	and.w	r3, r3, sl
 8001922:	60b3      	str	r3, [r6, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 8001924:	68b3      	ldr	r3, [r6, #8]
 8001926:	f8df a12c 	ldr.w	sl, [pc, #300]	@ 8001a54 <main+0x67c>
 800192a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800192e:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8001932:	60b3      	str	r3, [r6, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 8001934:	68b3      	ldr	r3, [r6, #8]
 8001936:	f023 0307 	bic.w	r3, r3, #7
 800193a:	f043 0304 	orr.w	r3, r3, #4
 800193e:	60b3      	str	r3, [r6, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001940:	69b3      	ldr	r3, [r6, #24]
 8001942:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001946:	61b3      	str	r3, [r6, #24]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8001948:	6a33      	ldr	r3, [r6, #32]
 800194a:	f023 030a 	bic.w	r3, r3, #10
 800194e:	6233      	str	r3, [r6, #32]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
 8001950:	68f3      	ldr	r3, [r6, #12]
 8001952:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001956:	60f3      	str	r3, [r6, #12]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
 8001958:	68f3      	ldr	r3, [r6, #12]
 800195a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800195e:	60f3      	str	r3, [r6, #12]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001960:	6873      	ldr	r3, [r6, #4]
 8001962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001966:	6073      	str	r3, [r6, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001968:	68b3      	ldr	r3, [r6, #8]
 800196a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800196e:	60b3      	str	r3, [r6, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001970:	69b3      	ldr	r3, [r6, #24]
 8001972:	f023 0303 	bic.w	r3, r3, #3
 8001976:	f043 0301 	orr.w	r3, r3, #1
 800197a:	61b3      	str	r3, [r6, #24]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800197c:	69b3      	ldr	r3, [r6, #24]
 800197e:	f023 030c 	bic.w	r3, r3, #12
 8001982:	61b3      	str	r3, [r6, #24]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001984:	69b3      	ldr	r3, [r6, #24]
 8001986:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800198a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800198e:	61b3      	str	r3, [r6, #24]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001990:	69b3      	ldr	r3, [r6, #24]
 8001992:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001996:	61b3      	str	r3, [r6, #24]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001998:	69b3      	ldr	r3, [r6, #24]
 800199a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800199e:	61b3      	str	r3, [r6, #24]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 80019a0:	6a33      	ldr	r3, [r6, #32]
 80019a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80019a6:	f043 0320 	orr.w	r3, r3, #32
 80019aa:	6233      	str	r3, [r6, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	4e2a      	ldr	r6, [pc, #168]	@ (8001a58 <main+0x680>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	603b      	str	r3, [r7, #0]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80019b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80019b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019bc:	647b      	str	r3, [r7, #68]	@ 0x44
  SET_BIT(RCC->APB2ENR, Periphs);
 80019be:	69ab      	ldr	r3, [r5, #24]
 80019c0:	4f26      	ldr	r7, [pc, #152]	@ (8001a5c <main+0x684>)
 80019c2:	f043 0304 	orr.w	r3, r3, #4
 80019c6:	61ab      	str	r3, [r5, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80019c8:	69ab      	ldr	r3, [r5, #24]
 80019ca:	f003 0304 	and.w	r3, r3, #4
 80019ce:	931c      	str	r3, [sp, #112]	@ 0x70
  (void)tmpreg;
 80019d0:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
  SET_BIT(RCC->APB2ENR, Periphs);
 80019d2:	69ab      	ldr	r3, [r5, #24]
 80019d4:	f043 0308 	orr.w	r3, r3, #8
 80019d8:	61ab      	str	r3, [r5, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80019da:	69ab      	ldr	r3, [r5, #24]
 80019dc:	f003 0308 	and.w	r3, r3, #8
 80019e0:	9304      	str	r3, [sp, #16]
  (void)tmpreg;
 80019e2:	9b04      	ldr	r3, [sp, #16]
  SET_BIT(RCC->APB2ENR, Periphs);
 80019e4:	69ab      	ldr	r3, [r5, #24]
 80019e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019ea:	61ab      	str	r3, [r5, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80019ec:	69ab      	ldr	r3, [r5, #24]
 80019ee:	4d1c      	ldr	r5, [pc, #112]	@ (8001a60 <main+0x688>)
 80019f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019f4:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 80019f6:	9b03      	ldr	r3, [sp, #12]
  fpCounter_p_init();
 80019f8:	f7ff fa9a 	bl	8000f30 <fpCounter_p_init>
  ST7735_Init();
 80019fc:	f000 fc14 	bl	8002228 <ST7735_Init>
  ST7735_SetRotation(0);
 8001a00:	4620      	mov	r0, r4
 8001a02:	f000 fb75 	bl	80020f0 <ST7735_SetRotation>
  ST7735_FillScreen(ST7735_WHITE);
 8001a06:	4640      	mov	r0, r8
 8001a08:	f000 fbc0 	bl	800218c <ST7735_FillScreen>
  delay_ms(500);
 8001a0c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a10:	f7ff fb10 	bl	8001034 <delay_ms>
  ST7735_FillScreen(ST7735_BLUE);
 8001a14:	201f      	movs	r0, #31
 8001a16:	f000 fbb9 	bl	800218c <ST7735_FillScreen>
  delay_ms(500);
 8001a1a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a1e:	f7ff fb09 	bl	8001034 <delay_ms>
 8001a22:	4c10      	ldr	r4, [pc, #64]	@ (8001a64 <main+0x68c>)
 8001a24:	f8df 8040 	ldr.w	r8, [pc, #64]	@ 8001a68 <main+0x690>
	  if ((msTick - last_anim_ms) >= 40)
 8001a28:	6823      	ldr	r3, [r4, #0]
 8001a2a:	6832      	ldr	r2, [r6, #0]
 8001a2c:	1a9b      	subs	r3, r3, r2
 8001a2e:	2b27      	cmp	r3, #39	@ 0x27
 8001a30:	d865      	bhi.n	8001afe <main+0x726>
	  if(frame_pause)// set pause
 8001a32:	782b      	ldrb	r3, [r5, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d16f      	bne.n	8001b18 <main+0x740>
 8001a38:	e018      	b.n	8001a6c <main+0x694>
 8001a3a:	bf00      	nop
 8001a3c:	40012000 	.word	0x40012000
 8001a40:	04040004 	.word	0x04040004
 8001a44:	200000b0 	.word	0x200000b0
 8001a48:	40020000 	.word	0x40020000
 8001a4c:	ffffbfef 	.word	0xffffbfef
 8001a50:	200000ac 	.word	0x200000ac
 8001a54:	200000cc 	.word	0x200000cc
 8001a58:	200000c8 	.word	0x200000c8
 8001a5c:	200000b6 	.word	0x200000b6
 8001a60:	200000b4 	.word	0x200000b4
 8001a64:	200000d0 	.word	0x200000d0
 8001a68:	200000b5 	.word	0x200000b5
	  if(msTick - anim_pause > 4000)// start again
 8001a6c:	f8d9 2000 	ldr.w	r2, [r9]
 8001a70:	6823      	ldr	r3, [r4, #0]
 8001a72:	1a9b      	subs	r3, r3, r2
 8001a74:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001a78:	d907      	bls.n	8001a8a <main+0x6b2>
		  if(frame_action == 2)
 8001a7a:	f898 3000 	ldrb.w	r3, [r8]
 8001a7e:	2b02      	cmp	r3, #2
			  frame_action = 0;
 8001a80:	bf0c      	ite	eq
 8001a82:	2300      	moveq	r3, #0
			  frame_action = 1;
 8001a84:	2301      	movne	r3, #1
 8001a86:	f888 3000 	strb.w	r3, [r8]
	  if (frame_done && (msTick - measure_timer) >= 250)
 8001a8a:	783b      	ldrb	r3, [r7, #0]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d0cb      	beq.n	8001a28 <main+0x650>
 8001a90:	6823      	ldr	r3, [r4, #0]
 8001a92:	f8da 2000 	ldr.w	r2, [sl]
 8001a96:	1a9b      	subs	r3, r3, r2
 8001a98:	2bf9      	cmp	r3, #249	@ 0xf9
 8001a9a:	d9c5      	bls.n	8001a28 <main+0x650>
	      measure_timer = msTick;
 8001a9c:	6823      	ldr	r3, [r4, #0]
	      fpCounter_p_get(&period, &frequency, &duty);
 8001a9e:	4a21      	ldr	r2, [pc, #132]	@ (8001b24 <main+0x74c>)
 8001aa0:	4921      	ldr	r1, [pc, #132]	@ (8001b28 <main+0x750>)
 8001aa2:	4822      	ldr	r0, [pc, #136]	@ (8001b2c <main+0x754>)
	      measure_timer = msTick;
 8001aa4:	f8ca 3000 	str.w	r3, [sl]
	      fpCounter_p_get(&period, &frequency, &duty);
 8001aa8:	f7ff fa8a 	bl	8000fc0 <fpCounter_p_get>
		  draw_frequency(frequency);
 8001aac:	4b1e      	ldr	r3, [pc, #120]	@ (8001b28 <main+0x750>)
 8001aae:	6818      	ldr	r0, [r3, #0]
 8001ab0:	f7fe fffa 	bl	8000aa8 <__aeabi_ui2f>
    format_frequency(freq, buf);
 8001ab4:	a922      	add	r1, sp, #136	@ 0x88
 8001ab6:	f7ff fc3f 	bl	8001338 <format_frequency>
    ST7735_FillRect(0, 0, 160, 20, ST7735_BLUE);
 8001aba:	2100      	movs	r1, #0
 8001abc:	201f      	movs	r0, #31
 8001abe:	2314      	movs	r3, #20
 8001ac0:	22a0      	movs	r2, #160	@ 0xa0
 8001ac2:	9000      	str	r0, [sp, #0]
 8001ac4:	4608      	mov	r0, r1
 8001ac6:	f000 fe67 	bl	8002798 <ST7735_FillRect>
    DrawString_GFX(0, 13, buf, &FreeSans8pt7b, ST7735_WHITE, ST7735_BLUE);
 8001aca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ace:	201f      	movs	r0, #31
 8001ad0:	aa22      	add	r2, sp, #136	@ 0x88
 8001ad2:	210d      	movs	r1, #13
 8001ad4:	e9cd 3000 	strd	r3, r0, [sp]
 8001ad8:	2000      	movs	r0, #0
 8001ada:	4b15      	ldr	r3, [pc, #84]	@ (8001b30 <main+0x758>)
 8001adc:	f000 ffdc 	bl	8002a98 <DrawString_GFX>
		  draw_duty(duty);
 8001ae0:	4b10      	ldr	r3, [pc, #64]	@ (8001b24 <main+0x74c>)
 8001ae2:	6818      	ldr	r0, [r3, #0]
 8001ae4:	f7ff fbf6 	bl	80012d4 <draw_duty>
		  draw_waveform(duty);
 8001ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b24 <main+0x74c>)
 8001aea:	6818      	ldr	r0, [r3, #0]
 8001aec:	f7ff fb4a 	bl	8001184 <draw_waveform>
		  frame_done = 0;
 8001af0:	2300      	movs	r3, #0
	  if ((msTick - last_anim_ms) >= 40)
 8001af2:	6832      	ldr	r2, [r6, #0]
		  frame_done = 0;
 8001af4:	703b      	strb	r3, [r7, #0]
	  if ((msTick - last_anim_ms) >= 40)
 8001af6:	6823      	ldr	r3, [r4, #0]
 8001af8:	1a9b      	subs	r3, r3, r2
 8001afa:	2b27      	cmp	r3, #39	@ 0x27
 8001afc:	d999      	bls.n	8001a32 <main+0x65a>
	      last_anim_ms = msTick;
 8001afe:	6823      	ldr	r3, [r4, #0]
	      Stairman_Update(msTick);
 8001b00:	6820      	ldr	r0, [r4, #0]
	      last_anim_ms = msTick;
 8001b02:	6033      	str	r3, [r6, #0]
    if (tick - last >= frameDuration)
 8001b04:	f8db 3000 	ldr.w	r3, [fp]
 8001b08:	1ac3      	subs	r3, r0, r3
 8001b0a:	2b27      	cmp	r3, #39	@ 0x27
 8001b0c:	d991      	bls.n	8001a32 <main+0x65a>
 8001b0e:	f7ff fa93 	bl	8001038 <Stairman_Update.part.0>
	  if(frame_pause)// set pause
 8001b12:	782b      	ldrb	r3, [r5, #0]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d0a9      	beq.n	8001a6c <main+0x694>
		  frame_pause = 0;
 8001b18:	2300      	movs	r3, #0
		  anim_pause = msTick;//set pause period
 8001b1a:	6822      	ldr	r2, [r4, #0]
		  frame_pause = 0;
 8001b1c:	702b      	strb	r3, [r5, #0]
		  anim_pause = msTick;//set pause period
 8001b1e:	f8c9 2000 	str.w	r2, [r9]
 8001b22:	e7a5      	b.n	8001a70 <main+0x698>
 8001b24:	200000b8 	.word	0x200000b8
 8001b28:	200000bc 	.word	0x200000bc
 8001b2c:	200000c0 	.word	0x200000c0
 8001b30:	08002bb0 	.word	0x08002bb0

08001b34 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b34:	e7fe      	b.n	8001b34 <NMI_Handler>
 8001b36:	bf00      	nop

08001b38 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b38:	e7fe      	b.n	8001b38 <HardFault_Handler>
 8001b3a:	bf00      	nop

08001b3c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b3c:	e7fe      	b.n	8001b3c <MemManage_Handler>
 8001b3e:	bf00      	nop

08001b40 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b40:	e7fe      	b.n	8001b40 <BusFault_Handler>
 8001b42:	bf00      	nop

08001b44 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b44:	e7fe      	b.n	8001b44 <UsageFault_Handler>
 8001b46:	bf00      	nop

08001b48 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop

08001b4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop

08001b50 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop

08001b54 <SysTick_Handler>:
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */
	msTick++;
 8001b54:	4a02      	ldr	r2, [pc, #8]	@ (8001b60 <SysTick_Handler+0xc>)
 8001b56:	6813      	ldr	r3, [r2, #0]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	200000d0 	.word	0x200000d0

08001b64 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop

08001b68 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b68:	f7ff fffc 	bl	8001b64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b6c:	480b      	ldr	r0, [pc, #44]	@ (8001b9c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b6e:	490c      	ldr	r1, [pc, #48]	@ (8001ba0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b70:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b74:	e002      	b.n	8001b7c <LoopCopyDataInit>

08001b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b7a:	3304      	adds	r3, #4

08001b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b80:	d3f9      	bcc.n	8001b76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b82:	4a09      	ldr	r2, [pc, #36]	@ (8001ba8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b84:	4c09      	ldr	r4, [pc, #36]	@ (8001bac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b88:	e001      	b.n	8001b8e <LoopFillZerobss>

08001b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b8c:	3204      	adds	r2, #4

08001b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b90:	d3fb      	bcc.n	8001b8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b92:	f000 ffbf 	bl	8002b14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b96:	f7ff fc1f 	bl	80013d8 <main>
  bx lr
 8001b9a:	4770      	bx	lr
  ldr r0, =_sdata
 8001b9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ba0:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001ba4:	08003e4c 	.word	0x08003e4c
  ldr r2, =_sbss
 8001ba8:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001bac:	200000d4 	.word	0x200000d4

08001bb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bb0:	e7fe      	b.n	8001bb0 <ADC1_2_IRQHandler>
	...

08001bb4 <LL_GPIO_Init>:
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8001bb4:	680b      	ldr	r3, [r1, #0]
 8001bb6:	f3c3 2c0f 	ubfx	ip, r3, #8, #16
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bba:	fa9c f2ac 	rbit	r2, ip
  pinpos = POSITION_VAL(pinmask);
 8001bbe:	fab2 f282 	clz	r2, r2

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 8001bc2:	fa3c f302 	lsrs.w	r3, ip, r2
 8001bc6:	f000 8085 	beq.w	8001cd4 <LL_GPIO_Init+0x120>
{
 8001bca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 8001bce:	f04f 0e01 	mov.w	lr, #1
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8001bd2:	240f      	movs	r4, #15
      {
        currentpin = (0x00000101uL << pinpos);
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8001bd4:	f04f 1601 	mov.w	r6, #65537	@ 0x10001
        currentpin = (0x00000101uL << pinpos);
 8001bd8:	f240 1501 	movw	r5, #257	@ 0x101
 8001bdc:	46e2      	mov	sl, ip
    if ((pinmask & (1u << pinpos)) != 0u)
 8001bde:	fa0e f302 	lsl.w	r3, lr, r2
 8001be2:	ea13 0f0a 	tst.w	r3, sl
 8001be6:	d06e      	beq.n	8001cc6 <LL_GPIO_Init+0x112>
      if (pinpos < GPIO_PIN_MASK_POS)
 8001be8:	2a07      	cmp	r2, #7
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8001bea:	bf88      	it	hi
 8001bec:	f1a2 0308 	subhi.w	r3, r2, #8
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 8001bf0:	f8d1 8004 	ldr.w	r8, [r1, #4]
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8001bf4:	bf8a      	itet	hi
 8001bf6:	fa06 f303 	lslhi.w	r3, r6, r3
        currentpin = (0x00000101uL << pinpos);
 8001bfa:	fa05 f302 	lslls.w	r3, r5, r2
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8001bfe:	f043 6380 	orrhi.w	r3, r3, #67108864	@ 0x4000000
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 8001c02:	f1b8 0f08 	cmp.w	r8, #8
 8001c06:	d10e      	bne.n	8001c26 <LL_GPIO_Init+0x72>
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8001c08:	68c7      	ldr	r7, [r0, #12]
 8001c0a:	ea4f 2c13 	mov.w	ip, r3, lsr #8
 8001c0e:	fa9c f9ac 	rbit	r9, ip
 8001c12:	fab9 f989 	clz	r9, r9
 8001c16:	ea27 0c0c 	bic.w	ip, r7, ip
 8001c1a:	690f      	ldr	r7, [r1, #16]
 8001c1c:	fa07 f709 	lsl.w	r7, r7, r9
 8001c20:	ea4c 0707 	orr.w	r7, ip, r7
 8001c24:	60c7      	str	r7, [r0, #12]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001c26:	ea4f 6c13 	mov.w	ip, r3, lsr #24
 8001c2a:	fa93 f7a3 	rbit	r7, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8001c2e:	fab7 f787 	clz	r7, r7
 8001c32:	fa93 f9a3 	rbit	r9, r3
 8001c36:	fab9 f989 	clz	r9, r9
 8001c3a:	f850 b00c 	ldr.w	fp, [r0, ip]
 8001c3e:	00bf      	lsls	r7, r7, #2
 8001c40:	fa04 f707 	lsl.w	r7, r4, r7
 8001c44:	ea4f 0989 	mov.w	r9, r9, lsl #2
 8001c48:	fa08 f809 	lsl.w	r8, r8, r9
 8001c4c:	ea2b 0707 	bic.w	r7, fp, r7
 8001c50:	ea47 0708 	orr.w	r7, r7, r8
 8001c54:	f840 700c 	str.w	r7, [r0, ip]
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001c58:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8001c5c:	f028 0808 	bic.w	r8, r8, #8
 8001c60:	f1b8 0f01 	cmp.w	r8, #1
 8001c64:	d12f      	bne.n	8001cc6 <LL_GPIO_Init+0x112>
 8001c66:	fa93 f9a3 	rbit	r9, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8001c6a:	fab9 f989 	clz	r9, r9
 8001c6e:	fa93 f8a3 	rbit	r8, r3
 8001c72:	f04f 0b03 	mov.w	fp, #3
 8001c76:	fab8 f888 	clz	r8, r8
 8001c7a:	ea4f 0989 	mov.w	r9, r9, lsl #2
 8001c7e:	fa0b f909 	lsl.w	r9, fp, r9
 8001c82:	ea27 0909 	bic.w	r9, r7, r9
 8001c86:	688f      	ldr	r7, [r1, #8]
 8001c88:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8001c8c:	fa07 f708 	lsl.w	r7, r7, r8
 8001c90:	ea49 0707 	orr.w	r7, r9, r7
 8001c94:	f840 700c 	str.w	r7, [r0, ip]
 8001c98:	fa93 f8a3 	rbit	r8, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8001c9c:	fab8 f888 	clz	r8, r8
 8001ca0:	fa93 f3a3 	rbit	r3, r3
 8001ca4:	f04f 0904 	mov.w	r9, #4
 8001ca8:	fab3 f383 	clz	r3, r3
 8001cac:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8001cb0:	fa09 f808 	lsl.w	r8, r9, r8
 8001cb4:	ea27 0808 	bic.w	r8, r7, r8
 8001cb8:	68cf      	ldr	r7, [r1, #12]
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	409f      	lsls	r7, r3
 8001cbe:	ea48 0707 	orr.w	r7, r8, r7
 8001cc2:	f840 700c 	str.w	r7, [r0, ip]

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
      }
    }
    pinpos++;
 8001cc6:	3201      	adds	r2, #1
  while ((pinmask  >> pinpos) != 0u)
 8001cc8:	fa3a f302 	lsrs.w	r3, sl, r2
 8001ccc:	d187      	bne.n	8001bde <LL_GPIO_Init+0x2a>
  }
  return (SUCCESS);
}
 8001cce:	2000      	movs	r0, #0
 8001cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	4770      	bx	lr

08001cd8 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(const SPI_TypeDef *SPIx)
{
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8001cd8:	6803      	ldr	r3, [r0, #0]
 8001cda:	065b      	lsls	r3, r3, #25
 8001cdc:	d425      	bmi.n	8001d2a <LL_SPI_Init+0x52>
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8001cde:	b430      	push	{r4, r5}
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8001ce0:	6804      	ldr	r4, [r0, #0]
 8001ce2:	680b      	ldr	r3, [r1, #0]
 8001ce4:	684d      	ldr	r5, [r1, #4]
 8001ce6:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00
 8001cea:	688c      	ldr	r4, [r1, #8]
 8001cec:	432b      	orrs	r3, r5
 8001cee:	4323      	orrs	r3, r4
 8001cf0:	68cc      	ldr	r4, [r1, #12]
 8001cf2:	694a      	ldr	r2, [r1, #20]
 8001cf4:	4323      	orrs	r3, r4
 8001cf6:	690c      	ldr	r4, [r1, #16]
 8001cf8:	f02c 0cbf 	bic.w	ip, ip, #191	@ 0xbf
 8001cfc:	4323      	orrs	r3, r4
 8001cfe:	698c      	ldr	r4, [r1, #24]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	4323      	orrs	r3, r4
 8001d04:	69cc      	ldr	r4, [r1, #28]
 8001d06:	4323      	orrs	r3, r4
 8001d08:	6a0c      	ldr	r4, [r1, #32]
 8001d0a:	4323      	orrs	r3, r4
 8001d0c:	ea43 030c 	orr.w	r3, r3, ip
 8001d10:	6003      	str	r3, [r0, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8001d12:	6843      	ldr	r3, [r0, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8001d14:	f5b4 5f00 	cmp.w	r4, #8192	@ 0x2000
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8001d18:	f023 0304 	bic.w	r3, r3, #4
 8001d1c:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 8001d20:	6043      	str	r3, [r0, #4]
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8001d22:	d004      	beq.n	8001d2e <LL_SPI_Init+0x56>
#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2S_SUPPORT */
  return status;
}
 8001d24:	bc30      	pop	{r4, r5}
    status = SUCCESS;
 8001d26:	2000      	movs	r0, #0
}
 8001d28:	4770      	bx	lr
  ErrorStatus status = ERROR;
 8001d2a:	2001      	movs	r0, #1
}
 8001d2c:	4770      	bx	lr
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8001d2e:	8c8b      	ldrh	r3, [r1, #36]	@ 0x24
 8001d30:	bc30      	pop	{r4, r5}
 8001d32:	6103      	str	r3, [r0, #16]
    status = SUCCESS;
 8001d34:	2000      	movs	r0, #0
}
 8001d36:	4770      	bx	lr

08001d38 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001d38:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d3a:	4d19      	ldr	r5, [pc, #100]	@ (8001da0 <LL_TIM_Init+0x68>)
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001d3c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d3e:	42a8      	cmp	r0, r5

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001d40:	688c      	ldr	r4, [r1, #8]

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001d42:	880a      	ldrh	r2, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d44:	d01d      	beq.n	8001d82 <LL_TIM_Init+0x4a>
 8001d46:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8001d4a:	d011      	beq.n	8001d70 <LL_TIM_Init+0x38>
 8001d4c:	f5a5 3594 	sub.w	r5, r5, #75776	@ 0x12800
 8001d50:	42a8      	cmp	r0, r5
 8001d52:	d00d      	beq.n	8001d70 <LL_TIM_Init+0x38>
 8001d54:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001d58:	42a8      	cmp	r0, r5
 8001d5a:	d009      	beq.n	8001d70 <LL_TIM_Init+0x38>
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001d5c:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001d5e:	62c4      	str	r4, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8001d60:	6282      	str	r2, [r0, #40]	@ 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001d62:	6943      	ldr	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8001d64:	bc30      	pop	{r4, r5}
 8001d66:	f043 0301 	orr.w	r3, r3, #1
 8001d6a:	6143      	str	r3, [r0, #20]
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	4770      	bx	lr
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001d70:	684d      	ldr	r5, [r1, #4]
 8001d72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8001d76:	68c9      	ldr	r1, [r1, #12]
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001d78:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8001d7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d7e:	430b      	orrs	r3, r1
 8001d80:	e7ec      	b.n	8001d5c <LL_TIM_Init+0x24>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001d82:	684d      	ldr	r5, [r1, #4]
 8001d84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d88:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8001d8a:	68cd      	ldr	r5, [r1, #12]
 8001d8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d90:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001d92:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001d94:	62c4      	str	r4, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8001d96:	6282      	str	r2, [r0, #40]	@ 0x28
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8001d98:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8001d9a:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8001d9c:	e7e1      	b.n	8001d62 <LL_TIM_Init+0x2a>
 8001d9e:	bf00      	nop
 8001da0:	40012c00 	.word	0x40012c00

08001da4 <LL_TIM_OC_Init>:
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
  ErrorStatus result = ERROR;

  switch (Channel)
 8001da4:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
{
 8001da8:	b430      	push	{r4, r5}
  switch (Channel)
 8001daa:	d04c      	beq.n	8001e46 <LL_TIM_OC_Init+0xa2>
 8001dac:	d825      	bhi.n	8001dfa <LL_TIM_OC_Init+0x56>
 8001dae:	2901      	cmp	r1, #1
 8001db0:	d067      	beq.n	8001e82 <LL_TIM_OC_Init+0xde>
 8001db2:	2910      	cmp	r1, #16
 8001db4:	d144      	bne.n	8001e40 <LL_TIM_OC_Init+0x9c>
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001db6:	6a03      	ldr	r3, [r0, #32]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001db8:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001dba:	f023 0310 	bic.w	r3, r3, #16
 8001dbe:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001dc0:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001dc2:	6844      	ldr	r4, [r0, #4]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001dc4:	f023 0320 	bic.w	r3, r3, #32
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001dc8:	6981      	ldr	r1, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001dca:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8001dce:	6815      	ldr	r5, [r2, #0]
 8001dd0:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 8001dd4:	ea41 2105 	orr.w	r1, r1, r5, lsl #8

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8001dd8:	6855      	ldr	r5, [r2, #4]
 8001dda:	f023 0310 	bic.w	r3, r3, #16
 8001dde:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001de2:	4d58      	ldr	r5, [pc, #352]	@ (8001f44 <LL_TIM_OC_Init+0x1a0>)
 8001de4:	42a8      	cmp	r0, r5
 8001de6:	f000 8091 	beq.w	8001f0c <LL_TIM_OC_Init+0x168>

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8001dea:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001dec:	6044      	str	r4, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001dee:	6181      	str	r1, [r0, #24]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001df0:	6382      	str	r2, [r0, #56]	@ 0x38

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001df2:	6203      	str	r3, [r0, #32]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8001df4:	2000      	movs	r0, #0
}
 8001df6:	bc30      	pop	{r4, r5}
 8001df8:	4770      	bx	lr
  switch (Channel)
 8001dfa:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8001dfe:	d11f      	bne.n	8001e40 <LL_TIM_OC_Init+0x9c>
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001e00:	6a03      	ldr	r3, [r0, #32]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001e02:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001e04:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001e08:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001e0a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8001e0c:	6844      	ldr	r4, [r0, #4]
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001e0e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001e12:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001e14:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001e18:	6815      	ldr	r5, [r2, #0]
 8001e1a:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 8001e1e:	ea41 2105 	orr.w	r1, r1, r5, lsl #8

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001e22:	6855      	ldr	r5, [r2, #4]
 8001e24:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001e28:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e2c:	4d45      	ldr	r5, [pc, #276]	@ (8001f44 <LL_TIM_OC_Init+0x1a0>)
 8001e2e:	42a8      	cmp	r0, r5
 8001e30:	f000 8081 	beq.w	8001f36 <LL_TIM_OC_Init+0x192>

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001e34:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001e36:	6044      	str	r4, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001e38:	61c1      	str	r1, [r0, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8001e3a:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001e3c:	6203      	str	r3, [r0, #32]
      break;
 8001e3e:	e7d9      	b.n	8001df4 <LL_TIM_OC_Init+0x50>
  switch (Channel)
 8001e40:	2001      	movs	r0, #1
}
 8001e42:	bc30      	pop	{r4, r5}
 8001e44:	4770      	bx	lr
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001e46:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001e48:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001e4a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e4e:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001e50:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001e52:	6844      	ldr	r4, [r0, #4]
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001e54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001e58:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001e5a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001e5e:	6815      	ldr	r5, [r2, #0]
 8001e60:	f021 0173 	bic.w	r1, r1, #115	@ 0x73
 8001e64:	4329      	orrs	r1, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001e66:	6855      	ldr	r5, [r2, #4]
 8001e68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e6c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e70:	4d34      	ldr	r5, [pc, #208]	@ (8001f44 <LL_TIM_OC_Init+0x1a0>)
 8001e72:	42a8      	cmp	r0, r5
 8001e74:	d035      	beq.n	8001ee2 <LL_TIM_OC_Init+0x13e>
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001e76:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001e78:	6044      	str	r4, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001e7a:	61c1      	str	r1, [r0, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001e7c:	63c2      	str	r2, [r0, #60]	@ 0x3c
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001e7e:	6203      	str	r3, [r0, #32]
      break;
 8001e80:	e7b8      	b.n	8001df4 <LL_TIM_OC_Init+0x50>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001e82:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8001e84:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001e86:	f023 0301 	bic.w	r3, r3, #1
 8001e8a:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001e8c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001e8e:	6844      	ldr	r4, [r0, #4]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8001e90:	f023 0302 	bic.w	r3, r3, #2
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001e94:	6981      	ldr	r1, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8001e96:	432b      	orrs	r3, r5
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8001e98:	6815      	ldr	r5, [r2, #0]
 8001e9a:	f021 0173 	bic.w	r1, r1, #115	@ 0x73
 8001e9e:	4329      	orrs	r1, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8001ea0:	6855      	ldr	r5, [r2, #4]
 8001ea2:	f023 0301 	bic.w	r3, r3, #1
 8001ea6:	432b      	orrs	r3, r5
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ea8:	4d26      	ldr	r5, [pc, #152]	@ (8001f44 <LL_TIM_OC_Init+0x1a0>)
 8001eaa:	42a8      	cmp	r0, r5
 8001eac:	d005      	beq.n	8001eba <LL_TIM_OC_Init+0x116>
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001eae:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001eb0:	6044      	str	r4, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001eb2:	6181      	str	r1, [r0, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001eb4:	6342      	str	r2, [r0, #52]	@ 0x34
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001eb6:	6203      	str	r3, [r0, #32]
      break;
 8001eb8:	e79c      	b.n	8001df4 <LL_TIM_OC_Init+0x50>
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8001eba:	6955      	ldr	r5, [r2, #20]
 8001ebc:	f023 0308 	bic.w	r3, r3, #8
 8001ec0:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8001ec4:	6995      	ldr	r5, [r2, #24]
 8001ec6:	f424 7480 	bic.w	r4, r4, #256	@ 0x100
 8001eca:	432c      	orrs	r4, r5
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8001ecc:	6895      	ldr	r5, [r2, #8]
 8001ece:	f023 0304 	bic.w	r3, r3, #4
 8001ed2:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8001ed6:	69d5      	ldr	r5, [r2, #28]
 8001ed8:	f424 7400 	bic.w	r4, r4, #512	@ 0x200
 8001edc:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
 8001ee0:	e7e5      	b.n	8001eae <LL_TIM_OC_Init+0x10a>
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001ee2:	6955      	ldr	r5, [r2, #20]
 8001ee4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001ee8:	ea43 2385 	orr.w	r3, r3, r5, lsl #10
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001eec:	6995      	ldr	r5, [r2, #24]
 8001eee:	f424 5480 	bic.w	r4, r4, #4096	@ 0x1000
 8001ef2:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8001ef6:	6895      	ldr	r5, [r2, #8]
 8001ef8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001efc:	ea43 2385 	orr.w	r3, r3, r5, lsl #10
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8001f00:	69d5      	ldr	r5, [r2, #28]
 8001f02:	f424 5400 	bic.w	r4, r4, #8192	@ 0x2000
 8001f06:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
 8001f0a:	e7b4      	b.n	8001e76 <LL_TIM_OC_Init+0xd2>
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001f0c:	6955      	ldr	r5, [r2, #20]
 8001f0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001f12:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8001f16:	6995      	ldr	r5, [r2, #24]
 8001f18:	f424 6480 	bic.w	r4, r4, #1024	@ 0x400
 8001f1c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8001f20:	6895      	ldr	r5, [r2, #8]
 8001f22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001f26:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8001f2a:	69d5      	ldr	r5, [r2, #28]
 8001f2c:	f424 6400 	bic.w	r4, r4, #2048	@ 0x800
 8001f30:	ea44 04c5 	orr.w	r4, r4, r5, lsl #3
 8001f34:	e759      	b.n	8001dea <LL_TIM_OC_Init+0x46>
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001f36:	6995      	ldr	r5, [r2, #24]
 8001f38:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
 8001f3c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8001f40:	e778      	b.n	8001e34 <LL_TIM_OC_Init+0x90>
 8001f42:	bf00      	nop
 8001f44:	40012c00 	.word	0x40012c00

08001f48 <LL_TIM_BDTR_Init>:
{
 8001f48:	4602      	mov	r2, r0
 8001f4a:	b410      	push	{r4}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8001f4c:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8001f4e:	7b0b      	ldrb	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8001f50:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8001f54:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8001f56:	684c      	ldr	r4, [r1, #4]
 8001f58:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001f5c:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8001f5e:	680c      	ldr	r4, [r1, #0]
 8001f60:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001f64:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8001f66:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8001f6a:	690c      	ldr	r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8001f6c:	ea4c 0303 	orr.w	r3, ip, r3
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8001f70:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8001f74:	6949      	ldr	r1, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8001f76:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8001f78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001f7c:	430b      	orrs	r3, r1
}
 8001f7e:	2000      	movs	r0, #0
 8001f80:	bc10      	pop	{r4}
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8001f82:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop

08001f88 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001f88:	b430      	push	{r4, r5}
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001f8a:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001f8e:	2500      	movs	r5, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f90:	2405      	movs	r4, #5
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001f92:	4b05      	ldr	r3, [pc, #20]	@ (8001fa8 <LL_Init1msTick+0x20>)
 8001f94:	fba3 1300 	umull	r1, r3, r3, r0
 8001f98:	099b      	lsrs	r3, r3, #6
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	6153      	str	r3, [r2, #20]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001f9e:	6195      	str	r5, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fa0:	6114      	str	r4, [r2, #16]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
}
 8001fa2:	bc30      	pop	{r4, r5}
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	10624dd3 	.word	0x10624dd3

08001fac <LL_mDelay>:
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001fac:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001fb0:	691b      	ldr	r3, [r3, #16]
{
 8001fb2:	b082      	sub	sp, #8
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8001fb4:	1c42      	adds	r2, r0, #1
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001fb6:	9301      	str	r3, [sp, #4]
  {
    Delay++;
 8001fb8:	bf18      	it	ne
 8001fba:	3001      	addne	r0, #1
  }

  while (Delay)
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001fbc:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  ((void)tmp);
 8001fc0:	9b01      	ldr	r3, [sp, #4]
  while (Delay)
 8001fc2:	b128      	cbz	r0, 8001fd0 <LL_mDelay+0x24>
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001fc4:	6913      	ldr	r3, [r2, #16]
 8001fc6:	03db      	lsls	r3, r3, #15
 8001fc8:	d5fc      	bpl.n	8001fc4 <LL_mDelay+0x18>
    {
      Delay--;
 8001fca:	3801      	subs	r0, #1
  while (Delay)
 8001fcc:	2800      	cmp	r0, #0
 8001fce:	d1f9      	bne.n	8001fc4 <LL_mDelay+0x18>
    }
  }
}
 8001fd0:	b002      	add	sp, #8
 8001fd2:	4770      	bx	lr

08001fd4 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001fd4:	4b01      	ldr	r3, [pc, #4]	@ (8001fdc <LL_SetSystemCoreClock+0x8>)
 8001fd6:	6018      	str	r0, [r3, #0]
}
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	20000008 	.word	0x20000008

08001fe0 <ST7735_WriteSPI>:
    delay_ms(10);
}

static void ST7735_WriteSPI(const uint8_t *data, uint16_t size)
{
    while (size--) {
 8001fe0:	1e4b      	subs	r3, r1, #1
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	b151      	cbz	r1, 8001ffc <ST7735_WriteSPI+0x1c>
 8001fe6:	3301      	adds	r3, #1
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001fe8:	4a07      	ldr	r2, [pc, #28]	@ (8002008 <ST7735_WriteSPI+0x28>)
 8001fea:	18c1      	adds	r1, r0, r3
 8001fec:	6893      	ldr	r3, [r2, #8]
 8001fee:	079b      	lsls	r3, r3, #30
 8001ff0:	d5fc      	bpl.n	8001fec <ST7735_WriteSPI+0xc>
        while (!LL_SPI_IsActiveFlag_TXE(SPI1));
        LL_SPI_TransmitData8(SPI1, *data++);
 8001ff2:	f810 3b01 	ldrb.w	r3, [r0], #1
    while (size--) {
 8001ff6:	4281      	cmp	r1, r0
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
  *spidr = TxData;
 8001ff8:	7313      	strb	r3, [r2, #12]
 8001ffa:	d1f7      	bne.n	8001fec <ST7735_WriteSPI+0xc>
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8001ffc:	4a02      	ldr	r2, [pc, #8]	@ (8002008 <ST7735_WriteSPI+0x28>)
 8001ffe:	6893      	ldr	r3, [r2, #8]
 8002000:	061b      	lsls	r3, r3, #24
 8002002:	d4fc      	bmi.n	8001ffe <ST7735_WriteSPI+0x1e>
    }
    while (LL_SPI_IsActiveFlag_BSY(SPI1));
}
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	40013000 	.word	0x40013000

0800200c <ST7735_SetAddrWindow>:
}


#if 1
void ST7735_SetAddrWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 800200c:	b530      	push	{r4, r5, lr}
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800200e:	2540      	movs	r5, #64	@ 0x40
 8002010:	4c35      	ldr	r4, [pc, #212]	@ (80020e8 <ST7735_SetAddrWindow+0xdc>)
    x0 += ST7735_XSTART;
 8002012:	f100 0c01 	add.w	ip, r0, #1
    x1 += ST7735_XSTART;
    y0 += ST7735_YSTART;
 8002016:	f101 0e1a 	add.w	lr, r1, #26
    x1 += ST7735_XSTART;
 800201a:	1c50      	adds	r0, r2, #1
    y1 += ST7735_YSTART;
 800201c:	331a      	adds	r3, #26
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800201e:	4a33      	ldr	r2, [pc, #204]	@ (80020ec <ST7735_SetAddrWindow+0xe0>)
{
 8002020:	b083      	sub	sp, #12
    x0 += ST7735_XSTART;
 8002022:	fa1f f18c 	uxth.w	r1, ip
 8002026:	6165      	str	r5, [r4, #20]
    x1 += ST7735_XSTART;
 8002028:	b280      	uxth	r0, r0
    y0 += ST7735_YSTART;
 800202a:	fa1f fe8e 	uxth.w	lr, lr
    y1 += ST7735_YSTART;
 800202e:	fa1f fc83 	uxth.w	ip, r3
 8002032:	6893      	ldr	r3, [r2, #8]
 8002034:	079d      	lsls	r5, r3, #30
 8002036:	d5fc      	bpl.n	8002032 <ST7735_SetAddrWindow+0x26>
  *spidr = TxData;
 8002038:	232a      	movs	r3, #42	@ 0x2a
 800203a:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800203c:	4a2b      	ldr	r2, [pc, #172]	@ (80020ec <ST7735_SetAddrWindow+0xe0>)
 800203e:	6893      	ldr	r3, [r2, #8]
 8002040:	f013 0380 	ands.w	r3, r3, #128	@ 0x80
 8002044:	d1fb      	bne.n	800203e <ST7735_SetAddrWindow+0x32>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002046:	2540      	movs	r5, #64	@ 0x40

    ST7735_WriteCommand(0x2A);
    uint8_t caset[] = {0x00, x0, 0x00, x1};
 8002048:	f88d 0003 	strb.w	r0, [sp, #3]
 800204c:	4668      	mov	r0, sp
 800204e:	4c26      	ldr	r4, [pc, #152]	@ (80020e8 <ST7735_SetAddrWindow+0xdc>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002050:	4a26      	ldr	r2, [pc, #152]	@ (80020ec <ST7735_SetAddrWindow+0xe0>)
 8002052:	f88d 1001 	strb.w	r1, [sp, #1]
 8002056:	f88d 3000 	strb.w	r3, [sp]
 800205a:	f88d 3002 	strb.w	r3, [sp, #2]
 800205e:	a901      	add	r1, sp, #4
 8002060:	6125      	str	r5, [r4, #16]
 8002062:	6893      	ldr	r3, [r2, #8]
 8002064:	079c      	lsls	r4, r3, #30
 8002066:	d5fc      	bpl.n	8002062 <ST7735_SetAddrWindow+0x56>
        LL_SPI_TransmitData8(SPI1, *data++);
 8002068:	f810 3b01 	ldrb.w	r3, [r0], #1
    while (size--) {
 800206c:	4288      	cmp	r0, r1
  *spidr = TxData;
 800206e:	7313      	strb	r3, [r2, #12]
 8002070:	d1f7      	bne.n	8002062 <ST7735_SetAddrWindow+0x56>
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002072:	4a1e      	ldr	r2, [pc, #120]	@ (80020ec <ST7735_SetAddrWindow+0xe0>)
 8002074:	6893      	ldr	r3, [r2, #8]
 8002076:	061b      	lsls	r3, r3, #24
 8002078:	d4fc      	bmi.n	8002074 <ST7735_SetAddrWindow+0x68>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800207a:	2040      	movs	r0, #64	@ 0x40
 800207c:	4b1a      	ldr	r3, [pc, #104]	@ (80020e8 <ST7735_SetAddrWindow+0xdc>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800207e:	4a1b      	ldr	r2, [pc, #108]	@ (80020ec <ST7735_SetAddrWindow+0xe0>)
 8002080:	6158      	str	r0, [r3, #20]
 8002082:	6893      	ldr	r3, [r2, #8]
 8002084:	079d      	lsls	r5, r3, #30
 8002086:	d5fc      	bpl.n	8002082 <ST7735_SetAddrWindow+0x76>
  *spidr = TxData;
 8002088:	232b      	movs	r3, #43	@ 0x2b
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800208a:	4818      	ldr	r0, [pc, #96]	@ (80020ec <ST7735_SetAddrWindow+0xe0>)
  *spidr = TxData;
 800208c:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800208e:	6883      	ldr	r3, [r0, #8]
 8002090:	f013 0380 	ands.w	r3, r3, #128	@ 0x80
 8002094:	d1fb      	bne.n	800208e <ST7735_SetAddrWindow+0x82>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002096:	2440      	movs	r4, #64	@ 0x40
 8002098:	4813      	ldr	r0, [pc, #76]	@ (80020e8 <ST7735_SetAddrWindow+0xdc>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800209a:	4a14      	ldr	r2, [pc, #80]	@ (80020ec <ST7735_SetAddrWindow+0xe0>)
    ST7735_WriteData(caset, 4);

    ST7735_WriteCommand(0x2B);
    uint8_t raset[] = {0x00, y0, 0x00, y1};
 800209c:	f88d 3004 	strb.w	r3, [sp, #4]
 80020a0:	f88d e005 	strb.w	lr, [sp, #5]
 80020a4:	f88d 3006 	strb.w	r3, [sp, #6]
 80020a8:	f88d c007 	strb.w	ip, [sp, #7]
 80020ac:	6104      	str	r4, [r0, #16]
 80020ae:	6893      	ldr	r3, [r2, #8]
 80020b0:	079c      	lsls	r4, r3, #30
 80020b2:	d5fc      	bpl.n	80020ae <ST7735_SetAddrWindow+0xa2>
        LL_SPI_TransmitData8(SPI1, *data++);
 80020b4:	f811 3b01 	ldrb.w	r3, [r1], #1
  *spidr = TxData;
 80020b8:	7313      	strb	r3, [r2, #12]
    while (size--) {
 80020ba:	ab02      	add	r3, sp, #8
 80020bc:	4299      	cmp	r1, r3
 80020be:	d1f6      	bne.n	80020ae <ST7735_SetAddrWindow+0xa2>
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80020c0:	4a0a      	ldr	r2, [pc, #40]	@ (80020ec <ST7735_SetAddrWindow+0xe0>)
 80020c2:	6893      	ldr	r3, [r2, #8]
 80020c4:	0618      	lsls	r0, r3, #24
 80020c6:	d4fc      	bmi.n	80020c2 <ST7735_SetAddrWindow+0xb6>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80020c8:	2140      	movs	r1, #64	@ 0x40
 80020ca:	4b07      	ldr	r3, [pc, #28]	@ (80020e8 <ST7735_SetAddrWindow+0xdc>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80020cc:	4a07      	ldr	r2, [pc, #28]	@ (80020ec <ST7735_SetAddrWindow+0xe0>)
 80020ce:	6159      	str	r1, [r3, #20]
 80020d0:	6893      	ldr	r3, [r2, #8]
 80020d2:	0799      	lsls	r1, r3, #30
 80020d4:	d5fc      	bpl.n	80020d0 <ST7735_SetAddrWindow+0xc4>
  *spidr = TxData;
 80020d6:	232c      	movs	r3, #44	@ 0x2c
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80020d8:	4904      	ldr	r1, [pc, #16]	@ (80020ec <ST7735_SetAddrWindow+0xe0>)
  *spidr = TxData;
 80020da:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80020dc:	688b      	ldr	r3, [r1, #8]
 80020de:	061b      	lsls	r3, r3, #24
 80020e0:	d4fc      	bmi.n	80020dc <ST7735_SetAddrWindow+0xd0>
    ST7735_WriteData(raset, 4);

    ST7735_WriteCommand(0x2C);
}
 80020e2:	b003      	add	sp, #12
 80020e4:	bd30      	pop	{r4, r5, pc}
 80020e6:	bf00      	nop
 80020e8:	40010c00 	.word	0x40010c00
 80020ec:	40013000 	.word	0x40013000

080020f0 <ST7735_SetRotation>:
}

void ST7735_SetRotation(uint8_t rot)
{
    uint8_t madctl = 0x08;
    switch (rot & 3) {
 80020f0:	f000 0303 	and.w	r3, r0, #3
 80020f4:	2b02      	cmp	r3, #2
{
 80020f6:	b410      	push	{r4}
    switch (rot & 3) {
 80020f8:	d039      	beq.n	800216e <ST7735_SetRotation+0x7e>
 80020fa:	2b03      	cmp	r3, #3
 80020fc:	d032      	beq.n	8002164 <ST7735_SetRotation+0x74>
 80020fe:	2b01      	cmp	r3, #1
 8002100:	bf0b      	itete	eq
 8002102:	2050      	moveq	r0, #80	@ 0x50
 8002104:	20a0      	movne	r0, #160	@ 0xa0
 8002106:	22a0      	moveq	r2, #160	@ 0xa0
 8002108:	2250      	movne	r2, #80	@ 0x50
 800210a:	bf0c      	ite	eq
 800210c:	f04f 0c88 	moveq.w	ip, #136	@ 0x88
 8002110:	f04f 0c68 	movne.w	ip, #104	@ 0x68
 8002114:	f44f 4400 	mov.w	r4, #32768	@ 0x8000
 8002118:	2140      	movs	r1, #64	@ 0x40
        _xstart = ST7735_XSTART;
        _ystart = ST7735_YSTART;
        break;
    case 3:
        madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
        _width  = ST7735_HEIGHT;
 800211a:	4b17      	ldr	r3, [pc, #92]	@ (8002178 <ST7735_SetRotation+0x88>)
 800211c:	7018      	strb	r0, [r3, #0]
        _height = ST7735_WIDTH;
 800211e:	4b17      	ldr	r3, [pc, #92]	@ (800217c <ST7735_SetRotation+0x8c>)
 8002120:	4817      	ldr	r0, [pc, #92]	@ (8002180 <ST7735_SetRotation+0x90>)
 8002122:	701a      	strb	r2, [r3, #0]
 8002124:	4b17      	ldr	r3, [pc, #92]	@ (8002184 <ST7735_SetRotation+0x94>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002126:	4a18      	ldr	r2, [pc, #96]	@ (8002188 <ST7735_SetRotation+0x98>)
 8002128:	6144      	str	r4, [r0, #20]
 800212a:	6159      	str	r1, [r3, #20]
 800212c:	6893      	ldr	r3, [r2, #8]
 800212e:	079c      	lsls	r4, r3, #30
 8002130:	d5fc      	bpl.n	800212c <ST7735_SetRotation+0x3c>
  *spidr = TxData;
 8002132:	2336      	movs	r3, #54	@ 0x36
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002134:	4914      	ldr	r1, [pc, #80]	@ (8002188 <ST7735_SetRotation+0x98>)
  *spidr = TxData;
 8002136:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002138:	688b      	ldr	r3, [r1, #8]
 800213a:	0618      	lsls	r0, r3, #24
 800213c:	d4fc      	bmi.n	8002138 <ST7735_SetRotation+0x48>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800213e:	2140      	movs	r1, #64	@ 0x40
 8002140:	4b10      	ldr	r3, [pc, #64]	@ (8002184 <ST7735_SetRotation+0x94>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002142:	4a11      	ldr	r2, [pc, #68]	@ (8002188 <ST7735_SetRotation+0x98>)
 8002144:	6119      	str	r1, [r3, #16]
 8002146:	6893      	ldr	r3, [r2, #8]
 8002148:	0799      	lsls	r1, r3, #30
 800214a:	d5fc      	bpl.n	8002146 <ST7735_SetRotation+0x56>
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800214c:	490e      	ldr	r1, [pc, #56]	@ (8002188 <ST7735_SetRotation+0x98>)
  *spidr = TxData;
 800214e:	f882 c00c 	strb.w	ip, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002152:	688b      	ldr	r3, [r1, #8]
 8002154:	061b      	lsls	r3, r3, #24
 8002156:	d4fc      	bmi.n	8002152 <ST7735_SetRotation+0x62>
 8002158:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800215c:	4b08      	ldr	r3, [pc, #32]	@ (8002180 <ST7735_SetRotation+0x90>)

    ST7735_Select();
    ST7735_WriteCommand(ST7735_MADCTL);
    ST7735_WriteData(&madctl, 1);
    ST7735_Unselect();
}
 800215e:	bc10      	pop	{r4}
 8002160:	611a      	str	r2, [r3, #16]
 8002162:	4770      	bx	lr
    switch (rot & 3) {
 8002164:	2050      	movs	r0, #80	@ 0x50
 8002166:	22a0      	movs	r2, #160	@ 0xa0
        madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8002168:	f04f 0ce8 	mov.w	ip, #232	@ 0xe8
 800216c:	e7d2      	b.n	8002114 <ST7735_SetRotation+0x24>
    switch (rot & 3) {
 800216e:	20a0      	movs	r0, #160	@ 0xa0
 8002170:	2250      	movs	r2, #80	@ 0x50
    uint8_t madctl = 0x08;
 8002172:	f04f 0c08 	mov.w	ip, #8
 8002176:	e7cd      	b.n	8002114 <ST7735_SetRotation+0x24>
 8002178:	20000081 	.word	0x20000081
 800217c:	20000080 	.word	0x20000080
 8002180:	40010800 	.word	0x40010800
 8002184:	40010c00 	.word	0x40010c00
 8002188:	40013000 	.word	0x40013000

0800218c <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color)
{
 800218c:	b5f0      	push	{r4, r5, r6, r7, lr}
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800218e:	f44f 4500 	mov.w	r5, #32768	@ 0x8000
    ST7735_Select();
    ST7735_SetAddrWindow(0, 0, _width - 1, _height - 1);
 8002192:	2100      	movs	r1, #0
 8002194:	4c20      	ldr	r4, [pc, #128]	@ (8002218 <ST7735_FillScreen+0x8c>)
 8002196:	4a21      	ldr	r2, [pc, #132]	@ (800221c <ST7735_FillScreen+0x90>)
 8002198:	4b21      	ldr	r3, [pc, #132]	@ (8002220 <ST7735_FillScreen+0x94>)
{
 800219a:	b089      	sub	sp, #36	@ 0x24
 800219c:	6165      	str	r5, [r4, #20]
    ST7735_SetAddrWindow(0, 0, _width - 1, _height - 1);
 800219e:	7814      	ldrb	r4, [r2, #0]
 80021a0:	781e      	ldrb	r6, [r3, #0]
 80021a2:	1e62      	subs	r2, r4, #1
 80021a4:	1e73      	subs	r3, r6, #1
{
 80021a6:	4605      	mov	r5, r0
    ST7735_SetAddrWindow(0, 0, _width - 1, _height - 1);
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	4608      	mov	r0, r1
 80021ac:	b292      	uxth	r2, r2
 80021ae:	f7ff ff2d 	bl	800200c <ST7735_SetAddrWindow>

    uint8_t hi = color >> 8;
 80021b2:	2200      	movs	r2, #0
 80021b4:	4610      	mov	r0, r2
    uint8_t lo = color & 0xFF;
 80021b6:	466b      	mov	r3, sp
    uint8_t hi = color >> 8;
 80021b8:	0a2f      	lsrs	r7, r5, #8
    uint8_t lo = color & 0xFF;
 80021ba:	b2e9      	uxtb	r1, r5
    uint8_t buf[32];
    for (int i = 0; i < 32; i += 2) {
 80021bc:	f367 0207 	bfi	r2, r7, #0, #8
 80021c0:	f367 0007 	bfi	r0, r7, #0, #8
 80021c4:	f361 220f 	bfi	r2, r1, #8, #8
 80021c8:	f361 200f 	bfi	r0, r1, #8, #8
 80021cc:	f367 4217 	bfi	r2, r7, #16, #8
 80021d0:	f367 4017 	bfi	r0, r7, #16, #8
 80021d4:	f361 621f 	bfi	r2, r1, #24, #8
 80021d8:	f361 601f 	bfi	r0, r1, #24, #8
        buf[i]   = hi;
 80021dc:	e9c3 2000 	strd	r2, r0, [r3]
    for (int i = 0; i < 32; i += 2) {
 80021e0:	a908      	add	r1, sp, #32
 80021e2:	3308      	adds	r3, #8
 80021e4:	428b      	cmp	r3, r1
 80021e6:	d1f9      	bne.n	80021dc <ST7735_FillScreen+0x50>
        buf[i+1] = lo;
    }

    uint32_t total = (uint32_t)_width * _height;
 80021e8:	fb06 f404 	mul.w	r4, r6, r4
    while (total) {
 80021ec:	b16c      	cbz	r4, 800220a <ST7735_FillScreen+0x7e>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80021ee:	2740      	movs	r7, #64	@ 0x40
 80021f0:	4e0c      	ldr	r6, [pc, #48]	@ (8002224 <ST7735_FillScreen+0x98>)
        uint16_t chunk = (total > 16) ? 16 : total;
 80021f2:	2c10      	cmp	r4, #16
 80021f4:	4625      	mov	r5, r4
 80021f6:	bf28      	it	cs
 80021f8:	2510      	movcs	r5, #16
        ST7735_WriteData(buf, chunk * 2);
 80021fa:	0069      	lsls	r1, r5, #1
    ST7735_WriteSPI(data, size);
 80021fc:	4668      	mov	r0, sp
 80021fe:	6137      	str	r7, [r6, #16]
 8002200:	b289      	uxth	r1, r1
 8002202:	f7ff feed 	bl	8001fe0 <ST7735_WriteSPI>
    while (total) {
 8002206:	1b64      	subs	r4, r4, r5
 8002208:	d1f3      	bne.n	80021f2 <ST7735_FillScreen+0x66>
 800220a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800220e:	4b02      	ldr	r3, [pc, #8]	@ (8002218 <ST7735_FillScreen+0x8c>)
 8002210:	611a      	str	r2, [r3, #16]
        total -= chunk;
    }

    ST7735_Unselect();
}
 8002212:	b009      	add	sp, #36	@ 0x24
 8002214:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002216:	bf00      	nop
 8002218:	40010800 	.word	0x40010800
 800221c:	20000081 	.word	0x20000081
 8002220:	20000080 	.word	0x20000080
 8002224:	40010c00 	.word	0x40010c00

08002228 <ST7735_Init>:
{
 8002228:	b570      	push	{r4, r5, r6, lr}
 800222a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800222e:	2510      	movs	r5, #16
 8002230:	2640      	movs	r6, #64	@ 0x40
 8002232:	4c8c      	ldr	r4, [pc, #560]	@ (8002464 <ST7735_Init+0x23c>)
 8002234:	4b8c      	ldr	r3, [pc, #560]	@ (8002468 <ST7735_Init+0x240>)
 8002236:	b086      	sub	sp, #24
    delay_ms(10);
 8002238:	200a      	movs	r0, #10
 800223a:	611a      	str	r2, [r3, #16]
 800223c:	6126      	str	r6, [r4, #16]
 800223e:	6125      	str	r5, [r4, #16]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002240:	615a      	str	r2, [r3, #20]
 8002242:	6165      	str	r5, [r4, #20]
 8002244:	f7fe fef6 	bl	8001034 <delay_ms>
    delay_ms(10);
 8002248:	200a      	movs	r0, #10
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800224a:	6125      	str	r5, [r4, #16]
 800224c:	f7fe fef2 	bl	8001034 <delay_ms>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002250:	4a86      	ldr	r2, [pc, #536]	@ (800246c <ST7735_Init+0x244>)
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002252:	6166      	str	r6, [r4, #20]
 8002254:	6893      	ldr	r3, [r2, #8]
 8002256:	079c      	lsls	r4, r3, #30
 8002258:	d5fc      	bpl.n	8002254 <ST7735_Init+0x2c>
  *spidr = TxData;
 800225a:	2301      	movs	r3, #1
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800225c:	4983      	ldr	r1, [pc, #524]	@ (800246c <ST7735_Init+0x244>)
  *spidr = TxData;
 800225e:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002260:	688b      	ldr	r3, [r1, #8]
 8002262:	0618      	lsls	r0, r3, #24
 8002264:	d4fc      	bmi.n	8002260 <ST7735_Init+0x38>
    delay_ms(150);
 8002266:	2096      	movs	r0, #150	@ 0x96
 8002268:	f7fe fee4 	bl	8001034 <delay_ms>
 800226c:	2140      	movs	r1, #64	@ 0x40
 800226e:	4b7d      	ldr	r3, [pc, #500]	@ (8002464 <ST7735_Init+0x23c>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002270:	4a7e      	ldr	r2, [pc, #504]	@ (800246c <ST7735_Init+0x244>)
 8002272:	6159      	str	r1, [r3, #20]
 8002274:	6893      	ldr	r3, [r2, #8]
 8002276:	0799      	lsls	r1, r3, #30
 8002278:	d5fc      	bpl.n	8002274 <ST7735_Init+0x4c>
  *spidr = TxData;
 800227a:	2311      	movs	r3, #17
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800227c:	497b      	ldr	r1, [pc, #492]	@ (800246c <ST7735_Init+0x244>)
  *spidr = TxData;
 800227e:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002280:	688b      	ldr	r3, [r1, #8]
 8002282:	061b      	lsls	r3, r3, #24
 8002284:	d4fc      	bmi.n	8002280 <ST7735_Init+0x58>
    delay_ms(120);
 8002286:	2078      	movs	r0, #120	@ 0x78
 8002288:	f7fe fed4 	bl	8001034 <delay_ms>
 800228c:	2040      	movs	r0, #64	@ 0x40
    uint8_t data1[] = { 0x01, 0x2C, 0x2D };
 800228e:	4b78      	ldr	r3, [pc, #480]	@ (8002470 <ST7735_Init+0x248>)
 8002290:	4974      	ldr	r1, [pc, #464]	@ (8002464 <ST7735_Init+0x23c>)
 8002292:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002294:	4a75      	ldr	r2, [pc, #468]	@ (800246c <ST7735_Init+0x244>)
 8002296:	0c1c      	lsrs	r4, r3, #16
 8002298:	f8ad 3000 	strh.w	r3, [sp]
 800229c:	f88d 4002 	strb.w	r4, [sp, #2]
 80022a0:	6148      	str	r0, [r1, #20]
 80022a2:	6893      	ldr	r3, [r2, #8]
 80022a4:	079e      	lsls	r6, r3, #30
 80022a6:	d5fc      	bpl.n	80022a2 <ST7735_Init+0x7a>
  *spidr = TxData;
 80022a8:	23b1      	movs	r3, #177	@ 0xb1
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80022aa:	4970      	ldr	r1, [pc, #448]	@ (800246c <ST7735_Init+0x244>)
  *spidr = TxData;
 80022ac:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80022ae:	688b      	ldr	r3, [r1, #8]
 80022b0:	061d      	lsls	r5, r3, #24
 80022b2:	d4fc      	bmi.n	80022ae <ST7735_Init+0x86>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80022b4:	2440      	movs	r4, #64	@ 0x40
 80022b6:	4669      	mov	r1, sp
 80022b8:	4b6a      	ldr	r3, [pc, #424]	@ (8002464 <ST7735_Init+0x23c>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80022ba:	4a6c      	ldr	r2, [pc, #432]	@ (800246c <ST7735_Init+0x244>)
 80022bc:	f10d 0003 	add.w	r0, sp, #3
 80022c0:	611c      	str	r4, [r3, #16]
 80022c2:	6893      	ldr	r3, [r2, #8]
 80022c4:	079c      	lsls	r4, r3, #30
 80022c6:	d5fc      	bpl.n	80022c2 <ST7735_Init+0x9a>
        LL_SPI_TransmitData8(SPI1, *data++);
 80022c8:	f811 3b01 	ldrb.w	r3, [r1], #1
    while (size--) {
 80022cc:	4281      	cmp	r1, r0
  *spidr = TxData;
 80022ce:	7313      	strb	r3, [r2, #12]
 80022d0:	d1f7      	bne.n	80022c2 <ST7735_Init+0x9a>
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80022d2:	4a66      	ldr	r2, [pc, #408]	@ (800246c <ST7735_Init+0x244>)
 80022d4:	6893      	ldr	r3, [r2, #8]
 80022d6:	061b      	lsls	r3, r3, #24
 80022d8:	d4fc      	bmi.n	80022d4 <ST7735_Init+0xac>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80022da:	2140      	movs	r1, #64	@ 0x40
 80022dc:	4b61      	ldr	r3, [pc, #388]	@ (8002464 <ST7735_Init+0x23c>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80022de:	4a63      	ldr	r2, [pc, #396]	@ (800246c <ST7735_Init+0x244>)
 80022e0:	6159      	str	r1, [r3, #20]
 80022e2:	6893      	ldr	r3, [r2, #8]
 80022e4:	079e      	lsls	r6, r3, #30
 80022e6:	d5fc      	bpl.n	80022e2 <ST7735_Init+0xba>
  *spidr = TxData;
 80022e8:	23b2      	movs	r3, #178	@ 0xb2
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80022ea:	4960      	ldr	r1, [pc, #384]	@ (800246c <ST7735_Init+0x244>)
  *spidr = TxData;
 80022ec:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80022ee:	688b      	ldr	r3, [r1, #8]
 80022f0:	061d      	lsls	r5, r3, #24
 80022f2:	d4fc      	bmi.n	80022ee <ST7735_Init+0xc6>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80022f4:	2440      	movs	r4, #64	@ 0x40
 80022f6:	4669      	mov	r1, sp
 80022f8:	4b5a      	ldr	r3, [pc, #360]	@ (8002464 <ST7735_Init+0x23c>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80022fa:	4a5c      	ldr	r2, [pc, #368]	@ (800246c <ST7735_Init+0x244>)
 80022fc:	611c      	str	r4, [r3, #16]
 80022fe:	6893      	ldr	r3, [r2, #8]
 8002300:	079c      	lsls	r4, r3, #30
 8002302:	d5fc      	bpl.n	80022fe <ST7735_Init+0xd6>
        LL_SPI_TransmitData8(SPI1, *data++);
 8002304:	f811 3b01 	ldrb.w	r3, [r1], #1
    while (size--) {
 8002308:	4281      	cmp	r1, r0
  *spidr = TxData;
 800230a:	7313      	strb	r3, [r2, #12]
 800230c:	d1f7      	bne.n	80022fe <ST7735_Init+0xd6>
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800230e:	4a57      	ldr	r2, [pc, #348]	@ (800246c <ST7735_Init+0x244>)
 8002310:	6893      	ldr	r3, [r2, #8]
 8002312:	0618      	lsls	r0, r3, #24
 8002314:	d4fc      	bmi.n	8002310 <ST7735_Init+0xe8>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002316:	2540      	movs	r5, #64	@ 0x40
    uint8_t data2[] = { 0x01, 0x2C, 0x2D, 0x01, 0x2C, 0x2D };
 8002318:	4b56      	ldr	r3, [pc, #344]	@ (8002474 <ST7735_Init+0x24c>)
 800231a:	4c52      	ldr	r4, [pc, #328]	@ (8002464 <ST7735_Init+0x23c>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800231c:	4a53      	ldr	r2, [pc, #332]	@ (800246c <ST7735_Init+0x244>)
 800231e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002322:	9004      	str	r0, [sp, #16]
 8002324:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002328:	6165      	str	r5, [r4, #20]
 800232a:	6893      	ldr	r3, [r2, #8]
 800232c:	0799      	lsls	r1, r3, #30
 800232e:	d5fc      	bpl.n	800232a <ST7735_Init+0x102>
  *spidr = TxData;
 8002330:	23b3      	movs	r3, #179	@ 0xb3
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002332:	494e      	ldr	r1, [pc, #312]	@ (800246c <ST7735_Init+0x244>)
  *spidr = TxData;
 8002334:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002336:	688b      	ldr	r3, [r1, #8]
 8002338:	061a      	lsls	r2, r3, #24
 800233a:	d4fc      	bmi.n	8002336 <ST7735_Init+0x10e>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800233c:	2540      	movs	r5, #64	@ 0x40
 800233e:	ac04      	add	r4, sp, #16
 8002340:	4621      	mov	r1, r4
 8002342:	4b48      	ldr	r3, [pc, #288]	@ (8002464 <ST7735_Init+0x23c>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002344:	4a49      	ldr	r2, [pc, #292]	@ (800246c <ST7735_Init+0x244>)
 8002346:	f10d 0016 	add.w	r0, sp, #22
 800234a:	611d      	str	r5, [r3, #16]
 800234c:	6893      	ldr	r3, [r2, #8]
 800234e:	079b      	lsls	r3, r3, #30
 8002350:	d5fc      	bpl.n	800234c <ST7735_Init+0x124>
        LL_SPI_TransmitData8(SPI1, *data++);
 8002352:	f811 3b01 	ldrb.w	r3, [r1], #1
    while (size--) {
 8002356:	4281      	cmp	r1, r0
  *spidr = TxData;
 8002358:	7313      	strb	r3, [r2, #12]
 800235a:	d1f7      	bne.n	800234c <ST7735_Init+0x124>
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800235c:	4a43      	ldr	r2, [pc, #268]	@ (800246c <ST7735_Init+0x244>)
 800235e:	6893      	ldr	r3, [r2, #8]
 8002360:	061e      	lsls	r6, r3, #24
 8002362:	d4fc      	bmi.n	800235e <ST7735_Init+0x136>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002364:	2140      	movs	r1, #64	@ 0x40
 8002366:	4b3f      	ldr	r3, [pc, #252]	@ (8002464 <ST7735_Init+0x23c>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002368:	4a40      	ldr	r2, [pc, #256]	@ (800246c <ST7735_Init+0x244>)
 800236a:	6159      	str	r1, [r3, #20]
 800236c:	6893      	ldr	r3, [r2, #8]
 800236e:	079d      	lsls	r5, r3, #30
 8002370:	d5fc      	bpl.n	800236c <ST7735_Init+0x144>
  *spidr = TxData;
 8002372:	23b4      	movs	r3, #180	@ 0xb4
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002374:	493d      	ldr	r1, [pc, #244]	@ (800246c <ST7735_Init+0x244>)
  *spidr = TxData;
 8002376:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002378:	688b      	ldr	r3, [r1, #8]
 800237a:	0618      	lsls	r0, r3, #24
 800237c:	d4fc      	bmi.n	8002378 <ST7735_Init+0x150>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800237e:	2140      	movs	r1, #64	@ 0x40
 8002380:	4b38      	ldr	r3, [pc, #224]	@ (8002464 <ST7735_Init+0x23c>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002382:	4a3a      	ldr	r2, [pc, #232]	@ (800246c <ST7735_Init+0x244>)
 8002384:	6119      	str	r1, [r3, #16]
 8002386:	6893      	ldr	r3, [r2, #8]
 8002388:	0799      	lsls	r1, r3, #30
 800238a:	d5fc      	bpl.n	8002386 <ST7735_Init+0x15e>
  *spidr = TxData;
 800238c:	2307      	movs	r3, #7
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800238e:	4937      	ldr	r1, [pc, #220]	@ (800246c <ST7735_Init+0x244>)
  *spidr = TxData;
 8002390:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002392:	688b      	ldr	r3, [r1, #8]
 8002394:	061a      	lsls	r2, r3, #24
 8002396:	d4fc      	bmi.n	8002392 <ST7735_Init+0x16a>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002398:	2040      	movs	r0, #64	@ 0x40
    uint8_t pwctr1[] = { 0xA2, 0x02, 0x84 };
 800239a:	4b37      	ldr	r3, [pc, #220]	@ (8002478 <ST7735_Init+0x250>)
 800239c:	4931      	ldr	r1, [pc, #196]	@ (8002464 <ST7735_Init+0x23c>)
 800239e:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80023a0:	4a32      	ldr	r2, [pc, #200]	@ (800246c <ST7735_Init+0x244>)
 80023a2:	0c1d      	lsrs	r5, r3, #16
 80023a4:	f88d 5006 	strb.w	r5, [sp, #6]
 80023a8:	f8ad 3004 	strh.w	r3, [sp, #4]
 80023ac:	6148      	str	r0, [r1, #20]
 80023ae:	6893      	ldr	r3, [r2, #8]
 80023b0:	079b      	lsls	r3, r3, #30
 80023b2:	d5fc      	bpl.n	80023ae <ST7735_Init+0x186>
  *spidr = TxData;
 80023b4:	23c0      	movs	r3, #192	@ 0xc0
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80023b6:	492d      	ldr	r1, [pc, #180]	@ (800246c <ST7735_Init+0x244>)
  *spidr = TxData;
 80023b8:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80023ba:	688b      	ldr	r3, [r1, #8]
 80023bc:	061e      	lsls	r6, r3, #24
 80023be:	d4fc      	bmi.n	80023ba <ST7735_Init+0x192>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80023c0:	2540      	movs	r5, #64	@ 0x40
 80023c2:	4b28      	ldr	r3, [pc, #160]	@ (8002464 <ST7735_Init+0x23c>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80023c4:	4a29      	ldr	r2, [pc, #164]	@ (800246c <ST7735_Init+0x244>)
 80023c6:	a901      	add	r1, sp, #4
 80023c8:	f10d 0007 	add.w	r0, sp, #7
 80023cc:	611d      	str	r5, [r3, #16]
 80023ce:	6893      	ldr	r3, [r2, #8]
 80023d0:	079d      	lsls	r5, r3, #30
 80023d2:	d5fc      	bpl.n	80023ce <ST7735_Init+0x1a6>
        LL_SPI_TransmitData8(SPI1, *data++);
 80023d4:	f811 3b01 	ldrb.w	r3, [r1], #1
    while (size--) {
 80023d8:	4281      	cmp	r1, r0
  *spidr = TxData;
 80023da:	7313      	strb	r3, [r2, #12]
 80023dc:	d1f7      	bne.n	80023ce <ST7735_Init+0x1a6>
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80023de:	4a23      	ldr	r2, [pc, #140]	@ (800246c <ST7735_Init+0x244>)
 80023e0:	6893      	ldr	r3, [r2, #8]
 80023e2:	0619      	lsls	r1, r3, #24
 80023e4:	d4fc      	bmi.n	80023e0 <ST7735_Init+0x1b8>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80023e6:	2140      	movs	r1, #64	@ 0x40
 80023e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002464 <ST7735_Init+0x23c>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80023ea:	4a20      	ldr	r2, [pc, #128]	@ (800246c <ST7735_Init+0x244>)
 80023ec:	6159      	str	r1, [r3, #20]
 80023ee:	6893      	ldr	r3, [r2, #8]
 80023f0:	079b      	lsls	r3, r3, #30
 80023f2:	d5fc      	bpl.n	80023ee <ST7735_Init+0x1c6>
  *spidr = TxData;
 80023f4:	23c1      	movs	r3, #193	@ 0xc1
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80023f6:	491d      	ldr	r1, [pc, #116]	@ (800246c <ST7735_Init+0x244>)
  *spidr = TxData;
 80023f8:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80023fa:	688b      	ldr	r3, [r1, #8]
 80023fc:	061e      	lsls	r6, r3, #24
 80023fe:	d4fc      	bmi.n	80023fa <ST7735_Init+0x1d2>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002400:	2140      	movs	r1, #64	@ 0x40
 8002402:	4b18      	ldr	r3, [pc, #96]	@ (8002464 <ST7735_Init+0x23c>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002404:	4a19      	ldr	r2, [pc, #100]	@ (800246c <ST7735_Init+0x244>)
 8002406:	6119      	str	r1, [r3, #16]
 8002408:	6893      	ldr	r3, [r2, #8]
 800240a:	079d      	lsls	r5, r3, #30
 800240c:	d5fc      	bpl.n	8002408 <ST7735_Init+0x1e0>
  *spidr = TxData;
 800240e:	23c5      	movs	r3, #197	@ 0xc5
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002410:	4916      	ldr	r1, [pc, #88]	@ (800246c <ST7735_Init+0x244>)
  *spidr = TxData;
 8002412:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002414:	688b      	ldr	r3, [r1, #8]
 8002416:	0618      	lsls	r0, r3, #24
 8002418:	d4fc      	bmi.n	8002414 <ST7735_Init+0x1ec>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800241a:	2140      	movs	r1, #64	@ 0x40
 800241c:	4b11      	ldr	r3, [pc, #68]	@ (8002464 <ST7735_Init+0x23c>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800241e:	4a13      	ldr	r2, [pc, #76]	@ (800246c <ST7735_Init+0x244>)
 8002420:	6159      	str	r1, [r3, #20]
 8002422:	6893      	ldr	r3, [r2, #8]
 8002424:	0799      	lsls	r1, r3, #30
 8002426:	d5fc      	bpl.n	8002422 <ST7735_Init+0x1fa>
  *spidr = TxData;
 8002428:	23c2      	movs	r3, #194	@ 0xc2
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800242a:	4910      	ldr	r1, [pc, #64]	@ (800246c <ST7735_Init+0x244>)
  *spidr = TxData;
 800242c:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800242e:	688b      	ldr	r3, [r1, #8]
 8002430:	061b      	lsls	r3, r3, #24
 8002432:	d4fc      	bmi.n	800242e <ST7735_Init+0x206>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002434:	2240      	movs	r2, #64	@ 0x40
 8002436:	4b0b      	ldr	r3, [pc, #44]	@ (8002464 <ST7735_Init+0x23c>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002438:	490c      	ldr	r1, [pc, #48]	@ (800246c <ST7735_Init+0x244>)
 800243a:	611a      	str	r2, [r3, #16]
 800243c:	688b      	ldr	r3, [r1, #8]
 800243e:	079e      	lsls	r6, r3, #30
 8002440:	d5fc      	bpl.n	800243c <ST7735_Init+0x214>
  *spidr = TxData;
 8002442:	230a      	movs	r3, #10
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002444:	4a09      	ldr	r2, [pc, #36]	@ (800246c <ST7735_Init+0x244>)
  *spidr = TxData;
 8002446:	730b      	strb	r3, [r1, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002448:	6893      	ldr	r3, [r2, #8]
 800244a:	079d      	lsls	r5, r3, #30
 800244c:	d5fc      	bpl.n	8002448 <ST7735_Init+0x220>
  *spidr = TxData;
 800244e:	2300      	movs	r3, #0
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002450:	4906      	ldr	r1, [pc, #24]	@ (800246c <ST7735_Init+0x244>)
  *spidr = TxData;
 8002452:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002454:	688b      	ldr	r3, [r1, #8]
 8002456:	0618      	lsls	r0, r3, #24
 8002458:	d4fc      	bmi.n	8002454 <ST7735_Init+0x22c>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800245a:	2140      	movs	r1, #64	@ 0x40
 800245c:	4b01      	ldr	r3, [pc, #4]	@ (8002464 <ST7735_Init+0x23c>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800245e:	4a03      	ldr	r2, [pc, #12]	@ (800246c <ST7735_Init+0x244>)
 8002460:	6159      	str	r1, [r3, #20]
 8002462:	e00b      	b.n	800247c <ST7735_Init+0x254>
 8002464:	40010c00 	.word	0x40010c00
 8002468:	40010800 	.word	0x40010800
 800246c:	40013000 	.word	0x40013000
 8002470:	08002ba0 	.word	0x08002ba0
 8002474:	08002ba4 	.word	0x08002ba4
 8002478:	08002bac 	.word	0x08002bac
 800247c:	6893      	ldr	r3, [r2, #8]
 800247e:	0799      	lsls	r1, r3, #30
 8002480:	d5fc      	bpl.n	800247c <ST7735_Init+0x254>
  *spidr = TxData;
 8002482:	23c3      	movs	r3, #195	@ 0xc3
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002484:	4981      	ldr	r1, [pc, #516]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 8002486:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002488:	688b      	ldr	r3, [r1, #8]
 800248a:	061b      	lsls	r3, r3, #24
 800248c:	d4fc      	bmi.n	8002488 <ST7735_Init+0x260>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800248e:	2240      	movs	r2, #64	@ 0x40
 8002490:	4b7f      	ldr	r3, [pc, #508]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002492:	497e      	ldr	r1, [pc, #504]	@ (800268c <ST7735_Init+0x464>)
 8002494:	611a      	str	r2, [r3, #16]
 8002496:	688b      	ldr	r3, [r1, #8]
 8002498:	079e      	lsls	r6, r3, #30
 800249a:	d5fc      	bpl.n	8002496 <ST7735_Init+0x26e>
  *spidr = TxData;
 800249c:	238a      	movs	r3, #138	@ 0x8a
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800249e:	4a7b      	ldr	r2, [pc, #492]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 80024a0:	730b      	strb	r3, [r1, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80024a2:	6893      	ldr	r3, [r2, #8]
 80024a4:	079d      	lsls	r5, r3, #30
 80024a6:	d5fc      	bpl.n	80024a2 <ST7735_Init+0x27a>
  *spidr = TxData;
 80024a8:	232a      	movs	r3, #42	@ 0x2a
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80024aa:	4978      	ldr	r1, [pc, #480]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 80024ac:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80024ae:	688b      	ldr	r3, [r1, #8]
 80024b0:	0618      	lsls	r0, r3, #24
 80024b2:	d4fc      	bmi.n	80024ae <ST7735_Init+0x286>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80024b4:	2140      	movs	r1, #64	@ 0x40
 80024b6:	4b76      	ldr	r3, [pc, #472]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80024b8:	4a74      	ldr	r2, [pc, #464]	@ (800268c <ST7735_Init+0x464>)
 80024ba:	6159      	str	r1, [r3, #20]
 80024bc:	6893      	ldr	r3, [r2, #8]
 80024be:	0799      	lsls	r1, r3, #30
 80024c0:	d5fc      	bpl.n	80024bc <ST7735_Init+0x294>
  *spidr = TxData;
 80024c2:	23c4      	movs	r3, #196	@ 0xc4
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80024c4:	4971      	ldr	r1, [pc, #452]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 80024c6:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80024c8:	688b      	ldr	r3, [r1, #8]
 80024ca:	061b      	lsls	r3, r3, #24
 80024cc:	d4fc      	bmi.n	80024c8 <ST7735_Init+0x2a0>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80024ce:	2240      	movs	r2, #64	@ 0x40
 80024d0:	4b6f      	ldr	r3, [pc, #444]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80024d2:	496e      	ldr	r1, [pc, #440]	@ (800268c <ST7735_Init+0x464>)
 80024d4:	611a      	str	r2, [r3, #16]
 80024d6:	688b      	ldr	r3, [r1, #8]
 80024d8:	079e      	lsls	r6, r3, #30
 80024da:	d5fc      	bpl.n	80024d6 <ST7735_Init+0x2ae>
  *spidr = TxData;
 80024dc:	238a      	movs	r3, #138	@ 0x8a
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80024de:	4a6b      	ldr	r2, [pc, #428]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 80024e0:	730b      	strb	r3, [r1, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80024e2:	6893      	ldr	r3, [r2, #8]
 80024e4:	079d      	lsls	r5, r3, #30
 80024e6:	d5fc      	bpl.n	80024e2 <ST7735_Init+0x2ba>
  *spidr = TxData;
 80024e8:	23ee      	movs	r3, #238	@ 0xee
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80024ea:	4968      	ldr	r1, [pc, #416]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 80024ec:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80024ee:	688b      	ldr	r3, [r1, #8]
 80024f0:	0618      	lsls	r0, r3, #24
 80024f2:	d4fc      	bmi.n	80024ee <ST7735_Init+0x2c6>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80024f4:	2140      	movs	r1, #64	@ 0x40
 80024f6:	4b66      	ldr	r3, [pc, #408]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80024f8:	4a64      	ldr	r2, [pc, #400]	@ (800268c <ST7735_Init+0x464>)
 80024fa:	6159      	str	r1, [r3, #20]
 80024fc:	6893      	ldr	r3, [r2, #8]
 80024fe:	0799      	lsls	r1, r3, #30
 8002500:	d5fc      	bpl.n	80024fc <ST7735_Init+0x2d4>
  *spidr = TxData;
 8002502:	23c5      	movs	r3, #197	@ 0xc5
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002504:	4961      	ldr	r1, [pc, #388]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 8002506:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002508:	688b      	ldr	r3, [r1, #8]
 800250a:	061a      	lsls	r2, r3, #24
 800250c:	d4fc      	bmi.n	8002508 <ST7735_Init+0x2e0>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800250e:	2140      	movs	r1, #64	@ 0x40
 8002510:	4b5f      	ldr	r3, [pc, #380]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002512:	4a5e      	ldr	r2, [pc, #376]	@ (800268c <ST7735_Init+0x464>)
 8002514:	6119      	str	r1, [r3, #16]
 8002516:	6893      	ldr	r3, [r2, #8]
 8002518:	079b      	lsls	r3, r3, #30
 800251a:	d5fc      	bpl.n	8002516 <ST7735_Init+0x2ee>
  *spidr = TxData;
 800251c:	230e      	movs	r3, #14
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800251e:	495b      	ldr	r1, [pc, #364]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 8002520:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002522:	688b      	ldr	r3, [r1, #8]
 8002524:	061e      	lsls	r6, r3, #24
 8002526:	d4fc      	bmi.n	8002522 <ST7735_Init+0x2fa>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002528:	2140      	movs	r1, #64	@ 0x40
 800252a:	4b59      	ldr	r3, [pc, #356]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800252c:	4a57      	ldr	r2, [pc, #348]	@ (800268c <ST7735_Init+0x464>)
 800252e:	6159      	str	r1, [r3, #20]
 8002530:	6893      	ldr	r3, [r2, #8]
 8002532:	079d      	lsls	r5, r3, #30
 8002534:	d5fc      	bpl.n	8002530 <ST7735_Init+0x308>
  *spidr = TxData;
 8002536:	2321      	movs	r3, #33	@ 0x21
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002538:	4954      	ldr	r1, [pc, #336]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 800253a:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800253c:	688b      	ldr	r3, [r1, #8]
 800253e:	0618      	lsls	r0, r3, #24
 8002540:	d4fc      	bmi.n	800253c <ST7735_Init+0x314>
 8002542:	2140      	movs	r1, #64	@ 0x40
 8002544:	4b52      	ldr	r3, [pc, #328]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002546:	4a51      	ldr	r2, [pc, #324]	@ (800268c <ST7735_Init+0x464>)
 8002548:	6159      	str	r1, [r3, #20]
 800254a:	6893      	ldr	r3, [r2, #8]
 800254c:	0799      	lsls	r1, r3, #30
 800254e:	d5fc      	bpl.n	800254a <ST7735_Init+0x322>
  *spidr = TxData;
 8002550:	233a      	movs	r3, #58	@ 0x3a
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002552:	494e      	ldr	r1, [pc, #312]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 8002554:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002556:	688b      	ldr	r3, [r1, #8]
 8002558:	061a      	lsls	r2, r3, #24
 800255a:	d4fc      	bmi.n	8002556 <ST7735_Init+0x32e>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800255c:	2140      	movs	r1, #64	@ 0x40
 800255e:	4b4c      	ldr	r3, [pc, #304]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002560:	4a4a      	ldr	r2, [pc, #296]	@ (800268c <ST7735_Init+0x464>)
 8002562:	6119      	str	r1, [r3, #16]
 8002564:	6893      	ldr	r3, [r2, #8]
 8002566:	079b      	lsls	r3, r3, #30
 8002568:	d5fc      	bpl.n	8002564 <ST7735_Init+0x33c>
  *spidr = TxData;
 800256a:	2305      	movs	r3, #5
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800256c:	4947      	ldr	r1, [pc, #284]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 800256e:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002570:	688b      	ldr	r3, [r1, #8]
 8002572:	061e      	lsls	r6, r3, #24
 8002574:	d4fc      	bmi.n	8002570 <ST7735_Init+0x348>
    delay_ms(10);
 8002576:	200a      	movs	r0, #10
 8002578:	f7fe fd5c 	bl	8001034 <delay_ms>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800257c:	2140      	movs	r1, #64	@ 0x40
 800257e:	4b44      	ldr	r3, [pc, #272]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002580:	4a42      	ldr	r2, [pc, #264]	@ (800268c <ST7735_Init+0x464>)
 8002582:	6159      	str	r1, [r3, #20]
 8002584:	6893      	ldr	r3, [r2, #8]
 8002586:	079d      	lsls	r5, r3, #30
 8002588:	d5fc      	bpl.n	8002584 <ST7735_Init+0x35c>
  *spidr = TxData;
 800258a:	2336      	movs	r3, #54	@ 0x36
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800258c:	493f      	ldr	r1, [pc, #252]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 800258e:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002590:	688b      	ldr	r3, [r1, #8]
 8002592:	0618      	lsls	r0, r3, #24
 8002594:	d4fc      	bmi.n	8002590 <ST7735_Init+0x368>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002596:	2140      	movs	r1, #64	@ 0x40
 8002598:	4b3d      	ldr	r3, [pc, #244]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800259a:	4a3c      	ldr	r2, [pc, #240]	@ (800268c <ST7735_Init+0x464>)
 800259c:	6119      	str	r1, [r3, #16]
 800259e:	6893      	ldr	r3, [r2, #8]
 80025a0:	0799      	lsls	r1, r3, #30
 80025a2:	d5fc      	bpl.n	800259e <ST7735_Init+0x376>
  *spidr = TxData;
 80025a4:	2368      	movs	r3, #104	@ 0x68
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80025a6:	4939      	ldr	r1, [pc, #228]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 80025a8:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80025aa:	688b      	ldr	r3, [r1, #8]
 80025ac:	061a      	lsls	r2, r3, #24
 80025ae:	d4fc      	bmi.n	80025aa <ST7735_Init+0x382>
    uint8_t caset[] = { 0x00, 0x00, 0x00, 0x4F }; // 0..79
 80025b0:	f04f 459e 	mov.w	r5, #1325400064	@ 0x4f000000
    uint8_t raset[] = { 0x00, 0x00, 0x00, 0x9F }; // 0..159
 80025b4:	f04f 401f 	mov.w	r0, #2667577344	@ 0x9f000000
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80025b8:	2140      	movs	r1, #64	@ 0x40
 80025ba:	4b35      	ldr	r3, [pc, #212]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80025bc:	4a33      	ldr	r2, [pc, #204]	@ (800268c <ST7735_Init+0x464>)
 80025be:	e9cd 5002 	strd	r5, r0, [sp, #8]
 80025c2:	6159      	str	r1, [r3, #20]
 80025c4:	6893      	ldr	r3, [r2, #8]
 80025c6:	079b      	lsls	r3, r3, #30
 80025c8:	d5fc      	bpl.n	80025c4 <ST7735_Init+0x39c>
  *spidr = TxData;
 80025ca:	232a      	movs	r3, #42	@ 0x2a
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80025cc:	492f      	ldr	r1, [pc, #188]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 80025ce:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80025d0:	688b      	ldr	r3, [r1, #8]
 80025d2:	061e      	lsls	r6, r3, #24
 80025d4:	d4fc      	bmi.n	80025d0 <ST7735_Init+0x3a8>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80025d6:	2540      	movs	r5, #64	@ 0x40
 80025d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80025da:	4a2c      	ldr	r2, [pc, #176]	@ (800268c <ST7735_Init+0x464>)
 80025dc:	a802      	add	r0, sp, #8
 80025de:	a903      	add	r1, sp, #12
 80025e0:	611d      	str	r5, [r3, #16]
 80025e2:	6893      	ldr	r3, [r2, #8]
 80025e4:	079d      	lsls	r5, r3, #30
 80025e6:	d5fc      	bpl.n	80025e2 <ST7735_Init+0x3ba>
        LL_SPI_TransmitData8(SPI1, *data++);
 80025e8:	f810 3b01 	ldrb.w	r3, [r0], #1
    while (size--) {
 80025ec:	4288      	cmp	r0, r1
  *spidr = TxData;
 80025ee:	7313      	strb	r3, [r2, #12]
 80025f0:	d1f7      	bne.n	80025e2 <ST7735_Init+0x3ba>
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80025f2:	4a26      	ldr	r2, [pc, #152]	@ (800268c <ST7735_Init+0x464>)
 80025f4:	6893      	ldr	r3, [r2, #8]
 80025f6:	0618      	lsls	r0, r3, #24
 80025f8:	d4fc      	bmi.n	80025f4 <ST7735_Init+0x3cc>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80025fa:	2040      	movs	r0, #64	@ 0x40
 80025fc:	4b24      	ldr	r3, [pc, #144]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80025fe:	4a23      	ldr	r2, [pc, #140]	@ (800268c <ST7735_Init+0x464>)
 8002600:	6158      	str	r0, [r3, #20]
 8002602:	6893      	ldr	r3, [r2, #8]
 8002604:	079b      	lsls	r3, r3, #30
 8002606:	d5fc      	bpl.n	8002602 <ST7735_Init+0x3da>
  *spidr = TxData;
 8002608:	232b      	movs	r3, #43	@ 0x2b
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800260a:	4820      	ldr	r0, [pc, #128]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 800260c:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800260e:	6883      	ldr	r3, [r0, #8]
 8002610:	061e      	lsls	r6, r3, #24
 8002612:	d4fc      	bmi.n	800260e <ST7735_Init+0x3e6>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002614:	2040      	movs	r0, #64	@ 0x40
 8002616:	4b1e      	ldr	r3, [pc, #120]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002618:	4a1c      	ldr	r2, [pc, #112]	@ (800268c <ST7735_Init+0x464>)
 800261a:	6118      	str	r0, [r3, #16]
 800261c:	6893      	ldr	r3, [r2, #8]
 800261e:	079d      	lsls	r5, r3, #30
 8002620:	d5fc      	bpl.n	800261c <ST7735_Init+0x3f4>
        LL_SPI_TransmitData8(SPI1, *data++);
 8002622:	f811 3b01 	ldrb.w	r3, [r1], #1
    while (size--) {
 8002626:	42a1      	cmp	r1, r4
  *spidr = TxData;
 8002628:	7313      	strb	r3, [r2, #12]
 800262a:	d1f7      	bne.n	800261c <ST7735_Init+0x3f4>
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800262c:	4a17      	ldr	r2, [pc, #92]	@ (800268c <ST7735_Init+0x464>)
 800262e:	6893      	ldr	r3, [r2, #8]
 8002630:	0618      	lsls	r0, r3, #24
 8002632:	d4fc      	bmi.n	800262e <ST7735_Init+0x406>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002634:	2140      	movs	r1, #64	@ 0x40
 8002636:	4b16      	ldr	r3, [pc, #88]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002638:	4a14      	ldr	r2, [pc, #80]	@ (800268c <ST7735_Init+0x464>)
 800263a:	6159      	str	r1, [r3, #20]
 800263c:	6893      	ldr	r3, [r2, #8]
 800263e:	0799      	lsls	r1, r3, #30
 8002640:	d5fc      	bpl.n	800263c <ST7735_Init+0x414>
  *spidr = TxData;
 8002642:	2313      	movs	r3, #19
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002644:	4911      	ldr	r1, [pc, #68]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 8002646:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002648:	688b      	ldr	r3, [r1, #8]
 800264a:	061a      	lsls	r2, r3, #24
 800264c:	d4fc      	bmi.n	8002648 <ST7735_Init+0x420>
    delay_ms(10);
 800264e:	200a      	movs	r0, #10
 8002650:	f7fe fcf0 	bl	8001034 <delay_ms>
 8002654:	2140      	movs	r1, #64	@ 0x40
 8002656:	4b0e      	ldr	r3, [pc, #56]	@ (8002690 <ST7735_Init+0x468>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002658:	4a0c      	ldr	r2, [pc, #48]	@ (800268c <ST7735_Init+0x464>)
 800265a:	6159      	str	r1, [r3, #20]
 800265c:	6893      	ldr	r3, [r2, #8]
 800265e:	079b      	lsls	r3, r3, #30
 8002660:	d5fc      	bpl.n	800265c <ST7735_Init+0x434>
  *spidr = TxData;
 8002662:	2129      	movs	r1, #41	@ 0x29
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002664:	4b09      	ldr	r3, [pc, #36]	@ (800268c <ST7735_Init+0x464>)
  *spidr = TxData;
 8002666:	7311      	strb	r1, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002668:	689c      	ldr	r4, [r3, #8]
 800266a:	f014 0480 	ands.w	r4, r4, #128	@ 0x80
 800266e:	d1fb      	bne.n	8002668 <ST7735_Init+0x440>
    delay_ms(100);
 8002670:	2064      	movs	r0, #100	@ 0x64
 8002672:	f7fe fcdf 	bl	8001034 <delay_ms>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002676:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    ST7735_FillScreen(ST7735_BLACK);
 800267a:	4620      	mov	r0, r4
 800267c:	4b05      	ldr	r3, [pc, #20]	@ (8002694 <ST7735_Init+0x46c>)
 800267e:	611a      	str	r2, [r3, #16]
}
 8002680:	b006      	add	sp, #24
 8002682:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ST7735_FillScreen(ST7735_BLACK);
 8002686:	f7ff bd81 	b.w	800218c <ST7735_FillScreen>
 800268a:	bf00      	nop
 800268c:	40013000 	.word	0x40013000
 8002690:	40010c00 	.word	0x40010c00
 8002694:	40010800 	.word	0x40010800

08002698 <ST7735_DrawLine>:
    ST7735_Unselect();
}


void ST7735_DrawLine(int x0, int y0, int x1, int y1, uint16_t color)
{
 8002698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800269c:	4690      	mov	r8, r2
 800269e:	460e      	mov	r6, r1
 80026a0:	461a      	mov	r2, r3
 80026a2:	b087      	sub	sp, #28
 80026a4:	9303      	str	r3, [sp, #12]
    int dx = abs(x1 - x0);
    int sx = (x0 < x1) ? 1 : -1;
    int dy = -abs(y1 - y0);
 80026a6:	1a5b      	subs	r3, r3, r1
    int dx = abs(x1 - x0);
 80026a8:	eba8 0900 	sub.w	r9, r8, r0
    int dy = -abs(y1 - y0);
 80026ac:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
    int dx = abs(x1 - x0);
 80026b0:	f1b9 0f00 	cmp.w	r9, #0
    int dy = -abs(y1 - y0);
 80026b4:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80026b8:	460b      	mov	r3, r1
    int dx = abs(x1 - x0);
 80026ba:	bfb8      	it	lt
 80026bc:	f1c9 0900 	rsblt	r9, r9, #0
    int dy = -abs(y1 - y0);
 80026c0:	9100      	str	r1, [sp, #0]
    int sy = (y0 < y1) ? 1 : -1;
 80026c2:	42b2      	cmp	r2, r6
 80026c4:	bfd4      	ite	le
 80026c6:	f04f 32ff 	movle.w	r2, #4294967295
 80026ca:	2201      	movgt	r2, #1
    int sx = (x0 < x1) ? 1 : -1;
 80026cc:	4580      	cmp	r8, r0
 80026ce:	bfd4      	ite	le
 80026d0:	f04f 31ff 	movle.w	r1, #4294967295
 80026d4:	2101      	movgt	r1, #1
{
 80026d6:	4605      	mov	r5, r0
 80026d8:	f8bd 4040 	ldrh.w	r4, [sp, #64]	@ 0x40
    if (x < 0 || y < 0 || x >= _width || y >= _height)
 80026dc:	f8df b0a4 	ldr.w	fp, [pc, #164]	@ 8002784 <ST7735_DrawLine+0xec>
{
 80026e0:	9405      	str	r4, [sp, #20]
    uint8_t data[2] = { color >> 8, color & 0xFF };
 80026e2:	0a24      	lsrs	r4, r4, #8
 80026e4:	9404      	str	r4, [sp, #16]
 80026e6:	b207      	sxth	r7, r0
    int sx = (x0 < x1) ? 1 : -1;
 80026e8:	9101      	str	r1, [sp, #4]
    int sy = (y0 < y1) ? 1 : -1;
 80026ea:	9202      	str	r2, [sp, #8]
    int dy = -abs(y1 - y0);
 80026ec:	f1c3 0a00 	rsb	sl, r3, #0
    int err = dx + dy;  // error term
 80026f0:	eba9 0403 	sub.w	r4, r9, r3
    if (x < 0 || y < 0 || x >= _width || y >= _height)
 80026f4:	2f00      	cmp	r7, #0
 80026f6:	db2c      	blt.n	8002752 <ST7735_DrawLine+0xba>

    while (1)
    {
        ST7735_DrawPixel(x0, y0, color);
 80026f8:	b233      	sxth	r3, r6
    if (x < 0 || y < 0 || x >= _width || y >= _height)
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	db29      	blt.n	8002752 <ST7735_DrawLine+0xba>
 80026fe:	f89b 2000 	ldrb.w	r2, [fp]
 8002702:	4297      	cmp	r7, r2
 8002704:	da25      	bge.n	8002752 <ST7735_DrawLine+0xba>
 8002706:	4a20      	ldr	r2, [pc, #128]	@ (8002788 <ST7735_DrawLine+0xf0>)
 8002708:	7812      	ldrb	r2, [r2, #0]
 800270a:	4293      	cmp	r3, r2
 800270c:	da21      	bge.n	8002752 <ST7735_DrawLine+0xba>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800270e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002712:	4a1e      	ldr	r2, [pc, #120]	@ (800278c <ST7735_DrawLine+0xf4>)
 8002714:	6153      	str	r3, [r2, #20]
    ST7735_SetAddrWindow(x, y, x, y);
 8002716:	b2aa      	uxth	r2, r5
 8002718:	b2b3      	uxth	r3, r6
 800271a:	4619      	mov	r1, r3
 800271c:	4610      	mov	r0, r2
 800271e:	f7ff fc75 	bl	800200c <ST7735_SetAddrWindow>
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002722:	2240      	movs	r2, #64	@ 0x40
 8002724:	4b1a      	ldr	r3, [pc, #104]	@ (8002790 <ST7735_DrawLine+0xf8>)
    uint8_t data[2] = { color >> 8, color & 0xFF };
 8002726:	f89d 1014 	ldrb.w	r1, [sp, #20]
 800272a:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800272c:	4a19      	ldr	r2, [pc, #100]	@ (8002794 <ST7735_DrawLine+0xfc>)
 800272e:	6893      	ldr	r3, [r2, #8]
 8002730:	079b      	lsls	r3, r3, #30
 8002732:	d5fc      	bpl.n	800272e <ST7735_DrawLine+0x96>
  *spidr = TxData;
 8002734:	9b04      	ldr	r3, [sp, #16]
 8002736:	7313      	strb	r3, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002738:	4a16      	ldr	r2, [pc, #88]	@ (8002794 <ST7735_DrawLine+0xfc>)
 800273a:	6893      	ldr	r3, [r2, #8]
 800273c:	0798      	lsls	r0, r3, #30
 800273e:	d5fc      	bpl.n	800273a <ST7735_DrawLine+0xa2>
  *spidr = TxData;
 8002740:	7311      	strb	r1, [r2, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002742:	4a14      	ldr	r2, [pc, #80]	@ (8002794 <ST7735_DrawLine+0xfc>)
 8002744:	6893      	ldr	r3, [r2, #8]
 8002746:	061b      	lsls	r3, r3, #24
 8002748:	d4fc      	bmi.n	8002744 <ST7735_DrawLine+0xac>
 800274a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800274e:	4a0f      	ldr	r2, [pc, #60]	@ (800278c <ST7735_DrawLine+0xf4>)
 8002750:	6113      	str	r3, [r2, #16]

        if (x0 == x1 && y0 == y1)
 8002752:	4545      	cmp	r5, r8
 8002754:	d010      	beq.n	8002778 <ST7735_DrawLine+0xe0>
            break;

        int e2 = 2 * err;

        if (e2 >= dy) {
 8002756:	ebba 0f44 	cmp.w	sl, r4, lsl #1
        int e2 = 2 * err;
 800275a:	ea4f 0344 	mov.w	r3, r4, lsl #1
        if (e2 >= dy) {
 800275e:	dc07      	bgt.n	8002770 <ST7735_DrawLine+0xd8>
            err += dy;
 8002760:	9a00      	ldr	r2, [sp, #0]
            x0 += sx;
        }

        if (e2 <= dx) {
 8002762:	4599      	cmp	r9, r3
 8002764:	eba4 0402 	sub.w	r4, r4, r2
            x0 += sx;
 8002768:	9a01      	ldr	r2, [sp, #4]
 800276a:	4415      	add	r5, r2
        if (e2 <= dx) {
 800276c:	b22f      	sxth	r7, r5
 800276e:	dbc1      	blt.n	80026f4 <ST7735_DrawLine+0x5c>
            err += dx;
            y0 += sy;
 8002770:	9b02      	ldr	r3, [sp, #8]
            err += dx;
 8002772:	444c      	add	r4, r9
            y0 += sy;
 8002774:	441e      	add	r6, r3
 8002776:	e7bd      	b.n	80026f4 <ST7735_DrawLine+0x5c>
        if (x0 == x1 && y0 == y1)
 8002778:	9b03      	ldr	r3, [sp, #12]
 800277a:	429e      	cmp	r6, r3
 800277c:	d1eb      	bne.n	8002756 <ST7735_DrawLine+0xbe>
        }
    }
}
 800277e:	b007      	add	sp, #28
 8002780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002784:	20000081 	.word	0x20000081
 8002788:	20000080 	.word	0x20000080
 800278c:	40010800 	.word	0x40010800
 8002790:	40010c00 	.word	0x40010c00
 8002794:	40013000 	.word	0x40013000

08002798 <ST7735_FillRect>:

    ST7735_Unselect();
}
#endif
void ST7735_FillRect(int x, int y, int w, int h, uint16_t color)
{
 8002798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if (x >= _width || y >= _height || w <= 0 || h <= 0) return;
 800279c:	4c32      	ldr	r4, [pc, #200]	@ (8002868 <ST7735_FillRect+0xd0>)
{
 800279e:	f8bd 5020 	ldrh.w	r5, [sp, #32]
    if (x >= _width || y >= _height || w <= 0 || h <= 0) return;
 80027a2:	7827      	ldrb	r7, [r4, #0]
 80027a4:	4287      	cmp	r7, r0
 80027a6:	dd4f      	ble.n	8002848 <ST7735_FillRect+0xb0>
 80027a8:	461e      	mov	r6, r3
 80027aa:	4b30      	ldr	r3, [pc, #192]	@ (800286c <ST7735_FillRect+0xd4>)
 80027ac:	468e      	mov	lr, r1
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	428b      	cmp	r3, r1
 80027b2:	dd49      	ble.n	8002848 <ST7735_FillRect+0xb0>
 80027b4:	2a00      	cmp	r2, #0
 80027b6:	4614      	mov	r4, r2
 80027b8:	dd46      	ble.n	8002848 <ST7735_FillRect+0xb0>
 80027ba:	2e00      	cmp	r6, #0
 80027bc:	dd44      	ble.n	8002848 <ST7735_FillRect+0xb0>
    if (x < 0) { w += x; x = 0; }
 80027be:	2800      	cmp	r0, #0
 80027c0:	4684      	mov	ip, r0
 80027c2:	eb00 0a02 	add.w	sl, r0, r2
 80027c6:	db41      	blt.n	800284c <ST7735_FillRect+0xb4>
    if (y < 0) { h += y; y = 0; }
    if (x + w > _width)  w = _width  - x;
    if (y + h > _height) h = _height - y;

    ST7735_Select();
    ST7735_SetAddrWindow(x, y, x + w - 1, y + h - 1);
 80027c8:	b280      	uxth	r0, r0
 80027ca:	1e42      	subs	r2, r0, #1
 80027cc:	b292      	uxth	r2, r2
    if (y < 0) { h += y; y = 0; }
 80027ce:	f1be 0f00 	cmp.w	lr, #0
 80027d2:	eb0e 0906 	add.w	r9, lr, r6
 80027d6:	db3f      	blt.n	8002858 <ST7735_FillRect+0xc0>
    ST7735_SetAddrWindow(x, y, x + w - 1, y + h - 1);
 80027d8:	fa1f f88e 	uxth.w	r8, lr
 80027dc:	f108 31ff 	add.w	r1, r8, #4294967295
 80027e0:	b289      	uxth	r1, r1
    if (x + w > _width)  w = _width  - x;
 80027e2:	4557      	cmp	r7, sl
 80027e4:	bfb8      	it	lt
 80027e6:	eba7 040c 	sublt.w	r4, r7, ip
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80027ea:	f44f 4c00 	mov.w	ip, #32768	@ 0x8000
    if (y + h > _height) h = _height - y;
 80027ee:	454b      	cmp	r3, r9
 80027f0:	bfb8      	it	lt
 80027f2:	eba3 060e 	sublt.w	r6, r3, lr
    ST7735_SetAddrWindow(x, y, x + w - 1, y + h - 1);
 80027f6:	4422      	add	r2, r4

    uint8_t hi = color >> 8;
    uint8_t lo = color & 0xFF;

    // Write pixel-by-pixel (slow but perfect)
    for (int i = 0; i < w * h; i++) {
 80027f8:	fb06 f404 	mul.w	r4, r6, r4
 80027fc:	4f1c      	ldr	r7, [pc, #112]	@ (8002870 <ST7735_FillRect+0xd8>)
    ST7735_SetAddrWindow(x, y, x + w - 1, y + h - 1);
 80027fe:	198b      	adds	r3, r1, r6
 8002800:	b29b      	uxth	r3, r3
 8002802:	4641      	mov	r1, r8
 8002804:	b292      	uxth	r2, r2
 8002806:	f8c7 c014 	str.w	ip, [r7, #20]
 800280a:	f7ff fbff 	bl	800200c <ST7735_SetAddrWindow>
    for (int i = 0; i < w * h; i++) {
 800280e:	2c00      	cmp	r4, #0
    uint8_t hi = color >> 8;
 8002810:	ea4f 2e15 	mov.w	lr, r5, lsr #8
    uint8_t lo = color & 0xFF;
 8002814:	b2e8      	uxtb	r0, r5
    for (int i = 0; i < w * h; i++) {
 8002816:	dd13      	ble.n	8002840 <ST7735_FillRect+0xa8>
 8002818:	2100      	movs	r1, #0
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800281a:	2540      	movs	r5, #64	@ 0x40
 800281c:	4e15      	ldr	r6, [pc, #84]	@ (8002874 <ST7735_FillRect+0xdc>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800281e:	4b16      	ldr	r3, [pc, #88]	@ (8002878 <ST7735_FillRect+0xe0>)
 8002820:	6135      	str	r5, [r6, #16]
 8002822:	689a      	ldr	r2, [r3, #8]
 8002824:	0792      	lsls	r2, r2, #30
 8002826:	d5fc      	bpl.n	8002822 <ST7735_FillRect+0x8a>
  *spidr = TxData;
 8002828:	f883 e00c 	strb.w	lr, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	0797      	lsls	r7, r2, #30
 8002830:	d5fc      	bpl.n	800282c <ST7735_FillRect+0x94>
  *spidr = TxData;
 8002832:	7318      	strb	r0, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002834:	689a      	ldr	r2, [r3, #8]
 8002836:	0612      	lsls	r2, r2, #24
 8002838:	d4fc      	bmi.n	8002834 <ST7735_FillRect+0x9c>
 800283a:	3101      	adds	r1, #1
 800283c:	428c      	cmp	r4, r1
 800283e:	d1ef      	bne.n	8002820 <ST7735_FillRect+0x88>
 8002840:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002844:	4b0a      	ldr	r3, [pc, #40]	@ (8002870 <ST7735_FillRect+0xd8>)
 8002846:	611a      	str	r2, [r3, #16]
        uint8_t data[2] = { hi, lo };
        ST7735_WriteData(data, 2);
    }

    ST7735_Unselect();
}
 8002848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800284c:	2000      	movs	r0, #0
    if (x < 0) { w += x; x = 0; }
 800284e:	4654      	mov	r4, sl
 8002850:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002854:	4684      	mov	ip, r0
 8002856:	e7ba      	b.n	80027ce <ST7735_FillRect+0x36>
 8002858:	f04f 0e00 	mov.w	lr, #0
    if (y < 0) { h += y; y = 0; }
 800285c:	464e      	mov	r6, r9
 800285e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002862:	46f0      	mov	r8, lr
 8002864:	e7bd      	b.n	80027e2 <ST7735_FillRect+0x4a>
 8002866:	bf00      	nop
 8002868:	20000081 	.word	0x20000081
 800286c:	20000080 	.word	0x20000080
 8002870:	40010800 	.word	0x40010800
 8002874:	40010c00 	.word	0x40010c00
 8002878:	40013000 	.word	0x40013000

0800287c <ST7735_DrawBitmapMonoTransparent>:
        }
    }
}
#endif
void ST7735_DrawBitmapMonoTransparent(int x, int y, const tImage *img, uint16_t fg)
{
 800287c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002880:	4616      	mov	r6, r2
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002882:	f44f 4c00 	mov.w	ip, #32768	@ 0x8000
    int w = img->width;
    int h = img->height;
 8002886:	88f5      	ldrh	r5, [r6, #6]
    int w = img->width;
 8002888:	88b4      	ldrh	r4, [r6, #4]
    const uint8_t *data = img->data;

    int bytesPerRow = (w + 7) >> 3;

    ST7735_Select();
    ST7735_SetAddrWindow(x, y, x + w - 1, y + h - 1);
 800288a:	b280      	uxth	r0, r0
 800288c:	b289      	uxth	r1, r1
{
 800288e:	4698      	mov	r8, r3
 8002890:	4f30      	ldr	r7, [pc, #192]	@ (8002954 <ST7735_DrawBitmapMonoTransparent+0xd8>)
    ST7735_SetAddrWindow(x, y, x + w - 1, y + h - 1);
 8002892:	1e4b      	subs	r3, r1, #1
 8002894:	1e42      	subs	r2, r0, #1
 8002896:	4422      	add	r2, r4
 8002898:	442b      	add	r3, r5
{
 800289a:	b083      	sub	sp, #12
    const uint8_t *data = img->data;
 800289c:	f8d6 9000 	ldr.w	r9, [r6]
    ST7735_SetAddrWindow(x, y, x + w - 1, y + h - 1);
 80028a0:	b292      	uxth	r2, r2
 80028a2:	f8c7 c014 	str.w	ip, [r7, #20]
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	f7ff fbb0 	bl	800200c <ST7735_SetAddrWindow>

    for (int yy = 0; yy < h; yy++)
 80028ac:	2d00      	cmp	r5, #0
 80028ae:	d038      	beq.n	8002922 <ST7735_DrawBitmapMonoTransparent+0xa6>
    {
        const uint8_t *row = data + yy * bytesPerRow;

        for (int xx = 0; xx < w; xx++)
 80028b0:	2c00      	cmp	r4, #0
 80028b2:	d036      	beq.n	8002922 <ST7735_DrawBitmapMonoTransparent+0xa6>
    int bytesPerRow = (w + 7) >> 3;
 80028b4:	2000      	movs	r0, #0
            int byteIndex = xx >> 3;
            int bitIndex  = 7 - (xx & 7);

            if (row[byteIndex] & (1 << bitIndex))
            {
                uint8_t d[2] = { fg >> 8, fg & 0xFF };
 80028b6:	ea4f 2218 	mov.w	r2, r8, lsr #8
  *spidr = TxData;
 80028ba:	e9cd 0500 	strd	r0, r5, [sp]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80028be:	2740      	movs	r7, #64	@ 0x40
 80028c0:	464d      	mov	r5, r9
 80028c2:	4686      	mov	lr, r0
 80028c4:	4691      	mov	r9, r2
    int bytesPerRow = (w + 7) >> 3;
 80028c6:	1de3      	adds	r3, r4, #7
 80028c8:	ea4f 0be3 	mov.w	fp, r3, asr #3
 80028cc:	4e22      	ldr	r6, [pc, #136]	@ (8002958 <ST7735_DrawBitmapMonoTransparent+0xdc>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80028ce:	4b23      	ldr	r3, [pc, #140]	@ (800295c <ST7735_DrawBitmapMonoTransparent+0xe0>)
                uint8_t d[2] = { fg >> 8, fg & 0xFF };
 80028d0:	fa5f f888 	uxtb.w	r8, r8
        for (int xx = 0; xx < w; xx++)
 80028d4:	2200      	movs	r2, #0
 80028d6:	eb05 0c00 	add.w	ip, r5, r0
            int bitIndex  = 7 - (xx & 7);
 80028da:	43d1      	mvns	r1, r2
            int byteIndex = xx >> 3;
 80028dc:	ea4f 0ae2 	mov.w	sl, r2, asr #3
            if (row[byteIndex] & (1 << bitIndex))
 80028e0:	f81c a00a 	ldrb.w	sl, [ip, sl]
            int bitIndex  = 7 - (xx & 7);
 80028e4:	f001 0107 	and.w	r1, r1, #7
            if (row[byteIndex] & (1 << bitIndex))
 80028e8:	fa4a fa01 	asr.w	sl, sl, r1
 80028ec:	f01a 0f01 	tst.w	sl, #1
 80028f0:	6137      	str	r7, [r6, #16]
 80028f2:	d01d      	beq.n	8002930 <ST7735_DrawBitmapMonoTransparent+0xb4>
 80028f4:	6899      	ldr	r1, [r3, #8]
 80028f6:	0789      	lsls	r1, r1, #30
 80028f8:	d5fc      	bpl.n	80028f4 <ST7735_DrawBitmapMonoTransparent+0x78>
  *spidr = TxData;
 80028fa:	f883 900c 	strb.w	r9, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80028fe:	6899      	ldr	r1, [r3, #8]
 8002900:	0789      	lsls	r1, r1, #30
 8002902:	d5fc      	bpl.n	80028fe <ST7735_DrawBitmapMonoTransparent+0x82>
  *spidr = TxData;
 8002904:	f883 800c 	strb.w	r8, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002908:	6899      	ldr	r1, [r3, #8]
 800290a:	0609      	lsls	r1, r1, #24
 800290c:	d4fc      	bmi.n	8002908 <ST7735_DrawBitmapMonoTransparent+0x8c>
        for (int xx = 0; xx < w; xx++)
 800290e:	3201      	adds	r2, #1
 8002910:	4294      	cmp	r4, r2
 8002912:	d1e2      	bne.n	80028da <ST7735_DrawBitmapMonoTransparent+0x5e>
    for (int yy = 0; yy < h; yy++)
 8002914:	9a00      	ldr	r2, [sp, #0]
 8002916:	9901      	ldr	r1, [sp, #4]
 8002918:	3201      	adds	r2, #1
 800291a:	428a      	cmp	r2, r1
 800291c:	9200      	str	r2, [sp, #0]
 800291e:	4458      	add	r0, fp
 8002920:	d1d8      	bne.n	80028d4 <ST7735_DrawBitmapMonoTransparent+0x58>
 8002922:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002926:	4b0b      	ldr	r3, [pc, #44]	@ (8002954 <ST7735_DrawBitmapMonoTransparent+0xd8>)
 8002928:	611a      	str	r2, [r3, #16]
            }
        }
    }

    ST7735_Unselect();
}
 800292a:	b003      	add	sp, #12
 800292c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002930:	6899      	ldr	r1, [r3, #8]
 8002932:	0789      	lsls	r1, r1, #30
 8002934:	d5fc      	bpl.n	8002930 <ST7735_DrawBitmapMonoTransparent+0xb4>
  *spidr = TxData;
 8002936:	f883 e00c 	strb.w	lr, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800293a:	6899      	ldr	r1, [r3, #8]
 800293c:	0789      	lsls	r1, r1, #30
 800293e:	d5fc      	bpl.n	800293a <ST7735_DrawBitmapMonoTransparent+0xbe>
  *spidr = TxData;
 8002940:	f883 e00c 	strb.w	lr, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002944:	6899      	ldr	r1, [r3, #8]
 8002946:	0609      	lsls	r1, r1, #24
 8002948:	d4fc      	bmi.n	8002944 <ST7735_DrawBitmapMonoTransparent+0xc8>
        for (int xx = 0; xx < w; xx++)
 800294a:	3201      	adds	r2, #1
 800294c:	4294      	cmp	r4, r2
 800294e:	d1c4      	bne.n	80028da <ST7735_DrawBitmapMonoTransparent+0x5e>
 8002950:	e7e0      	b.n	8002914 <ST7735_DrawBitmapMonoTransparent+0x98>
 8002952:	bf00      	nop
 8002954:	40010800 	.word	0x40010800
 8002958:	40010c00 	.word	0x40010c00
 800295c:	40013000 	.word	0x40013000

08002960 <DrawChar_GFX>:

#if 1
void DrawChar_GFX(int x, int y, char c, const GFXfont *font, uint16_t color, uint16_t bg)
{
 8002960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002964:	4604      	mov	r4, r0
    if (c < font->first || c > font->last)
 8002966:	7a18      	ldrb	r0, [r3, #8]
{
 8002968:	b089      	sub	sp, #36	@ 0x24
    if (c < font->first || c > font->last)
 800296a:	4290      	cmp	r0, r2
{
 800296c:	f8bd 9048 	ldrh.w	r9, [sp, #72]	@ 0x48
 8002970:	f8bd a04c 	ldrh.w	sl, [sp, #76]	@ 0x4c
    if (c < font->first || c > font->last)
 8002974:	d87a      	bhi.n	8002a6c <DrawChar_GFX+0x10c>
 8002976:	7a5d      	ldrb	r5, [r3, #9]
 8002978:	4295      	cmp	r5, r2
 800297a:	d377      	bcc.n	8002a6c <DrawChar_GFX+0x10c>
        return;

    c -= font->first;
 800297c:	1a12      	subs	r2, r2, r0
    const GFXglyph *glyph = &font->glyph[(uint8_t)c];
 800297e:	6858      	ldr	r0, [r3, #4]
    const uint8_t *bitmap = font->bitmap;
 8002980:	681b      	ldr	r3, [r3, #0]
    const GFXglyph *glyph = &font->glyph[(uint8_t)c];
 8002982:	b2d2      	uxtb	r2, r2
    const uint8_t *bitmap = font->bitmap;
 8002984:	9301      	str	r3, [sp, #4]
    const GFXglyph *glyph = &font->glyph[(uint8_t)c];
 8002986:	eb00 03c2 	add.w	r3, r0, r2, lsl #3

    uint16_t bo = glyph->bitmapOffset;
    uint8_t w = glyph->width;
    uint8_t h = glyph->height;
 800298a:	78df      	ldrb	r7, [r3, #3]
    uint16_t bo = glyph->bitmapOffset;
 800298c:	f830 6032 	ldrh.w	r6, [r0, r2, lsl #3]
    int8_t xo = glyph->xOffset;
 8002990:	f993 5005 	ldrsb.w	r5, [r3, #5]
    uint8_t w = glyph->width;
 8002994:	7898      	ldrb	r0, [r3, #2]
    int8_t yo = glyph->yOffset;
 8002996:	f993 3006 	ldrsb.w	r3, [r3, #6]

    uint8_t bits = 0, bit = 0;

    for (uint8_t yy = 0; yy < h; yy++)
 800299a:	2f00      	cmp	r7, #0
 800299c:	d066      	beq.n	8002a6c <DrawChar_GFX+0x10c>
 800299e:	b29b      	uxth	r3, r3
 80029a0:	b28a      	uxth	r2, r1
 80029a2:	441f      	add	r7, r3
 80029a4:	4413      	add	r3, r2
 80029a6:	443a      	add	r2, r7
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	fa1f fe82 	uxth.w	lr, r2
    {
        for (uint8_t xx = 0; xx < w; xx++)
 80029ae:	2800      	cmp	r0, #0
 80029b0:	d05f      	beq.n	8002a72 <DrawChar_GFX+0x112>
 80029b2:	2100      	movs	r1, #0
 80029b4:	442c      	add	r4, r5
                bits = bitmap[bo++];

            uint16_t px = (bits & 0x80) ? color : bg;
            bits <<= 1;

            ST7735_DrawPixel(x + xo + xx, y + yo + yy, px);
 80029b6:	b2a5      	uxth	r5, r4
        for (uint8_t xx = 0; xx < w; xx++)
 80029b8:	460c      	mov	r4, r1
 80029ba:	e9cd 0e06 	strd	r0, lr, [sp, #24]
 80029be:	eb00 0805 	add.w	r8, r0, r5
    if (x < 0 || y < 0 || x >= _width || y >= _height)
 80029c2:	f8df b0c0 	ldr.w	fp, [pc, #192]	@ 8002a84 <DrawChar_GFX+0x124>
 80029c6:	fa1f f888 	uxth.w	r8, r8
            ST7735_DrawPixel(x + xo + xx, y + yo + yy, px);
 80029ca:	462a      	mov	r2, r5
 80029cc:	e9cd 5104 	strd	r5, r1, [sp, #16]
 80029d0:	1b4f      	subs	r7, r1, r5
            if (!(bit++ & 7))
 80029d2:	18b9      	adds	r1, r7, r2
 80029d4:	0749      	lsls	r1, r1, #29
 80029d6:	d103      	bne.n	80029e0 <DrawChar_GFX+0x80>
                bits = bitmap[bo++];
 80029d8:	9801      	ldr	r0, [sp, #4]
 80029da:	1c71      	adds	r1, r6, #1
 80029dc:	5d84      	ldrb	r4, [r0, r6]
 80029de:	b28e      	uxth	r6, r1
            uint16_t px = (bits & 0x80) ? color : bg;
 80029e0:	f014 0f80 	tst.w	r4, #128	@ 0x80
    if (x < 0 || y < 0 || x >= _width || y >= _height)
 80029e4:	ea43 0002 	orr.w	r0, r3, r2
            uint16_t px = (bits & 0x80) ? color : bg;
 80029e8:	bf0c      	ite	eq
 80029ea:	4655      	moveq	r5, sl
 80029ec:	464d      	movne	r5, r9
            bits <<= 1;
 80029ee:	0064      	lsls	r4, r4, #1
    if (x < 0 || y < 0 || x >= _width || y >= _height)
 80029f0:	0400      	lsls	r0, r0, #16
            bits <<= 1;
 80029f2:	b2e4      	uxtb	r4, r4
    if (x < 0 || y < 0 || x >= _width || y >= _height)
 80029f4:	d42c      	bmi.n	8002a50 <DrawChar_GFX+0xf0>
 80029f6:	f89b 1000 	ldrb.w	r1, [fp]
 80029fa:	4291      	cmp	r1, r2
 80029fc:	d928      	bls.n	8002a50 <DrawChar_GFX+0xf0>
 80029fe:	4922      	ldr	r1, [pc, #136]	@ (8002a88 <DrawChar_GFX+0x128>)
 8002a00:	7809      	ldrb	r1, [r1, #0]
 8002a02:	4299      	cmp	r1, r3
 8002a04:	d924      	bls.n	8002a50 <DrawChar_GFX+0xf0>
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002a06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002a0a:	4820      	ldr	r0, [pc, #128]	@ (8002a8c <DrawChar_GFX+0x12c>)
 8002a0c:	6141      	str	r1, [r0, #20]
    ST7735_SetAddrWindow(x, y, x, y);
 8002a0e:	4619      	mov	r1, r3
 8002a10:	4610      	mov	r0, r2
 8002a12:	9303      	str	r3, [sp, #12]
 8002a14:	9202      	str	r2, [sp, #8]
 8002a16:	f7ff faf9 	bl	800200c <ST7735_SetAddrWindow>
    uint8_t data[2] = { color >> 8, color & 0xFF };
 8002a1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002a1e:	2040      	movs	r0, #64	@ 0x40
 8002a20:	491b      	ldr	r1, [pc, #108]	@ (8002a90 <DrawChar_GFX+0x130>)
 8002a22:	ea4f 2c15 	mov.w	ip, r5, lsr #8
 8002a26:	6108      	str	r0, [r1, #16]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002a28:	481a      	ldr	r0, [pc, #104]	@ (8002a94 <DrawChar_GFX+0x134>)
 8002a2a:	b2ed      	uxtb	r5, r5
 8002a2c:	6881      	ldr	r1, [r0, #8]
 8002a2e:	0789      	lsls	r1, r1, #30
 8002a30:	d5fc      	bpl.n	8002a2c <DrawChar_GFX+0xcc>
  *spidr = TxData;
 8002a32:	f880 c00c 	strb.w	ip, [r0, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002a36:	4817      	ldr	r0, [pc, #92]	@ (8002a94 <DrawChar_GFX+0x134>)
 8002a38:	6881      	ldr	r1, [r0, #8]
 8002a3a:	0789      	lsls	r1, r1, #30
 8002a3c:	d5fc      	bpl.n	8002a38 <DrawChar_GFX+0xd8>
  *spidr = TxData;
 8002a3e:	7305      	strb	r5, [r0, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002a40:	4814      	ldr	r0, [pc, #80]	@ (8002a94 <DrawChar_GFX+0x134>)
 8002a42:	6881      	ldr	r1, [r0, #8]
 8002a44:	0609      	lsls	r1, r1, #24
 8002a46:	d4fc      	bmi.n	8002a42 <DrawChar_GFX+0xe2>
 8002a48:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002a4c:	480f      	ldr	r0, [pc, #60]	@ (8002a8c <DrawChar_GFX+0x12c>)
 8002a4e:	6101      	str	r1, [r0, #16]
        for (uint8_t xx = 0; xx < w; xx++)
 8002a50:	3201      	adds	r2, #1
 8002a52:	b292      	uxth	r2, r2
 8002a54:	4590      	cmp	r8, r2
 8002a56:	d1bc      	bne.n	80029d2 <DrawChar_GFX+0x72>
    for (uint8_t yy = 0; yy < h; yy++)
 8002a58:	e9dd 5104 	ldrd	r5, r1, [sp, #16]
 8002a5c:	9a06      	ldr	r2, [sp, #24]
 8002a5e:	3301      	adds	r3, #1
 8002a60:	440a      	add	r2, r1
 8002a62:	b2d1      	uxtb	r1, r2
 8002a64:	9a07      	ldr	r2, [sp, #28]
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d1ae      	bne.n	80029ca <DrawChar_GFX+0x6a>
        }
    }
}
 8002a6c:	b009      	add	sp, #36	@ 0x24
 8002a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    for (uint8_t yy = 0; yy < h; yy++)
 8002a72:	3301      	adds	r3, #1
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	4573      	cmp	r3, lr
 8002a78:	d0f8      	beq.n	8002a6c <DrawChar_GFX+0x10c>
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	4573      	cmp	r3, lr
 8002a80:	d1f7      	bne.n	8002a72 <DrawChar_GFX+0x112>
 8002a82:	e7f3      	b.n	8002a6c <DrawChar_GFX+0x10c>
 8002a84:	20000081 	.word	0x20000081
 8002a88:	20000080 	.word	0x20000080
 8002a8c:	40010800 	.word	0x40010800
 8002a90:	40010c00 	.word	0x40010c00
 8002a94:	40013000 	.word	0x40013000

08002a98 <DrawString_GFX>:

void DrawString_GFX(int x, int y, const char *str, const GFXfont *font, uint16_t color, uint16_t bg)
{
 8002a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a9c:	4614      	mov	r4, r2
    int cursorX = x;

    while (*str)
 8002a9e:	7812      	ldrb	r2, [r2, #0]
{
 8002aa0:	b082      	sub	sp, #8
 8002aa2:	f8bd 7028 	ldrh.w	r7, [sp, #40]	@ 0x28
 8002aa6:	f8bd 802c 	ldrh.w	r8, [sp, #44]	@ 0x2c
    while (*str)
 8002aaa:	b1ea      	cbz	r2, 8002ae8 <DrawString_GFX+0x50>
 8002aac:	4681      	mov	r9, r0
 8002aae:	460e      	mov	r6, r1
 8002ab0:	461d      	mov	r5, r3
    {
        char c = *str++;

        if (c < font->first || c > font->last)
 8002ab2:	f895 c008 	ldrb.w	ip, [r5, #8]
 8002ab6:	4594      	cmp	ip, r2
 8002ab8:	d812      	bhi.n	8002ae0 <DrawString_GFX+0x48>
 8002aba:	7a6b      	ldrb	r3, [r5, #9]
            continue;

        const GFXglyph *glyph = &font->glyph[c - font->first];
 8002abc:	eba2 0c0c 	sub.w	ip, r2, ip
        if (c < font->first || c > font->last)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d30d      	bcc.n	8002ae0 <DrawString_GFX+0x48>
        const GFXglyph *glyph = &font->glyph[c - font->first];
 8002ac4:	f8d5 a004 	ldr.w	sl, [r5, #4]
        DrawChar_GFX(cursorX, y, c, font, color, bg);
 8002ac8:	462b      	mov	r3, r5
 8002aca:	4648      	mov	r0, r9
        const GFXglyph *glyph = &font->glyph[c - font->first];
 8002acc:	eb0a 0acc 	add.w	sl, sl, ip, lsl #3
        DrawChar_GFX(cursorX, y, c, font, color, bg);
 8002ad0:	4631      	mov	r1, r6
 8002ad2:	e9cd 7800 	strd	r7, r8, [sp]
 8002ad6:	f7ff ff43 	bl	8002960 <DrawChar_GFX>

        cursorX += glyph->xAdvance;
 8002ada:	f89a 3004 	ldrb.w	r3, [sl, #4]
 8002ade:	4499      	add	r9, r3
    while (*str)
 8002ae0:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 8002ae4:	2a00      	cmp	r2, #0
 8002ae6:	d1e4      	bne.n	8002ab2 <DrawString_GFX+0x1a>
    }
}
 8002ae8:	b002      	add	sp, #8
 8002aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002aee:	bf00      	nop

08002af0 <memset>:
 8002af0:	4603      	mov	r3, r0
 8002af2:	4402      	add	r2, r0
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d100      	bne.n	8002afa <memset+0xa>
 8002af8:	4770      	bx	lr
 8002afa:	f803 1b01 	strb.w	r1, [r3], #1
 8002afe:	e7f9      	b.n	8002af4 <memset+0x4>

08002b00 <stpcpy>:
 8002b00:	4603      	mov	r3, r0
 8002b02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002b06:	4618      	mov	r0, r3
 8002b08:	f803 2b01 	strb.w	r2, [r3], #1
 8002b0c:	2a00      	cmp	r2, #0
 8002b0e:	d1f8      	bne.n	8002b02 <stpcpy+0x2>
 8002b10:	4770      	bx	lr
	...

08002b14 <__libc_init_array>:
 8002b14:	b570      	push	{r4, r5, r6, lr}
 8002b16:	2600      	movs	r6, #0
 8002b18:	4d0c      	ldr	r5, [pc, #48]	@ (8002b4c <__libc_init_array+0x38>)
 8002b1a:	4c0d      	ldr	r4, [pc, #52]	@ (8002b50 <__libc_init_array+0x3c>)
 8002b1c:	1b64      	subs	r4, r4, r5
 8002b1e:	10a4      	asrs	r4, r4, #2
 8002b20:	42a6      	cmp	r6, r4
 8002b22:	d109      	bne.n	8002b38 <__libc_init_array+0x24>
 8002b24:	f000 f81a 	bl	8002b5c <_init>
 8002b28:	2600      	movs	r6, #0
 8002b2a:	4d0a      	ldr	r5, [pc, #40]	@ (8002b54 <__libc_init_array+0x40>)
 8002b2c:	4c0a      	ldr	r4, [pc, #40]	@ (8002b58 <__libc_init_array+0x44>)
 8002b2e:	1b64      	subs	r4, r4, r5
 8002b30:	10a4      	asrs	r4, r4, #2
 8002b32:	42a6      	cmp	r6, r4
 8002b34:	d105      	bne.n	8002b42 <__libc_init_array+0x2e>
 8002b36:	bd70      	pop	{r4, r5, r6, pc}
 8002b38:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b3c:	4798      	blx	r3
 8002b3e:	3601      	adds	r6, #1
 8002b40:	e7ee      	b.n	8002b20 <__libc_init_array+0xc>
 8002b42:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b46:	4798      	blx	r3
 8002b48:	3601      	adds	r6, #1
 8002b4a:	e7f2      	b.n	8002b32 <__libc_init_array+0x1e>
 8002b4c:	08003e44 	.word	0x08003e44
 8002b50:	08003e44 	.word	0x08003e44
 8002b54:	08003e44 	.word	0x08003e44
 8002b58:	08003e48 	.word	0x08003e48

08002b5c <_init>:
 8002b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b5e:	bf00      	nop
 8002b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b62:	bc08      	pop	{r3}
 8002b64:	469e      	mov	lr, r3
 8002b66:	4770      	bx	lr

08002b68 <_fini>:
 8002b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b6a:	bf00      	nop
 8002b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b6e:	bc08      	pop	{r3}
 8002b70:	469e      	mov	lr, r3
 8002b72:	4770      	bx	lr
