--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Mapeo.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50mhz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
der         |   -1.670(R)|    5.166(R)|logicClk          |   0.000|
fire        |    2.735(R)|    4.309(R)|logicClk          |   0.000|
            |    1.370(R)|    1.763(R)|vga_clk           |   0.000|
izq         |   -1.841(R)|    5.783(R)|logicClk          |   0.000|
reload      |    1.636(R)|    0.805(R)|vga_clk           |   0.000|
reset       |    2.351(R)|   -0.832(R)|clk50mhz_IBUFG    |   0.000|
            |    0.879(R)|    5.605(R)|logicClk          |   0.000|
            |    4.063(R)|    1.143(R)|vga_clk           |   0.000|
------------+------------+------------+------------------+--------+

Clock clk50mhz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
blue_out<0> |    8.230(R)|vga_clk           |   0.000|
blue_out<1> |    8.301(R)|vga_clk           |   0.000|
green_out<0>|    9.004(R)|vga_clk           |   0.000|
green_out<1>|    8.989(R)|vga_clk           |   0.000|
hsync       |    7.831(R)|vga_clk           |   0.000|
led<0>      |    8.065(R)|vga_clk           |   0.000|
led<1>      |    7.837(R)|vga_clk           |   0.000|
led<2>      |    7.273(R)|vga_clk           |   0.000|
led<3>      |    8.001(R)|vga_clk           |   0.000|
led<4>      |    7.752(R)|vga_clk           |   0.000|
led<5>      |    7.857(R)|vga_clk           |   0.000|
led<6>      |    7.750(R)|vga_clk           |   0.000|
led<7>      |    7.822(R)|vga_clk           |   0.000|
red_out<0>  |    8.254(R)|vga_clk           |   0.000|
red_out<1>  |    8.205(R)|vga_clk           |   0.000|
shouldFinish|   11.233(R)|vga_clk           |   0.000|
vsync       |    7.936(R)|vga_clk           |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50mhz       |   21.775|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Sep 26 20:01:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



