verilog xil_defaultlib --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/ec67/hdl" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/8c62/hdl" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ip/design_fft_processing_system7_0_0" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/1ddd/hdl/verilog" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/b2d0/hdl/verilog" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/8713/hdl" \
"../../../bd/design_fft/ip/design_fft_processing_system7_0_0/sim/design_fft_processing_system7_0_0.v" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/sim/bd_18ef.v" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_0/sim/bd_18ef_one_0.v" \

sv xil_defaultlib --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/ec67/hdl" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/8c62/hdl" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ip/design_fft_processing_system7_0_0" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/1ddd/hdl/verilog" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/b2d0/hdl/verilog" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/8713/hdl" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_2/sim/bd_18ef_arsw_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_3/sim/bd_18ef_rsw_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_4/sim/bd_18ef_awsw_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_5/sim/bd_18ef_wsw_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_6/sim/bd_18ef_bsw_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_7/sim/bd_18ef_s00mmu_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_8/sim/bd_18ef_s00tr_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_9/sim/bd_18ef_s00sic_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_10/sim/bd_18ef_s00a2s_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_11/sim/bd_18ef_sarn_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_12/sim/bd_18ef_srn_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_13/sim/bd_18ef_s01mmu_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_14/sim/bd_18ef_s01tr_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_15/sim/bd_18ef_s01sic_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_16/sim/bd_18ef_s01a2s_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_17/sim/bd_18ef_sawn_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_18/sim/bd_18ef_swn_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_19/sim/bd_18ef_sbn_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_20/sim/bd_18ef_m00s2a_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_21/sim/bd_18ef_m00arn_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_22/sim/bd_18ef_m00rn_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_23/sim/bd_18ef_m00awn_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_24/sim/bd_18ef_m00wn_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_25/sim/bd_18ef_m00bn_0.sv" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_26/sim/bd_18ef_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/ec67/hdl" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/8c62/hdl" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ip/design_fft_processing_system7_0_0" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/1ddd/hdl/verilog" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/b2d0/hdl/verilog" --include "../../../../Lab10_HW.srcs/sources_1/bd/design_fft/ipshared/8713/hdl" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/sim/design_fft_axi_smc_0.v" \
"../../../bd/design_fft/ip/design_fft_xlconstant_0_0/sim/design_fft_xlconstant_0_0.v" \
"../../../bd/design_fft/ip/design_fft_xlconstant_0_1/sim/design_fft_xlconstant_0_1.v" \
"../../../bd/design_fft/sim/design_fft.v" \
"../../../bd/design_fft/ip/design_fft_axis_dwidth_converter_0_0/sim/design_fft_axis_dwidth_converter_0_0.v" \
"../../../bd/design_fft/ip/design_fft_auto_pc_0/sim/design_fft_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
