Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu May 29 16:52:16 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  146         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (71)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (71)
--------------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.408        0.000                      0                 8186        0.026        0.000                      0                 8186        3.458        0.000                       0                  2307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.408        0.000                      0                 8186        0.026        0.000                      0                 8186        3.458        0.000                       0                  2307  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U61/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/CEB1
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.132ns (3.864%)  route 3.285ns (96.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X66Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/Q
                         net (fo=64, routed)          1.330     1.438    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U58/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/Q[1]
    SLICE_X65Y104        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     1.491 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U58/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg_i_1/O
                         net (fo=49, routed)          1.954     3.446    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U61/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/CEB1
    DSP48E2_X4Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U61/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U61/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X4Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U61/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X4Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_CEB1)
                                                     -0.154     7.854    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U61/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 2.217ns (63.241%)  route 1.289ns (36.759%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.398 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.424    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1_n_12
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.540 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.566    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[31]
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y103        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 2.217ns (63.259%)  route 1.288ns (36.741%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.398 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.424    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1_n_12
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.540 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[63]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.565    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[29]
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[61]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y103        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[61]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 2.204ns (63.104%)  route 1.289ns (36.896%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.398 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.424    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1_n_12
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.527 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[63]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.553    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[30]
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[62]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y103        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[62]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 2.187ns (62.942%)  route 1.288ns (37.058%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.398 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.424    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1_n_12
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.510 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[63]_i_1/O[4]
                         net (fo=1, routed)           0.025     3.535    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[28]
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[60]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y103        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[60]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 2.183ns (62.881%)  route 1.289ns (37.119%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.398 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.424    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1_n_12
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.506 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.532    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[27]
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[59]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y103        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[59]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.532    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 2.202ns (63.556%)  route 1.263ns (36.444%))
  Logic Levels:           14  (CARRY8=7 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.499 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.525    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[23]
    SLICE_X59Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[55]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y102        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[55]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 2.177ns (62.835%)  route 1.288ns (37.165%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.398 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.424    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1_n_12
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.500 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.025     3.525    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[25]
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[57]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y103        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[57]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 2.202ns (63.575%)  route 1.262ns (36.425%))
  Logic Levels:           14  (CARRY8=7 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.499 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.524    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[21]
    SLICE_X59Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[53]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y102        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[53]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 2.168ns (62.720%)  route 1.289ns (37.280%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.398 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.424    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1_n_12
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.491 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.026     3.517    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[26]
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[58]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y103        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[58]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                  4.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/L_denum_reg_1601_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402/sext_ln126_cast_reg_241_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.139%)  route 0.040ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X67Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/L_denum_reg_1601_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y51         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/L_denum_reg_1601_reg[9]/Q
                         net (fo=5, routed)           0.040     0.091    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402/L_denum_reg_1601[9]
    SLICE_X67Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402/sext_ln126_cast_reg_241_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402/ap_clk
    SLICE_X67Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402/sext_ln126_cast_reg_241_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X67Y51         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402/sext_ln126_cast_reg_241_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X6Y29        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y29        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[10])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[10]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<10>
    DSP48E2_X6Y29        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[10]_AD[10])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<10>
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y29        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[10])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[11])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[11]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<11>
    DSP48E2_X6Y29        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[11]_AD[11])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<11>
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y29        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[11])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[12])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[12]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<12>
    DSP48E2_X6Y29        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[12]_AD[12])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<12>
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y29        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[12])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[13])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[13]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<13>
    DSP48E2_X6Y29        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[13]_AD[13])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<13>
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y29        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[13])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[14])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[14]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<14>
    DSP48E2_X6Y29        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[14]_AD[14])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<14>
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y29        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[14])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[15])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[15]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<15>
    DSP48E2_X6Y29        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[15]_AD[15])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<15>
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y29        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[15])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[16])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[16]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<16>
    DSP48E2_X6Y29        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[16]_AD[16])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<16>
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y29        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[16])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[17])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X6Y29        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[17])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<17>
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y29        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y29        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[17])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X3Y19   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X3Y19   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X3Y20   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X3Y20   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y105  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y105  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y110  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y110  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y110  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y110  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y19   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y19   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y19   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y19   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X71Y105  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X71Y105  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y19   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y19   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y19   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y19   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X71Y105  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X71Y105  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.476ns  (logic 1.095ns (31.497%)  route 2.381ns (68.503%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X72Y65         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.247     0.369    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X72Y63         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.514 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39/O
                         net (fo=14, routed)          0.196     0.710    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39_n_12
    SLICE_X72Y63         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.862 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6/O
                         net (fo=9, routed)           0.362     1.224    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X71Y65         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     1.312 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20/O
                         net (fo=1, routed)           0.022     1.334    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20_n_12
    SLICE_X71Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.500 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_6/CO[7]
                         net (fo=22, routed)          0.639     2.139    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15][0]
    SLICE_X72Y67         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     2.274 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.220     2.494    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6_n_12
    SLICE_X72Y67         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.584 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.280     2.864    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X70Y67         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.915 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.214     3.129    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X70Y62         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     3.225 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.201     3.426    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[13]_INST_0_i_2_n_12
    SLICE_X70Y62         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     3.476 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     3.476    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.433ns  (logic 1.138ns (33.149%)  route 2.295ns (66.851%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X72Y65         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.247     0.369    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X72Y63         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.514 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39/O
                         net (fo=14, routed)          0.196     0.710    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39_n_12
    SLICE_X72Y63         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.862 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6/O
                         net (fo=9, routed)           0.362     1.224    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X71Y65         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     1.312 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20/O
                         net (fo=1, routed)           0.022     1.334    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20_n_12
    SLICE_X71Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.500 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_6/CO[7]
                         net (fo=22, routed)          0.639     2.139    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15][0]
    SLICE_X72Y67         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     2.274 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.220     2.494    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6_n_12
    SLICE_X72Y67         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.584 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.280     2.864    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X70Y67         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.915 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.153     3.068    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X70Y62         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.134 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.176     3.310    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_3_n_12
    SLICE_X70Y62         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     3.433 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     3.433    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.376ns  (logic 1.101ns (32.612%)  route 2.275ns (67.388%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X72Y65         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.247     0.369    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X72Y63         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.514 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39/O
                         net (fo=14, routed)          0.196     0.710    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39_n_12
    SLICE_X72Y63         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.862 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6/O
                         net (fo=9, routed)           0.362     1.224    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X71Y65         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     1.312 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20/O
                         net (fo=1, routed)           0.022     1.334    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20_n_12
    SLICE_X71Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.500 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_6/CO[7]
                         net (fo=22, routed)          0.639     2.139    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15][0]
    SLICE_X72Y67         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     2.274 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.220     2.494    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6_n_12
    SLICE_X72Y67         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.584 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.280     2.864    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X70Y67         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.915 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.164     3.079    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X70Y62         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     3.130 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_1/O
                         net (fo=2, routed)           0.145     3.275    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_1_n_12
    SLICE_X71Y63         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.376 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     3.376    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.360ns  (logic 1.123ns (33.425%)  route 2.237ns (66.575%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X72Y65         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.247     0.369    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X72Y63         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.514 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39/O
                         net (fo=14, routed)          0.196     0.710    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39_n_12
    SLICE_X72Y63         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.862 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6/O
                         net (fo=9, routed)           0.362     1.224    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X71Y65         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     1.312 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20/O
                         net (fo=1, routed)           0.022     1.334    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20_n_12
    SLICE_X71Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.500 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_6/CO[7]
                         net (fo=22, routed)          0.639     2.139    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15][0]
    SLICE_X72Y67         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     2.274 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.220     2.494    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6_n_12
    SLICE_X72Y67         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.584 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.280     2.864    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X70Y67         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.915 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.164     3.079    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X70Y62         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     3.130 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_1/O
                         net (fo=2, routed)           0.106     3.237    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_1_n_12
    SLICE_X71Y62         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.360 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.000     3.360    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.345ns  (logic 1.076ns (32.163%)  route 2.269ns (67.837%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X72Y65         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.247     0.369    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X72Y63         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.514 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39/O
                         net (fo=14, routed)          0.196     0.710    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39_n_12
    SLICE_X72Y63         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.862 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6/O
                         net (fo=9, routed)           0.362     1.224    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X71Y65         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     1.312 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20/O
                         net (fo=1, routed)           0.022     1.334    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20_n_12
    SLICE_X71Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.500 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_6/CO[7]
                         net (fo=22, routed)          0.639     2.139    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15][0]
    SLICE_X72Y67         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     2.274 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.220     2.494    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6_n_12
    SLICE_X72Y67         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.584 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.280     2.864    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X70Y67         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.915 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.214     3.129    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X70Y62         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     3.219 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.089     3.308    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[12]_INST_0_i_3_n_12
    SLICE_X71Y62         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     3.345 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     3.345    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.318ns  (logic 1.148ns (34.596%)  route 2.170ns (65.404%))
  Logic Levels:           9  (CARRY8=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X72Y65         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.247     0.369    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X72Y63         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.514 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39/O
                         net (fo=14, routed)          0.196     0.710    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39_n_12
    SLICE_X72Y63         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.862 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6/O
                         net (fo=9, routed)           0.362     1.224    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X71Y65         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     1.312 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20/O
                         net (fo=1, routed)           0.022     1.334    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20_n_12
    SLICE_X71Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.500 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_6/CO[7]
                         net (fo=22, routed)          0.639     2.139    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15][0]
    SLICE_X72Y67         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     2.274 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.220     2.494    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6_n_12
    SLICE_X72Y67         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.584 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.285     2.869    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X70Y68         LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     3.029 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.199     3.228    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_2_n_12
    SLICE_X70Y68         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     3.318 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0/O
                         net (fo=0)                   0.000     3.318    LARc_d0[5]
                                                                      r  LARc_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.310ns  (logic 1.193ns (36.039%)  route 2.117ns (63.961%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X72Y65         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.247     0.369    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X72Y63         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.514 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39/O
                         net (fo=14, routed)          0.196     0.710    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39_n_12
    SLICE_X72Y63         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.862 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6/O
                         net (fo=9, routed)           0.362     1.224    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X71Y65         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     1.312 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20/O
                         net (fo=1, routed)           0.022     1.334    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20_n_12
    SLICE_X71Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.500 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_6/CO[7]
                         net (fo=22, routed)          0.639     2.139    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15][0]
    SLICE_X72Y67         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     2.274 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.220     2.494    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6_n_12
    SLICE_X72Y67         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.584 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.285     2.869    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_2
    SLICE_X70Y68         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.018 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.146     3.164    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X70Y68         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     3.310 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0/O
                         net (fo=0)                   0.000     3.310    LARc_d0[6]
                                                                      r  LARc_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.258ns  (logic 1.096ns (33.641%)  route 2.162ns (66.359%))
  Logic Levels:           10  (CARRY8=1 LUT2=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X72Y65         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.247     0.369    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X72Y63         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.514 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39/O
                         net (fo=14, routed)          0.196     0.710    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39_n_12
    SLICE_X72Y63         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.862 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6/O
                         net (fo=9, routed)           0.362     1.224    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X71Y65         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     1.312 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20/O
                         net (fo=1, routed)           0.022     1.334    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20_n_12
    SLICE_X71Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.500 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_6/CO[7]
                         net (fo=22, routed)          0.639     2.139    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15][0]
    SLICE_X72Y67         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     2.274 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.220     2.494    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6_n_12
    SLICE_X72Y67         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.584 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.280     2.864    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X70Y67         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.915 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.153     3.068    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X70Y62         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.118 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.043     3.161    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[10]_INST_0_i_2_n_12
    SLICE_X70Y62         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.258 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     3.258    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.234ns  (logic 1.166ns (36.053%)  route 2.068ns (63.947%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X72Y65         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.247     0.369    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X72Y63         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.514 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39/O
                         net (fo=14, routed)          0.196     0.710    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39_n_12
    SLICE_X72Y63         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.862 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6/O
                         net (fo=9, routed)           0.362     1.224    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X71Y65         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     1.312 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20/O
                         net (fo=1, routed)           0.022     1.334    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20_n_12
    SLICE_X71Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.500 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_6/CO[7]
                         net (fo=22, routed)          0.639     2.139    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15][0]
    SLICE_X72Y67         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     2.274 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.220     2.494    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6_n_12
    SLICE_X72Y67         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.584 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.285     2.869    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X70Y67         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     2.991 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.097     3.088    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[7]_INST_0_i_2_n_12
    SLICE_X69Y67         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     3.234 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[7]_INST_0/O
                         net (fo=0)                   0.000     3.234    LARc_d0[7]
                                                                      r  LARc_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.208ns  (logic 1.066ns (33.228%)  route 2.142ns (66.772%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X72Y65         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.122 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.247     0.369    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X72Y63         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.514 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39/O
                         net (fo=14, routed)          0.196     0.710    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_39_n_12
    SLICE_X72Y63         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.862 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6/O
                         net (fo=9, routed)           0.362     1.224    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_6_n_12
    SLICE_X71Y65         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     1.312 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20/O
                         net (fo=1, routed)           0.022     1.334    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_20_n_12
    SLICE_X71Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.500 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_6/CO[7]
                         net (fo=22, routed)          0.639     2.139    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15][0]
    SLICE_X72Y67         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     2.274 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.220     2.494    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_6_n_12
    SLICE_X72Y67         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.584 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.285     2.869    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X70Y67         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.002 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.171     3.173    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_3_n_12
    SLICE_X70Y67         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     3.208 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     3.208    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X70Y62         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X71Y62         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X69Y67         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[7]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[7]
                                                                      r  LARc_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X70Y67         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X70Y62         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[9]
                                                                      r  LARc_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.023ns  (logic 0.023ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X71Y63         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     0.023    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X70Y62         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.035 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     0.035    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X70Y62         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     0.035 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     0.035    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X71Y62         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.040     0.040 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.000     0.040    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.041ns  (logic 0.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_q1[15]
    SLICE_X72Y70         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[2]_INST_0/O
                         net (fo=0)                   0.000     0.041    LARc_d0[2]
                                                                      r  LARc_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.436ns  (logic 0.630ns (25.858%)  route 1.806ns (74.142%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X66Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/Q
                         net (fo=3, routed)           0.393     0.501    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln172_reg_1423
    SLICE_X68Y65         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     0.625 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_3/O
                         net (fo=42, routed)          0.444     1.070    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln134_reg_1617_reg[0]
    SLICE_X72Y62         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     1.205 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_380[11]_i_1/O
                         net (fo=2, routed)           0.458     1.663    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/D[9]
    SLICE_X72Y62         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     1.715 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[12]_INST_0_i_4/O
                         net (fo=4, routed)           0.103     1.818    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/div_3_loc_fu_134_reg[10]
    SLICE_X72Y61         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     1.916 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_4/O
                         net (fo=1, routed)           0.082     1.998    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_4_n_12
    SLICE_X73Y61         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.049 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_2/O
                         net (fo=4, routed)           0.325     2.374    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sel0[14]
    SLICE_X71Y63         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.464 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     2.464    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.362ns  (logic 0.545ns (23.072%)  route 1.817ns (76.928%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X66Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/Q
                         net (fo=3, routed)           0.393     0.501    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln172_reg_1423
    SLICE_X68Y65         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     0.625 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_3/O
                         net (fo=42, routed)          0.444     1.070    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln134_reg_1617_reg[0]
    SLICE_X72Y62         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     1.205 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_380[11]_i_1/O
                         net (fo=2, routed)           0.458     1.663    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/D[9]
    SLICE_X72Y62         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     1.715 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[12]_INST_0_i_4/O
                         net (fo=4, routed)           0.104     1.819    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[15]_INST_0_i_4
    SLICE_X72Y61         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     1.871 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_1__1/O
                         net (fo=22, routed)          0.235     2.106    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sel0[15]
    SLICE_X70Y63         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     2.157 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.182     2.339    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_4_n_12
    SLICE_X71Y62         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051     2.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.000     2.390    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.291ns  (logic 0.878ns (38.328%)  route 1.413ns (61.672%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X66Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/Q
                         net (fo=3, routed)           0.393     0.501    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln172_reg_1423
    SLICE_X68Y65         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     0.625 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_3/O
                         net (fo=42, routed)          0.541     1.166    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln134_reg_1617_reg[0]
    SLICE_X71Y62         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.324 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_380[10]_i_1/O
                         net (fo=3, routed)           0.156     1.480    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/D[8]
    SLICE_X72Y62         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     1.603 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[11]_INST_0_i_4/O
                         net (fo=2, routed)           0.105     1.708    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[11]_INST_0_i_4_n_12
    SLICE_X72Y62         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     1.830 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.049     1.879    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[13]_INST_0_i_4_n_12
    SLICE_X72Y62         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     2.004 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[13]_INST_0_i_1/O
                         net (fo=4, routed)           0.169     2.173    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sel0[13]
    SLICE_X70Y62         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.319 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     2.319    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.210ns  (logic 0.854ns (38.647%)  route 1.356ns (61.353%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/ap_clk
    SLICE_X65Y104        FDSE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/ap_CS_fsm_reg[0]/Q
                         net (fo=39, routed)          0.228     0.337    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X64Y101        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     0.495 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.379     0.874    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4_n_12
    SLICE_X65Y107        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address0[7]_INST_0_i_13/O
                         net (fo=3, routed)           0.141     1.163    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address0[7]_INST_0_i_13_n_12
    SLICE_X66Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.286 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address0[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.043     1.329    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address0[4]_INST_0_i_4_n_12
    SLICE_X66Y108        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     1.428 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address0[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.324     1.752    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379_indata_address0[1]
    SLICE_X69Y106        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     1.876 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/indata_address0[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.241     2.117    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/indata_address0[4]_INST_0_i_1_n_12
    SLICE_X69Y106        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.240 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/indata_address0[4]_INST_0/O
                         net (fo=0)                   0.000     2.240    indata_address0[4]
                                                                      r  indata_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.192ns  (logic 0.637ns (29.062%)  route 1.555ns (70.938%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X66Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/Q
                         net (fo=3, routed)           0.393     0.501    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln172_reg_1423
    SLICE_X68Y65         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     0.625 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_3/O
                         net (fo=42, routed)          0.444     1.070    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln134_reg_1617_reg[0]
    SLICE_X72Y62         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     1.205 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_380[11]_i_1/O
                         net (fo=2, routed)           0.458     1.663    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/D[9]
    SLICE_X72Y62         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     1.715 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[12]_INST_0_i_4/O
                         net (fo=4, routed)           0.057     1.772    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/div_3_loc_fu_134_reg[10]
    SLICE_X72Y62         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     1.895 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[12]_INST_0_i_1/O
                         net (fo=4, routed)           0.202     2.097    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sel0[12]
    SLICE_X71Y62         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.220 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     2.220    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.137ns  (logic 0.746ns (34.913%)  route 1.391ns (65.087%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X66Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/Q
                         net (fo=3, routed)           0.393     0.501    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln172_reg_1423
    SLICE_X68Y65         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     0.625 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_3/O
                         net (fo=42, routed)          0.316     0.941    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln134_reg_1617_reg[0]
    SLICE_X73Y63         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.051 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_380[5]_i_1/O
                         net (fo=3, routed)           0.209     1.260    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/D[3]
    SLICE_X73Y63         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.408 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_7__0/O
                         net (fo=2, routed)           0.136     1.544    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_7__0_n_12
    SLICE_X73Y62         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     1.594 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.104     1.698    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[8]_INST_0_i_4_n_12
    SLICE_X73Y62         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     1.844 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.233     2.077    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sel0[8]
    SLICE_X70Y67         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.165 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     2.165    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.099ns  (logic 0.313ns (14.911%)  route 1.786ns (85.089%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X66Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/Q
                         net (fo=64, routed)          1.463     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_state10
    SLICE_X68Y106        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     1.695 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_address1[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.302     1.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/indata_ce1_0
    SLICE_X67Y104        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110     2.107 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/indata_ce1_INST_0/O
                         net (fo=0)                   0.021     2.128    indata_ce1
                                                                      r  indata_ce1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.099ns  (logic 0.643ns (30.627%)  route 1.456ns (69.373%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X66Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/Q
                         net (fo=3, routed)           0.393     0.501    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln172_reg_1423
    SLICE_X68Y65         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     0.625 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_3/O
                         net (fo=42, routed)          0.316     0.941    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln134_reg_1617_reg[0]
    SLICE_X73Y63         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.051 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_380[5]_i_1/O
                         net (fo=3, routed)           0.212     1.263    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/D[3]
    SLICE_X73Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.413 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_4/O
                         net (fo=5, routed)           0.149     1.562    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_4_n_12
    SLICE_X74Y62         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     1.601 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.294     1.895    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[10]_INST_0_i_4_n_12
    SLICE_X71Y62         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     1.946 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.092     2.038    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sel0[10]
    SLICE_X70Y62         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     2.127 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     2.127    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.097ns  (logic 0.326ns (15.545%)  route 1.771ns (84.455%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X66Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/Q
                         net (fo=64, routed)          1.463     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_state10
    SLICE_X68Y106        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     1.695 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_address1[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.308     2.003    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/flow_control_loop_pipe_sequential_init_U/indata_address1[7]_0
    SLICE_X67Y106        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     2.126 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/flow_control_loop_pipe_sequential_init_U/indata_address1[5]_INST_0/O
                         net (fo=0)                   0.000     2.126    indata_address1[5]
                                                                      r  indata_address1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.090ns  (logic 0.743ns (35.548%)  route 1.347ns (64.452%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X66Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1423_reg[0]/Q
                         net (fo=3, routed)           0.393     0.501    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln172_reg_1423
    SLICE_X68Y65         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     0.625 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_3/O
                         net (fo=42, routed)          0.316     0.941    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln134_reg_1617_reg[0]
    SLICE_X73Y63         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.051 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_380[5]_i_1/O
                         net (fo=3, routed)           0.212     1.263    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/D[3]
    SLICE_X73Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.413 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_4/O
                         net (fo=5, routed)           0.100     1.513    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_4_n_12
    SLICE_X73Y62         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     1.603 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.045     1.648    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[9]_INST_0_i_4_n_12
    SLICE_X73Y62         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     1.747 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.281     2.028    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sel0[9]
    SLICE_X70Y62         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     2.118 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0/O
                         net (fo=0)                   0.000     2.118    LARc_d0[9]
                                                                      r  LARc_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.078ns  (logic 0.053ns (67.949%)  route 0.025ns (32.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X74Y82         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[4]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg_n_12_[4]
    SLICE_X74Y82         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d1[4]_INST_0/O
                         net (fo=0)                   0.000     0.091    LARc_d1[4]
                                                                      r  LARc_d1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/indata_addr_reg_118_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.085ns  (logic 0.061ns (71.765%)  route 0.024ns (28.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/ap_clk
    SLICE_X69Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/indata_addr_reg_118_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/indata_addr_reg_118_reg[4]/Q
                         net (fo=1, routed)           0.024     0.076    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/indata_address0[7][2]
    SLICE_X69Y106        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.022     0.098 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/indata_address0[4]_INST_0/O
                         net (fo=0)                   0.000     0.098    indata_address0[4]
                                                                      r  indata_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/indata_addr_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.062ns (72.093%)  route 0.024ns (27.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/ap_clk
    SLICE_X67Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/indata_addr_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/indata_addr_reg_118_reg[5]/Q
                         net (fo=1, routed)           0.024     0.075    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/indata_address0[7][3]
    SLICE_X67Y106        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.098 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_366/indata_address0[5]_INST_0/O
                         net (fo=0)                   0.000     0.098    indata_address0[5]
                                                                      r  indata_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/zext_ln152_cast_reg_110_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.062ns (63.885%)  route 0.035ns (36.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/ap_clk
    SLICE_X69Y101        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/zext_ln152_cast_reg_110_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/zext_ln152_cast_reg_110_reg[1]/Q
                         net (fo=17, routed)          0.035     0.087    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/zext_ln152_cast_reg_110[1]
    SLICE_X69Y101        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.110 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/indata_d0[0]_INST_0/O
                         net (fo=0)                   0.000     0.110    indata_d0[0]
                                                                      r  indata_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.104ns  (logic 0.053ns (51.117%)  route 0.051ns (48.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/ap_clk
    SLICE_X68Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, routed)           0.051     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410_indata_ce0
    SLICE_X68Y105        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     0.117 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/indata_we0_INST_0/O
                         net (fo=0)                   0.000     0.117    indata_we0
                                                                      r  indata_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/indata_addr_reg_118_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.080ns (75.472%)  route 0.026ns (24.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/ap_clk
    SLICE_X67Y104        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/indata_addr_reg_118_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410/indata_addr_reg_118_reg[2]/Q
                         net (fo=1, routed)           0.026     0.077    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/flow_control_loop_pipe_sequential_init_U/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_410_indata_address0[0]
    SLICE_X67Y104        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041     0.118 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address0[2]_INST_0/O
                         net (fo=0)                   0.000     0.118    indata_address0[2]
                                                                      r  indata_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.072ns (64.954%)  route 0.039ns (35.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X70Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[6]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg_n_12_[6]
    SLICE_X70Y73         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.109 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d1[6]_INST_0/O
                         net (fo=0)                   0.014     0.123    LARc_d1[6]
                                                                      r  LARc_d1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.113ns  (logic 0.059ns (52.217%)  route 0.054ns (47.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X68Y73         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=24, routed)          0.039     0.090    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/Q[3]
    SLICE_X68Y73         LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.020     0.110 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_ready_INST_0/O
                         net (fo=0)                   0.015     0.125    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.113ns  (logic 0.059ns (52.217%)  route 0.054ns (47.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X68Y73         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=24, routed)          0.039     0.090    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/Q[3]
    SLICE_X68Y73         LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.020     0.110 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_ready_INST_0/O
                         net (fo=0)                   0.015     0.125    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.061ns (54.464%)  route 0.051ns (45.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X73Y80         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y80         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[5]/Q
                         net (fo=1, routed)           0.051     0.103    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg_n_12_[5]
    SLICE_X74Y80         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.022     0.125 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d1[5]_INST_0/O
                         net (fo=0)                   0.000     0.125    LARc_d1[5]
                                                                      r  LARc_d1[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           890 Endpoints
Min Delay           890 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 2.146ns (64.826%)  route 1.164ns (35.174%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/A[26]
    DSP48E2_X10Y28       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X10Y28       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X10Y28       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[27])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER_INST/U[27]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER.U<27>
    DSP48E2_X10Y28       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[27]_U_DATA[27])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA_INST/U_DATA[27]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA.U_DATA<27>
    DSP48E2_X10Y28       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[27]_ALU_OUT[27])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU.ALU_OUT<27>
    DSP48E2_X10Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[27]_P[27])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_OUTPUT_INST/P[27]
                         net (fo=3, routed)           0.216     1.730    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/sext_ln39_13_fu_1155_p1[12]
    SLICE_X76Y87         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.878 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_5/O
                         net (fo=1, routed)           0.235     2.113    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_5_n_12
    SLICE_X76Y87         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     2.229 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3/O
                         net (fo=7, routed)           0.151     2.380    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3_n_12
    SLICE_X75Y87         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.504 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.513    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_20
    SLICE_X75Y87         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.620 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=8, routed)           0.157     2.776    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/CO[0]
    SLICE_X76Y87         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     2.913 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[0]_i_1/O
                         net (fo=1, routed)           0.397     3.310    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_18
    SLICE_X76Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[0]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_18_reg_1529_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 2.135ns (66.709%)  route 1.065ns (33.291%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/A[19]
    DSP48E2_X10Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X10Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X10Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER.U<20>
    DSP48E2_X10Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA.U_DATA<20>
    DSP48E2_X10Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU.ALU_OUT<20>
    DSP48E2_X10Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_OUTPUT_INST/P[20]
                         net (fo=2, routed)           0.351     1.865    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/sext_ln39_15_fu_1239_p1[5]
    SLICE_X76Y73         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     1.963 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_4/O
                         net (fo=3, routed)           0.050     2.013    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_4_n_12
    SLICE_X76Y73         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.066 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_4/O
                         net (fo=4, routed)           0.202     2.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_4_n_12
    SLICE_X75Y74         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.358 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.367    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_21
    SLICE_X75Y74         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.474 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.186     2.660    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/CO[0]
    SLICE_X76Y73         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.760 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_2/O
                         net (fo=4, routed)           0.097     2.856    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X76Y74         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     2.907 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[6]_i_2/O
                         net (fo=2, routed)           0.099     3.006    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[6]_i_2_n_12
    SLICE_X76Y74         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.128 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_18_reg_1529[0]_i_1/O
                         net (fo=1, routed)           0.072     3.200    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_19
    SLICE_X76Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_18_reg_1529_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_18_reg_1529_reg[0]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.171ns  (logic 2.148ns (67.729%)  route 1.023ns (32.271%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/A[19]
    DSP48E2_X10Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X10Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X10Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER.U<20>
    DSP48E2_X10Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA.U_DATA<20>
    DSP48E2_X10Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU.ALU_OUT<20>
    DSP48E2_X10Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_OUTPUT_INST/P[20]
                         net (fo=2, routed)           0.351     1.865    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/sext_ln39_15_fu_1239_p1[5]
    SLICE_X76Y73         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     1.963 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_4/O
                         net (fo=3, routed)           0.050     2.013    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_4_n_12
    SLICE_X76Y73         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.066 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_4/O
                         net (fo=4, routed)           0.202     2.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_4_n_12
    SLICE_X75Y74         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.358 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.367    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_21
    SLICE_X75Y74         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.474 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.186     2.660    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/CO[0]
    SLICE_X76Y73         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.760 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_2/O
                         net (fo=4, routed)           0.097     2.856    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X76Y74         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     2.907 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[6]_i_2/O
                         net (fo=2, routed)           0.099     3.006    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[6]_i_2_n_12
    SLICE_X76Y74         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.141 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[6]_i_1/O
                         net (fo=1, routed)           0.030     3.171    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/sum_15_fu_1271_p2[15]
    SLICE_X76Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[6]/C

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.059ns  (logic 2.132ns (69.695%)  route 0.927ns (30.305%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/A[26]
    DSP48E2_X10Y28       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X10Y28       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X10Y28       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[27])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER_INST/U[27]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER.U<27>
    DSP48E2_X10Y28       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[27]_U_DATA[27])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA_INST/U_DATA[27]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA.U_DATA<27>
    DSP48E2_X10Y28       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[27]_ALU_OUT[27])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU.ALU_OUT<27>
    DSP48E2_X10Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[27]_P[27])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_OUTPUT_INST/P[27]
                         net (fo=3, routed)           0.216     1.730    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/sext_ln39_13_fu_1155_p1[12]
    SLICE_X76Y87         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.878 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_5/O
                         net (fo=1, routed)           0.235     2.113    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_5_n_12
    SLICE_X76Y87         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     2.229 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3/O
                         net (fo=7, routed)           0.151     2.380    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3_n_12
    SLICE_X75Y87         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.504 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.513    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_20
    SLICE_X75Y87         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.620 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=8, routed)           0.250     2.870    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/CO[0]
    SLICE_X76Y88         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     2.993 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[3]_i_1/O
                         net (fo=1, routed)           0.066     3.059    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_15
    SLICE_X76Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[3]/C

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_16_reg_1519_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.048ns  (logic 2.169ns (71.152%)  route 0.879ns (28.848%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/A[26]
    DSP48E2_X10Y28       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X10Y28       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X10Y28       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[27])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER_INST/U[27]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER.U<27>
    DSP48E2_X10Y28       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[27]_U_DATA[27])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA_INST/U_DATA[27]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA.U_DATA<27>
    DSP48E2_X10Y28       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[27]_ALU_OUT[27])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU.ALU_OUT<27>
    DSP48E2_X10Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[27]_P[27])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_OUTPUT_INST/P[27]
                         net (fo=3, routed)           0.216     1.730    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/sext_ln39_13_fu_1155_p1[12]
    SLICE_X76Y87         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.878 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_5/O
                         net (fo=1, routed)           0.235     2.113    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_5_n_12
    SLICE_X76Y87         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     2.229 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3/O
                         net (fo=7, routed)           0.151     2.380    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3_n_12
    SLICE_X75Y87         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.504 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.513    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_20
    SLICE_X75Y87         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.620 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=8, routed)           0.157     2.776    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/CO[0]
    SLICE_X76Y87         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.899 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_16_reg_1519[0]_i_2/O
                         net (fo=1, routed)           0.040     2.939    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_16_reg_1519[0]_i_2_n_12
    SLICE_X76Y87         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     2.976 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_16_reg_1519[0]_i_1/O
                         net (fo=1, routed)           0.072     3.048    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_22
    SLICE_X76Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_16_reg_1519_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_16_reg_1519_reg[0]/C

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.029ns  (logic 2.060ns (68.009%)  route 0.969ns (31.991%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/A[26]
    DSP48E2_X10Y28       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X10Y28       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X10Y28       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[27])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER_INST/U[27]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER.U<27>
    DSP48E2_X10Y28       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[27]_U_DATA[27])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA_INST/U_DATA[27]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA.U_DATA<27>
    DSP48E2_X10Y28       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[27]_ALU_OUT[27])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU.ALU_OUT<27>
    DSP48E2_X10Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[27]_P[27])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_OUTPUT_INST/P[27]
                         net (fo=3, routed)           0.216     1.730    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/sext_ln39_13_fu_1155_p1[12]
    SLICE_X76Y87         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.878 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_5/O
                         net (fo=1, routed)           0.235     2.113    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_5_n_12
    SLICE_X76Y87         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     2.229 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3/O
                         net (fo=7, routed)           0.151     2.380    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3_n_12
    SLICE_X75Y87         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.504 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.513    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_20
    SLICE_X75Y87         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.620 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=8, routed)           0.286     2.906    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/CO[0]
    SLICE_X76Y88         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     2.957 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[5]_i_1/O
                         net (fo=1, routed)           0.072     3.029    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_13
    SLICE_X76Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[5]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.025ns  (logic 2.099ns (69.377%)  route 0.926ns (30.623%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/A[19]
    DSP48E2_X10Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X10Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X10Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER.U<20>
    DSP48E2_X10Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA.U_DATA<20>
    DSP48E2_X10Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU.ALU_OUT<20>
    DSP48E2_X10Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_OUTPUT_INST/P[20]
                         net (fo=2, routed)           0.351     1.865    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/sext_ln39_15_fu_1239_p1[5]
    SLICE_X76Y73         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     1.963 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_4/O
                         net (fo=3, routed)           0.050     2.013    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_4_n_12
    SLICE_X76Y73         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.066 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_4/O
                         net (fo=4, routed)           0.202     2.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_4_n_12
    SLICE_X75Y74         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.358 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.367    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_21
    SLICE_X75Y74         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.474 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.186     2.660    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/CO[0]
    SLICE_X76Y73         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.760 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_2/O
                         net (fo=4, routed)           0.106     2.865    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X76Y74         LUT5 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.137     3.002 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[4]_i_1/O
                         net (fo=1, routed)           0.023     3.025    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_14
    SLICE_X76Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[4]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.006ns  (logic 2.085ns (69.361%)  route 0.921ns (30.639%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/A[19]
    DSP48E2_X10Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X10Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X10Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER.U<20>
    DSP48E2_X10Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA.U_DATA<20>
    DSP48E2_X10Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU.ALU_OUT<20>
    DSP48E2_X10Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_OUTPUT_INST/P[20]
                         net (fo=2, routed)           0.351     1.865    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/sext_ln39_15_fu_1239_p1[5]
    SLICE_X76Y73         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     1.963 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_4/O
                         net (fo=3, routed)           0.050     2.013    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_4_n_12
    SLICE_X76Y73         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.066 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_4/O
                         net (fo=4, routed)           0.202     2.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_4_n_12
    SLICE_X75Y74         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.358 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.367    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_21
    SLICE_X75Y74         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.474 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.186     2.660    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/CO[0]
    SLICE_X76Y73         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.760 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_2/O
                         net (fo=4, routed)           0.057     2.817    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X76Y73         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     2.940 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[3]_i_1/O
                         net (fo=1, routed)           0.066     3.006    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_15
    SLICE_X76Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[3]/C

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.002ns  (logic 2.075ns (69.120%)  route 0.927ns (30.880%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/A[26]
    DSP48E2_X10Y28       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X10Y28       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X10Y28       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[27])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER_INST/U[27]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER.U<27>
    DSP48E2_X10Y28       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[27]_U_DATA[27])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA_INST/U_DATA[27]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA.U_DATA<27>
    DSP48E2_X10Y28       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[27]_ALU_OUT[27])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU.ALU_OUT<27>
    DSP48E2_X10Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[27]_P[27])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_OUTPUT_INST/P[27]
                         net (fo=3, routed)           0.216     1.730    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/sext_ln39_13_fu_1155_p1[12]
    SLICE_X76Y87         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.878 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_5/O
                         net (fo=1, routed)           0.235     2.113    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_5_n_12
    SLICE_X76Y87         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     2.229 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3/O
                         net (fo=7, routed)           0.151     2.380    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3_n_12
    SLICE_X75Y87         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.504 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.513    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_20
    SLICE_X75Y87         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.620 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=8, routed)           0.286     2.906    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/CO[0]
    SLICE_X76Y88         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.972 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_1/O
                         net (fo=1, routed)           0.030     3.002    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/sum_13_fu_1187_p2[15]
    SLICE_X76Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[6]/C

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_4_reg_1494_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.981ns  (logic 1.983ns (66.527%)  route 0.998ns (33.473%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/A[18]
    DSP48E2_X10Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X10Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[19])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_MULTIPLIER.U<19>
    DSP48E2_X10Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_M_DATA.U_DATA<19>
    DSP48E2_X10Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X10Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.233     1.747    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/sext_ln39_9_fu_835_p1[4]
    SLICE_X76Y82         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     1.837 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[0]_i_2/O
                         net (fo=3, routed)           0.090     1.927    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[0]_i_2_n_12
    SLICE_X76Y83         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     1.978 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[6]_i_2/O
                         net (fo=6, routed)           0.184     2.162    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[6]_i_2_n_12
    SLICE_X76Y84         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.251 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[2]_i_2/O
                         net (fo=3, routed)           0.218     2.469    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[2]_i_2_n_12
    SLICE_X76Y83         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.558 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[6]_i_3/O
                         net (fo=5, routed)           0.220     2.778    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[6]_i_3_n_12
    SLICE_X76Y85         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150     2.928 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[6]_i_1/O
                         net (fo=1, routed)           0.053     2.981    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/sum_9_fu_877_p2[15]
    SLICE_X76Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_4_reg_1494_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X76Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_4_reg_1494_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[9] (IN)
                         net (fo=27, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[9]
    SLICE_X60Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[9]/C

Slack:                    inf
  Source:                 indata_q0[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1395_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[9] (IN)
                         net (fo=27, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[9]
    SLICE_X52Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1395_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X52Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1395_reg[9]/C

Slack:                    inf
  Source:                 indata_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[11] (IN)
                         net (fo=28, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[11]
    SLICE_X60Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[11]/C

Slack:                    inf
  Source:                 indata_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[13] (IN)
                         net (fo=27, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[13]
    SLICE_X60Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[13]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[15] (IN)
                         net (fo=216, unset)          0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[15]
    SLICE_X60Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[15]/C

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=31, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[1]
    SLICE_X60Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[1]/C

Slack:                    inf
  Source:                 indata_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[3] (IN)
                         net (fo=28, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[3]
    SLICE_X60Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[3]/C

Slack:                    inf
  Source:                 indata_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[5] (IN)
                         net (fo=26, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[5]
    SLICE_X60Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[5]/C

Slack:                    inf
  Source:                 indata_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[7] (IN)
                         net (fo=29, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[7]
    SLICE_X60Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[7]/C

Slack:                    inf
  Source:                 indata_q0[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1395_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[12] (IN)
                         net (fo=28, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[12]
    SLICE_X52Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1395_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X52Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1395_reg[12]/C





