Verilator Tree Dump (format 0x3900) from <e30382> to <e30389>
     NETLIST 0x55b4f0ceceb0 <e1> {a0}  $root [1ps/1ps]
    1: MODULE 0x55b4f0d079e0 <e12202> {c1}  TOP  L1 [P] [1ps]
    1:2: VAR 0x55b4f0dc5d00 <e12206> {c13} @dt=0x55b4f0d41350@(G/w1)  blif_clk_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x55b4f0d5a200 <e12217> {c15} @dt=0x55b4f0d41350@(G/w1)  FM [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x55b4f0d574a0 <e12223> {c16} @dt=0x55b4f0d41350@(G/w1)  TEST [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x55b4f0d53090 <e12235> {c18} @dt=0x55b4f0d41350@(G/w1)  GRN2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x55b4f0d519e0 <e12241> {c19} @dt=0x55b4f0d41350@(G/w1)  YLW2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x55b4f0d4ec80 <e12247> {c20} @dt=0x55b4f0d41350@(G/w1)  RED2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x55b4f0d4d5d0 <e12253> {c21} @dt=0x55b4f0d41350@(G/w1)  GRN1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x55b4f0d011a0 <e12259> {c22} @dt=0x55b4f0d41350@(G/w1)  YLW1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x55b4f0d01430 <e12265> {c23} @dt=0x55b4f0d41350@(G/w1)  RED1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x55b4f0d41600 <e10634> {c24} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTL [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2: VAR 0x55b4f0cfa070 <e10636> {c26} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_Y2L [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d4ada0 <e10637> {c27} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCHVUC_6 [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d44130 <e10638> {c28} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCHVUC_5 [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d456e0 <e10639> {c29} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_R1L [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d46c90 <e10640> {c30} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_G2L [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d48240 <e10641> {c31} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_G1L [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d497f0 <e10642> {c32} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_FEL [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2: VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d5a6f0 <e10647> {c37} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16 [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d59040 <e10648> {c38} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17 [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d57990 <e10649> {c39} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18 [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d54c30 <e10651> {c41} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8 [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d53580 <e10652> {c42} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9 [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d51ed0 <e10653> {c43} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10 [VSTATIC]  VAR
    1:2: VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2: VAR 0x55b4f0cffd20 <e10666> {c56} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO2 [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0dc7a90 <e10684> {c74} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO2 [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0dc7c00 <e10685> {c75} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17VUC_0 [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0dc7d70 <e10686> {c76} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO1 [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0dc8050 <e10688> {c78} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_RA2 [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0d19810 <e10708> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0d19980 <e10709> {c99} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2VD [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0d19af0 <e10710> {c100} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_YA1 [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0d19dd0 <e10712> {c102} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9VD [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0d1a500 <e10717> {c107} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19VD [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0d1a950 <e10720> {c110} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMBVNODE16 [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0d1ac30 <e10722> {c112} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO1 [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0d1b080 <e10725> {c115} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTLVIINMUXVND1 [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0d1c330 <e10738> {c128} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO1 [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0dbbd90 <e10745> {c135} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11VD [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0dbca80 <e10754> {c144} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_27 [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0dbd490 <e10761> {c151} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17VZVOR1NF [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0dbd770 <e10763> {c153} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18VD [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0dbda50 <e10765> {c155} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0VD [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0dbe2f0 <e10771> {c161} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO2 [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0dbea20 <e10776> {c166} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FMLVIINLATCHVCDAD [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0dbf9f0 <e10787> {c177} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8VD [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0dbfb60 <e10788> {c178} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO0 [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0df1c80 <e10789> {c179} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1VD [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0df20d0 <e10792> {c182} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3VD [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0df2520 <e10795> {c185} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_FE [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0df2800 <e10797> {c187} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10VD [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0df3210 <e10804> {c194} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16VD [VSTATIC]  WIRE
    1:2: VAR 0x55b4f0df3ab0 <e10810> {c200} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO0 [VSTATIC]  WIRE
    1:2: TOPSCOPE 0x55b4f0d41d50 <e15827> {c1}
    1:2:2: SCOPE 0x55b4f0d88330 <e18328> {c1}  TOP
    1:2: VAR 0x55b4f0d31d00 <e23828> {c13} @dt=0x55b4f0d41350@(G/w1)  __Vclklast__TOP__blif_clk_net MODULETEMP
    1:2: VAR 0x55b4f0d4e100 <e23865> {c14} @dt=0x55b4f0d41350@(G/w1)  __Vclklast__TOP__blif_reset_net MODULETEMP
    1:2: CFUNC 0x55b4f0d034e0 <e24585> {c243}  _sequent__TOP__1 [STATICU]
    1:2:3: COMMENT 0x55b4f0da8f00 <e23656> {c266}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d93410 <e24738> {c268} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d93510 <e24736> {c268} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0d941e0 <e24734> {c268} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0dac530 <e26588> {c267} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d92690 <e26583> {c267} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x55b4f0da8100 <e26597> {c270} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d94780 <e26592> {c270} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_16VD [RV] <- VAR 0x55b4f0df3210 <e10804> {c194} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16VD [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0d8f0e0 <e24737> {c268} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_16 [LV] => VAR 0x55b4f0d5a6f0 <e10647> {c37} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16 [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0da5e20 <e23664> {c276}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d86020 <e24744> {c278} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d86bd0 <e24742> {c278} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0d890d0 <e24740> {c278} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0daa330 <e26606> {c277} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0da4da0 <e26601> {c277} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x55b4f0d414e0 <e26615> {c280} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0da5f80 <e26610> {c280} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_18VD [RV] <- VAR 0x55b4f0dbd770 <e10763> {c153} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18VD [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0def4f0 <e24743> {c278} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_18 [LV] => VAR 0x55b4f0d57990 <e10649> {c39} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18 [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0d36f10 <e23672> {c281}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d80b60 <e24750> {c283} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d82540 <e24748> {c283} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0d82910 <e24746> {c283} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0d7c2a0 <e26624> {c282} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0daa720 <e26619> {c282} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x55b4f0d78540 <e26633> {c285} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0dab190 <e26628> {c285} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19VD [RV] <- VAR 0x55b4f0d1a500 <e10717> {c107} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19VD [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0dcdff0 <e24749> {c283} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19 [LV] => VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0da4290 <e23680> {c221}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d84d80 <e24768> {c223} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0db65d0 <e24780> {c223} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d4c410 <e24776> {c223} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0dafc90 <e24777> {c223} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d97a00 <e24752> {c223} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d5f6c0 <e26642> {c222} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0d4e830 <e26637> {c222} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: AND 0x55b4f0d49cd0 <e24765> {c317} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: NOT 0x55b4f0d3f2a0 <e24757> {c317} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: AND 0x55b4f0d3b010 <e24756> {c395} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: NOT 0x55b4f0d229d0 <e24754> {c416} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: CCAST 0x55b4f0d5ee90 <e26651> {c416} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1: VARREF 0x55b4f0d24440 <e26646> {c416} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_FE [RV] <- VAR 0x55b4f0df2520 <e10795> {c185} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_FE [VSTATIC]  WIRE
    1:2:3:1:2:2:1:1:2: CCAST 0x55b4f0df7eb0 <e26660> {c395} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1: VARREF 0x55b4f0dcb7d0 <e26655> {c395} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_RA2 [RV] <- VAR 0x55b4f0dc8050 <e10688> {c78} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_RA2 [VSTATIC]  WIRE
    1:2:3:1:2:2:2: NOT 0x55b4f0dd6710 <e24764> {c317} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1: AND 0x55b4f0dd8450 <e24763> {c325} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1: AND 0x55b4f0ddc2e0 <e24760> {c325} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1: CCAST 0x55b4f0db9250 <e26669> {c325} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1:1: VARREF 0x55b4f0df0810 <e26664> {c325} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_FE [RV] <- VAR 0x55b4f0df2520 <e10795> {c185} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_FE [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2: CCAST 0x55b4f0d40f20 <e26678> {c325} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1: VARREF 0x55b4f0df19d0 <e26673> {c325} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_RA2 [RV] <- VAR 0x55b4f0dc8050 <e10688> {c78} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_RA2 [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:2: NOT 0x55b4f0cff1c0 <e24762> {c314} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:2:1: CCAST 0x55b4f0d5c380 <e26687> {c314} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:2:1:1: VARREF 0x55b4f0d002e0 <e26682> {c314} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17 [RV] <- VAR 0x55b4f0d59040 <e10648> {c38} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d50450 <e24767> {c223} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCHVUC_5 [LV] => VAR 0x55b4f0d44130 <e10638> {c28} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCHVUC_5 [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0d47f30 <e23688> {c216}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d00e10 <e24798> {c218} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d932f0 <e24811> {c218} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d47e00 <e24807> {c218} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d81c50 <e24808> {c218} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d62720 <e24782> {c218} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d5acd0 <e26696> {c217} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0d479c0 <e26691> {c217} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: AND 0x55b4f0d2b940 <e24795> {c306} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: NOT 0x55b4f0de92c0 <e24787> {c306} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: AND 0x55b4f0d2e010 <e24786> {c389} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: NOT 0x55b4f0db1e90 <e24784> {c416} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: CCAST 0x55b4f0d613a0 <e26705> {c416} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1: VARREF 0x55b4f0d7a350 <e26700> {c416} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_FE [RV] <- VAR 0x55b4f0df2520 <e10795> {c185} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_FE [VSTATIC]  WIRE
    1:2:3:1:2:2:1:1:2: CCAST 0x55b4f0d64670 <e26714> {c389} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1: VARREF 0x55b4f0dc1190 <e26709> {c389} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_YA1 [RV] <- VAR 0x55b4f0d19af0 <e10710> {c100} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_YA1 [VSTATIC]  WIRE
    1:2:3:1:2:2:2: NOT 0x55b4f0de7260 <e24794> {c306} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1: AND 0x55b4f0de3550 <e24793> {c407} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1: AND 0x55b4f0de0fa0 <e24790> {c407} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1: CCAST 0x55b4f0d64360 <e26723> {c407} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1:1: VARREF 0x55b4f0dc1850 <e26718> {c407} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_FE [RV] <- VAR 0x55b4f0df2520 <e10795> {c185} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_FE [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2: CCAST 0x55b4f0d63c80 <e26732> {c407} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1: VARREF 0x55b4f0dc2c90 <e26727> {c407} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_YA1 [RV] <- VAR 0x55b4f0d19af0 <e10710> {c100} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_YA1 [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:2: NOT 0x55b4f0ddf1c0 <e24792> {c314} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:2:1: CCAST 0x55b4f0d63970 <e26741> {c314} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:2:1:1: VARREF 0x55b4f0dc9250 <e26736> {c314} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17 [RV] <- VAR 0x55b4f0d59040 <e10648> {c38} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0de9380 <e24797> {c218} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCHVUC_6 [LV] => VAR 0x55b4f0d4ada0 <e10637> {c27} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCHVUC_6 [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0daea10 <e23696> {c211}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d5ae80 <e24827> {c213} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d16a30 <e24825> {c213} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0d7fae0 <e24813> {c213} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0d63350 <e26750> {c212} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d21420 <e26745> {c212} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: AND 0x55b4f0e04ef0 <e24824> {c420} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0e04fb0 <e24822> {c420} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: OR 0x55b4f0e05070 <e24821> {c332} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: OR 0x55b4f0e05130 <e24818> {c332} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: OR 0x55b4f0e051f0 <e24816> {c332} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1:1:1: CCAST 0x55b4f0d625c0 <e26759> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1:1: VARREF 0x55b4f0dd21f0 <e26754> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:1:1:1:2: CCAST 0x55b4f0d69180 <e26768> {c426} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:2:1: VARREF 0x55b4f0e052b0 <e26763> {c426} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_FEL [RV] <- VAR 0x55b4f0d497f0 <e10642> {c32} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_FEL [VSTATIC]  VAR
    1:2:3:1:2:1:1:1:2: CCAST 0x55b4f0d68df0 <e26777> {c373} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:2:1: VARREF 0x55b4f0e053d0 <e26772> {c373} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:1:1:2: NOT 0x55b4f0e054f0 <e24820> {c332} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: CCAST 0x55b4f0d68710 <e26786> {c332} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:1: VARREF 0x55b4f0e055b0 <e26781> {c332} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2: CCAST 0x55b4f0d68340 <e26795> {c425} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1: VARREF 0x55b4f0e056d0 <e26790> {c425} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d25cf0 <e24826> {c213} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_Y2L [LV] => VAR 0x55b4f0cfa070 <e10636> {c26} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_Y2L [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0d1d4a0 <e23704> {c201}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d8dd60 <e24837> {c203} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d54060 <e24850> {c203} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d46850 <e24846> {c203} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d8f8a0 <e24847> {c203} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d88860 <e24829> {c203} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d67f70 <e26804> {c202} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0d1f580 <e26799> {c202} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: AND 0x55b4f0dfae10 <e24834> {c364} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: NOT 0x55b4f0dfaed0 <e24831> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: CCAST 0x55b4f0d67c60 <e26813> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1: VARREF 0x55b4f0d38b30 <e26808> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2: NOT 0x55b4f0dfaf90 <e24833> {c385} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1: CCAST 0x55b4f0d69cb0 <e26822> {c385} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1: VARREF 0x55b4f0dfb050 <e26817> {c385} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TESTLVIINMUXVND1 [RV] <- VAR 0x55b4f0d1b080 <e10725> {c115} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTLVIINMUXVND1 [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0cfa970 <e24836> {c203} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TESTL [LV] => VAR 0x55b4f0d41600 <e10634> {c24} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTL [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0d13140 <e23712> {c231}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0db34d0 <e24883> {c233} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d9e8b0 <e24896> {c233} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d452a0 <e24892> {c233} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0db4110 <e24893> {c233} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0db47a0 <e24852> {c233} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d6d950 <e26831> {c232} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0d5cb10 <e26826> {c232} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: AND 0x55b4f0db20b0 <e24880> {c322} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x55b4f0db9580 <e24871> {c322} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: AND 0x55b4f0db9640 <e24863> {c322} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: NOT 0x55b4f0db9cf0 <e24857> {c322} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: AND 0x55b4f0db9db0 <e24856> {c411} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1: CCAST 0x55b4f0d6d330 <e26840> {c411} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:1: VARREF 0x55b4f0d27070 <e26835> {c411} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_FEL [RV] <- VAR 0x55b4f0d497f0 <e10642> {c32} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_FEL [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:2: NOT 0x55b4f0dc32e0 <e24855> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1: CCAST 0x55b4f0d6c560 <e26849> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:2:1:1: VARREF 0x55b4f0dc0a50 <e26844> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:1:2: NOT 0x55b4f0dc33a0 <e24862> {c322} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1: AND 0x55b4f0d48720 <e24861> {c413} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1: CCAST 0x55b4f0d6b7d0 <e26858> {c413} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:1:1: VARREF 0x55b4f0db38d0 <e26853> {c413} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:2:1:2: NOT 0x55b4f0d487e0 <e24860> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:2:1: CCAST 0x55b4f0d6aa80 <e26867> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:2:1:1: VARREF 0x55b4f0dc2550 <e26862> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:2: NOT 0x55b4f0d84b60 <e24870> {c322} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1: AND 0x55b4f0d84c20 <e24869> {c445} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1:1: AND 0x55b4f0d8f3f0 <e24866> {c445} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1:1:1: CCAST 0x55b4f0d6a830 <e26876> {c445} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1:1:1:1: VARREF 0x55b4f0d8ea00 <e26871> {c445} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:2:2:1:2:1:1:2: CCAST 0x55b4f0d6a040 <e26885> {c445} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1:1:2:1: VARREF 0x55b4f0d7f900 <e26880> {c445} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2:1:2:1:2: NOT 0x55b4f0d8f4b0 <e24868> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1:2:1: CCAST 0x55b4f0d6dce0 <e26894> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1:2:1:1: VARREF 0x55b4f0d901b0 <e26889> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2: NOT 0x55b4f0dcacc0 <e24879> {c322} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1: AND 0x55b4f0dcad80 <e24878> {c369} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1: AND 0x55b4f0d7a1a0 <e24875> {c369} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1: NOT 0x55b4f0d7a260 <e24873> {c425} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1:1: CCAST 0x55b4f0d70760 <e26903> {c425} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1:1:1: VARREF 0x55b4f0dcc7a0 <e26898> {c425} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:2:2:2:1:1:2: CCAST 0x55b4f0d70140 <e26912> {c369} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1: VARREF 0x55b4f0dca5d0 <e26907> {c369} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:2:2:1:2: NOT 0x55b4f0dca6f0 <e24877> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:2:1: CCAST 0x55b4f0d6fa60 <e26921> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:2:1:1: VARREF 0x55b4f0d3db60 <e26916> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x55b4f0d54860 <e24882> {c233} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_G2L [LV] => VAR 0x55b4f0d46c90 <e10640> {c30} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_G2L [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0d47c70 <e23720> {c226}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0dbacc0 <e24919> {c228} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0db8770 <e24932> {c228} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d43cf0 <e24928> {c228} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0dbadc0 <e24929> {c228} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d96cc0 <e24898> {c228} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d6f6d0 <e26930> {c227} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0d559a0 <e26925> {c227} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: OR 0x55b4f0e08a30 <e24916> {c449} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: OR 0x55b4f0e08af0 <e24906> {c449} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: CCAST 0x55b4f0d6eff0 <e26939> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1: VARREF 0x55b4f0de1240 <e26934> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:2: NOT 0x55b4f0e08bb0 <e24905> {c449} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1: OR 0x55b4f0e08c70 <e24904> {c355} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1:1: OR 0x55b4f0e08d30 <e24902> {c355} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1:1:1: CCAST 0x55b4f0d6e580 <e26948> {c355} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1:1:1:1: VARREF 0x55b4f0e08df0 <e26943> {c355} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:2:1:2:1:1:2: CCAST 0x55b4f0d76350 <e26957> {c355} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1:1:2:1: VARREF 0x55b4f0e08f10 <e26952> {c355} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:2:1:2:1:2: CCAST 0x55b4f0d7d5a0 <e26966> {c355} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1:2:1: VARREF 0x55b4f0e09030 <e26961> {c355} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_FEL [RV] <- VAR 0x55b4f0d497f0 <e10642> {c32} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_FEL [VSTATIC]  VAR
    1:2:3:1:2:2:2: NOT 0x55b4f0e09150 <e24915> {c449} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1: OR 0x55b4f0e09210 <e24914> {c401} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1: OR 0x55b4f0e092d0 <e24912> {c401} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1: OR 0x55b4f0e09390 <e24910> {c401} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1:1: NOT 0x55b4f0e09450 <e24908> {c425} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1:1:1: CCAST 0x55b4f0d7cc40 <e26975> {c425} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1:1:1:1: VARREF 0x55b4f0e09510 <e26970> {c425} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:2:2:2:1:1:1:2: CCAST 0x55b4f0d7c8a0 <e26984> {c401} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1:2:1: VARREF 0x55b4f0e09630 <e26979> {c401} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2:2:1:1:2: CCAST 0x55b4f0d7f6e0 <e26993> {c401} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1: VARREF 0x55b4f0e09750 <e26988> {c401} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:2:2:1:2: CCAST 0x55b4f0d86390 <e27002> {c401} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:2:1: VARREF 0x55b4f0e09870 <e26997> {c401} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_FEL [RV] <- VAR 0x55b4f0d497f0 <e10642> {c32} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_FEL [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d3f180 <e24918> {c228} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_R1L [LV] => VAR 0x55b4f0d456e0 <e10639> {c29} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_R1L [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0d8f7c0 <e23728> {c236}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0dada50 <e24969> {c238} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0da8c50 <e24982> {c238} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d42740 <e24978> {c238} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0dae340 <e24979> {c238} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0daed80 <e24934> {c238} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d8d140 <e27011> {c237} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0d62040 <e27006> {c237} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: AND 0x55b4f0e00090 <e24966> {c394} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: NOT 0x55b4f0e00150 <e24954> {c394} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: OR 0x55b4f0e00210 <e24953> {c382} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: OR 0x55b4f0e002d0 <e24945> {c382} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: OR 0x55b4f0e00390 <e24938> {c382} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1: CCAST 0x55b4f0d8bb30 <e27020> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:1: VARREF 0x55b4f0ded210 <e27015> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:1:1:1:2: NOT 0x55b4f0e00450 <e24937> {c382} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1: CCAST 0x55b4f0d8a7d0 <e27029> {c382} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:2:1:1: VARREF 0x55b4f0e00510 <e27024> {c382} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:2: NOT 0x55b4f0e00630 <e24944> {c382} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:2:1: OR 0x55b4f0e006f0 <e24943> {c368} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:2:1:1: NOT 0x55b4f0e007b0 <e24940> {c459} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:2:1:1:1: CCAST 0x55b4f0d92c10 <e27038> {c459} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:2:1:1:1:1: VARREF 0x55b4f0e00870 <e27033> {c459} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:2:1:2: NOT 0x55b4f0e00990 <e24942> {c371} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:2:1:2:1: CCAST 0x55b4f0d96ba0 <e27047> {c371} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:2:1:2:1:1: VARREF 0x55b4f0e00a50 <e27042> {c371} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FML [RV] <- VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:2: NOT 0x55b4f0e00b70 <e24952> {c382} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1: OR 0x55b4f0e00c30 <e24951> {c381} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1: OR 0x55b4f0e00cf0 <e24948> {c381} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1:1: CCAST 0x55b4f0d9e790 <e27056> {c381} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:1:1:1: VARREF 0x55b4f0e00db0 <e27051> {c381} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:2:1:1:2: CCAST 0x55b4f0da2480 <e27065> {c381} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:1:2:1: VARREF 0x55b4f0e00ed0 <e27060> {c381} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:2:1:2: NOT 0x55b4f0e00ff0 <e24950> {c371} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:2:1: CCAST 0x55b4f0d9fc30 <e27074> {c371} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:2:1:1: VARREF 0x55b4f0e010b0 <e27069> {c371} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FML [RV] <- VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3:1:2:2:2: NOT 0x55b4f0e011d0 <e24965> {c394} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1: AND 0x55b4f0e01290 <e24964> {c414} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1: OR 0x55b4f0e01350 <e24962> {c319} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1: OR 0x55b4f0e01410 <e24959> {c319} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1:1: OR 0x55b4f0e014d0 <e24957> {c319} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1:1:1: CCAST 0x55b4f0d8aeb0 <e27083> {c371} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1:1:1:1: VARREF 0x55b4f0e01590 <e27078> {c371} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FML [RV] <- VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3:1:2:2:2:1:1:1:1:2: CCAST 0x55b4f0d77410 <e27092> {c459} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1:1:2:1: VARREF 0x55b4f0e016b0 <e27087> {c459} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:2:2:1:1:1:2: CCAST 0x55b4f0d6ec60 <e27101> {c353} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1:2:1: VARREF 0x55b4f0e017d0 <e27096> {c353} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2:2:1:1:2: NOT 0x55b4f0e018f0 <e24961> {c319} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1: CCAST 0x55b4f0d73f20 <e27110> {c319} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:1: VARREF 0x55b4f0e019b0 <e27105> {c319} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:2:2:2:1:2: CCAST 0x55b4f0d81b30 <e27119> {c414} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:2:1: VARREF 0x55b4f0e01ad0 <e27114> {c414} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_FEL [RV] <- VAR 0x55b4f0d497f0 <e10642> {c32} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_FEL [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d2be70 <e24968> {c238} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_G1L [LV] => VAR 0x55b4f0d48240 <e10641> {c31} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_G1L [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0d47230 <e23736> {c286}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d80a20 <e24988> {c288} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d7cd60 <e24986> {c288} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0d7ce60 <e24984> {c288} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0da8450 <e27128> {c287} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0db5ef0 <e27123> {c287} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x55b4f0da7d70 <e27137> {c290} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0db6f80 <e27132> {c290} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_8VD [RV] <- VAR 0x55b4f0dbf9f0 <e10787> {c177} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8VD [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0cff600 <e24987> {c288} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_8 [LV] => VAR 0x55b4f0d54c30 <e10651> {c41} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8 [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0d20ca0 <e23744> {c291}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d7ff80 <e24994> {c293} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d7b780 <e24992> {c293} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0d74e00 <e24990> {c293} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0da79e0 <e27146> {c292} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d79d40 <e27141> {c292} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x55b4f0da95e0 <e27155> {c295} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d7a080 <e27150> {c295} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_9VD [RV] <- VAR 0x55b4f0d19dd0 <e10712> {c102} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9VD [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0dc5aa0 <e24993> {c293} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_9 [LV] => VAR 0x55b4f0d53580 <e10652> {c42} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9 [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0dd3f00 <e23752> {c296}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d78180 <e25000> {c298} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d79870 <e24998> {c298} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0d73c30 <e24996> {c298} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0d5ebc0 <e27164> {c297} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d8e6f0 <e27159> {c297} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x55b4f0d41170 <e27173> {c300} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0dbaae0 <e27168> {c300} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_10VD [RV] <- VAR 0x55b4f0df2800 <e10797> {c187} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10VD [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0d88b30 <e24999> {c298} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_10 [LV] => VAR 0x55b4f0d51ed0 <e10653> {c43} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10 [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0da6500 <e23760> {c301}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d72790 <e25006> {c303} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d72b60 <e25004> {c303} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0d73280 <e25002> {c303} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0cfec20 <e27182> {c302} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d799e0 <e27177> {c302} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x55b4f0db48e0 <e27191> {c305} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d0db50 <e27186> {c305} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11VD [RV] <- VAR 0x55b4f0dbbd90 <e10745> {c135} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11VD [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0da1f00 <e25005> {c303} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11 [LV] => VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2:3: ASSIGNW 0x55b4f0de45f0 <e25010> {c455} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d96f30 <e25023> {c455} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d41040 <e25019> {c455} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x55b4f0de46b0 <e25020> {c455} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55b4f0db2850 <e27200> {c455} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55b4f0ddfe00 <e27195> {c455} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCHVUC_5 [RV] <- VAR 0x55b4f0d44130 <e10638> {c28} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCHVUC_5 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0de48c0 <e25009> {c455} @dt=0x55b4f0d51840@(G/wu32/1)  RED2 [LV] => VAR 0x55b4f0d4ec80 <e12247> {c20} @dt=0x55b4f0d41350@(G/w1)  RED2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x55b4f0d7acc0 <e25027> {c372} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0da25e0 <e25040> {c372} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d26490 <e25036> {c372} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x55b4f0dbfd40 <e25037> {c372} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55b4f0d5b310 <e27209> {c372} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55b4f0d2b170 <e27204> {c372} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCHVUC_6 [RV] <- VAR 0x55b4f0d4ada0 <e10637> {c27} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCHVUC_6 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d7f110 <e25026> {c372} @dt=0x55b4f0d51840@(G/wu32/1)  YLW1 [LV] => VAR 0x55b4f0d011a0 <e12259> {c22} @dt=0x55b4f0d41350@(G/w1)  YLW1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: COMMENT 0x55b4f0da1da0 <e23768> {c271}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d8ebe0 <e25057> {c273} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d968f0 <e25070> {c273} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d4c540 <e25066> {c273} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d8f5d0 <e25067> {c273} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d8f9a0 <e25042> {c273} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d58320 <e27218> {c272} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0d9afb0 <e27213> {c272} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: AND 0x55b4f0d4bb90 <e25054> {c320} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x55b4f0d25e10 <e25051> {c320} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x55b4f0d542f0 <e25044> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x55b4f0d44d10 <e27227> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x55b4f0d59db0 <e27222> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:2: NOT 0x55b4f0d543b0 <e25050> {c320} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1: OR 0x55b4f0d5b460 <e25049> {c439} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1:1: NOT 0x55b4f0d5b520 <e25046> {c439} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1:1:1: CCAST 0x55b4f0d4e450 <e27236> {c439} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1:1:1:1: VARREF 0x55b4f0d60800 <e27231> {c439} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17VZVOR1NF [RV] <- VAR 0x55b4f0dbd490 <e10761> {c151} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17VZVOR1NF [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2:1:2: NOT 0x55b4f0d61890 <e25048> {c439} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1:2:1: CCAST 0x55b4f0d97b40 <e27245> {c439} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1:2:1:1: VARREF 0x55b4f0d676e0 <e27240> {c439} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17VUC_0 [RV] <- VAR 0x55b4f0dc7c00 <e10685> {c75} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17VUC_0 [VSTATIC]  WIRE
    1:2:3:1:2:2:2: NOT 0x55b4f0d61950 <e25053> {c320} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:2:1: CCAST 0x55b4f0d48b90 <e27254> {c320} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1: VARREF 0x55b4f0d69730 <e27249> {c320} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0d87670 <e25056> {c273} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17 [LV] => VAR 0x55b4f0d59040 <e10648> {c38} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17 [VSTATIC]  VAR
    1:2:3: ASSIGNW 0x55b4f0ddeb10 <e25073> {c442} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: VARREF 0x55b4f0dd9520 <e25071> {c451} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_Y2L [RV] <- VAR 0x55b4f0cfa070 <e10636> {c26} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_Y2L [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0ddede0 <e25072> {c442} @dt=0x55b4f0d51840@(G/wu32/1)  YLW2 [LV] => VAR 0x55b4f0d519e0 <e12241> {c19} @dt=0x55b4f0d41350@(G/w1)  YLW2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x55b4f0de5060 <e25076> {c457} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: VARREF 0x55b4f0d33060 <e25074> {c346} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_G2L [RV] <- VAR 0x55b4f0d46c90 <e10640> {c30} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_G2L [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0de5330 <e25075> {c457} @dt=0x55b4f0d51840@(G/wu32/1)  GRN2 [LV] => VAR 0x55b4f0d53090 <e12235> {c18} @dt=0x55b4f0d41350@(G/w1)  GRN2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x55b4f0d32480 <e25079> {c347} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: VARREF 0x55b4f0de51e0 <e25077> {c428} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_R1L [RV] <- VAR 0x55b4f0d456e0 <e10639> {c29} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_R1L [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d329b0 <e25078> {c347} @dt=0x55b4f0d51840@(G/wu32/1)  RED1 [LV] => VAR 0x55b4f0d01430 <e12265> {c23} @dt=0x55b4f0d41350@(G/w1)  RED1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x55b4f0d60ee0 <e25082> {c309} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: VARREF 0x55b4f0de80a0 <e25080> {c463} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_G1L [RV] <- VAR 0x55b4f0d48240 <e10641> {c31} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_G1L [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d21d90 <e25081> {c309} @dt=0x55b4f0d51840@(G/wu32/1)  GRN1 [LV] => VAR 0x55b4f0d4d5d0 <e12253> {c21} @dt=0x55b4f0d41350@(G/w1)  GRN1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: COMMENT 0x55b4f0d82420 <e23776> {c241}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0da8880 <e25088> {c243} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0da9020 <e25086> {c243} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0da9120 <e25084> {c243} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0d5c730 <e27263> {c242} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d6a1a0 <e27258> {c242} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x55b4f0da2100 <e27272> {c245} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d3cf70 <e27267> {c245} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_FE [RV] <- VAR 0x55b4f0df2520 <e10795> {c185} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_FE [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0d353f0 <e25087> {c243} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_FEL [LV] => VAR 0x55b4f0d497f0 <e10642> {c32} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_FEL [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0d46980 <e23784> {c206}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d4f430 <e25094> {c208} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d64c60 <e25092> {c208} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0da9740 <e25090> {c208} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0d59c60 <e27281> {c207} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d204d0 <e27276> {c207} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x55b4f0d421b0 <e27290> {c210} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d207e0 <e27285> {c210} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FMLVIINLATCHVCDAD [RV] <- VAR 0x55b4f0dbea20 <e10776> {c166} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FMLVIINLATCHVCDAD [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0dc3800 <e25093> {c208} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FML [LV] => VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0d589b0 <e23792> {c246}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0da8780 <e25100> {c248} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0da0840 <e25098> {c248} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0da11c0 <e25096> {c248} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0d56c70 <e27299> {c247} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d6f150 <e27294> {c247} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x55b4f0d5a370 <e27308> {c250} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d6fbc0 <e27303> {c250} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3VD [RV] <- VAR 0x55b4f0df20d0 <e10792> {c182} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3VD [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0d8e230 <e25099> {c248} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [LV] => VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0d85920 <e23800> {c251}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0da43f0 <e25106> {c253} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d9f770 <e25104> {c253} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0d9be50 <e25102> {c253} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0d99240 <e27317> {c252} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d78870 <e27312> {c252} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x55b4f0d9b1b0 <e27326> {c255} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d7b0e0 <e27321> {c255} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2VD [RV] <- VAR 0x55b4f0d19980 <e10709> {c99} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2VD [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0dc4e20 <e25105> {c253} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [LV] => VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0d1eaf0 <e23808> {c256}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d9ec80 <e25112> {c258} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d9ed80 <e25110> {c258} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0d9b760 <e25108> {c258} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0d9f8b0 <e27335> {c257} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d846d0 <e27330> {c257} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x55b4f0d98480 <e27344> {c260} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d864f0 <e27339> {c260} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1VD [RV] <- VAR 0x55b4f0df1c80 <e10789> {c179} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1VD [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0de3610 <e25111> {c258} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [LV] => VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3: COMMENT 0x55b4f0d75d30 <e23816> {c261}  ALWAYS
    1:2:3: ASSIGNDLY 0x55b4f0d98c30 <e25118> {c263} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d99100 <e25116> {c263} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0d99720 <e25114> {c263} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0db1780 <e27353> {c262} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d89ef0 <e27348> {c262} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x55b4f0da5710 <e27362> {c265} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d8a930 <e27357> {c265} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0VD [RV] <- VAR 0x55b4f0dbda50 <e10765> {c155} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0VD [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0de2b10 <e25117> {c263} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [LV] => VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3: ASSIGNW 0x55b4f0d3d9e0 <e25123> {c392} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d3daa0 <e25121> {c392} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b4f0d46030 <e27371> {c446} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b4f0e21690 <e27366> {c446} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_10 [RV] <- VAR 0x55b4f0d51ed0 <e10653> {c43} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10 [VSTATIC]  VAR
    1:2:3:1:2: CCAST 0x55b4f0d475e0 <e27380> {c339} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d24d70 <e27375> {c339} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11 [RV] <- VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0dec1f0 <e25122> {c392} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1VCO1 [LV] => VAR 0x55b4f0d1c330 <e10738> {c128} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d565a0 <e25130> {c318} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d52190 <e25128> {c318} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0d52660 <e25126> {c318} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0dba510 <e27389> {c351} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0dda9c0 <e27384> {c351} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_9 [RV] <- VAR 0x55b4f0d53580 <e10652> {c42} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9 [VSTATIC]  VAR
    1:2:3:1:1:2: CCAST 0x55b4f0d57610 <e27398> {c446} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b4f0d24a60 <e27393> {c446} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_10 [RV] <- VAR 0x55b4f0d51ed0 <e10653> {c43} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10 [VSTATIC]  VAR
    1:2:3:1:2: CCAST 0x55b4f0de6f30 <e27407> {c339} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0e21270 <e27402> {c339} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11 [RV] <- VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d24e90 <e25129> {c318} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1VCO2 [LV] => VAR 0x55b4f0cffd20 <e10666> {c56} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO2 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d387f0 <e25143> {c361} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d388b0 <e25141> {c361} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0d38970 <e25139> {c361} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55b4f0dfa810 <e25138> {c393} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x55b4f0dfa8d0 <e25135> {c393} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1: NOT 0x55b4f0dfa990 <e25132> {c393} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1:1: CCAST 0x55b4f0d141f0 <e27416> {c393} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1:1:1: VARREF 0x55b4f0dcfaf0 <e27411> {c393} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_9 [RV] <- VAR 0x55b4f0d53580 <e10652> {c42} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9 [VSTATIC]  VAR
    1:2:3:1:1:1:1:2: NOT 0x55b4f0dfaa50 <e25134> {c393} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:2:1: CCAST 0x55b4f0dadb90 <e27425> {c393} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:2:1:1: VARREF 0x55b4f0dfab10 <e27420> {c393} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_10 [RV] <- VAR 0x55b4f0d51ed0 <e10653> {c43} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10 [VSTATIC]  VAR
    1:2:3:1:1:1:2: NOT 0x55b4f0dfac30 <e25137> {c393} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:2:1: CCAST 0x55b4f0d55f60 <e27434> {c393} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1:1: VARREF 0x55b4f0dfacf0 <e27429> {c393} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11 [RV] <- VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2:3:1:2: CCAST 0x55b4f0da2d40 <e27443> {c448} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0dd93d0 <e27438> {c448} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_8 [RV] <- VAR 0x55b4f0d54c30 <e10651> {c41} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d38f90 <e25142> {c361} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1_CO [LV] => VAR 0x55b4f0d19810 <e10708> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d358c0 <e25150> {c356} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d6e290 <e25163> {c356} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d27190 <e25159> {c356} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d34530 <e25160> {c356} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d35540 <e25145> {c356} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0db9780 <e27452> {c356} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0d35a70 <e27447> {c356} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1_CO [RV] <- VAR 0x55b4f0d19810 <e10708> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x55b4f0d35b90 <e25147> {c356} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d9b8a0 <e27461> {c356} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d35db0 <e27456> {c356} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TESTL [RV] <- VAR 0x55b4f0d41600 <e10634> {c24} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTL [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d35ed0 <e25149> {c356} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__CTST [LV] => VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0ddf9e0 <e25169> {c444} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0ddfaa0 <e25167> {c444} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0ddfb60 <e25165> {c444} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0d71570 <e27470> {c444} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0ddfc20 <e27465> {c444} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__CTST [RV] <- VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3:1:2: CCAST 0x55b4f0d759b0 <e27479> {c367} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0dd8210 <e27474> {c367} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19 [RV] <- VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0ddff20 <e25168> {c444} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO0 [LV] => VAR 0x55b4f0dbfb60 <e10788> {c178} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO0 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0dd78b0 <e25179> {c427} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0dd7970 <e25177> {c427} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0dd7a30 <e25175> {c427} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55b4f0dd7af0 <e25173> {c427} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1: NOT 0x55b4f0dd7bb0 <e25171> {c427} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1: CCAST 0x55b4f0d78a70 <e27488> {c427} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1:1: VARREF 0x55b4f0dd7c70 <e27483> {c427} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__CTST [RV] <- VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3:1:1:1:2: CCAST 0x55b4f0d82b50 <e27497> {c314} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55b4f0dcf480 <e27492> {c314} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17 [RV] <- VAR 0x55b4f0d59040 <e10648> {c38} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17 [VSTATIC]  VAR
    1:2:3:1:1:2: CCAST 0x55b4f0d83170 <e27506> {c406} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b4f0d2ef30 <e27501> {c406} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_18 [RV] <- VAR 0x55b4f0d57990 <e10649> {c39} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18 [VSTATIC]  VAR
    1:2:3:1:2: CCAST 0x55b4f0d84ec0 <e27515> {c367} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d2f270 <e27510> {c367} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19 [RV] <- VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0dd8330 <e25178> {c427} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO2 [LV] => VAR 0x55b4f0dbe2f0 <e10771> {c161} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO2 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d1fa40 <e25187> {c338} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d1fd50 <e25185> {c338} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0d20060 <e25183> {c338} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: NOT 0x55b4f0d20370 <e25181> {c338} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55b4f0d8bdd0 <e27524> {c338} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55b4f0d2ebf0 <e27519> {c338} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__CTST [RV] <- VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3:1:1:2: CCAST 0x55b4f0d733c0 <e27533> {c406} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b4f0dc2030 <e27528> {c406} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_18 [RV] <- VAR 0x55b4f0d57990 <e10649> {c39} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18 [VSTATIC]  VAR
    1:2:3:1:2: CCAST 0x55b4f0d64da0 <e27542> {c367} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0dd8030 <e27537> {c367} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19 [RV] <- VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d2f390 <e25186> {c338} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO1 [LV] => VAR 0x55b4f0dc7d70 <e10686> {c76} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0df1b10 <e25203> {c404} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0dcddb0 <e25201> {c404} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0dcde70 <e25199> {c404} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: NOT 0x55b4f0dcdf30 <e25196> {c404} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x55b4f0e01bf0 <e25195> {c397} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1: AND 0x55b4f0e01cb0 <e25192> {c397} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1:1: NOT 0x55b4f0e01d70 <e25189> {c397} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1:1:1: CCAST 0x55b4f0d8b150 <e27551> {c397} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1:1:1:1: VARREF 0x55b4f0d62dd0 <e27546> {c397} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17 [RV] <- VAR 0x55b4f0d59040 <e10648> {c38} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17 [VSTATIC]  VAR
    1:2:3:1:1:1:1:1:2: NOT 0x55b4f0e01e30 <e25191> {c397} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1:2:1: CCAST 0x55b4f0d4b400 <e27560> {c397} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1:2:1:1: VARREF 0x55b4f0e01ef0 <e27555> {c397} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_18 [RV] <- VAR 0x55b4f0d57990 <e10649> {c39} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18 [VSTATIC]  VAR
    1:2:3:1:1:1:1:2: NOT 0x55b4f0e02010 <e25194> {c397} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:2:1: CCAST 0x55b4f0d0dd60 <e27569> {c397} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:2:1:1: VARREF 0x55b4f0e020d0 <e27564> {c397} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19 [RV] <- VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2:3:1:1:2: NOT 0x55b4f0dce140 <e25198> {c404} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:2:1: CCAST 0x55b4f0d4f810 <e27578> {c404} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1: VARREF 0x55b4f0dce200 <e27573> {c404} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__CTST [RV] <- VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3:1:2: CCAST 0x55b4f0de95c0 <e27587> {c396} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d6b250 <e27582> {c396} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_16 [RV] <- VAR 0x55b4f0d5a6f0 <e10647> {c37} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0dce500 <e25202> {c404} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [LV] => VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d1ee00 <e25210> {c337} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d75e90 <e25223> {c337} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d24b80 <e25219> {c337} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b4f0d1f110 <e25220> {c337} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d1f420 <e25205> {c337} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d6a3a0 <e27596> {c337} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0d2e570 <e27591> {c337} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO1 [RV] <- VAR 0x55b4f0dc7d70 <e10686> {c76} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO1 [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x55b4f0d2e690 <e25207> {c337} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d6b450 <e27605> {c337} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d2e8b0 <e27600> {c337} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17 [RV] <- VAR 0x55b4f0d59040 <e10648> {c38} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d2e9d0 <e25209> {c337} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17VUC_0 [LV] => VAR 0x55b4f0dc7c00 <e10685> {c75} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17VUC_0 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0dd26a0 <e25228> {c415} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: OR 0x55b4f0dd2760 <e25226> {c415} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b4f0d6d5d0 <e27614> {c415} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b4f0dd2820 <e27609> {c415} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO1 [RV] <- VAR 0x55b4f0dc7d70 <e10686> {c76} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO1 [VSTATIC]  WIRE
    1:2:3:1:2: CCAST 0x55b4f0d6fdc0 <e27623> {c415} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0dd2940 <e27618> {c415} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17 [RV] <- VAR 0x55b4f0d59040 <e10648> {c38} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0dd2a60 <e25227> {c415} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17VZVOR1NF [LV] => VAR 0x55b4f0dbd490 <e10761> {c151} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17VZVOR1NF [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0de8f60 <e25233> {c467} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0de9020 <e25231> {c467} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b4f0d71fe0 <e27632> {c454} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b4f0dcfd00 <e27627> {c454} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:1:2: CCAST 0x55b4f0dd4dd0 <e27641> {c329} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0dc2150 <e27636> {c329} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0de94a0 <e25232> {c467} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO0 [LV] => VAR 0x55b4f0df3ab0 <e10810> {c200} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO0 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0dc1970 <e25240> {c376} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0dc1a30 <e25238> {c376} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0dc1af0 <e25236> {c376} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0dd5040 <e27650> {c454} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d2d870 <e27645> {c454} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:1:1:2: CCAST 0x55b4f0d61b10 <e27659> {c366} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b4f0d2def0 <e27654> {c366} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2: CCAST 0x55b4f0d72340 <e27668> {c329} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d2e230 <e27663> {c329} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0dc2270 <e25239> {c376} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO1 [LV] => VAR 0x55b4f0d1ac30 <e10722> {c112} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d1deb0 <e25249> {c336} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d1e1c0 <e25247> {c336} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0d1e4d0 <e25245> {c336} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55b4f0d1e7e0 <e25243> {c336} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55b4f0d2bfc0 <e27677> {c454} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55b4f0d23e20 <e27672> {c454} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:1:1:1:2: CCAST 0x55b4f0d2b2c0 <e27686> {c453} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55b4f0e21090 <e27681> {c453} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:1:2: CCAST 0x55b4f0d327c0 <e27695> {c366} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b4f0d2dbb0 <e27690> {c366} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2: CCAST 0x55b4f0d95470 <e27704> {c329} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0dc9700 <e27699> {c329} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d2e350 <e25248> {c336} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO2 [LV] => VAR 0x55b4f0dc7a90 <e10684> {c74} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO2 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0dcf7f0 <e25264> {c408} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0dcf8b0 <e25262> {c408} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0dcf970 <e25260> {c408} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: NOT 0x55b4f0dcfa30 <e25258> {c408} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x55b4f0dfa210 <e25257> {c360} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1: AND 0x55b4f0dfa2d0 <e25254> {c360} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1:1: NOT 0x55b4f0dfa390 <e25251> {c360} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1:1:1: CCAST 0x55b4f0d6cff0 <e27713> {c360} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1:1:1:1: VARREF 0x55b4f0dd44c0 <e27708> {c360} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:1:1:1:1:2: NOT 0x55b4f0dfa450 <e25253> {c360} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1:2:1: CCAST 0x55b4f0d5e7b0 <e27722> {c360} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1:2:1:1: VARREF 0x55b4f0dfa510 <e27717> {c360} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:1:1:1:2: NOT 0x55b4f0dfa630 <e25256> {c360} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:2:1: CCAST 0x55b4f0d4aa70 <e27731> {c360} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:2:1:1: VARREF 0x55b4f0dfa6f0 <e27726> {c360} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:1:2: CCAST 0x55b4f0db8a30 <e27740> {c454} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b4f0dc1c70 <e27735> {c454} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:1:2: CCAST 0x55b4f0d86d90 <e27749> {c405} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0deeb60 <e27744> {c405} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0dd0000 <e25263> {c408} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_27 [LV] => VAR 0x55b4f0dbca80 <e10754> {c144} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_27 [VSTATIC]  WIRE
    1:2: CFUNC 0x55b4f0e076c0 <e24587> {c309}  _settle__TOP__2 [SLOW] [STATICU]
    1:2:3: ASSIGNW 0x55b4f0dac630 <e25267> {c309} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: VARREF 0x55b4f0d0f440 <e25265> {c463} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_G1L [RV] <- VAR 0x55b4f0d48240 <e10641> {c31} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_G1L [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d12570 <e25266> {c309} @dt=0x55b4f0d51840@(G/wu32/1)  GRN1 [LV] => VAR 0x55b4f0d4d5d0 <e12253> {c21} @dt=0x55b4f0d41350@(G/w1)  GRN1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x55b4f0dab870 <e25270> {c347} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: VARREF 0x55b4f0d35730 <e25268> {c428} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_R1L [RV] <- VAR 0x55b4f0d456e0 <e10639> {c29} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_R1L [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d5db10 <e25269> {c347} @dt=0x55b4f0d51840@(G/wu32/1)  RED1 [LV] => VAR 0x55b4f0d01430 <e12265> {c23} @dt=0x55b4f0d41350@(G/w1)  RED1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x55b4f0db0060 <e25274> {c372} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d7d7c0 <e25287> {c372} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d32e10 <e25283> {c372} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x55b4f0d5dfe0 <e25284> {c372} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55b4f0dc4460 <e27758> {c372} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55b4f0d82730 <e27753> {c372} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCHVUC_6 [RV] <- VAR 0x55b4f0d4ada0 <e10637> {c27} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCHVUC_6 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d82050 <e25273> {c372} @dt=0x55b4f0d51840@(G/wu32/1)  YLW1 [LV] => VAR 0x55b4f0d011a0 <e12259> {c22} @dt=0x55b4f0d41350@(G/w1)  YLW1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x55b4f0d483b0 <e25290> {c442} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: VARREF 0x55b4f0db5350 <e25288> {c451} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_Y2L [RV] <- VAR 0x55b4f0cfa070 <e10636> {c26} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_Y2L [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0db7eb0 <e25289> {c442} @dt=0x55b4f0d51840@(G/wu32/1)  YLW2 [LV] => VAR 0x55b4f0d519e0 <e12241> {c19} @dt=0x55b4f0d41350@(G/w1)  YLW2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x55b4f0dc95e0 <e25294> {c455} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d56a70 <e25307> {c455} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d36bd0 <e25303> {c455} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x55b4f0db4af0 <e25304> {c455} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55b4f0d602d0 <e27767> {c455} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55b4f0d79b00 <e27762> {c455} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCHVUC_5 [RV] <- VAR 0x55b4f0d44130 <e10638> {c28} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCHVUC_5 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d79c20 <e25293> {c455} @dt=0x55b4f0d51840@(G/wu32/1)  RED2 [LV] => VAR 0x55b4f0d4ec80 <e12247> {c20} @dt=0x55b4f0d41350@(G/w1)  RED2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x55b4f0d61730 <e25310> {c457} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: VARREF 0x55b4f0d21650 <e25308> {c346} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_G2L [RV] <- VAR 0x55b4f0d46c90 <e10640> {c30} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_G2L [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d21770 <e25309> {c457} @dt=0x55b4f0d51840@(G/wu32/1)  GRN2 [LV] => VAR 0x55b4f0d53090 <e12235> {c18} @dt=0x55b4f0d41350@(G/w1)  GRN2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x55b4f0d7e020 <e25323> {c379} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d425b0 <e25336> {c379} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d38c50 <e25332> {c379} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b4f0d70f60 <e25333> {c379} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d702a0 <e25316> {c379} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: OR 0x55b4f0d8d080 <e25315> {c398} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: NOT 0x55b4f0d96ae0 <e25312> {c378} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: CCAST 0x55b4f0d92120 <e27776> {c378} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1: VARREF 0x55b4f0d91c80 <e27771> {c378} @dt=0x55b4f0d51840@(G/wu32/1)  TEST [RV] <- VAR 0x55b4f0d574a0 <e12223> {c16} @dt=0x55b4f0d41350@(G/w1)  TEST [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:1:2: NOT 0x55b4f0d5ac10 <e25314> {c311} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: CCAST 0x55b4f0ddf8e0 <e27785> {c311} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:1: VARREF 0x55b4f0d918b0 <e27780> {c311} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TESTL [RV] <- VAR 0x55b4f0d41600 <e10634> {c24} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTL [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0d90390 <e25320> {c379} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: OR 0x55b4f0dac160 <e25319> {c313} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: CCAST 0x55b4f0d79f80 <e27794> {c378} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1: VARREF 0x55b4f0d977e0 <e27789> {c378} @dt=0x55b4f0d51840@(G/wu32/1)  TEST [RV] <- VAR 0x55b4f0d574a0 <e12223> {c16} @dt=0x55b4f0d41350@(G/w1)  TEST [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:2: CCAST 0x55b4f0d74300 <e27803> {c313} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x55b4f0d971c0 <e27798> {c313} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TESTL [RV] <- VAR 0x55b4f0d41600 <e10634> {c24} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTL [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d96710 <e25322> {c379} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TESTLVIINMUXVND1 [LV] => VAR 0x55b4f0d1b080 <e10725> {c115} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTLVIINMUXVND1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0da3d90 <e25341> {c392} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d9d8a0 <e25339> {c392} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b4f0d24590 <e27812> {c446} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b4f0d96400 <e27807> {c446} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_10 [RV] <- VAR 0x55b4f0d51ed0 <e10653> {c43} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10 [VSTATIC]  VAR
    1:2:3:1:2: CCAST 0x55b4f0da03a0 <e27821> {c339} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d98740 <e27816> {c339} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11 [RV] <- VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d9b580 <e25340> {c392} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1VCO1 [LV] => VAR 0x55b4f0d1c330 <e10738> {c128} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0da2c00 <e25348> {c318} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d9a900 <e25346> {c318} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0d93040 <e25344> {c318} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0da5020 <e27830> {c351} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d9a180 <e27825> {c351} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_9 [RV] <- VAR 0x55b4f0d53580 <e10652> {c42} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9 [VSTATIC]  VAR
    1:2:3:1:1:2: CCAST 0x55b4f0da3f50 <e27839> {c446} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b4f0db1a40 <e27834> {c446} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_10 [RV] <- VAR 0x55b4f0d51ed0 <e10653> {c43} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10 [VSTATIC]  VAR
    1:2:3:1:2: CCAST 0x55b4f0d2d990 <e27848> {c339} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0db5940 <e27843> {c339} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11 [RV] <- VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0db69d0 <e25347> {c318} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1VCO2 [LV] => VAR 0x55b4f0cffd20 <e10666> {c56} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO2 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d66c30 <e25361> {c361} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d68830 <e25359> {c361} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0d692e0 <e25357> {c361} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55b4f0db3af0 <e25356> {c393} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x55b4f0d6aba0 <e25353> {c393} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1: NOT 0x55b4f0d6c6c0 <e25350> {c393} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1:1: CCAST 0x55b4f0ddea10 <e27857> {c393} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1:1:1: VARREF 0x55b4f0de8dc0 <e27852> {c393} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_9 [RV] <- VAR 0x55b4f0d53580 <e10652> {c42} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9 [VSTATIC]  VAR
    1:2:3:1:1:1:1:2: NOT 0x55b4f0ddfd40 <e25352> {c393} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:2:1: CCAST 0x55b4f0da9f20 <e27866> {c393} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:2:1:1: VARREF 0x55b4f0db2b10 <e27861> {c393} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_10 [RV] <- VAR 0x55b4f0d51ed0 <e10653> {c43} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10 [VSTATIC]  VAR
    1:2:3:1:1:1:2: NOT 0x55b4f0d6d490 <e25355> {c393} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:2:1: CCAST 0x55b4f0d7b600 <e27875> {c393} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1:1: VARREF 0x55b4f0db2e20 <e27870> {c393} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11 [RV] <- VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2:3:1:2: CCAST 0x55b4f0cfa4b0 <e27884> {c448} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0db63b0 <e27879> {c448} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_8 [RV] <- VAR 0x55b4f0d54c30 <e10651> {c41} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0db8cb0 <e25360> {c361} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1_CO [LV] => VAR 0x55b4f0d19810 <e10708> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d72c60 <e25378> {c430} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0daf7a0 <e25391> {c430} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d267d0 <e25387> {c430} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0e222f0 <e25388> {c430} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0dba290 <e25363> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d85c80 <e27893> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0daeba0 <e27888> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x55b4f0d6eba0 <e25375> {c418} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: OR 0x55b4f0d8adf0 <e25374> {c352} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x55b4f0da23c0 <e25369> {c352} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: OR 0x55b4f0d92570 <e25368> {c350} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: NOT 0x55b4f0d76780 <e25365> {c384} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1: CCAST 0x55b4f0d88d30 <e27902> {c384} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:1: VARREF 0x55b4f0dae160 <e27897> {c384} @dt=0x55b4f0d51840@(G/wu32/1)  FM [RV] <- VAR 0x55b4f0d5a200 <e12217> {c15} @dt=0x55b4f0d41350@(G/w1)  FM [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:1:1:2: NOT 0x55b4f0d7e3c0 <e25367> {c354} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:2:1: CCAST 0x55b4f0d536f0 <e27911> {c354} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:2:1:1: VARREF 0x55b4f0dad770 <e27906> {c354} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FML [RV] <- VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3:1:2:2:1:2: NOT 0x55b4f0d51300 <e25373> {c352} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1: OR 0x55b4f0da9520 <e25372> {c310} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1:1: CCAST 0x55b4f0d5d5c0 <e27920> {c384} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1:1:1: VARREF 0x55b4f0dad3a0 <e27915> {c384} @dt=0x55b4f0d51840@(G/wu32/1)  FM [RV] <- VAR 0x55b4f0d5a200 <e12217> {c15} @dt=0x55b4f0d41350@(G/w1)  FM [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:2:1:2: CCAST 0x55b4f0d53f10 <e27929> {c310} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1:2:1: VARREF 0x55b4f0dad090 <e27924> {c310} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FML [RV] <- VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0daf180 <e25377> {c430} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FMLVIINLATCHVCDAD [LV] => VAR 0x55b4f0dbea20 <e10776> {c166} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FMLVIINLATCHVCDAD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d6f610 <e25414> {c340} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0da9d60 <e25427> {c340} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d30d90 <e25423> {c340} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b4f0d68d30 <e25424> {c340} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: OR 0x55b4f0d68280 <e25402> {c340} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d5a4c0 <e25396> {c340} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: OR 0x55b4f0d8b6a0 <e25395> {c464} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: NOT 0x55b4f0d9e4a0 <e25393> {c373} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1:1:1: CCAST 0x55b4f0d4e6e0 <e27938> {c373} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1:1: VARREF 0x55b4f0d74080 <e27933> {c373} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:1:1:1:2: CCAST 0x55b4f0da9260 <e27947> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:2:1: VARREF 0x55b4f0d6e6e0 <e27942> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0daa450 <e25401> {c340} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0db1130 <e25400> {c387} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0db8ed0 <e25398> {c426} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: CCAST 0x55b4f0d4d740 <e27956> {c426} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1: VARREF 0x55b4f0d6cd70 <e27951> {c426} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_FEL [RV] <- VAR 0x55b4f0d497f0 <e10642> {c32} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_FEL [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: CCAST 0x55b4f0d66e70 <e27965> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1: VARREF 0x55b4f0dc1eb0 <e27960> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x55b4f0d90490 <e25411> {c340} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: OR 0x55b4f0d4ef40 <e25410> {c423} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: OR 0x55b4f0d8b010 <e25408> {c423} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: OR 0x55b4f0d68460 <e25405> {c423} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: CCAST 0x55b4f0dab9b0 <e27974> {c423} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1: VARREF 0x55b4f0da1490 <e27969> {c423} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:2: CCAST 0x55b4f0d9dae0 <e27983> {c423} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:2:1: VARREF 0x55b4f0cff280 <e27978> {c423} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:2: NOT 0x55b4f0d66d30 <e25407> {c459} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1: CCAST 0x55b4f0d912e0 <e27992> {c459} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:1: VARREF 0x55b4f0d5c460 <e27987> {c459} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:2:1:2: CCAST 0x55b4f0d8fbe0 <e28001> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x55b4f0d3f8c0 <e27996> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x55b4f0d3b970 <e25413> {c340} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_RA2 [LV] => VAR 0x55b4f0dc8050 <e10688> {c78} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_RA2 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d9f670 <e25447> {c374} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d68930 <e25460> {c374} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d21a80 <e25456> {c374} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b4f0d80540 <e25457> {c374} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d9d9a0 <e25432> {c374} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x55b4f0d83cb0 <e25431> {c345} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: NOT 0x55b4f0d92390 <e25429> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: CCAST 0x55b4f0d77ca0 <e28010> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1: VARREF 0x55b4f0d81820 <e28005> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:1:2: CCAST 0x55b4f0d8c540 <e28019> {c426} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1: VARREF 0x55b4f0d80320 <e28014> {c426} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_FEL [RV] <- VAR 0x55b4f0d497f0 <e10642> {c32} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_FEL [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0d9cbe0 <e25444> {c374} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: OR 0x55b4f0d77570 <e25443> {c307} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: OR 0x55b4f0d85a40 <e25440> {c307} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: OR 0x55b4f0d7fe80 <e25438> {c307} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: OR 0x55b4f0da34f0 <e25436> {c334} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1: CCAST 0x55b4f0da1690 <e28028> {c353} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:1: VARREF 0x55b4f0d87b00 <e28023> {c353} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:2: NOT 0x55b4f0d638b0 <e25435> {c334} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1: CCAST 0x55b4f0d703e0 <e28037> {c334} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:2:1:1: VARREF 0x55b4f0d87450 <e28032> {c334} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:2: CCAST 0x55b4f0d5fbf0 <e28046> {c307} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:2:1: VARREF 0x55b4f0d869b0 <e28041> {c307} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FML [RV] <- VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:2: CCAST 0x55b4f0d462c0 <e28055> {c307} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1: VARREF 0x55b4f0d85490 <e28050> {c307} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:2:1:2: NOT 0x55b4f0d76ee0 <e25442> {c373} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1: CCAST 0x55b4f0dac770 <e28064> {c373} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1:1: VARREF 0x55b4f0d89cd0 <e28059> {c373} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d90f80 <e25446> {c374} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMBVNODE16 [LV] => VAR 0x55b4f0d1a950 <e10720> {c110} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMBVNODE16 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d98340 <e25470> {c399} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0dafe80 <e25483> {c399} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d32ad0 <e25479> {c399} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d91e60 <e25480> {c399} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0d8d880 <e25465> {c399} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d8d260 <e25462> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0d97520 <e28073> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0d9a720 <e28068> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0daccc0 <e25464> {c399} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: CCAST 0x55b4f0d9cd20 <e28082> {c399} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1: VARREF 0x55b4f0d99f60 <e28077> {c399} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11 [RV] <- VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0d49600 <e25467> {c399} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d8d9c0 <e28091> {c399} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d98e20 <e28086> {c399} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1_CO [RV] <- VAR 0x55b4f0d19810 <e10708> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0d98a50 <e25469> {c399} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11VD [LV] => VAR 0x55b4f0dbbd90 <e10745> {c135} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d4fc50 <e25503> {c365} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d43500 <e25516> {c365} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d2c980 <e25512> {c365} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d46aa0 <e25513> {c365} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0d42e00 <e25498> {c365} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d43620 <e25485> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0db3610 <e28100> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0d75200 <e28095> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0d47730 <e25497> {c365} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0d443b0 <e25496> {c312} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0d473e0 <e25489> {c312} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0db1ff0 <e25488> {c465} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0d635f0 <e28109> {c465} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0d74be0 <e28104> {c465} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1VCO1 [RV] <- VAR 0x55b4f0d1c330 <e10738> {c128} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO1 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0da7660 <e28118> {c465} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0d74580 <e28113> {c465} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_9 [RV] <- VAR 0x55b4f0d53580 <e10652> {c42} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0d44880 <e25495> {c312} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0d42070 <e25494> {c429} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0d4e5a0 <e25491> {c429} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0da6180 <e28127> {c429} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0d7bb20 <e28122> {c429} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1VCO1 [RV] <- VAR 0x55b4f0d1c330 <e10738> {c128} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO1 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0d37470 <e25493> {c429} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0d4edf0 <e28136> {c429} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0d793c0 <e28131> {c429} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_9 [RV] <- VAR 0x55b4f0d53580 <e10652> {c42} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0d7c9c0 <e25500> {c365} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d93650 <e28145> {c365} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d78d30 <e28140> {c365} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1_CO [RV] <- VAR 0x55b4f0d19810 <e10708> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0d77f60 <e25502> {c365} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_9VD [LV] => VAR 0x55b4f0d19dd0 <e10712> {c102} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0dc5520 <e25536> {c441} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d944b0 <e25549> {c441} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d23f40 <e25545> {c441} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0dc4c60 <e25546> {c441} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0cfee60 <e25531> {c441} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d437b0 <e25518> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0d905d0 <e28154> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0db1360 <e28149> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0d5e4d0 <e25530> {c441} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0da1370 <e25529> {c461} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0d4af10 <e25522> {c461} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0d49960 <e25521> {c326} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0da0980 <e28163> {c326} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0d8fea0 <e28158> {c326} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1VCO2 [RV] <- VAR 0x55b4f0cffd20 <e10666> {c56} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO2 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0d4a140 <e28172> {c326} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0d7db60 <e28167> {c326} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_8 [RV] <- VAR 0x55b4f0d54c30 <e10651> {c41} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0d3dc80 <e25528> {c461} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0d45850 <e25527> {c377} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0d494f0 <e25524> {c377} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0da9880 <e28181> {c377} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0d725b0 <e28176> {c377} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1VCO2 [RV] <- VAR 0x55b4f0cffd20 <e10666> {c56} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO2 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0d5adb0 <e25526> {c377} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0d9bf90 <e28190> {c377} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0d45bc0 <e28185> {c377} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_8 [RV] <- VAR 0x55b4f0d54c30 <e10651> {c41} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0d442a0 <e25533> {c441} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d8ee20 <e28199> {c441} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0db7440 <e28194> {c441} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1_CO [RV] <- VAR 0x55b4f0d19810 <e10708> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0db31f0 <e25535> {c441} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_8VD [LV] => VAR 0x55b4f0dbf9f0 <e10787> {c177} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d15e60 <e25569> {c452} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0daf3a0 <e25582> {c452} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d3c390 <e25578> {c452} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d848d0 <e25579> {c452} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0d97d80 <e25564> {c452} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d9c1d0 <e25551> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0d9e100 <e28208> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0d14c20 <e28203> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0d14d40 <e25563> {c452} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0d9bae0 <e25562> {c431} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0da10a0 <e25555> {c431} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0d87870 <e25554> {c328} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0d72da0 <e28217> {c328} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0d140d0 <e28212> {c328} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11 [RV] <- VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0d5b080 <e28226> {c328} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0d24750 <e28221> {c328} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_10 [RV] <- VAR 0x55b4f0d51ed0 <e10653> {c43} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0d24870 <e25561> {c431} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0dace00 <e25560> {c380} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0d50190 <e25557> {c380} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0daa920 <e28235> {c380} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0d22290 <e28230> {c380} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11 [RV] <- VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0d223b0 <e25559> {c380} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0d96140 <e28244> {c380} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0ddb470 <e28239> {c380} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_10 [RV] <- VAR 0x55b4f0d51ed0 <e10653> {c43} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0ddb590 <e25566> {c452} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d92890 <e28253> {c452} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d79e60 <e28248> {c452} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1_CO [RV] <- VAR 0x55b4f0d19810 <e10708> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0dc94c0 <e25568> {c452} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_10VD [LV] => VAR 0x55b4f0df2800 <e10797> {c187} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d4cef0 <e25589> {c356} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0cfad40 <e25602> {c356} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d33180 <e25598> {c356} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d83b70 <e25599> {c356} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d77b60 <e25584> {c356} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0db6710 <e28262> {c356} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0d59700 <e28257> {c356} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1_CO [RV] <- VAR 0x55b4f0d19810 <e10708> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x55b4f0d7e4c0 <e25586> {c356} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d6e8e0 <e28271> {c356} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d41ae0 <e28266> {c356} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TESTL [RV] <- VAR 0x55b4f0d41600 <e10634> {c24} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTL [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0db24f0 <e25588> {c356} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__CTST [LV] => VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d3e8e0 <e25620> {c450} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d9d4d0 <e25633> {c450} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d1d020 <e25629> {c450} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b4f0d2cc90 <e25630> {c450} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d55c50 <e25604> {c450} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d660b0 <e28280> {c450} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0d36df0 <e28275> {c450} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMBVNODE16 [RV] <- VAR 0x55b4f0d1a950 <e10720> {c110} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMBVNODE16 [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x55b4f0d52ef0 <e25617> {c450} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: OR 0x55b4f0d5cdc0 <e25616> {c460} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x55b4f0d6a5e0 <e25614> {c460} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: AND 0x55b4f0d6ca40 <e25613> {c435} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: AND 0x55b4f0d776b0 <e25610> {c435} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1: AND 0x55b4f0d8c780 <e25608> {c435} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1:1: NOT 0x55b4f0d83800 <e25606> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1:1:1: CCAST 0x55b4f0d90cc0 <e28289> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:1:1:1: VARREF 0x55b4f0d36770 <e28284> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:1:1:1:1:2: CCAST 0x55b4f0d44a80 <e28298> {c371} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:2:1: VARREF 0x55b4f0dd3de0 <e28293> {c371} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FML [RV] <- VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:2: CCAST 0x55b4f0d60a00 <e28307> {c373} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:2:1: VARREF 0x55b4f0ddebd0 <e28302> {c373} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:2: NOT 0x55b4f0ddecf0 <e25612> {c435} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:2:1: CCAST 0x55b4f0d62fd0 <e28316> {c435} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:2:1:1: VARREF 0x55b4f0dd5550 <e28311> {c435} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2:1:2: CCAST 0x55b4f0d56f00 <e28325> {c425} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x55b4f0de6e10 <e28320> {c425} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d15d40 <e25619> {c450} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_FE [LV] => VAR 0x55b4f0df2520 <e10795> {c185} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_FE [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d5c880 <e25662> {c363} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d43b60 <e25675> {c363} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0dc55e0 <e25671> {c363} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b4f0d5d710 <e25672> {c363} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d5ece0 <e25635> {c363} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d511b0 <e28334> {c363} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0d65060 <e28329> {c363} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMBVNODE16 [RV] <- VAR 0x55b4f0d1a950 <e10720> {c110} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMBVNODE16 [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x55b4f0d58470 <e25659> {c363} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: OR 0x55b4f0d49a70 <e25658> {c323} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: OR 0x55b4f0d4c6d0 <e25656> {c323} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: NOT 0x55b4f0d48ce0 <e25654> {c323} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: OR 0x55b4f0d4bad0 <e25653> {c410} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1: NOT 0x55b4f0d553c0 <e25642> {c410} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1:1: OR 0x55b4f0d4f900 <e25641> {c438} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1:1:1: OR 0x55b4f0d50fb0 <e25639> {c438} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1:1:1:1: CCAST 0x55b4f0d4cda0 <e28343> {c438} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:1:1:1:1: VARREF 0x55b4f0d674c0 <e28338> {c438} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:1:1:1:2: NOT 0x55b4f0d50ae0 <e25638> {c459} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1:1:1:2:1: CCAST 0x55b4f0d52040 <e28352> {c459} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:1:1:2:1:1: VARREF 0x55b4f0d69510 <e28347> {c459} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:1:1:2: CCAST 0x55b4f0da6bf0 <e28361> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:1:2:1: VARREF 0x55b4f0d6e070 <e28356> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:1:1:1:2: NOT 0x55b4f0d454f0 <e25652> {c410} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1: OR 0x55b4f0d46180 <e25651> {c403} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1:1: OR 0x55b4f0d45960 <e25649> {c403} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1:1:1: OR 0x55b4f0d4a290 <e25646> {c403} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1:1:1:1: NOT 0x55b4f0d4b840 <e25644> {c373} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1:1:1:1:1: CCAST 0x55b4f0d83df0 <e28370> {c373} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:2:1:1:1:1:1:1: VARREF 0x55b4f0d709b0 <e28365> {c373} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:2:1:1:1:2: CCAST 0x55b4f0d175f0 <e28379> {c403} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:2:1:1:1:2:1: VARREF 0x55b4f0d73060 <e28374> {c403} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:2:1:1:2: NOT 0x55b4f0d4b4f0 <e25648> {c371} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1:1:2:1: CCAST 0x55b4f0da4530 <e28388> {c371} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:2:1:1:2:1:1: VARREF 0x55b4f0d71bc0 <e28383> {c371} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FML [RV] <- VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:2:1:2: CCAST 0x55b4f0d8d3a0 <e28397> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:2:1:2:1: VARREF 0x55b4f0d71150 <e28392> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:1:2: CCAST 0x55b4f0d74f40 <e28406> {c353} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1: VARREF 0x55b4f0d70d80 <e28401> {c353} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2:1:2: CCAST 0x55b4f0d61020 <e28415> {c425} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x55b4f0d73680 <e28410> {c425} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d75590 <e25661> {c363} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_YA1 [LV] => VAR 0x55b4f0d19af0 <e10710> {c100} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_YA1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d6cc50 <e25681> {c444} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d606e0 <e25679> {c444} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: NOT 0x55b4f0d90810 <e25677> {c444} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0d541a0 <e28424> {c444} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d7ad80 <e28419> {c444} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__CTST [RV] <- VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3:1:2: CCAST 0x55b4f0d4fb00 <e28433> {c367} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d7a470 <e28428> {c367} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19 [RV] <- VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0dce320 <e25680> {c444} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO0 [LV] => VAR 0x55b4f0dbfb60 <e10788> {c178} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO0 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d6a770 <e25691> {c427} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0dc1bb0 <e25689> {c427} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0d71430 <e25687> {c427} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55b4f0ddb290 <e25685> {c427} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1: NOT 0x55b4f0d634b0 <e25683> {c427} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1: CCAST 0x55b4f0db5020 <e28442> {c427} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1:1: VARREF 0x55b4f0dac350 <e28437> {c427} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__CTST [RV] <- VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3:1:1:1:2: CCAST 0x55b4f0d4a3d0 <e28451> {c314} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55b4f0dab650 <e28446> {c314} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17 [RV] <- VAR 0x55b4f0d59040 <e10648> {c38} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17 [VSTATIC]  VAR
    1:2:3:1:1:2: CCAST 0x55b4f0d9c700 <e28460> {c406} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b4f0daabe0 <e28455> {c406} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_18 [RV] <- VAR 0x55b4f0d57990 <e10649> {c39} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18 [VSTATIC]  VAR
    1:2:3:1:2: CCAST 0x55b4f0d8ccb0 <e28469> {c367} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0da9b40 <e28464> {c367} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19 [RV] <- VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0dacaa0 <e25690> {c427} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO2 [LV] => VAR 0x55b4f0dbe2f0 <e10771> {c161} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO2 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d5bb70 <e25699> {c338} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d73e60 <e25697> {c338} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0d862d0 <e25695> {c338} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: NOT 0x55b4f0d70080 <e25693> {c338} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55b4f0d81d90 <e28478> {c338} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55b4f0d4fee0 <e28473> {c338} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__CTST [RV] <- VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3:1:1:2: CCAST 0x55b4f0d62240 <e28487> {c406} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b4f0d44e60 <e28482> {c406} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_18 [RV] <- VAR 0x55b4f0d57990 <e10649> {c39} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18 [VSTATIC]  VAR
    1:2:3:1:2: CCAST 0x55b4f0d555c0 <e28496> {c367} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d42300 <e28491> {c367} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19 [RV] <- VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d9c500 <e25698> {c338} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO1 [LV] => VAR 0x55b4f0dc7d70 <e10686> {c76} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d4d890 <e25715> {c404} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0dae440 <e25713> {c404} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0da0ef0 <e25711> {c404} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: NOT 0x55b4f0dba3d0 <e25708> {c404} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x55b4f0db33d0 <e25707> {c397} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1: AND 0x55b4f0dad580 <e25704> {c397} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1:1: NOT 0x55b4f0d51ca0 <e25701> {c397} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1:1:1: CCAST 0x55b4f0d4fd90 <e28505> {c397} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1:1:1:1: VARREF 0x55b4f0d9bc70 <e28500> {c397} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17 [RV] <- VAR 0x55b4f0d59040 <e10648> {c38} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17 [VSTATIC]  VAR
    1:2:3:1:1:1:1:1:2: NOT 0x55b4f0d7c7e0 <e25703> {c397} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1:2:1: CCAST 0x55b4f0db7bf0 <e28514> {c397} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1:2:1:1: VARREF 0x55b4f0d9eaa0 <e28509> {c397} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_18 [RV] <- VAR 0x55b4f0d57990 <e10649> {c39} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18 [VSTATIC]  VAR
    1:2:3:1:1:1:1:2: NOT 0x55b4f0d7cb80 <e25706> {c397} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:2:1: CCAST 0x55b4f0d4b6f0 <e28523> {c397} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:2:1:1: VARREF 0x55b4f0d9d6c0 <e28518> {c397} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19 [RV] <- VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2:3:1:1:2: NOT 0x55b4f0d9e3c0 <e25710> {c404} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:2:1: CCAST 0x55b4f0db9ef0 <e28532> {c404} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1: VARREF 0x55b4f0d9d2f0 <e28527> {c404} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__CTST [RV] <- VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3:1:2: CCAST 0x55b4f0d94980 <e28541> {c396} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d9c9c0 <e28536> {c396} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_16 [RV] <- VAR 0x55b4f0d5a6f0 <e10647> {c37} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d9f180 <e25714> {c404} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [LV] => VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d69bf0 <e25722> {c337} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d42990 <e25735> {c337} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0df23d0 <e25731> {c337} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b4f0d63bc0 <e25732> {c337} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d60cc0 <e25717> {c337} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d4d030 <e28550> {c337} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0d4dfe0 <e28545> {c337} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO1 [RV] <- VAR 0x55b4f0dc7d70 <e10686> {c76} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO1 [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x55b4f0d63290 <e25719> {c337} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d8e430 <e28559> {c337} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d7f230 <e28554> {c337} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17 [RV] <- VAR 0x55b4f0d59040 <e10648> {c38} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d50d40 <e25721> {c337} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17VUC_0 [LV] => VAR 0x55b4f0dc7c00 <e10685> {c75} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17VUC_0 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d645b0 <e25740> {c415} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: OR 0x55b4f0d67eb0 <e25738> {c415} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b4f0d57b00 <e28568> {c415} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b4f0d7fca0 <e28563> {c415} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO1 [RV] <- VAR 0x55b4f0dc7d70 <e10686> {c76} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO1 [VSTATIC]  WIRE
    1:2:3:1:2: CCAST 0x55b4f0d5f480 <e28577> {c415} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d7d200 <e28572> {c415} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17 [RV] <- VAR 0x55b4f0d59040 <e10648> {c38} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0da36e0 <e25739> {c415} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_17VZVOR1NF [LV] => VAR 0x55b4f0dbd490 <e10761> {c151} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17VZVOR1NF [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d20990 <e25760> {c370} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d41290 <e25773> {c370} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d3ee40 <e25769> {c370} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d4f750 <e25770> {c370} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0d4b340 <e25755> {c370} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d43f40 <e25742> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0d52af0 <e28586> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0d77940 <e28581> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0d58120 <e25754> {c370} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0d71330 <e25753> {c421} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0d76880 <e25747> {c421} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0d642a0 <e25746> {c456} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: NOT 0x55b4f0d48050 <e25744> {c335} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1:1: CCAST 0x55b4f0d52860 <e28595> {c335} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1:1: VARREF 0x55b4f0d7be80 <e28590> {c335} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__CTST [RV] <- VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0d55850 <e28604> {c456} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0d7ebc0 <e28599> {c456} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19 [RV] <- VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0d560b0 <e25752> {c421} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0d49220 <e25751> {c324} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: CCAST 0x55b4f0d99860 <e28613> {c335} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1: VARREF 0x55b4f0d7e860 <e28608> {c335} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__CTST [RV] <- VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0d66860 <e25750> {c324} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0d51b50 <e28622> {c324} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0d7c500 <e28617> {c324} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19 [RV] <- VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0dba8b0 <e25757> {c370} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d9eec0 <e28631> {c370} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d844b0 <e28626> {c370} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0d840b0 <e25759> {c370} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19VD [LV] => VAR 0x55b4f0d1a500 <e10717> {c107} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d6b710 <e25793> {c417} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d41850 <e25806> {c417} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0dc8ec0 <e25802> {c417} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d8cef0 <e25803> {c417} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0d44bd0 <e25788> {c417} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d91a90 <e25775> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0d68a70 <e28640> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0da3310 <e28635> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0d6de40 <e25787> {c417} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0d67ba0 <e25786> {c333} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0d7f620 <e25779> {c333} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0d6ef30 <e25778> {c330} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0d6ace0 <e28649> {c330} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0da3000 <e28644> {c330} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO0 [RV] <- VAR 0x55b4f0dbfb60 <e10788> {c178} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO0 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0d79090 <e28658> {c330} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0d87e90 <e28653> {c330} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_18 [RV] <- VAR 0x55b4f0d57990 <e10649> {c39} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0d8a710 <e25785> {c333} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0d6b930 <e25784> {c432} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0da3c90 <e25781> {c432} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0d69930 <e28667> {c432} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0d834a0 <e28662> {c432} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO0 [RV] <- VAR 0x55b4f0dbfb60 <e10788> {c178} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO0 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0d70b90 <e25783> {c432} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0d6c1e0 <e28676> {c432} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0d8b480 <e28671> {c432} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_18 [RV] <- VAR 0x55b4f0d57990 <e10649> {c39} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0d959a0 <e25790> {c417} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d80680 <e28685> {c417} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d7de40 <e28680> {c417} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0da59d0 <e25792> {c417} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_18VD [LV] => VAR 0x55b4f0dbd770 <e10763> {c153} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d72a40 <e25826> {c462} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d42870 <e25839> {c462} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d3fe80 <e25835> {c462} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d718f0 <e25836> {c462} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0d76660 <e25821> {c462} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d73ad0 <e25808> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0d678e0 <e28694> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0d225a0 <e28689> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0d226c0 <e25820> {c462} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0d76d80 <e25819> {c391} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0d7e2a0 <e25812> {c391} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0d82ed0 <e25811> {c388} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0d6f350 <e28703> {c388} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0d234f0 <e28698> {c388} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO2 [RV] <- VAR 0x55b4f0dbe2f0 <e10771> {c161} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO2 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0daf4e0 <e28712> {c388} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0d23610 <e28707> {c388} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_16 [RV] <- VAR 0x55b4f0d5a6f0 <e10647> {c37} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0d85240 <e25818> {c391} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0d89440 <e25817> {c383} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0d87140 <e25814> {c383} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0d6c800 <e28721> {c383} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0d23800 <e28716> {c383} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO2 [RV] <- VAR 0x55b4f0dbe2f0 <e10771> {c161} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO2 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0d23920 <e25816> {c383} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0d81450 <e28730> {c383} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0d1d210 <e28725> {c383} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_16 [RV] <- VAR 0x55b4f0d5a6f0 <e10647> {c37} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0d1d330 <e25823> {c462} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d5ba20 <e28739> {c462} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d259b0 <e28734> {c462} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0d25ad0 <e25825> {c462} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_16VD [LV] => VAR 0x55b4f0df3210 <e10804> {c194} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d8a440 <e25844> {c467} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d939d0 <e25842> {c467} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55b4f0d93c70 <e28748> {c454} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55b4f0d26060 <e28743> {c454} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:1:2: CCAST 0x55b4f0d53200 <e28757> {c329} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d26180 <e28752> {c329} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d26370 <e25843> {c467} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO0 [LV] => VAR 0x55b4f0df3ab0 <e10810> {c200} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO0 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d85670 <e25851> {c376} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d8ba70 <e25849> {c376} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0d836c0 <e25847> {c376} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0daeec0 <e28766> {c454} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0d909a0 <e28761> {c454} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:1:1:2: CCAST 0x55b4f0d6ba70 <e28775> {c366} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b4f0d8d660 <e28770> {c366} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2: CCAST 0x55b4f0d47870 <e28784> {c329} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d94c40 <e28779> {c329} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d92e60 <e25850> {c376} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO1 [LV] => VAR 0x55b4f0d1ac30 <e10722> {c112} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d612e0 <e25860> {c336} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d5ff20 <e25858> {c336} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0d59560 <e25856> {c336} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55b4f0d44610 <e25854> {c336} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55b4f0d38e70 <e28793> {c454} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55b4f0d57eb0 <e28788> {c454} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:1:1:1:2: CCAST 0x55b4f0d1f270 <e28802> {c453} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55b4f0db8590 <e28797> {c453} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:1:2: CCAST 0x55b4f0d01310 <e28811> {c366} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b4f0d53aa0 <e28806> {c366} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2: CCAST 0x55b4f0d1dd00 <e28820> {c329} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0d3eb00 <e28815> {c329} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d55150 <e25859> {c336} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO2 [LV] => VAR 0x55b4f0dc7a90 <e10684> {c74} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO2 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0db1dd0 <e25875> {c408} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d81a70 <e25873> {c408} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0d54a00 <e25871> {c408} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: NOT 0x55b4f0d57760 <e25869> {c408} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x55b4f0d6d270 <e25868> {c360} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1: AND 0x55b4f0d690c0 <e25865> {c360} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1:1: NOT 0x55b4f0d5c2c0 <e25862> {c360} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1:1:1: CCAST 0x55b4f0d1e010 <e28829> {c360} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1:1:1:1: VARREF 0x55b4f0da1950 <e28824> {c360} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:1:1:1:1:2: NOT 0x55b4f0d5d970 <e25864> {c360} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:1:2:1: CCAST 0x55b4f0d3aef0 <e28838> {c360} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1:2:1:1: VARREF 0x55b4f0da0620 <e28833> {c360} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:1:1:1:2: NOT 0x55b4f0d62500 <e25867> {c360} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1:1:2:1: CCAST 0x55b4f0d54740 <e28847> {c360} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1:2:1:1: VARREF 0x55b4f0d9ff00 <e28842> {c360} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:1:2: CCAST 0x55b4f0e21390 <e28856> {c454} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55b4f0d9f490 <e28851> {c454} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:1:2: CCAST 0x55b4f0d21c70 <e28865> {c405} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55b4f0da29e0 <e28860> {c405} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d89840 <e25874> {c408} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_27 [LV] => VAR 0x55b4f0dbca80 <e10754> {c144} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_27 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d60140 <e25895> {c362} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0da55d0 <e25908> {c362} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0dc35f0 <e25904> {c362} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d484c0 <e25905> {c362} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0de5120 <e25890> {c362} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d64b60 <e25877> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0de7320 <e28874> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0d64980 <e28869> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0d65610 <e25889> {c362} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0d63da0 <e25888> {c343} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0d64790 <e25881> {c343} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0d65a60 <e25880> {c412} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0d1ef60 <e28883> {c412} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0d67130 <e28878> {c412} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO1 [RV] <- VAR 0x55b4f0d1ac30 <e10722> {c112} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO1 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0d3a870 <e28892> {c412} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0d66a50 <e28887> {c412} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0d5b1d0 <e25887> {c343} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0d59300 <e25886> {c402} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0d5a9b0 <e25883> {c402} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0de91a0 <e28901> {c402} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0d66370 <e28896> {c402} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO1 [RV] <- VAR 0x55b4f0d1ac30 <e10722> {c112} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO1 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0d56dc0 <e25885> {c402} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0d2ff70 <e28910> {c402} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0d65c90 <e28905> {c402} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0d5e5d0 <e25892> {c362} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d4bf20 <e28919> {c362} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d65840 <e28914> {c362} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_27 [RV] <- VAR 0x55b4f0dbca80 <e10754> {c144} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_27 [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0d653f0 <e25894> {c362} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2VD [LV] => VAR 0x55b4f0d19980 <e10709> {c99} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0db5570 <e25928> {c419} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0db0b80 <e25941> {c419} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d2b7f0 <e25937> {c419} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0db0780 <e25938> {c419} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0d93b30 <e25923> {c419} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d7d6c0 <e25910> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0d1e940 <e28928> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0da53f0 <e28923> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0d4b020 <e25922> {c419} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0daa120 <e25921> {c359} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0da8390 <e25914> {c359} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0d9fb70 <e25913> {c357} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0d438b0 <e28937> {c357} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0da4b80 <e28932> {c357} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0d20af0 <e28946> {c357} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0da47f0 <e28941> {c357} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0d92b50 <e25920> {c359} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0d93eb0 <e25919> {c433} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0d940c0 <e25916> {c433} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0e21870 <e28955> {c433} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0da67d0 <e28950> {c433} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0d94660 <e25918> {c433} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0d228b0 <e28964> {c433} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0da8a70 <e28959> {c433} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0dde350 <e25925> {c419} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d31630 <e28973> {c419} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0da7240 <e28968> {c419} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_27 [RV] <- VAR 0x55b4f0dbca80 <e10754> {c144} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_27 [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0da6eb0 <e25927> {c419} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0VD [LV] => VAR 0x55b4f0dbda50 <e10765> {c155} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d46e00 <e25961> {c443} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d59b20 <e25974> {c443} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0dd35c0 <e25970> {c443} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d78750 <e25971> {c443} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0d5f160 <e25956> {c443} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d800c0 <e25943> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0d50330 <e28982> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0db77d0 <e28977> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0d61f20 <e25955> {c443} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0d61d10 <e25954> {c434} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0d62cb0 <e25947> {c434} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0d80f20 <e25946> {c308} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0dcfee0 <e28991> {c308} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0db3ef0 <e28986> {c308} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO0 [RV] <- VAR 0x55b4f0df3ab0 <e10810> {c200} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO0 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0d1fba0 <e29000> {c308} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0db5cd0 <e28995> {c308} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0da5290 <e25953> {c434} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0d6bec0 <e25952> {c424} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0d4bd80 <e25949> {c424} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0dbd8e0 <e29009> {c424} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0db6d60 <e29004> {c424} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO0 [RV] <- VAR 0x55b4f0df3ab0 <e10810> {c200} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO0 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0d453d0 <e25951> {c424} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0dbd600 <e29018> {c424} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0d10ee0 <e29013> {c424} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0d7b8c0 <e25958> {c443} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d1aac0 <e29027> {c443} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0dc2390 <e29022> {c443} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_27 [RV] <- VAR 0x55b4f0dbca80 <e10754> {c144} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_27 [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0cfd970 <e25960> {c443} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1VD [LV] => VAR 0x55b4f0df1c80 <e10789> {c179} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0dce440 <e25994> {c447} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0df7fe0 <e26007> {c447} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0dc90d0 <e26003> {c447} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d5f8d0 <e26004> {c447} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0d5b710 <e25989> {c447} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0cfd3b0 <e25976> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0d19c60 <e29036> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0dd7d90 <e29031> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0dd7eb0 <e25988> {c447} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0d20680 <e25987> {c458} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0d1dba0 <e25980> {c458} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0d4eae0 <e25979> {c315} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0da7460 <e29045> {c315} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0dd4220 <e29040> {c315} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO2 [RV] <- VAR 0x55b4f0dc7a90 <e10684> {c74} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO2 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0da7520 <e29054> {c315} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0dd3320 <e29049> {c315} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0dd4340 <e25986> {c458} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0dd3440 <e25985> {c321} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0d4d430 <e25982> {c321} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0d95f40 <e29063> {c321} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0de2260 <e29058> {c321} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO2 [RV] <- VAR 0x55b4f0dc7a90 <e10684> {c74} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO2 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0de2380 <e25984> {c321} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0d96000 <e29072> {c321} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0dc5740 <e29067> {c321} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0dc5860 <e25991> {c447} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d7ede0 <e29081> {c447} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d3e7c0 <e29076> {c447} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_27 [RV] <- VAR 0x55b4f0dbca80 <e10754> {c144} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_27 [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0d2cb70 <e25993> {c447} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3VD [LV] => VAR 0x55b4f0df20d0 <e10792> {c182} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3VD [VSTATIC]  WIRE
    1:2: CFUNC 0x55b4f0dd4ec0 <e24589> {c379}  _combo__TOP__3 [STATICU]
    1:2:3: ASSIGNW 0x55b4f0dc3220 <e26020> {c379} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d85860 <e26033> {c379} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d343e0 <e26029> {c379} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b4f0dc3470 <e26030> {c379} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0dc3530 <e26013> {c379} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: OR 0x55b4f0dfbe30 <e26012> {c398} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: NOT 0x55b4f0dfbef0 <e26009> {c378} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: CCAST 0x55b4f0d7eea0 <e29090> {c378} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1: VARREF 0x55b4f0de6cf0 <e29085> {c378} @dt=0x55b4f0d51840@(G/wu32/1)  TEST [RV] <- VAR 0x55b4f0d574a0 <e12223> {c16} @dt=0x55b4f0d41350@(G/w1)  TEST [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:1:2: NOT 0x55b4f0dfbfb0 <e26011> {c311} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: CCAST 0x55b4f0da7ed0 <e29099> {c311} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:1: VARREF 0x55b4f0dfc070 <e29094> {c311} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TESTL [RV] <- VAR 0x55b4f0d41600 <e10634> {c24} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTL [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0dc3740 <e26017> {c379} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: OR 0x55b4f0d50990 <e26016> {c313} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: CCAST 0x55b4f0da7f90 <e29108> {c378} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1: VARREF 0x55b4f0d3bcb0 <e29103> {c378} @dt=0x55b4f0d51840@(G/wu32/1)  TEST [RV] <- VAR 0x55b4f0d574a0 <e12223> {c16} @dt=0x55b4f0d41350@(G/w1)  TEST [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:2: CCAST 0x55b4f0d46410 <e29117> {c313} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x55b4f0d174c0 <e29112> {c313} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TESTL [RV] <- VAR 0x55b4f0d41600 <e10634> {c24} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTL [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0dc9370 <e26019> {c379} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TESTLVIINMUXVND1 [LV] => VAR 0x55b4f0d1b080 <e10725> {c115} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTLVIINMUXVND1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0def010 <e26043> {c399} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0db2710 <e26056> {c399} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0ddf460 <e26052> {c399} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0def0d0 <e26053> {c399} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0def190 <e26038> {c399} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0ddc950 <e26035> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0d464d0 <e29126> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0d3fb70 <e29121> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0def430 <e26037> {c399} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: CCAST 0x55b4f0d8cab0 <e29135> {c399} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1: VARREF 0x55b4f0d32670 <e29130> {c399} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11 [RV] <- VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0def640 <e26040> {c399} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d8cb70 <e29144> {c399} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0def700 <e29139> {c399} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1_CO [RV] <- VAR 0x55b4f0d19810 <e10708> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0def820 <e26042> {c399} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11VD [LV] => VAR 0x55b4f0dbbd90 <e10745> {c135} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d3b570 <e26076> {c365} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0db0560 <e26089> {c365} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0de7500 <e26085> {c365} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d3b630 <e26086> {c365} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0d3b6f0 <e26071> {c365} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0e211b0 <e26058> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0da0120 <e29153> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0d36ab0 <e29148> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0d3bbf0 <e26070> {c365} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0db8250 <e26069> {c312} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0d40890 <e26062> {c312} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0d5a860 <e26061> {c465} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0da01e0 <e29162> {c465} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0dc5f30 <e29157> {c465} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1VCO1 [RV] <- VAR 0x55b4f0d1c330 <e10738> {c128} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO1 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0da69f0 <e29171> {c465} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0d7efe0 <e29166> {c465} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_9 [RV] <- VAR 0x55b4f0d53580 <e10652> {c42} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0d56450 <e26068> {c312} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0d5bf10 <e26067> {c429} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0d591b0 <e26064> {c429} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0da6ab0 <e29180> {c429} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0cfa840 <e29175> {c429} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1VCO1 [RV] <- VAR 0x55b4f0d1c330 <e10738> {c128} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO1 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0d54da0 <e26066> {c429} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0d4a520 <e29189> {c429} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0d16900 <e29184> {c429} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_9 [RV] <- VAR 0x55b4f0d53580 <e10652> {c42} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0d3bf30 <e26073> {c365} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d4a5e0 <e29198> {c365} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d3bff0 <e29193> {c365} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1_CO [RV] <- VAR 0x55b4f0d19810 <e10708> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0d3c270 <e26075> {c365} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_9VD [LV] => VAR 0x55b4f0d19dd0 <e10712> {c102} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0dde110 <e26109> {c441} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0dafab0 <e26122> {c441} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d5d080 <e26118> {c441} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0dde1d0 <e26119> {c441} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0dde290 <e26104> {c441} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0ddb9b0 <e26091> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0d51590 <e29207> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0ddba70 <e29202> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0dde530 <e26103> {c441} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0e078f0 <e26102> {c461} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0e079b0 <e26095> {c461} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0e07a70 <e26094> {c326} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0d51650 <e29216> {c326} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0de6330 <e29211> {c326} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1VCO2 [RV] <- VAR 0x55b4f0cffd20 <e10666> {c56} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO2 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0d5f9f0 <e29225> {c326} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0e07b30 <e29220> {c326} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_8 [RV] <- VAR 0x55b4f0d54c30 <e10651> {c41} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0e07c50 <e26101> {c461} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0e07d10 <e26100> {c377} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0e07dd0 <e26097> {c377} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0d5fab0 <e29234> {c377} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0e07e90 <e29229> {c377} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1VCO2 [RV] <- VAR 0x55b4f0cffd20 <e10666> {c56} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO2 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0e07fb0 <e26099> {c377} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0d48f70 <e29243> {c377} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0e08070 <e29238> {c377} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_8 [RV] <- VAR 0x55b4f0d54c30 <e10651> {c41} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0dde710 <e26106> {c441} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d49030 <e29252> {c441} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0dde7d0 <e29247> {c441} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1_CO [RV] <- VAR 0x55b4f0d19810 <e10708> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0dde8f0 <e26108> {c441} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_8VD [LV] => VAR 0x55b4f0dbf9f0 <e10787> {c177} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0de3310 <e26142> {c452} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0daa600 <e26155> {c452} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d568c0 <e26151> {c452} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0de33d0 <e26152> {c452} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0de3490 <e26137> {c452} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0de90e0 <e26124> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0db1580 <e29261> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0ddf280 <e29256> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0de3730 <e26136> {c452} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0e06090 <e26135> {c431} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0e06150 <e26128> {c431} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0e06210 <e26127> {c328} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0db1640 <e29270> {c328} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0ddb350 <e29265> {c328} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11 [RV] <- VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0d757b0 <e29279> {c328} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0e062d0 <e29274> {c328} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_10 [RV] <- VAR 0x55b4f0d51ed0 <e10653> {c43} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0e063f0 <e26134> {c431} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0e064b0 <e26133> {c380} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0e06570 <e26130> {c380} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0d75870 <e29288> {c380} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0e06630 <e29283> {c380} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_11 [RV] <- VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0e06750 <e26132> {c380} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0db79f0 <e29297> {c380} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0e06810 <e29292> {c380} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_10 [RV] <- VAR 0x55b4f0d51ed0 <e10653> {c43} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0de3940 <e26139> {c452} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0db7ab0 <e29306> {c452} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0de3a00 <e29301> {c452} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C1_CO [RV] <- VAR 0x55b4f0d19810 <e10708> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0de3b20 <e26141> {c452} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_10VD [LV] => VAR 0x55b4f0df2800 <e10797> {c187} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0dd9250 <e26172> {c430} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d5efb0 <e26185> {c430} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d880b0 <e26181> {c430} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0dd9310 <e26182> {c430} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d3b8b0 <e26157> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d81250 <e29315> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0de4770 <e29310> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x55b4f0dcfe20 <e26169> {c418} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: OR 0x55b4f0df7d30 <e26168> {c352} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x55b4f0df7df0 <e26163> {c352} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: OR 0x55b4f0df8950 <e26162> {c350} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: NOT 0x55b4f0df8a10 <e26159> {c384} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1: CCAST 0x55b4f0d81310 <e29324> {c384} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:1: VARREF 0x55b4f0dd3cc0 <e29319> {c384} @dt=0x55b4f0d51840@(G/wu32/1)  FM [RV] <- VAR 0x55b4f0d5a200 <e12217> {c15} @dt=0x55b4f0d41350@(G/w1)  FM [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:1:1:2: NOT 0x55b4f0df8ad0 <e26161> {c354} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:2:1: CCAST 0x55b4f0db4e20 <e29333> {c354} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:2:1:1: VARREF 0x55b4f0df8b90 <e29328> {c354} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FML [RV] <- VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3:1:2:2:1:2: NOT 0x55b4f0df8cb0 <e26167> {c352} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1: OR 0x55b4f0df8d70 <e26166> {c310} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1:1: CCAST 0x55b4f0db4ee0 <e29342> {c384} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1:1:1: VARREF 0x55b4f0df8e30 <e29337> {c384} @dt=0x55b4f0d51840@(G/wu32/1)  FM [RV] <- VAR 0x55b4f0d5a200 <e12217> {c15} @dt=0x55b4f0d41350@(G/w1)  FM [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:2:1:2: CCAST 0x55b4f0d951f0 <e29351> {c310} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1:2:1: VARREF 0x55b4f0df8f50 <e29346> {c310} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FML [RV] <- VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0dd9670 <e26171> {c430} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FMLVIINLATCHVCDAD [LV] => VAR 0x55b4f0dbea20 <e10776> {c166} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FMLVIINLATCHVCDAD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d20fb0 <e26208> {c340} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0db83a0 <e26221> {c340} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0cff060 <e26217> {c340} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b4f0cfccb0 <e26218> {c340} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: OR 0x55b4f0cfc5d0 <e26196> {c340} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0cfbf70 <e26190> {c340} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: OR 0x55b4f0df5510 <e26189> {c464} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: NOT 0x55b4f0df55d0 <e26187> {c373} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1:1:1: CCAST 0x55b4f0d952b0 <e29360> {c373} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1:1: VARREF 0x55b4f0d4d180 <e29355> {c373} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:1:1:1:2: CCAST 0x55b4f0d65eb0 <e29369> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:2:1: VARREF 0x55b4f0df5690 <e29364> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0d2fa10 <e26195> {c340} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0df57b0 <e26194> {c387} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0df5870 <e26192> {c426} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: CCAST 0x55b4f0d65f70 <e29378> {c426} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1: VARREF 0x55b4f0d2f8f0 <e29373> {c426} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_FEL [RV] <- VAR 0x55b4f0d497f0 <e10642> {c32} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_FEL [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: CCAST 0x55b4f0d40c70 <e29387> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1: VARREF 0x55b4f0df5930 <e29382> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x55b4f0d2fd80 <e26205> {c340} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: OR 0x55b4f0df5a50 <e26204> {c423} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: OR 0x55b4f0df5b10 <e26202> {c423} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: OR 0x55b4f0df5bd0 <e26199> {c423} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: CCAST 0x55b4f0d40d30 <e29396> {c423} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1: VARREF 0x55b4f0d2fc60 <e29391> {c423} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:2: CCAST 0x55b4f0d6bfe0 <e29405> {c423} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:2:1: VARREF 0x55b4f0df5c90 <e29400> {c423} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:2: NOT 0x55b4f0df5db0 <e26201> {c459} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1: CCAST 0x55b4f0d6c0a0 <e29414> {c459} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:1: VARREF 0x55b4f0df5e70 <e29409> {c459} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:2:1:2: CCAST 0x55b4f0d71de0 <e29423> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x55b4f0df5f90 <e29418> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x55b4f0d30090 <e26207> {c340} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_RA2 [LV] => VAR 0x55b4f0dc8050 <e10688> {c78} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_RA2 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0dc02c0 <e26241> {c374} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0dc4ba0 <e26254> {c374} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d1c9c0 <e26250> {c374} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b4f0dc8d40 <e26251> {c374} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0dc8e00 <e26226> {c374} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x55b4f0df6e90 <e26225> {c345} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: NOT 0x55b4f0df6f50 <e26223> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: CCAST 0x55b4f0d71ea0 <e29432> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1: VARREF 0x55b4f0d39ba0 <e29427> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:1:2: CCAST 0x55b4f0d7c0a0 <e29441> {c426} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1: VARREF 0x55b4f0df7010 <e29436> {c426} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__OLATCH_FEL [RV] <- VAR 0x55b4f0d497f0 <e10642> {c32} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_FEL [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0dc9010 <e26238> {c374} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: OR 0x55b4f0dd8150 <e26237> {c307} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: OR 0x55b4f0d2f050 <e26234> {c307} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: OR 0x55b4f0dd7f70 <e26232> {c307} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: OR 0x55b4f0d2ed10 <e26230> {c334} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1: CCAST 0x55b4f0d7c160 <e29450> {c353} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:1: VARREF 0x55b4f0d1cf00 <e29445> {c353} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:2: NOT 0x55b4f0d2dcd0 <e26229> {c334} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1: CCAST 0x55b4f0d58700 <e29459> {c334} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:2:1:1: VARREF 0x55b4f0d52c40 <e29454> {c334} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:2: CCAST 0x55b4f0d587c0 <e29468> {c307} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:2:1: VARREF 0x55b4f0d20e00 <e29463> {c307} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FML [RV] <- VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:2: CCAST 0x55b4f0d915a0 <e29477> {c307} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1: VARREF 0x55b4f0d1feb0 <e29472> {c307} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:2:1:2: NOT 0x55b4f0d31750 <e26236> {c373} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:2:1: CCAST 0x55b4f0d91660 <e29486> {c373} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1:1: VARREF 0x55b4f0dc9fd0 <e29481> {c373} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0dc12b0 <e26240> {c374} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMBVNODE16 [LV] => VAR 0x55b4f0d1a950 <e10720> {c110} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMBVNODE16 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d3ec80 <e26274> {c370} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d2b660 <e26287> {c370} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d21110 <e26283> {c370} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d3ef90 <e26284> {c370} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0d3f800 <e26269> {c370} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d4dd80 <e26256> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0d94fd0 <e29495> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0d39830 <e29490> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0d3fc90 <e26268> {c370} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0dfb4d0 <e26267> {c421} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0dfb590 <e26261> {c421} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0e05a90 <e26260> {c456} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: NOT 0x55b4f0e05b50 <e26258> {c335} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1:1: CCAST 0x55b4f0d95090 <e29504> {c335} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1:1: VARREF 0x55b4f0dd5430 <e29499> {c335} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__CTST [RV] <- VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0d97f10 <e29513> {c456} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0e05c10 <e29508> {c456} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19 [RV] <- VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0dfb650 <e26266> {c421} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0dfb710 <e26265> {c324} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: CCAST 0x55b4f0d97fd0 <e29522> {c335} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1: VARREF 0x55b4f0dfb7d0 <e29517> {c335} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__CTST [RV] <- VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0dfb8f0 <e26264> {c324} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0da3ab0 <e29531> {c324} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0dfb9b0 <e29526> {c324} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19 [RV] <- VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0d3ffd0 <e26271> {c370} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0da3b70 <e29540> {c370} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d401c0 <e29535> {c370} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0d402e0 <e26273> {c370} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_19VD [LV] => VAR 0x55b4f0d1a500 <e10717> {c107} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0dd30e0 <e26307> {c417} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d27530 <e26320> {c417} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d201c0 <e26316> {c417} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0dd31a0 <e26317> {c417} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0dd3260 <e26302> {c417} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0def250 <e26289> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0dabc70 <e29549> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0def310 <e29544> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0dd3500 <e26301> {c417} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0de9f40 <e26300> {c333} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0dea000 <e26293> {c333} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0df4730 <e26292> {c330} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0dabd30 <e29558> {c330} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0d2c860 <e29553> {c330} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO0 [RV] <- VAR 0x55b4f0dbfb60 <e10788> {c178} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO0 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0daaf70 <e29567> {c330} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0df47f0 <e29562> {c330} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_18 [RV] <- VAR 0x55b4f0d57990 <e10649> {c39} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0df4910 <e26299> {c333} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0df49d0 <e26298> {c432} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0df4a90 <e26295> {c432} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0dab030 <e29576> {c432} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0df4b50 <e29571> {c432} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO0 [RV] <- VAR 0x55b4f0dbfb60 <e10788> {c178} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO0 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0df4c70 <e26297> {c432} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0dade50 <e29585> {c432} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0df4d30 <e29580> {c432} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_18 [RV] <- VAR 0x55b4f0d57990 <e10649> {c39} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0dd3710 <e26304> {c417} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0dadf10 <e29594> {c417} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0dd37d0 <e29589> {c417} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0dd38f0 <e26306> {c417} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_18VD [LV] => VAR 0x55b4f0dbd770 <e10763> {c153} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0de7020 <e26340> {c462} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d545a0 <e26353> {c462} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d1e320 <e26349> {c462} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0de70e0 <e26350> {c462} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0de71a0 <e26335> {c462} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0dcfc40 <e26322> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0db0f10 <e29603> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0de1060 <e29598> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0de7440 <e26334> {c462} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0dfefb0 <e26333> {c391} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0dff070 <e26326> {c391} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0dff130 <e26325> {c388} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0db0fd0 <e29612> {c388} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0d3d470 <e29607> {c388} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO2 [RV] <- VAR 0x55b4f0dbe2f0 <e10771> {c161} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO2 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0d43090 <e29621> {c388} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0dff1f0 <e29616> {c388} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_16 [RV] <- VAR 0x55b4f0d5a6f0 <e10647> {c37} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0dff310 <e26332> {c391} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0dff3d0 <e26331> {c383} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0dff490 <e26328> {c383} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0d43150 <e29630> {c383} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0dff550 <e29625> {c383} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2VCO2 [RV] <- VAR 0x55b4f0dbe2f0 <e10771> {c161} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO2 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0dff670 <e26330> {c383} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0dc4780 <e29639> {c383} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0dff730 <e29634> {c383} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_16 [RV] <- VAR 0x55b4f0d5a6f0 <e10647> {c37} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0de7650 <e26337> {c462} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0dc4840 <e29648> {c462} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0de7710 <e29643> {c462} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0de7830 <e26339> {c462} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_16VD [LV] => VAR 0x55b4f0df3210 <e10804> {c194} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d39230 <e26373> {c362} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0cfed60 <e26386> {c362} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d1d9f0 <e26382> {c362} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0d392f0 <e26383> {c362} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0d39520 <e26368> {c362} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0e214b0 <e26355> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0dc3ed0 <e29657> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0d32cf0 <e29652> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0d39950 <e26367> {c362} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0df65f0 <e26366> {c343} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0df66b0 <e26359> {c343} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0df6770 <e26358> {c412} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0dc3f90 <e29666> {c412} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0d30c70 <e29661> {c412} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO1 [RV] <- VAR 0x55b4f0d1ac30 <e10722> {c112} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO1 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0dee970 <e29675> {c412} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0df6830 <e29670> {c412} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0df6950 <e26365> {c343} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0df6a10 <e26364> {c402} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0df6ad0 <e26361> {c402} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0deea30 <e29684> {c402} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0df6b90 <e29679> {c402} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO1 [RV] <- VAR 0x55b4f0d1ac30 <e10722> {c112} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO1 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0df6cb0 <e26363> {c402} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0dc4940 <e29693> {c402} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0df6d70 <e29688> {c402} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0d39cc0 <e26370> {c362} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0dc4a00 <e29702> {c362} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d39eb0 <e29697> {c362} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_27 [RV] <- VAR 0x55b4f0dbca80 <e10754> {c144} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_27 [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0d39fd0 <e26372> {c362} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2VD [LV] => VAR 0x55b4f0d19980 <e10709> {c99} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0dd3fe0 <e26406> {c419} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d9d0a0 <e26419> {c419} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d1f890 <e26415> {c419} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0dd40a0 <e26416> {c419} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0dd4160 <e26401> {c419} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d54ef0 <e26388> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0dc4ac0 <e29711> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0df1760 <e29706> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0dd4400 <e26400> {c419} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0df9970 <e26399> {c359} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0df9a30 <e26392> {c359} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0df9af0 <e26391> {c357} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0cff3a0 <e29720> {c357} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0d37530 <e29715> {c357} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0cff460 <e29729> {c357} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0df9bb0 <e29724> {c357} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0df9cd0 <e26398> {c359} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0df9d90 <e26397> {c433} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0df9e50 <e26394> {c433} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0cff520 <e29738> {c433} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0df9f10 <e29733> {c433} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C2_CO [RV] <- VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0dfa030 <e26396> {c433} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0d29770 <e29747> {c433} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0dfa0f0 <e29742> {c433} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0dd4610 <e26403> {c419} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d29830 <e29756> {c419} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0dd46d0 <e29751> {c419} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_27 [RV] <- VAR 0x55b4f0dbca80 <e10754> {c144} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_27 [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0dd47f0 <e26405> {c419} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0VD [LV] => VAR 0x55b4f0dbda50 <e10765> {c155} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0ddef80 <e26439> {c443} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0dc5960 <e26452> {c443} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d1ec50 <e26448> {c443} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0ddf040 <e26449> {c443} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0ddf100 <e26434> {c443} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d53d10 <e26421> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0d298f0 <e29765> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0ddd180 <e29760> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0ddf3a0 <e26433> {c443} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0e06930 <e26432> {c434} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0e069f0 <e26425> {c434} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0e06ab0 <e26424> {c308} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0d2a470 <e29774> {c308} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0de37f0 <e29769> {c308} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO0 [RV] <- VAR 0x55b4f0df3ab0 <e10810> {c200} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO0 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0d2a530 <e29783> {c308} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0e06b70 <e29778> {c308} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0e06c90 <e26431> {c434} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0e06d50 <e26430> {c424} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0e06e10 <e26427> {c424} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0d2a5f0 <e29792> {c424} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0e06ed0 <e29787> {c424} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO0 [RV] <- VAR 0x55b4f0df3ab0 <e10810> {c200} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO0 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0e06ff0 <e26429> {c424} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0d29df0 <e29801> {c424} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0e070b0 <e29796> {c424} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0ddf5b0 <e26436> {c443} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d29eb0 <e29810> {c443} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0ddf670 <e29805> {c443} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_27 [RV] <- VAR 0x55b4f0dbca80 <e10754> {c144} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_27 [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0ddf790 <e26438> {c443} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1VD [LV] => VAR 0x55b4f0df1c80 <e10789> {c179} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0de0d60 <e26472> {c447} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d99c50 <e26485> {c447} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0d1e630 <e26481> {c447} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55b4f0de0e20 <e26482> {c447} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55b4f0de0ee0 <e26467> {c447} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55b4f0d53840 <e26454> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55b4f0d29f70 <e29819> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55b4f0dde410 <e29814> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:1:2: NOT 0x55b4f0de1180 <e26466> {c447} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1: OR 0x55b4f0e08190 <e26465> {c458} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1: NOT 0x55b4f0e08250 <e26458> {c458} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1: OR 0x55b4f0e08310 <e26457> {c315} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:1:1:1: CCAST 0x55b4f0d29ae0 <e29828> {c315} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:1:1: VARREF 0x55b4f0dde5f0 <e29823> {c315} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO2 [RV] <- VAR 0x55b4f0dc7a90 <e10684> {c74} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO2 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:1:1:2: CCAST 0x55b4f0d29ba0 <e29837> {c315} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1:1:2:1: VARREF 0x55b4f0e083d0 <e29832> {c315} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:1:2:1:2: NOT 0x55b4f0e084f0 <e26464> {c458} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1: OR 0x55b4f0e085b0 <e26463> {c321} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1: NOT 0x55b4f0e08670 <e26460> {c321} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:1:1: CCAST 0x55b4f0d29c60 <e29846> {c321} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:1:1:1: VARREF 0x55b4f0e08730 <e29841> {c321} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3VCO2 [RV] <- VAR 0x55b4f0dc7a90 <e10684> {c74} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO2 [VSTATIC]  WIRE
    1:2:3:1:2:1:2:1:2:1:2: NOT 0x55b4f0e08850 <e26462> {c321} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:2:1:2:1:2:1: CCAST 0x55b4f0d28db0 <e29855> {c321} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:2:1:2:1:1: VARREF 0x55b4f0e08910 <e29850> {c321} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x55b4f0de1390 <e26469> {c447} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d28e70 <e29864> {c447} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0de1450 <e29859> {c447} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__UC_27 [RV] <- VAR 0x55b4f0dbca80 <e10754> {c144} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_27 [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55b4f0de1570 <e26471> {c447} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3VD [LV] => VAR 0x55b4f0df20d0 <e10792> {c182} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0de26c0 <e26503> {c450} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d98220 <e26516> {c450} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0dc7ee0 <e26512> {c450} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b4f0de2780 <e26513> {c450} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0de2840 <e26487> {c450} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d28f30 <e29873> {c450} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0de2900 <e29868> {c450} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMBVNODE16 [RV] <- VAR 0x55b4f0d1a950 <e10720> {c110} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMBVNODE16 [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x55b4f0de2a50 <e26500> {c450} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: OR 0x55b4f0e09990 <e26499> {c460} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x55b4f0e09a50 <e26497> {c460} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: AND 0x55b4f0e09b10 <e26496> {c435} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: AND 0x55b4f0e09bd0 <e26493> {c435} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1: AND 0x55b4f0e09c90 <e26491> {c435} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1:1: NOT 0x55b4f0e09d50 <e26489> {c375} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1:1:1: CCAST 0x55b4f0d28a70 <e29882> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:1:1:1: VARREF 0x55b4f0d57050 <e29877> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:1:1:1:1:2: CCAST 0x55b4f0d28b30 <e29891> {c371} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:2:1: VARREF 0x55b4f0e09e10 <e29886> {c371} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FML [RV] <- VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:2: CCAST 0x55b4f0d28bf0 <e29900> {c373} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:2:1: VARREF 0x55b4f0e09f30 <e29895> {c373} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:2: NOT 0x55b4f0e0a050 <e26495> {c435} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:2:1: CCAST 0x55b4f0d280e0 <e29909> {c435} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:2:1:1: VARREF 0x55b4f0e0a110 <e29904> {c435} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2:1:2: CCAST 0x55b4f0d281a0 <e29918> {c425} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x55b4f0e0a230 <e29913> {c425} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0de2c60 <e26502> {c450} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_FE [LV] => VAR 0x55b4f0df2520 <e10795> {c185} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_FE [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x55b4f0d3a1f0 <e26545> {c363} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: AND 0x55b4f0d9de60 <e26558> {c363} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: CONST 0x55b4f0df2690 <e26554> {c363} @dt=0x55b4f0cfef40@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55b4f0d3a2b0 <e26555> {c363} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55b4f0d3a370 <e26518> {c363} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55b4f0d28260 <e29927> {c363} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55b4f0d3a530 <e29922> {c363} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMBVNODE16 [RV] <- VAR 0x55b4f0d1a950 <e10720> {c110} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMBVNODE16 [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x55b4f0d3a650 <e26542> {c363} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: OR 0x55b4f0d03ea0 <e26541> {c323} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1: OR 0x55b4f0e21e70 <e26539> {c323} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: NOT 0x55b4f0e21f30 <e26537> {c323} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: OR 0x55b4f0e21ff0 <e26536> {c410} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1: NOT 0x55b4f0e22170 <e26525> {c410} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1:1: OR 0x55b4f0e046b0 <e26524> {c438} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1:1:1: OR 0x55b4f0e04770 <e26522> {c438} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1:1:1:1: CCAST 0x55b4f0d1cbf0 <e29936> {c438} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:1:1:1:1: VARREF 0x55b4f0d5f280 <e29931> {c438} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:1:1:1:2: NOT 0x55b4f0e04830 <e26521> {c459} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1:1:1:2:1: CCAST 0x55b4f0d1ccb0 <e29945> {c459} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:1:1:2:1:1: VARREF 0x55b4f0e048f0 <e29940> {c459} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:1:1:2: CCAST 0x55b4f0d1cd70 <e29954> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1:1:2:1: VARREF 0x55b4f0e04a10 <e29949> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:1:1:1:2: NOT 0x55b4f0e22230 <e26535> {c410} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1: OR 0x55b4f0e03690 <e26534> {c403} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1:1: OR 0x55b4f0e03750 <e26532> {c403} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1:1:1: OR 0x55b4f0e03810 <e26529> {c403} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1:1:1:1: NOT 0x55b4f0e038d0 <e26527> {c373} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1:1:1:1:1: CCAST 0x55b4f0d3abb0 <e29963> {c373} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:2:1:1:1:1:1:1: VARREF 0x55b4f0d03d80 <e29958> {c373} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q2 [RV] <- VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:2:1:1:1:2: CCAST 0x55b4f0d3ac70 <e29972> {c403} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:2:1:1:1:2:1: VARREF 0x55b4f0e03990 <e29967> {c403} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q3 [RV] <- VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:2:1:1:2: NOT 0x55b4f0e03ab0 <e26531> {c371} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:2:1:1:2:1: CCAST 0x55b4f0d3ad30 <e29981> {c371} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:2:1:1:2:1:1: VARREF 0x55b4f0e03b70 <e29976> {c371} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__FML [RV] <- VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3:1:2:2:1:1:1:1:2:1:2: CCAST 0x55b4f0d37e30 <e29990> {c375} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:2:1:2:1: VARREF 0x55b4f0e03c90 <e29985> {c375} @dt=0x55b4f0d51840@(G/wu32/1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:1:2: CCAST 0x55b4f0d37ef0 <e29999> {c353} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1: VARREF 0x55b4f0dcd5c0 <e29994> {c353} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q1 [RV] <- VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3:1:2:2:1:2: CCAST 0x55b4f0d37fb0 <e30008> {c425} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x55b4f0dc1d90 <e30003> {c425} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__C3_Q0 [RV] <- VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x55b4f0d3a990 <e26544> {c363} @dt=0x55b4f0d51840@(G/wu32/1)  s400_bench__DOT__TCOMB_YA1 [LV] => VAR 0x55b4f0d19af0 <e10710> {c100} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_YA1 [VSTATIC]  WIRE
    1:2: CFUNC 0x55b4f0e07500 <e24591> {c1}  _eval [STATIC]
    1:2:3: IF 0x55b4f0d49e70 <e23902> {c201}
    1:2:3:1: OR 0x55b4f0d83030 <e26567> {c201} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1: AND 0x55b4f0e21ab0 <e26562> {c201} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55b4f0de2470 <e30017> {c201} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55b4f0ddb6b0 <e30012> {c201} @dt=0x55b4f0d51840@(G/wu32/1)  blif_clk_net [RV] <- VAR 0x55b4f0dc5d00 <e12206> {c13} @dt=0x55b4f0d41350@(G/w1)  blif_clk_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:1:2: NOT 0x55b4f0d78f50 <e26561> {c201} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:1:2:1: CCAST 0x55b4f0de2530 <e30026> {c201} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1: VARREF 0x55b4f0dc5bc0 <e30021> {c201} @dt=0x55b4f0d51840@(G/wu32/1)  __Vclklast__TOP__blif_clk_net [RV] <- VAR 0x55b4f0d31d00 <e23828> {c13} @dt=0x55b4f0d41350@(G/w1)  __Vclklast__TOP__blif_clk_net MODULETEMP
    1:2:3:1:2: AND 0x55b4f0d895a0 <e26566> {c201} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55b4f0de25f0 <e30035> {c201} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55b4f0d2bb30 <e30030> {c201} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x55b4f0e223b0 <e26565> {c201} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55b4f0d22ed0 <e30044> {c201} @dt=0x55b4f0d51840@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55b4f0d2bc50 <e30039> {c201} @dt=0x55b4f0d51840@(G/wu32/1)  __Vclklast__TOP__blif_reset_net [RV] <- VAR 0x55b4f0d4e100 <e23865> {c14} @dt=0x55b4f0d41350@(G/w1)  __Vclklast__TOP__blif_reset_net MODULETEMP
    1:2:3:2: CCALL 0x55b4f0dc6560 <e23821> {c243} _sequent__TOP__1 => CFUNC 0x55b4f0d034e0 <e24585> {c243}  _sequent__TOP__1 [STATICU]
    1:2:3: CCALL 0x55b4f0dd5130 <e23912> {c379} _combo__TOP__3 => CFUNC 0x55b4f0dd4ec0 <e24589> {c379}  _combo__TOP__3 [STATICU]
    1:2:4: ASSIGN 0x55b4f0d95c70 <e26570> {c13} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:4:1: VARREF 0x55b4f0d21960 <e26568> {c13} @dt=0x55b4f0d51840@(G/wu32/1)  blif_clk_net [RV] <- VAR 0x55b4f0dc5d00 <e12206> {c13} @dt=0x55b4f0d41350@(G/w1)  blif_clk_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:4:2: VARREF 0x55b4f0d26b10 <e26569> {c13} @dt=0x55b4f0d51840@(G/wu32/1)  __Vclklast__TOP__blif_clk_net [LV] => VAR 0x55b4f0d31d00 <e23828> {c13} @dt=0x55b4f0d41350@(G/w1)  __Vclklast__TOP__blif_clk_net MODULETEMP
    1:2:4: ASSIGN 0x55b4f0e21db0 <e26573> {c14} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:4:1: VARREF 0x55b4f0d53bc0 <e26571> {c14} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:4:2: VARREF 0x55b4f0d57fd0 <e26572> {c14} @dt=0x55b4f0d51840@(G/wu32/1)  __Vclklast__TOP__blif_reset_net [LV] => VAR 0x55b4f0d4e100 <e23865> {c14} @dt=0x55b4f0d41350@(G/w1)  __Vclklast__TOP__blif_reset_net MODULETEMP
    1:2: CFUNC 0x55b4f0df1df0 <e24593> {c1}  _eval_initial [SLOW] [STATIC]
    1:2:3: ASSIGN 0x55b4f0d8faa0 <e26576> {c13} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: VARREF 0x55b4f0e21570 <e26574> {c13} @dt=0x55b4f0d51840@(G/wu32/1)  blif_clk_net [RV] <- VAR 0x55b4f0dc5d00 <e12206> {c13} @dt=0x55b4f0d41350@(G/w1)  blif_clk_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x55b4f0e21990 <e26575> {c13} @dt=0x55b4f0d51840@(G/wu32/1)  __Vclklast__TOP__blif_clk_net [LV] => VAR 0x55b4f0d31d00 <e23828> {c13} @dt=0x55b4f0d41350@(G/w1)  __Vclklast__TOP__blif_clk_net MODULETEMP
    1:2:3: ASSIGN 0x55b4f0e217b0 <e26579> {c14} @dt=0x55b4f0d51840@(G/wu32/1)
    1:2:3:1: VARREF 0x55b4f0d55270 <e26577> {c14} @dt=0x55b4f0d51840@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x55b4f0d50e60 <e26578> {c14} @dt=0x55b4f0d51840@(G/wu32/1)  __Vclklast__TOP__blif_reset_net [LV] => VAR 0x55b4f0d4e100 <e23865> {c14} @dt=0x55b4f0d41350@(G/w1)  __Vclklast__TOP__blif_reset_net MODULETEMP
    1:2: CFUNC 0x55b4f0d273b0 <e24595> {c1}  final [SLOW]
    1:2:2: CSTMT 0x55b4f0e220b0 <e23570> {c1}
    1:2:2:1: TEXT 0x55b4f0d585b0 <e23571> {c1} "Vs400__Syms* __restrict vlSymsp = this->__VlSymsp;..."
    1:2:2: CSTMT 0x55b4f0d49f40 <e23574> {c1}
    1:2:2:1: TEXT 0x55b4f0d51440 <e23573> {c1} "Vs400* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;..."
    1:2: CFUNC 0x55b4f0dd5240 <e24597> {c1}  _eval_settle [SLOW] [STATIC]
    1:2:3: CCALL 0x55b4f0de96b0 <e23907> {c309} _settle__TOP__2 => CFUNC 0x55b4f0e076c0 <e24587> {c309}  _settle__TOP__2 [SLOW] [STATICU]
    1:2: CFUNC 0x55b4f0d2b4e0 <e24599> {c1}  _change_request [STATICU]
    1:2:3: CHANGEDET 0x55b4f0dae7c0 <e24518> {c1}
    1:2: CFUNC 0x55b4f0dc4080 <e30046> {c1}  _eval_debug_assertions
    1:2:3: IF 0x55b4f0d488c0 <e30060> {c13}
    1:2:3:1: AND 0x55b4f0d3de00 <e30061> {c13} @dt=0x55b4f0d41350@(G/w1)
    1:2:3:1:1: VARREF 0x55b4f0d8c340 <e30055> {c13} @dt=0x55b4f0d41350@(G/w1)  blif_clk_net [RV] <- VAR 0x55b4f0dc5d00 <e12206> {c13} @dt=0x55b4f0d41350@(G/w1)  blif_clk_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x55b4f0d22f90 <e30056> {c13} @dt=0x55b4f0d41f50@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x55b4f0d3dec0 <e30058> {c13}
    1:2:3:2:1: TEXT 0x55b4f0d13260 <e30059> {c13} "Verilated::overWidthError("blif_clk_net");"
    1:2:3: IF 0x55b4f0d47310 <e30078> {c14}
    1:2:3:1: AND 0x55b4f0d3df80 <e30077> {c14} @dt=0x55b4f0d41350@(G/w1)
    1:2:3:1:1: VARREF 0x55b4f0d32330 <e30071> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [RV] <- VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x55b4f0d28420 <e30072> {c14} @dt=0x55b4f0d41f50@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x55b4f0d276f0 <e30074> {c14}
    1:2:3:2:1: TEXT 0x55b4f0dd5670 <e30075> {c14} "Verilated::overWidthError("blif_reset_net");"
    1:2:3: IF 0x55b4f0d45d60 <e30095> {c15}
    1:2:3:1: AND 0x55b4f0d336b0 <e30094> {c15} @dt=0x55b4f0d41350@(G/w1)
    1:2:3:1:1: VARREF 0x55b4f0df1880 <e30088> {c15} @dt=0x55b4f0d41350@(G/w1)  FM [RV] <- VAR 0x55b4f0d5a200 <e12217> {c15} @dt=0x55b4f0d41350@(G/w1)  FM [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x55b4f0d277b0 <e30089> {c15} @dt=0x55b4f0d41f50@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x55b4f0d33770 <e30091> {c15}
    1:2:3:2:1: TEXT 0x55b4f0d48e20 <e30092> {c15} "Verilated::overWidthError("FM");"
    1:2:3: IF 0x55b4f0d447b0 <e30112> {c16}
    1:2:3:1: AND 0x55b4f0d36220 <e30111> {c16} @dt=0x55b4f0d41350@(G/w1)
    1:2:3:1:1: VARREF 0x55b4f0d395e0 <e30105> {c16} @dt=0x55b4f0d41350@(G/w1)  TEST [RV] <- VAR 0x55b4f0d574a0 <e12223> {c16} @dt=0x55b4f0d41350@(G/w1)  TEST [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x55b4f0d360f0 <e30106> {c16} @dt=0x55b4f0d41f50@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x55b4f0d33830 <e30108> {c16}
    1:2:3:2:1: TEXT 0x55b4f0db60f0 <e30109> {c16} "Verilated::overWidthError("TEST");"
    1:2:3: IF 0x55b4f0d43230 <e30129> {c17}
    1:2:3:1: AND 0x55b4f0d3e5b0 <e30128> {c17} @dt=0x55b4f0d41350@(G/w1)
    1:2:3:1:1: VARREF 0x55b4f0d5cf60 <e30122> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [RV] <- VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x55b4f0d3e480 <e30123> {c17} @dt=0x55b4f0d41f50@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x55b4f0d2c4f0 <e30125> {c17}
    1:2:3:2:1: TEXT 0x55b4f0db7180 <e30126> {c17} "Verilated::overWidthError("CLR");"
    1:2: CFUNC 0x55b4f0d2c5b0 <e30131> {c1}  _ctor_var_reset [SLOW]
    1:2:3: CRESET 0x55b4f0d34070 <e30134> {c13}
    1:2:3:1: VARREF 0x55b4f0d269f0 <e30133> {c13} @dt=0x55b4f0d41350@(G/w1)  blif_clk_net [LV] => VAR 0x55b4f0dc5d00 <e12206> {c13} @dt=0x55b4f0d41350@(G/w1)  blif_clk_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x55b4f0d34130 <e30138> {c14}
    1:2:3:1: VARREF 0x55b4f0d266b0 <e30136> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [LV] => VAR 0x55b4f0d5b8b0 <e12211> {c14} @dt=0x55b4f0d41350@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x55b4f0d23c30 <e30142> {c15}
    1:2:3:1: VARREF 0x55b4f0d23b10 <e30140> {c15} @dt=0x55b4f0d41350@(G/w1)  FM [LV] => VAR 0x55b4f0d5a200 <e12217> {c15} @dt=0x55b4f0d41350@(G/w1)  FM [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x55b4f0d23300 <e30146> {c16}
    1:2:3:1: VARREF 0x55b4f0d231e0 <e30144> {c16} @dt=0x55b4f0d41350@(G/w1)  TEST [LV] => VAR 0x55b4f0d574a0 <e12223> {c16} @dt=0x55b4f0d41350@(G/w1)  TEST [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x55b4f0d22ce0 <e30150> {c17}
    1:2:3:1: VARREF 0x55b4f0d22bc0 <e30148> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [LV] => VAR 0x55b4f0d55df0 <e12229> {c17} @dt=0x55b4f0d41350@(G/w1)  CLR [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x55b4f0d1d720 <e30154> {c18}
    1:2:3:1: VARREF 0x55b4f0d1d600 <e30152> {c18} @dt=0x55b4f0d41350@(G/w1)  GRN2 [LV] => VAR 0x55b4f0d53090 <e12235> {c18} @dt=0x55b4f0d41350@(G/w1)  GRN2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x55b4f0d310d0 <e30158> {c19}
    1:2:3:1: VARREF 0x55b4f0d30fb0 <e30156> {c19} @dt=0x55b4f0d41350@(G/w1)  YLW2 [LV] => VAR 0x55b4f0d519e0 <e12241> {c19} @dt=0x55b4f0d41350@(G/w1)  YLW2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x55b4f0d257c0 <e30162> {c20}
    1:2:3:1: VARREF 0x55b4f0d256a0 <e30160> {c20} @dt=0x55b4f0d41350@(G/w1)  RED2 [LV] => VAR 0x55b4f0d4ec80 <e12247> {c20} @dt=0x55b4f0d41350@(G/w1)  RED2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x55b4f0d34810 <e30166> {c21}
    1:2:3:1: VARREF 0x55b4f0d346f0 <e30164> {c21} @dt=0x55b4f0d41350@(G/w1)  GRN1 [LV] => VAR 0x55b4f0d4d5d0 <e12253> {c21} @dt=0x55b4f0d41350@(G/w1)  GRN1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x55b4f0d33490 <e30170> {c22}
    1:2:3:1: VARREF 0x55b4f0d33370 <e30168> {c22} @dt=0x55b4f0d41350@(G/w1)  YLW1 [LV] => VAR 0x55b4f0d011a0 <e12259> {c22} @dt=0x55b4f0d41350@(G/w1)  YLW1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x55b4f0d24250 <e30174> {c23}
    1:2:3:1: VARREF 0x55b4f0d24130 <e30172> {c23} @dt=0x55b4f0d41350@(G/w1)  RED1 [LV] => VAR 0x55b4f0d01430 <e12265> {c23} @dt=0x55b4f0d41350@(G/w1)  RED1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x55b4f0d303d0 <e30178> {c24}
    1:2:3:1: VARREF 0x55b4f0d302b0 <e30176> {c24} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTL [LV] => VAR 0x55b4f0d41600 <e10634> {c24} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTL [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d34e90 <e30182> {c25}
    1:2:3:1: VARREF 0x55b4f0d34d70 <e30180> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [LV] => VAR 0x55b4f0d18060 <e10635> {c25} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FML [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d36550 <e30186> {c26}
    1:2:3:1: VARREF 0x55b4f0d36430 <e30184> {c26} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_Y2L [LV] => VAR 0x55b4f0cfa070 <e10636> {c26} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_Y2L [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d3b380 <e30190> {c27}
    1:2:3:1: VARREF 0x55b4f0d3b260 <e30188> {c27} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCHVUC_6 [LV] => VAR 0x55b4f0d4ada0 <e10637> {c27} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCHVUC_6 [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d382c0 <e30194> {c28}
    1:2:3:1: VARREF 0x55b4f0d381a0 <e30192> {c28} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCHVUC_5 [LV] => VAR 0x55b4f0d44130 <e10638> {c28} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCHVUC_5 [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d2f700 <e30198> {c29}
    1:2:3:1: VARREF 0x55b4f0d2f5e0 <e30196> {c29} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_R1L [LV] => VAR 0x55b4f0d456e0 <e10639> {c29} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_R1L [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d30710 <e30202> {c30}
    1:2:3:1: VARREF 0x55b4f0d305f0 <e30200> {c30} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_G2L [LV] => VAR 0x55b4f0d46c90 <e10640> {c30} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_G2L [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d220a0 <e30206> {c31}
    1:2:3:1: VARREF 0x55b4f0d21f80 <e30204> {c31} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_G1L [LV] => VAR 0x55b4f0d48240 <e10641> {c31} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_G1L [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d2af50 <e30210> {c32}
    1:2:3:1: VARREF 0x55b4f0d2ae30 <e30208> {c32} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_FEL [LV] => VAR 0x55b4f0d497f0 <e10642> {c32} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__OLATCH_FEL [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d34b50 <e30214> {c33}
    1:2:3:1: VARREF 0x55b4f0d34a30 <e30212> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [LV] => VAR 0x55b4f0d49380 <e10643> {c33} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3 [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d30a50 <e30218> {c34}
    1:2:3:1: VARREF 0x55b4f0d30930 <e30216> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [LV] => VAR 0x55b4f0df80f0 <e10644> {c34} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2 [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d351d0 <e30222> {c35}
    1:2:3:1: VARREF 0x55b4f0d350b0 <e30220> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [LV] => VAR 0x55b4f0d5d450 <e10645> {c35} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1 [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d40620 <e30226> {c36}
    1:2:3:1: VARREF 0x55b4f0d40500 <e30224> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [LV] => VAR 0x55b4f0d5bda0 <e10646> {c36} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0 [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d3e260 <e30230> {c37}
    1:2:3:1: VARREF 0x55b4f0d3e140 <e30228> {c37} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16 [LV] => VAR 0x55b4f0d5a6f0 <e10647> {c37} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16 [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d3c6d0 <e30234> {c38}
    1:2:3:1: VARREF 0x55b4f0d3c5b0 <e30232> {c38} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17 [LV] => VAR 0x55b4f0d59040 <e10648> {c38} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17 [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d28850 <e30238> {c39}
    1:2:3:1: VARREF 0x55b4f0d28730 <e30236> {c39} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18 [LV] => VAR 0x55b4f0d57990 <e10649> {c39} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18 [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d37c10 <e30242> {c40}
    1:2:3:1: VARREF 0x55b4f0d37af0 <e30240> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [LV] => VAR 0x55b4f0d562e0 <e10650> {c40} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19 [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d254b0 <e30246> {c41}
    1:2:3:1: VARREF 0x55b4f0d25390 <e30244> {c41} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8 [LV] => VAR 0x55b4f0d54c30 <e10651> {c41} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8 [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d378d0 <e30250> {c42}
    1:2:3:1: VARREF 0x55b4f0d377b0 <e30248> {c42} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9 [LV] => VAR 0x55b4f0d53580 <e10652> {c42} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9 [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d2a250 <e30254> {c43}
    1:2:3:1: VARREF 0x55b4f0d2a130 <e30252> {c43} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10 [LV] => VAR 0x55b4f0d51ed0 <e10653> {c43} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10 [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d2c2d0 <e30258> {c44}
    1:2:3:1: VARREF 0x55b4f0d2c1b0 <e30256> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [LV] => VAR 0x55b4f0d50820 <e10654> {c44} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11 [VSTATIC]  VAR
    1:2:3: CRESET 0x55b4f0d26e50 <e30262> {c56}
    1:2:3:1: VARREF 0x55b4f0d26d30 <e30260> {c56} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO2 [LV] => VAR 0x55b4f0cffd20 <e10666> {c56} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO2 [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d33e50 <e30266> {c74}
    1:2:3:1: VARREF 0x55b4f0d33d30 <e30264> {c74} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO2 [LV] => VAR 0x55b4f0dc7a90 <e10684> {c74} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO2 [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d3f5e0 <e30270> {c75}
    1:2:3:1: VARREF 0x55b4f0d3f4c0 <e30268> {c75} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17VUC_0 [LV] => VAR 0x55b4f0dc7c00 <e10685> {c75} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17VUC_0 [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d37250 <e30274> {c76}
    1:2:3:1: VARREF 0x55b4f0d37130 <e30272> {c76} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO1 [LV] => VAR 0x55b4f0dc7d70 <e10686> {c76} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO1 [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d29550 <e30278> {c78}
    1:2:3:1: VARREF 0x55b4f0d29430 <e30276> {c78} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_RA2 [LV] => VAR 0x55b4f0dc8050 <e10688> {c78} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_RA2 [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d385d0 <e30282> {c92}
    1:2:3:1: VARREF 0x55b4f0d384b0 <e30280> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [LV] => VAR 0x55b4f0d18f70 <e10702> {c92} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__CTST [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d251a0 <e30286> {c98}
    1:2:3:1: VARREF 0x55b4f0d25080 <e30284> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [LV] => VAR 0x55b4f0d19810 <e10708> {c98} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1_CO [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d3cd50 <e30290> {c99}
    1:2:3:1: VARREF 0x55b4f0d3cc30 <e30288> {c99} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2VD [LV] => VAR 0x55b4f0d19980 <e10709> {c99} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q2VD [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d31a90 <e30294> {c100}
    1:2:3:1: VARREF 0x55b4f0d31970 <e30292> {c100} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_YA1 [LV] => VAR 0x55b4f0d19af0 <e10710> {c100} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_YA1 [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d2a8d0 <e30298> {c102}
    1:2:3:1: VARREF 0x55b4f0d2a7b0 <e30296> {c102} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9VD [LV] => VAR 0x55b4f0d19dd0 <e10712> {c102} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_9VD [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d33b10 <e30302> {c107}
    1:2:3:1: VARREF 0x55b4f0d339f0 <e30300> {c107} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19VD [LV] => VAR 0x55b4f0d1a500 <e10717> {c107} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_19VD [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d29240 <e30306> {c110}
    1:2:3:1: VARREF 0x55b4f0d29120 <e30304> {c110} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMBVNODE16 [LV] => VAR 0x55b4f0d1a950 <e10720> {c110} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMBVNODE16 [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d27b50 <e30310> {c112}
    1:2:3:1: VARREF 0x55b4f0d27a30 <e30308> {c112} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO1 [LV] => VAR 0x55b4f0d1ac30 <e10722> {c112} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO1 [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d2ac10 <e30314> {c115}
    1:2:3:1: VARREF 0x55b4f0d2aaf0 <e30312> {c115} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTLVIINMUXVND1 [LV] => VAR 0x55b4f0d1b080 <e10725> {c115} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TESTLVIINMUXVND1 [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d32110 <e30318> {c128}
    1:2:3:1: VARREF 0x55b4f0d31ff0 <e30316> {c128} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO1 [LV] => VAR 0x55b4f0d1c330 <e10738> {c128} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C1VCO1 [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d2d310 <e30322> {c135}
    1:2:3:1: VARREF 0x55b4f0d2d1f0 <e30320> {c135} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11VD [LV] => VAR 0x55b4f0dbbd90 <e10745> {c135} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_11VD [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d2cfd0 <e30326> {c140}
    1:2:3:1: VARREF 0x55b4f0d2ceb0 <e30324> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [LV] => VAR 0x55b4f0dbc4c0 <e10750> {c140} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2_CO [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d2d680 <e30330> {c144}
    1:2:3:1: VARREF 0x55b4f0d2d560 <e30328> {c144} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_27 [LV] => VAR 0x55b4f0dbca80 <e10754> {c144} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_27 [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d31410 <e30334> {c151}
    1:2:3:1: VARREF 0x55b4f0d312f0 <e30332> {c151} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17VZVOR1NF [LV] => VAR 0x55b4f0dbd490 <e10761> {c151} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_17VZVOR1NF [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0dcf6c0 <e30338> {c153}
    1:2:3:1: VARREF 0x55b4f0dcf5a0 <e30336> {c153} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18VD [LV] => VAR 0x55b4f0dbd770 <e10763> {c153} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_18VD [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d27e90 <e30342> {c155}
    1:2:3:1: VARREF 0x55b4f0d27d70 <e30340> {c155} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0VD [LV] => VAR 0x55b4f0dbda50 <e10765> {c155} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q0VD [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d3ca10 <e30346> {c161}
    1:2:3:1: VARREF 0x55b4f0d3c8f0 <e30344> {c161} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO2 [LV] => VAR 0x55b4f0dbe2f0 <e10771> {c161} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO2 [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d52510 <e30350> {c166}
    1:2:3:1: VARREF 0x55b4f0d523f0 <e30348> {c166} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FMLVIINLATCHVCDAD [LV] => VAR 0x55b4f0dbea20 <e10776> {c166} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__FMLVIINLATCHVCDAD [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d42c60 <e30354> {c177}
    1:2:3:1: VARREF 0x55b4f0d42b40 <e30352> {c177} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8VD [LV] => VAR 0x55b4f0dbf9f0 <e10787> {c177} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_8VD [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d4f290 <e30358> {c178}
    1:2:3:1: VARREF 0x55b4f0d4f170 <e30356> {c178} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO0 [LV] => VAR 0x55b4f0dbfb60 <e10788> {c178} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C2VCO0 [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0dd3b60 <e30362> {c179}
    1:2:3:1: VARREF 0x55b4f0dd3a40 <e30360> {c179} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1VD [LV] => VAR 0x55b4f0df1c80 <e10789> {c179} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q1VD [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d4dbe0 <e30366> {c182}
    1:2:3:1: VARREF 0x55b4f0d4dac0 <e30364> {c182} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3VD [LV] => VAR 0x55b4f0df20d0 <e10792> {c182} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3_Q3VD [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d58c70 <e30370> {c185}
    1:2:3:1: VARREF 0x55b4f0d58b50 <e30368> {c185} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_FE [LV] => VAR 0x55b4f0df2520 <e10795> {c185} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__TCOMB_FE [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0d1af10 <e30374> {c187}
    1:2:3:1: VARREF 0x55b4f0d1adf0 <e30372> {c187} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10VD [LV] => VAR 0x55b4f0df2800 <e10797> {c187} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_10VD [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0e072f0 <e30378> {c194}
    1:2:3:1: VARREF 0x55b4f0e071d0 <e30376> {c194} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16VD [LV] => VAR 0x55b4f0df3210 <e10804> {c194} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__UC_16VD [VSTATIC]  WIRE
    1:2:3: CRESET 0x55b4f0e073b0 <e30382#> {c200}
    1:2:3:1: VARREF 0x55b4f0e057f0 <e30380> {c200} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO0 [LV] => VAR 0x55b4f0df3ab0 <e10810> {c200} @dt=0x55b4f0d41350@(G/w1)  s400_bench__DOT__C3VCO0 [VSTATIC]  WIRE
    2: CFILE 0x55b4f0d5dd20 <e30383#> {a0}  obj_dir/Vs400__Syms.cpp [SRC] [SLOW]
    2: CFILE 0x55b4f0d599d0 <e30385#> {a0}  obj_dir/Vs400__Syms.h [SLOW]
    2: CFILE 0x55b4f0df8400 <e30387#> {a0}  obj_dir/Vs400.h
    2: CFILE 0x55b4f0dcd7d0 <e30389#> {a0}  obj_dir/Vs400.cpp [SRC]
    3: TYPETABLE 0x55b4f0ced530 <e2> {a0}
		detailed  ->  BASICDTYPE 0x55b4f0d41350 <e1334> {c202} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b4f0d41f50 <e30052> {c13} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0x55b4f0d51840 <e24732> {c267} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b4f0cfef40 <e24773> {c223} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b4f0d41350 <e1334> {c202} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55b4f0d51840 <e24732> {c267} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b4f0cfef40 <e24773> {c223} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b4f0d41f50 <e30052> {c13} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
