
---------- Begin Simulation Statistics ----------
final_tick                                43164562000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163404                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668940                       # Number of bytes of host memory used
host_op_rate                                   248688                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    78.15                       # Real time elapsed on the host
host_tick_rate                              552354357                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12769401                       # Number of instructions simulated
sim_ops                                      19434089                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043165                       # Number of seconds simulated
sim_ticks                                 43164562000                       # Number of ticks simulated
system.cpu.committedInsts                    12769401                       # Number of instructions committed
system.cpu.committedOps                      19434089                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.760624                       # CPI: cycles per instruction
system.cpu.discardedOps                          2858                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        63721504                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147915                       # IPC: instructions per cycle
system.cpu.numCycles                         86329124                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                10419625     53.62%     53.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114597      0.59%     54.20% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               17      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemRead                2073892     10.67%     64.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6825958     35.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 19434089                       # Class of committed instruction
system.cpu.tickCycles                        22607620                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       385767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        804649                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           36                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       417635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          347                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       836641                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            347                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  888471                       # Number of BP lookups
system.cpu.branchPred.condPredicted            881673                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               915                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               883233                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  882399                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905574                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2291                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             122                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              107                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data      8020214                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8020214                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8020244                       # number of overall hits
system.cpu.dcache.overall_hits::total         8020244                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       834318                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         834318                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       834345                       # number of overall misses
system.cpu.dcache.overall_misses::total        834345                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  69064778000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  69064778000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  69064778000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  69064778000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8854532                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8854532                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8854589                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8854589                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.094225                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.094225                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.094227                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.094227                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82779.920846                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82779.920846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82777.242028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82777.242028                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          212                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       417354                       # number of writebacks
system.cpu.dcache.writebacks::total            417354                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       415780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       415780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       415780                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       415780                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       418538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       418538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       418562                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       418562                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34127227500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34127227500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34129071000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34129071000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.047268                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047268                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.047271                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047271                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81539.137426                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81539.137426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81538.866404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81538.866404                       # average overall mshr miss latency
system.cpu.dcache.replacements                 417538                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2034984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2034984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12557500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12557500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2035179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2035179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64397.435897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64397.435897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11588500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11588500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62980.978261                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62980.978261                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5985230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5985230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       834123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       834123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  69052220500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  69052220500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6819353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6819353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.122317                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.122317                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82784.218275                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82784.218275                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       415769                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       415769                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       418354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       418354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  34115639000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  34115639000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.061348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.061348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81547.299655                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81547.299655                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.473684                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.473684                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1843500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1843500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76812.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76812.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  43164562000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1019.051925                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8438846                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            418562                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.161520                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.051925                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          919                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18127820                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18127820                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  43164562000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  43164562000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  43164562000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions             6147780                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2075519                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            166788                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      2832617                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2832617                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2832617                       # number of overall hits
system.cpu.icache.overall_hits::total         2832617                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          444                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            444                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          444                       # number of overall misses
system.cpu.icache.overall_misses::total           444                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32698500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32698500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32698500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32698500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2833061                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2833061                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2833061                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2833061                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000157                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000157                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000157                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000157                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73645.270270                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73645.270270                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73645.270270                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73645.270270                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           97                       # number of writebacks
system.cpu.icache.writebacks::total                97                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          444                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          444                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          444                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          444                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32254500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32254500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32254500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32254500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000157                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000157                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000157                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000157                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72645.270270                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72645.270270                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72645.270270                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72645.270270                       # average overall mshr miss latency
system.cpu.icache.replacements                     97                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2832617                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2832617                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          444                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           444                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32698500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32698500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2833061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2833061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000157                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000157                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73645.270270                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73645.270270                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32254500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32254500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000157                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000157                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72645.270270                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72645.270270                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  43164562000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           344.233574                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2833061                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               444                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6380.768018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   344.233574                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.672331                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.672331                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5666566                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5666566                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  43164562000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  43164562000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  43164562000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  43164562000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                 12769401                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19434089                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   38                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   80                       # number of demand (read+write) hits
system.l2.demand_hits::total                      118                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  38                       # number of overall hits
system.l2.overall_hits::.cpu.data                  80                       # number of overall hits
system.l2.overall_hits::total                     118                       # number of overall hits
system.l2.demand_misses::.cpu.inst                406                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             418482                       # number of demand (read+write) misses
system.l2.demand_misses::total                 418888                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               406                       # number of overall misses
system.l2.overall_misses::.cpu.data            418482                       # number of overall misses
system.l2.overall_misses::total                418888                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31169000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  33500369500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33531538500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31169000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  33500369500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33531538500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           418562                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               419006                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          418562                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              419006                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.914414                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999809                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999718                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.914414                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999809                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999718                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76770.935961                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80052.115742                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80048.935515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76770.935961                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80052.115742                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80048.935515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              385573                       # number of writebacks
system.l2.writebacks::total                    385573                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        418477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            418882                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       418477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           418882                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27035500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29315274000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29342309500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27035500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29315274000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29342309500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.912162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999704                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.912162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999704                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66754.320988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70052.294391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70049.105715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66754.320988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70052.294391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70049.105715                       # average overall mshr miss latency
system.l2.replacements                         386114                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       417354                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           417354                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       417354                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       417354                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           94                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               94                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           94                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           94                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          418329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              418329                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  33487844000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   33487844000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        418354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            418354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80051.452326                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80051.452326                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       418329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         418329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  29304554000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  29304554000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70051.452326                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70051.452326                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             38                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 38                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31169000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31169000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.914414                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.914414                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76770.935961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76770.935961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27035500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27035500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.912162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66754.320988                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66754.320988                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            55                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                55                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12525500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12525500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.735577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.735577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81866.013072                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81866.013072                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10720000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10720000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.711538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.711538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72432.432432                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72432.432432                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  43164562000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29723.642472                       # Cycle average of tags in use
system.l2.tags.total_refs                      836599                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    418882                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.997219                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        48.871519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29674.770953                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.905602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.907094                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          924                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22474                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7111722                       # Number of tag accesses
system.l2.tags.data_accesses                  7111722                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  43164562000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    385573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    418477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000499187500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24094                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24094                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1210037                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             361658                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      418882                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     385573                       # Number of write requests accepted
system.mem_ctrls.readBursts                    418882                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   385573                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.87                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                418882                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               385573                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  417966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        24094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.384702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.044590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    192.021963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        24093    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24094                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.067244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24081     99.95%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24094                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                26808448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24676672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    621.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    571.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   43164540000                       # Total gap between requests
system.mem_ctrls.avgGap                      53656.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     26782528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     24674624                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 600492.598534881487                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 620474916.437238574028                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 571640782.547498106956                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          405                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       418477                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       385573                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     10456000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  12253499750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 935053589750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25817.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29281.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2425101.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        25920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     26782528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      26808448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        25920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        25920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     24676672                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     24676672                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          405                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       418477                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         418882                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       385573                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        385573                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       600493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    620474916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        621075409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       600493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       600493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    571688229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       571688229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    571688229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       600493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    620474916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1192763638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               418882                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              385541                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        26145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        26181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        26144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        26082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        26174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        26212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        26202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        26155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        26121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        26134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        26182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        26276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        26282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        26238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        26279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        26075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        24008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        24059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        24069                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        24015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        24121                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        24122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        24136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        24104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        24064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        24064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        24064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        24199                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        24209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        24150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        24149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        24008                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4409918250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2094410000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        12263955750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10527.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29277.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              383107                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             358306                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.46                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        63008                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   817.070594                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   649.801214                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   344.613611                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4911      7.79%      7.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4503      7.15%     14.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1599      2.54%     17.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1591      2.53%     20.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1518      2.41%     22.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1430      2.27%     24.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1855      2.94%     27.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5423      8.61%     36.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        40178     63.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        63008                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              26808448                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           24674624                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              621.075409                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              571.640783                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  43164562000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       224267400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       119193360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1494366300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1005549480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3406949520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  10337419680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7869996480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24457742220                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.616249                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  20160283250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1441180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  21563098750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       225624000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       119922000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1496451180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1006974540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3406949520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  10384227510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7830579360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24470728110                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   566.917095                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  20057060750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1441180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  21666321250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  43164562000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                553                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       385573                       # Transaction distribution
system.membus.trans_dist::CleanEvict              194                       # Transaction distribution
system.membus.trans_dist::ReadExReq            418329                       # Transaction distribution
system.membus.trans_dist::ReadExResp           418329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           553                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1223531                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1223531                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     51485120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                51485120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            418882                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  418882    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              418882                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  43164562000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2350699000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2204250750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       802927                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           97                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             725                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           418354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          418354                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           444                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          208                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          985                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1254662                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1255647                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        34624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     53498624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               53533248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          386114                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24676672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           805120                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000476                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021805                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 804737     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    383      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             805120                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  43164562000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          835771500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            666499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         627845495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
