
ColumbusTest.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00000b54  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80002c00  80002c00  00003000  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000450  80002e00  80002e00  00003200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000004  00000004  80003250  00003804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000001d0  00000008  80003254  00003808  2**2
                  ALLOC
  7 .comment      00000030  00000000  00000000  00003808  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000768  00000000  00000000  00003838  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 0000154e  00000000  00000000  00003fa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000d9ce  00000000  00000000  000054ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001840  00000000  00000000  00012ebc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000070f1  00000000  00000000  000146fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000012ec  00000000  00000000  0001b7f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003c0c  00000000  00000000  0001cadc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00002edf  00000000  00000000  000206e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 00e37eaf  00000000  00000000  000235c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 18 .debug_ranges 000007b8  00000000  00000000  00e5b476  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf f8 1c 	sub	pc,pc,-2020

Disassembly of section .text:

80002004 <sdramc_ck_delay>:
 * \param ck Number of HSB clock cycles to wait.
 */
static void sdramc_ck_delay(unsigned long ck)
{
  // Use the CPU cycle counter (CPU and HSB clocks are the same).
  unsigned long delay_start_cycle = Get_system_register(AVR32_COUNT);
80002004:	e1 b8 00 42 	mfsr	r8,0x108
  unsigned long delay_end_cycle = delay_start_cycle + ck;
80002008:	f0 0c 00 0c 	add	r12,r8,r12

  // To be safer, the end of wait is based on an inequality test, so CPU cycle
  // counter wrap around is checked.
  if (delay_start_cycle > delay_end_cycle)
8000200c:	18 38       	cp.w	r8,r12
8000200e:	e0 88 00 06 	brls	8000201a <sdramc_ck_delay+0x16>
  {
    while ((unsigned long)Get_system_register(AVR32_COUNT) > delay_end_cycle);
80002012:	e1 b8 00 42 	mfsr	r8,0x108
80002016:	10 3c       	cp.w	r12,r8
80002018:	cf d3       	brcs	80002012 <sdramc_ck_delay+0xe>
  }
  while ((unsigned long)Get_system_register(AVR32_COUNT) < delay_end_cycle);
8000201a:	e1 b8 00 42 	mfsr	r8,0x108
8000201e:	10 3c       	cp.w	r12,r8
80002020:	fe 9b ff fd 	brhi	8000201a <sdramc_ck_delay+0x16>
}
80002024:	5e fc       	retal	r12
80002026:	d7 03       	nop

80002028 <sdramc_init>:
// {
// }
// #endif

void sdramc_init(unsigned long hsb_hz)
{
80002028:	d4 31       	pushm	r0-r7,lr
8000202a:	18 91       	mov	r1,r12
  unsigned long hsb_mhz_dn = hsb_hz / 1000000;
  unsigned long hsb_mhz_up = (hsb_hz + 999999) / 1000000;
8000202c:	ee 78 42 3f 	mov	r8,999999
80002030:	f8 08 00 09 	add	r9,r12,r8
80002034:	e0 60 de 83 	mov	r0,56963
80002038:	ea 10 43 1b 	orh	r0,0x431b
8000203c:	f2 00 06 48 	mulu.d	r8,r9,r0
80002040:	f2 06 16 12 	lsr	r6,r9,0x12
    // Enable clock-related pins.
    {AVR32_EBI_SDCK_PIN,            AVR32_EBI_SDCK_FUNCTION           },
    {AVR32_EBI_SDCKE_PIN,           AVR32_EBI_SDCKE_FUNCTION          }
  };

  gpio_enable_module(SDRAMC_EBI_GPIO_MAP, sizeof(SDRAMC_EBI_GPIO_MAP) / sizeof(SDRAMC_EBI_GPIO_MAP[0]));
80002044:	32 5b       	mov	r11,37
80002046:	4c 9c       	lddpc	r12,80002168 <sdramc_init+0x140>
80002048:	f0 1f 00 49 	mcall	8000216c <sdramc_init+0x144>
#if (defined AVR32_HMATRIX)
  AVR32_HMATRIX.sfr[AVR32_EBI_HMATRIX_NR] |= 1 << AVR32_EBI_SDRAM_CS;
  AVR32_HMATRIX.sfr[AVR32_EBI_HMATRIX_NR];
#endif
#if (defined AVR32_HMATRIXB)
  AVR32_HMATRIXB.sfr[AVR32_EBI_HMATRIX_NR] |= 1 << AVR32_EBI_SDRAM_CS;
8000204c:	fe 68 20 00 	mov	r8,-122880
80002050:	f0 f9 01 28 	ld.w	r9,r8[296]
80002054:	a1 b9       	sbr	r9,0x1
80002056:	f1 49 01 28 	st.w	r8[296],r9
  AVR32_HMATRIXB.sfr[AVR32_EBI_HMATRIX_NR];
8000205a:	f0 f8 01 28 	ld.w	r8,r8[296]
      ((( SDRAM_COL_BITS                 -    8) << AVR32_SDRAMC_CR_NC_OFFSET  ) & AVR32_SDRAMC_CR_NC_MASK  ) |
      ((( SDRAM_ROW_BITS                 -   11) << AVR32_SDRAMC_CR_NR_OFFSET  ) & AVR32_SDRAMC_CR_NR_MASK  ) |
      ((( SDRAM_BANK_BITS                -    1) << AVR32_SDRAMC_CR_NB_OFFSET  ) & AVR32_SDRAMC_CR_NB_MASK  ) |
      ((  SDRAM_CAS                              << AVR32_SDRAMC_CR_CAS_OFFSET ) & AVR32_SDRAMC_CR_CAS_MASK ) |
      ((( SDRAM_DBW                      >>   4) << AVR32_SDRAMC_CR_DBW_OFFSET ) & AVR32_SDRAMC_CR_DBW_MASK ) |
      ((((SDRAM_TWR  * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TWR_OFFSET ) & AVR32_SDRAMC_CR_TWR_MASK ) |
8000205e:	ec 08 15 04 	lsl	r8,r6,0x4
80002062:	0c 18       	sub	r8,r6
80002064:	f0 c3 fc 19 	sub	r3,r8,-999
80002068:	e0 65 4d d3 	mov	r5,19923
8000206c:	ea 15 10 62 	orh	r5,0x1062
80002070:	e6 05 06 42 	mulu.d	r2,r3,r5
80002074:	a7 83       	lsr	r3,0x6
#endif

  // Configure the SDRAM Controller with SDRAM setup and timing information.
  // All timings below are rounded up because they are minimal values.
  AVR32_SDRAMC.cr =
      ((( SDRAM_COL_BITS                 -    8) << AVR32_SDRAMC_CR_NC_OFFSET  ) & AVR32_SDRAMC_CR_NC_MASK  ) |
80002076:	ec 02 15 05 	lsl	r2,r6,0x5
8000207a:	0c 02       	add	r2,r6
8000207c:	a1 72       	lsl	r2,0x1
8000207e:	e4 06 00 0b 	add	r11,r2,r6
80002082:	f6 cb fc 19 	sub	r11,r11,-999
80002086:	f6 05 06 4a 	mulu.d	r10,r11,r5
8000208a:	f6 0a 16 06 	lsr	r10,r11,0x6
8000208e:	bd 6a       	lsl	r10,0x1c
80002090:	e8 1a 00 f0 	orl	r10,0xf0
80002094:	e6 09 15 08 	lsl	r9,r3,0x8
80002098:	e2 19 0f 00 	andl	r9,0xf00,COH
8000209c:	12 4a       	or	r10,r9
8000209e:	f0 09 15 02 	lsl	r9,r8,0x2
800020a2:	f2 c9 fc 19 	sub	r9,r9,-999
800020a6:	f2 05 06 48 	mulu.d	r8,r9,r5
800020aa:	a7 69       	lsl	r9,0x6
800020ac:	e2 19 f0 00 	andl	r9,0xf000,COH
800020b0:	f5 e9 10 08 	or	r8,r10,r9
800020b4:	e6 09 15 10 	lsl	r9,r3,0x10
800020b8:	e6 19 00 0f 	andh	r9,0xf,COH
800020bc:	12 48       	or	r8,r9
800020be:	e6 09 15 14 	lsl	r9,r3,0x14
800020c2:	e6 19 00 f0 	andh	r9,0xf0,COH
800020c6:	12 48       	or	r8,r9
800020c8:	ec 06 00 3b 	add	r11,r6,r6<<0x3
800020cc:	ec 0b 00 2b 	add	r11,r6,r11<<0x2
800020d0:	f6 cb fc 19 	sub	r11,r11,-999
800020d4:	f6 05 06 4a 	mulu.d	r10,r11,r5
800020d8:	f6 09 15 12 	lsl	r9,r11,0x12
800020dc:	e6 19 0f 00 	andh	r9,0xf00,COH
800020e0:	12 48       	or	r8,r9
  AVR32_HMATRIXB.sfr[AVR32_EBI_HMATRIX_NR];
#endif

  // Configure the SDRAM Controller with SDRAM setup and timing information.
  // All timings below are rounded up because they are minimal values.
  AVR32_SDRAMC.cr =
800020e2:	fe 67 2c 00 	mov	r7,-119808
800020e6:	8f 28       	st.w	r7[0x8],r8
      ((((SDRAM_TRC  * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TRC_OFFSET ) & AVR32_SDRAMC_CR_TRC_MASK ) |
      ((((SDRAM_TRP  * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TRP_OFFSET ) & AVR32_SDRAMC_CR_TRP_MASK ) |
      ((((SDRAM_TRCD * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TRCD_OFFSET) & AVR32_SDRAMC_CR_TRCD_MASK) |
      ((((SDRAM_TRAS * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TRAS_OFFSET) & AVR32_SDRAMC_CR_TRAS_MASK) |
      ((((SDRAM_TXSR * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TXSR_OFFSET) & AVR32_SDRAMC_CR_TXSR_MASK);
  AVR32_SDRAMC.cr;
800020e8:	6e 28       	ld.w	r8,r7[0x8]

  // Issue a NOP command to the SDRAM in order to start the generation of SDRAMC signals.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_NOP;
800020ea:	30 18       	mov	r8,1
800020ec:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
800020ee:	6e 08       	ld.w	r8,r7[0x0]
  sdram[0];
800020f0:	fc 14 d0 00 	movh	r4,0xd000
800020f4:	88 08       	ld.sh	r8,r4[0x0]

  // Wait during the SDRAM stable-clock initialization delay.
  sdramc_us_delay(SDRAM_STABLE_CLOCK_INIT_DELAY, hsb_mhz_up);
800020f6:	ec 0c 10 64 	mul	r12,r6,100
800020fa:	f0 1f 00 1e 	mcall	80002170 <sdramc_init+0x148>

  // Issue a PRECHARGE ALL command to the SDRAM.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_BANKS_PRECHARGE;
800020fe:	30 28       	mov	r8,2
80002100:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
80002102:	6e 08       	ld.w	r8,r7[0x0]
  sdram[0];
80002104:	88 08       	ld.sh	r8,r4[0x0]
  sdramc_ns_delay(SDRAM_TRP, hsb_mhz_up);
80002106:	06 9c       	mov	r12,r3
80002108:	f0 1f 00 1a 	mcall	80002170 <sdramc_init+0x148>

  // Issue initialization AUTO REFRESH commands to the SDRAM.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_AUTO_REFRESH;
8000210c:	30 48       	mov	r8,4
8000210e:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
80002110:	6e 08       	ld.w	r8,r7[0x0]
  for (i = 0; i < SDRAM_INIT_AUTO_REFRESH_COUNT; i++)
  {
    sdram[0];
    sdramc_ns_delay(SDRAM_TRFC, hsb_mhz_up);
80002112:	e4 c3 fc 19 	sub	r3,r2,-999
80002116:	e6 05 06 42 	mulu.d	r2,r3,r5
8000211a:	a7 83       	lsr	r3,0x6
  // Issue initialization AUTO REFRESH commands to the SDRAM.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_AUTO_REFRESH;
  AVR32_SDRAMC.mr;
  for (i = 0; i < SDRAM_INIT_AUTO_REFRESH_COUNT; i++)
  {
    sdram[0];
8000211c:	88 08       	ld.sh	r8,r4[0x0]
    sdramc_ns_delay(SDRAM_TRFC, hsb_mhz_up);
8000211e:	06 9c       	mov	r12,r3
80002120:	f0 1f 00 14 	mcall	80002170 <sdramc_init+0x148>
  // Issue initialization AUTO REFRESH commands to the SDRAM.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_AUTO_REFRESH;
  AVR32_SDRAMC.mr;
  for (i = 0; i < SDRAM_INIT_AUTO_REFRESH_COUNT; i++)
  {
    sdram[0];
80002124:	88 08       	ld.sh	r8,r4[0x0]
    sdramc_ns_delay(SDRAM_TRFC, hsb_mhz_up);
80002126:	06 9c       	mov	r12,r3
80002128:	f0 1f 00 12 	mcall	80002170 <sdramc_init+0x148>
  //  - bit 3: burst type: sequential (0b);
  //  - bits 4 to 6: CAS latency: AVR32_SDRAMC.CR.cas;
  //  - bits 7 to 8: operating mode: standard operation (00b);
  //  - bit 9: write burst mode: programmed burst length (0b);
  //  - all other bits: reserved: 0b.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_LOAD_MODE;
8000212c:	30 38       	mov	r8,3
8000212e:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
80002130:	6e 08       	ld.w	r8,r7[0x0]
  sdram[0];
80002132:	88 08       	ld.sh	r8,r4[0x0]
  sdramc_ns_delay(SDRAM_TMRD, hsb_mhz_up);
80002134:	ec 09 15 01 	lsl	r9,r6,0x1
80002138:	f2 c9 fc 19 	sub	r9,r9,-999
8000213c:	f2 05 06 48 	mulu.d	r8,r9,r5
80002140:	f2 0c 16 06 	lsr	r12,r9,0x6
80002144:	f0 1f 00 0b 	mcall	80002170 <sdramc_init+0x148>

  // Switch the SDRAM Controller to normal mode.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_NORMAL;
80002148:	30 08       	mov	r8,0
8000214a:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
8000214c:	6e 08       	ld.w	r8,r7[0x0]
  sdram[0];
8000214e:	88 08       	ld.sh	r8,r4[0x0]

  // Write the refresh period into the SDRAMC Refresh Timer Register.
  // tR is rounded down because it is a maximal value.
  AVR32_SDRAMC.tr = (SDRAM_TR * hsb_mhz_dn) / 1000;
80002150:	e2 00 06 40 	mulu.d	r0,r1,r0
80002154:	b3 81       	lsr	r1,0x12
80002156:	e0 68 1e 84 	mov	r8,7812
8000215a:	b1 31       	mul	r1,r8
8000215c:	e2 05 06 44 	mulu.d	r4,r1,r5
80002160:	a7 85       	lsr	r5,0x6
80002162:	8f 15       	st.w	r7[0x4],r5
  AVR32_SDRAMC.tr;
80002164:	6e 18       	ld.w	r8,r7[0x4]
}
80002166:	d8 32       	popm	r0-r7,pc
80002168:	80 00       	ld.sh	r0,r0[0x0]
8000216a:	2e 00       	sub	r0,-32
8000216c:	80 00       	ld.sh	r0,r0[0x0]
8000216e:	22 d8       	sub	r8,45
80002170:	80 00       	ld.sh	r0,r0[0x0]
80002172:	20 04       	sub	r4,0

80002174 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002174:	fe 68 00 00 	mov	r8,-131072
80002178:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
8000217a:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000217e:	91 09       	st.w	r8[0x0],r9
}
80002180:	5e fc       	retal	r12

80002182 <flashc_is_ready>:
//! @{


bool flashc_is_ready(void)
{
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_FRDY_MASK) != 0);
80002182:	fe 68 00 00 	mov	r8,-131072
80002186:	70 2c       	ld.w	r12,r8[0x8]
}
80002188:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000218c:	5e fc       	retal	r12
8000218e:	d7 03       	nop

80002190 <flashc_default_wait_until_ready>:


void flashc_default_wait_until_ready(void)
{
80002190:	d4 01       	pushm	lr
	while (!flashc_is_ready());
80002192:	f0 1f 00 03 	mcall	8000219c <flashc_default_wait_until_ready+0xc>
80002196:	cf e0       	breq	80002192 <flashc_default_wait_until_ready+0x2>
}
80002198:	d8 02       	popm	pc
8000219a:	00 00       	add	r0,r0
8000219c:	80 00       	ld.sh	r0,r0[0x0]
8000219e:	21 82       	sub	r2,24

800021a0 <flashc_issue_command>:
	return (AVR32_FLASHC.fcmd & AVR32_FLASHC_FCMD_PAGEN_MASK) >> AVR32_FLASHC_FCMD_PAGEN_OFFSET;
}


void flashc_issue_command(unsigned int command, int page_number)
{
800021a0:	eb cd 40 c0 	pushm	r6-r7,lr
800021a4:	18 96       	mov	r6,r12
800021a6:	16 97       	mov	r7,r11
	u_avr32_flashc_fcmd_t u_avr32_flashc_fcmd;

	flashc_wait_until_ready();
800021a8:	48 e8       	lddpc	r8,800021e0 <flashc_issue_command+0x40>
800021aa:	70 08       	ld.w	r8,r8[0x0]
800021ac:	5d 18       	icall	r8
	u_avr32_flashc_fcmd.fcmd = AVR32_FLASHC.fcmd;
800021ae:	fe 68 00 00 	mov	r8,-131072
800021b2:	70 18       	ld.w	r8,r8[0x4]
	u_avr32_flashc_fcmd.FCMD.cmd = command;
800021b4:	f1 d6 d0 06 	bfins	r8,r6,0x0,0x6
	if (page_number >= 0) {
800021b8:	58 07       	cp.w	r7,0
800021ba:	c0 35       	brlt	800021c0 <flashc_issue_command+0x20>
		u_avr32_flashc_fcmd.FCMD.pagen = page_number;
800021bc:	f1 d7 d1 10 	bfins	r8,r7,0x8,0x10
	}
	u_avr32_flashc_fcmd.FCMD.key = AVR32_FLASHC_FCMD_KEY_KEY;
800021c0:	3a 59       	mov	r9,-91
800021c2:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	AVR32_FLASHC.fcmd = u_avr32_flashc_fcmd.fcmd;
800021c6:	fe 69 00 00 	mov	r9,-131072
800021ca:	93 18       	st.w	r9[0x4],r8
 *          the driver's API which instead presents \ref flashc_is_lock_error
 *          and \ref flashc_is_programming_error.
 */
static unsigned int flashc_get_error_status(void)
{
	return AVR32_FLASHC.fsr & (AVR32_FLASHC_FSR_LOCKE_MASK |
800021cc:	72 29       	ld.w	r9,r9[0x8]
	if (page_number >= 0) {
		u_avr32_flashc_fcmd.FCMD.pagen = page_number;
	}
	u_avr32_flashc_fcmd.FCMD.key = AVR32_FLASHC_FCMD_KEY_KEY;
	AVR32_FLASHC.fcmd = u_avr32_flashc_fcmd.fcmd;
	flashc_error_status = flashc_get_error_status();
800021ce:	e2 19 00 0c 	andl	r9,0xc,COH
800021d2:	48 58       	lddpc	r8,800021e4 <flashc_issue_command+0x44>
800021d4:	91 09       	st.w	r8[0x0],r9
	flashc_wait_until_ready();
800021d6:	48 38       	lddpc	r8,800021e0 <flashc_issue_command+0x40>
800021d8:	70 08       	ld.w	r8,r8[0x0]
800021da:	5d 18       	icall	r8
}
800021dc:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800021e0:	00 00       	add	r0,r0
800021e2:	00 04       	add	r4,r0
800021e4:	00 00       	add	r0,r0
800021e6:	00 08       	add	r8,r0

800021e8 <flashc_set_flash_waitstate_and_readmode>:
}


#if UC3C
void flashc_set_flash_waitstate_and_readmode(unsigned long cpu_f_hz)
{
800021e8:	eb cd 40 80 	pushm	r7,lr
800021ec:	18 97       	mov	r7,r12
	#define AVR32_FLASHC_HSEN_FWS_0_MAX_FREQ      33000000
	#define AVR32_FLASHC_HSEN_FWS_1_MAX_FREQ      72000000
	// These defines are missing from or wrong in the toolchain header files uc3cxxx.h
	// Put a Bugzilla

	if (cpu_f_hz > AVR32_FLASHC_HSEN_FWS_0_MAX_FREQ) { // > 33MHz
800021ee:	e0 68 8a 40 	mov	r8,35392
800021f2:	ea 18 01 f7 	orh	r8,0x1f7
800021f6:	10 3c       	cp.w	r12,r8
800021f8:	e0 88 00 18 	brls	80002228 <flashc_set_flash_waitstate_and_readmode+0x40>
		// Set a wait-state
		flashc_set_wait_state(1);
800021fc:	30 1c       	mov	r12,1
800021fe:	f0 1f 00 10 	mcall	8000223c <flashc_set_flash_waitstate_and_readmode+0x54>
		if (cpu_f_hz <= AVR32_FLASHC_FWS_1_MAX_FREQ) {   // <= 66MHz and >33Mhz
80002202:	e0 68 14 80 	mov	r8,5248
80002206:	ea 18 03 ef 	orh	r8,0x3ef
8000220a:	10 37       	cp.w	r7,r8
8000220c:	e0 8b 00 08 	brhi	8000221c <flashc_set_flash_waitstate_and_readmode+0x34>
			// Disable the high-speed read mode.
			flashc_issue_command(AVR32_FLASHC_FCMD_CMD_HSDIS, -1);
80002210:	3f fb       	mov	r11,-1
80002212:	31 1c       	mov	r12,17
80002214:	f0 1f 00 0b 	mcall	80002240 <flashc_set_flash_waitstate_and_readmode+0x58>
80002218:	e3 cd 80 80 	ldm	sp++,r7,pc
		} else { // > 66Mhz
			// Enable the high-speed read mode.
			flashc_issue_command(AVR32_FLASHC_FCMD_CMD_HSEN, -1);
8000221c:	3f fb       	mov	r11,-1
8000221e:	31 0c       	mov	r12,16
80002220:	f0 1f 00 08 	mcall	80002240 <flashc_set_flash_waitstate_and_readmode+0x58>
80002224:	e3 cd 80 80 	ldm	sp++,r7,pc
		}
	} else { // <= 33 MHz
		// Disable wait-state
		flashc_set_wait_state(0);
80002228:	30 0c       	mov	r12,0
8000222a:	f0 1f 00 05 	mcall	8000223c <flashc_set_flash_waitstate_and_readmode+0x54>
		// Disable the high-speed read mode.
		flashc_issue_command(AVR32_FLASHC_FCMD_CMD_HSDIS, -1);
8000222e:	3f fb       	mov	r11,-1
80002230:	31 1c       	mov	r12,17
80002232:	f0 1f 00 04 	mcall	80002240 <flashc_set_flash_waitstate_and_readmode+0x58>
80002236:	e3 cd 80 80 	ldm	sp++,r7,pc
8000223a:	00 00       	add	r0,r0
8000223c:	80 00       	ld.sh	r0,r0[0x0]
8000223e:	21 74       	sub	r4,23
80002240:	80 00       	ld.sh	r0,r0[0x0]
80002242:	21 a0       	sub	r0,26

80002244 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002244:	f8 08 16 05 	lsr	r8,r12,0x5
80002248:	a9 78       	lsl	r8,0x9
8000224a:	e0 28 e0 00 	sub	r8,57344

	/* Enable the correct function. */
	switch (function) {
8000224e:	58 7b       	cp.w	r11,7
80002250:	e0 8b 00 05 	brhi	8000225a <gpio_enable_module_pin+0x16>
80002254:	4a 09       	lddpc	r9,800022d4 <gpio_enable_module_pin+0x90>
80002256:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
8000225a:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000225c:	30 19       	mov	r9,1
8000225e:	f2 0c 09 49 	lsl	r9,r9,r12
80002262:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002264:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002266:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002268:	c3 18       	rjmp	800022ca <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000226a:	30 19       	mov	r9,1
8000226c:	f2 0c 09 49 	lsl	r9,r9,r12
80002270:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002272:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002274:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002276:	c2 a8       	rjmp	800022ca <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002278:	30 19       	mov	r9,1
8000227a:	f2 0c 09 49 	lsl	r9,r9,r12
8000227e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002280:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002282:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002284:	c2 38       	rjmp	800022ca <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002286:	30 19       	mov	r9,1
80002288:	f2 0c 09 49 	lsl	r9,r9,r12
8000228c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000228e:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002290:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002292:	c1 c8       	rjmp	800022ca <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002294:	30 19       	mov	r9,1
80002296:	f2 0c 09 49 	lsl	r9,r9,r12
8000229a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000229c:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000229e:	91 d9       	st.w	r8[0x34],r9
		break;
800022a0:	c1 58       	rjmp	800022ca <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800022a2:	30 19       	mov	r9,1
800022a4:	f2 0c 09 49 	lsl	r9,r9,r12
800022a8:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800022aa:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800022ac:	91 d9       	st.w	r8[0x34],r9
		break;
800022ae:	c0 e8       	rjmp	800022ca <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800022b0:	30 19       	mov	r9,1
800022b2:	f2 0c 09 49 	lsl	r9,r9,r12
800022b6:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800022b8:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800022ba:	91 d9       	st.w	r8[0x34],r9
		break;
800022bc:	c0 78       	rjmp	800022ca <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800022be:	30 19       	mov	r9,1
800022c0:	f2 0c 09 49 	lsl	r9,r9,r12
800022c4:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800022c6:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800022c8:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
800022ca:	30 19       	mov	r9,1
800022cc:	f2 0c 09 4c 	lsl	r12,r9,r12
800022d0:	91 2c       	st.w	r8[0x8],r12
800022d2:	5e fd       	retal	0
800022d4:	80 00       	ld.sh	r0,r0[0x0]
800022d6:	2f 28       	sub	r8,-14

800022d8 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800022d8:	d4 21       	pushm	r4-r7,lr
800022da:	18 97       	mov	r7,r12
800022dc:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800022de:	58 0b       	cp.w	r11,0
800022e0:	c0 31       	brne	800022e6 <gpio_enable_module+0xe>
800022e2:	30 05       	mov	r5,0
800022e4:	c0 d8       	rjmp	800022fe <gpio_enable_module+0x26>
800022e6:	30 05       	mov	r5,0
800022e8:	0a 96       	mov	r6,r5
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800022ea:	6e 1b       	ld.w	r11,r7[0x4]
800022ec:	6e 0c       	ld.w	r12,r7[0x0]
800022ee:	f0 1f 00 06 	mcall	80002304 <gpio_enable_module+0x2c>
800022f2:	18 45       	or	r5,r12
		gpiomap++;
800022f4:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800022f6:	2f f6       	sub	r6,-1
800022f8:	0c 34       	cp.w	r4,r6
800022fa:	fe 9b ff f8 	brhi	800022ea <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800022fe:	0a 9c       	mov	r12,r5
80002300:	d8 22       	popm	r4-r7,pc
80002302:	00 00       	add	r0,r0
80002304:	80 00       	ld.sh	r0,r0[0x0]
80002306:	22 44       	sub	r4,36

80002308 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002308:	f8 08 16 05 	lsr	r8,r12,0x5
8000230c:	a9 78       	lsl	r8,0x9
8000230e:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002312:	30 19       	mov	r9,1
80002314:	f2 0c 09 4c 	lsl	r12,r9,r12
80002318:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
8000231c:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002320:	91 1c       	st.w	r8[0x4],r12
}
80002322:	5e fc       	retal	r12

80002324 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002324:	f8 08 16 05 	lsr	r8,r12,0x5
80002328:	a9 78       	lsl	r8,0x9
8000232a:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
8000232e:	30 19       	mov	r9,1
80002330:	f2 0c 09 4c 	lsl	r12,r9,r12
80002334:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80002338:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000233c:	91 1c       	st.w	r8[0x4],r12
}
8000233e:	5e fc       	retal	r12

80002340 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002340:	fe 78 00 00 	mov	r8,-65536
80002344:	e0 69 00 83 	mov	r9,131
80002348:	f2 0c 01 0c 	sub	r12,r9,r12
8000234c:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002350:	f2 ca ff c0 	sub	r10,r9,-64
80002354:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002358:	58 08       	cp.w	r8,0
8000235a:	c0 21       	brne	8000235e <_get_interrupt_handler+0x1e>
8000235c:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000235e:	f0 08 12 00 	clz	r8,r8
80002362:	48 5a       	lddpc	r10,80002374 <_get_interrupt_handler+0x34>
80002364:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002368:	f0 08 11 1f 	rsub	r8,r8,31
8000236c:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000236e:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80002372:	5e fc       	retal	r12
80002374:	80 00       	ld.sh	r0,r0[0x0]
80002376:	2f 48       	sub	r8,-12

80002378 <pm_set_mclk_source>:
 **/

long pm_set_mclk_source(pm_clk_src_t src)
{
  // Unlock the write-protected MCCTRL register
  AVR32_ENTER_CRITICAL_REGION( );
80002378:	e1 b9 00 00 	mfsr	r9,0x0
8000237c:	d3 03       	ssrf	0x10
  PM_UNLOCK(AVR32_PM_MCCTRL);
8000237e:	fe 78 04 00 	mov	r8,-64512
80002382:	fc 1a aa 00 	movh	r10,0xaa00
80002386:	f1 4a 00 58 	st.w	r8[88],r10
  AVR32_PM.mcctrl = src;
8000238a:	91 0c       	st.w	r8[0x0],r12
  AVR32_LEAVE_CRITICAL_REGION( );
8000238c:	12 98       	mov	r8,r9
8000238e:	e6 18 00 01 	andh	r8,0x1,COH
80002392:	c0 21       	brne	80002396 <pm_set_mclk_source+0x1e>
80002394:	d5 03       	csrf	0x10

  return PASS;
}
80002396:	5e fd       	retal	0

80002398 <pcl_switch_to_osc>:
        return PASS;
}
#endif // UC3D device-specific implementation

long int pcl_switch_to_osc(pcl_osc_t osc, unsigned int fcrystal, unsigned int startup)
{
80002398:	eb cd 40 c0 	pushm	r6-r7,lr
8000239c:	16 97       	mov	r7,r11
8000239e:	14 96       	mov	r6,r10
#else
// Implementation for UC3C, UC3L parts.
  #if AVR32_PM_VERSION_RESETVALUE < 0x400
    return PCL_NOT_SUPPORTED;
  #else
  if(PCL_OSC0 == osc)
800023a0:	58 0c       	cp.w	r12,0
800023a2:	c0 50       	breq	800023ac <pcl_switch_to_osc+0x14>
800023a4:	fe 7c d8 f0 	mov	r12,-10000
800023a8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
  {
    // Configure OSC0 in crystal mode, external crystal with a fcrystal Hz frequency.
    scif_configure_osc_crystalmode(SCIF_OSC0, fcrystal);
800023ac:	30 0c       	mov	r12,0
800023ae:	f0 1f 00 08 	mcall	800023cc <pcl_switch_to_osc+0x34>
    // Enable the OSC0
    scif_enable_osc(SCIF_OSC0, startup, true);
800023b2:	30 1a       	mov	r10,1
800023b4:	0c 9b       	mov	r11,r6
800023b6:	30 0c       	mov	r12,0
800023b8:	f0 1f 00 06 	mcall	800023d0 <pcl_switch_to_osc+0x38>
    // Set the Flash wait state and the speed read mode (depending on the target CPU frequency).
#if UC3L || UC3D
    flashcdw_set_flash_waitstate_and_readmode(fcrystal);
#elif UC3C
    flashc_set_flash_waitstate_and_readmode(fcrystal);
800023bc:	0e 9c       	mov	r12,r7
800023be:	f0 1f 00 06 	mcall	800023d4 <pcl_switch_to_osc+0x3c>
#endif
    // Set the main clock source as being OSC0.
    pm_set_mclk_source(PM_CLK_SRC_OSC0);
800023c2:	30 1c       	mov	r12,1
800023c4:	f0 1f 00 05 	mcall	800023d8 <pcl_switch_to_osc+0x40>
800023c8:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
800023cc:	80 00       	ld.sh	r0,r0[0x0]
800023ce:	24 6c       	sub	r12,70
800023d0:	80 00       	ld.sh	r0,r0[0x0]
800023d2:	23 f8       	sub	r8,63
800023d4:	80 00       	ld.sh	r0,r0[0x0]
800023d6:	21 e8       	sub	r8,30
800023d8:	80 00       	ld.sh	r0,r0[0x0]
800023da:	23 78       	sub	r8,55

800023dc <scif_pclksr_statushigh_wait>:
 * \return Status.
 *   \retval 0   Status is high.
 *   \retval <0  SCIF_POLL_TIMEOUT Timeout expired before the status was high.
 */
static long int scif_pclksr_statushigh_wait(unsigned long statusMask)
{
800023dc:	e0 78 86 a0 	mov	r8,100000
  unsigned int timeout = SCIF_POLL_TIMEOUT;

  while(!(AVR32_SCIF.pclksr & statusMask))
800023e0:	fe 7a 08 00 	mov	r10,-63488
800023e4:	c0 48       	rjmp	800023ec <scif_pclksr_statushigh_wait+0x10>
  {
    if(--timeout == 0)
800023e6:	20 18       	sub	r8,1
800023e8:	c0 21       	brne	800023ec <scif_pclksr_statushigh_wait+0x10>
800023ea:	5e fe       	retal	-1
 */
static long int scif_pclksr_statushigh_wait(unsigned long statusMask)
{
  unsigned int timeout = SCIF_POLL_TIMEOUT;

  while(!(AVR32_SCIF.pclksr & statusMask))
800023ec:	74 59       	ld.w	r9,r10[0x14]
800023ee:	f9 e9 00 09 	and	r9,r12,r9
800023f2:	cf a0       	breq	800023e6 <scif_pclksr_statushigh_wait+0xa>
800023f4:	5e fd       	retal	0
800023f6:	d7 03       	nop

800023f8 <scif_enable_osc>:

  return PASS;
}

long int scif_enable_osc(scif_osc_t osc, unsigned int startup, bool wait_for_ready)
{
800023f8:	eb cd 40 80 	pushm	r7,lr
800023fc:	20 2d       	sub	sp,8

  u_avr32_scif_oscctrl_t   u_avr32_scif_oscctrl;

  // Read Register
  u_avr32_scif_oscctrl.OSCCTRL[osc] = AVR32_SCIF.OSCCTRL[osc] ;
800023fe:	fa c8 ff f8 	sub	r8,sp,-8
80002402:	f0 0c 00 2e 	add	lr,r8,r12<<0x2
80002406:	fe 78 08 00 	mov	r8,-63488
8000240a:	f8 c9 ff f7 	sub	r9,r12,-9
8000240e:	f0 09 03 27 	ld.w	r7,r8[r9<<0x2]
  // Modify: Configure the oscillator startup and enable the osc.
  u_avr32_scif_oscctrl.OSCCTRL[osc].startup = startup;
80002412:	ef db d1 04 	bfins	r7,r11,0x8,0x4
  u_avr32_scif_oscctrl.OSCCTRL[osc].oscen = ENABLE;
80002416:	30 1b       	mov	r11,1
80002418:	ef db d2 01 	bfins	r7,r11,0x10,0x1
8000241c:	fd 47 ff f8 	st.w	lr[-8],r7
  AVR32_ENTER_CRITICAL_REGION( );
80002420:	e1 bb 00 00 	mfsr	r11,0x0
80002424:	d3 03       	ssrf	0x10
  // Unlock the write-protected OSCCTRL0 register
  SCIF_UNLOCK(AVR32_SCIF_OSCCTRL + 4*osc);
80002426:	f2 07 15 02 	lsl	r7,r9,0x2
8000242a:	ea 17 aa 00 	orh	r7,0xaa00
8000242e:	91 67       	st.w	r8[0x18],r7
  // Write Back
  AVR32_SCIF.OSCCTRL[osc] = u_avr32_scif_oscctrl.OSCCTRL[osc];
80002430:	fc fe ff f8 	ld.w	lr,lr[-8]
80002434:	f0 09 09 2e 	st.w	r8[r9<<0x2],lr
  AVR32_LEAVE_CRITICAL_REGION( );
80002438:	16 98       	mov	r8,r11
8000243a:	e6 18 00 01 	andh	r8,0x1,COH
8000243e:	c0 21       	brne	80002442 <scif_enable_osc+0x4a>
80002440:	d5 03       	csrf	0x10

  if(true == wait_for_ready)
80002442:	58 0a       	cp.w	r10,0
80002444:	c0 e0       	breq	80002460 <scif_enable_osc+0x68>
  {
	  if (osc == SCIF_OSC0) {
80002446:	58 0c       	cp.w	r12,0
80002448:	c0 61       	brne	80002454 <scif_enable_osc+0x5c>
		  // Wait until OSC0 is stable and ready to be used.
		  if(scif_pclksr_statushigh_wait(AVR32_SCIF_PCLKSR_OSC0RDY_MASK))
8000244a:	30 1c       	mov	r12,1
8000244c:	f0 1f 00 07 	mcall	80002468 <scif_enable_osc+0x70>
80002450:	c0 80       	breq	80002460 <scif_enable_osc+0x68>
80002452:	c0 58       	rjmp	8000245c <scif_enable_osc+0x64>
			return -1;
	  } else {
		  // Wait until OSC1 is stable and ready to be used.
		  if(scif_pclksr_statushigh_wait(AVR32_SCIF_PCLKSR_OSC1RDY_MASK))
80002454:	30 2c       	mov	r12,2
80002456:	f0 1f 00 05 	mcall	80002468 <scif_enable_osc+0x70>
8000245a:	c0 30       	breq	80002460 <scif_enable_osc+0x68>
8000245c:	3f fc       	mov	r12,-1
8000245e:	c0 28       	rjmp	80002462 <scif_enable_osc+0x6a>
80002460:	30 0c       	mov	r12,0
			return -1;
	  }
  }

  return PASS;
}
80002462:	2f ed       	sub	sp,-8
80002464:	e3 cd 80 80 	ldm	sp++,r7,pc
80002468:	80 00       	ld.sh	r0,r0[0x0]
8000246a:	23 dc       	sub	r12,61

8000246c <scif_configure_osc_crystalmode>:

long int scif_configure_osc_crystalmode(scif_osc_t osc, unsigned int fcrystal)
{
  u_avr32_scif_oscctrl_t   u_avr32_scif_oscctrl;

  if (osc == SCIF_OSC0)
8000246c:	58 0c       	cp.w	r12,0
8000246e:	c3 41       	brne	800024d6 <scif_configure_osc_crystalmode+0x6a>
  {
    // Read Register
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0] = AVR32_SCIF.OSCCTRL[SCIF_OSC0] ;
80002470:	fe 78 08 00 	mov	r8,-63488
80002474:	70 98       	ld.w	r8,r8[0x24]
    // Modify : Configure the oscillator mode to crystal and set the gain according to the
    // crystal frequency.
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0].mode = SCIF_OSC_MODE_2PIN_CRYSTAL;
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0].gain = (fcrystal <  2000000) ? AVR32_SCIF_OSCCTRL0_GAIN_G0 :
80002476:	e0 69 84 7f 	mov	r9,33919
8000247a:	ea 19 00 1e 	orh	r9,0x1e
8000247e:	12 3b       	cp.w	r11,r9
80002480:	e0 8b 00 04 	brhi	80002488 <scif_configure_osc_crystalmode+0x1c>
80002484:	30 0b       	mov	r11,0
80002486:	c1 38       	rjmp	800024ac <scif_configure_osc_crystalmode+0x40>
80002488:	e0 69 96 7f 	mov	r9,38527
8000248c:	ea 19 00 98 	orh	r9,0x98
80002490:	12 3b       	cp.w	r11,r9
80002492:	e0 8b 00 04 	brhi	8000249a <scif_configure_osc_crystalmode+0x2e>
80002496:	30 1b       	mov	r11,1
80002498:	c0 a8       	rjmp	800024ac <scif_configure_osc_crystalmode+0x40>
8000249a:	e0 69 24 00 	mov	r9,9216
8000249e:	ea 19 00 f4 	orh	r9,0xf4
800024a2:	12 3b       	cp.w	r11,r9
800024a4:	f9 bb 03 02 	movlo	r11,2
800024a8:	f9 bb 02 03 	movhs	r11,3
  {
    // Read Register
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0] = AVR32_SCIF.OSCCTRL[SCIF_OSC0] ;
    // Modify : Configure the oscillator mode to crystal and set the gain according to the
    // crystal frequency.
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0].mode = SCIF_OSC_MODE_2PIN_CRYSTAL;
800024ac:	30 19       	mov	r9,1
800024ae:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0].gain = (fcrystal <  2000000) ? AVR32_SCIF_OSCCTRL0_GAIN_G0 :
800024b2:	f1 db d0 22 	bfins	r8,r11,0x1,0x2
                                                   (fcrystal < 10000000) ? AVR32_SCIF_OSCCTRL0_GAIN_G1 :
                                                   (fcrystal < 16000000) ? AVR32_SCIF_OSCCTRL0_GAIN_G2 :
                                                                           AVR32_SCIF_OSCCTRL0_GAIN_G3;
    AVR32_ENTER_CRITICAL_REGION( );
800024b6:	e1 ba 00 00 	mfsr	r10,0x0
800024ba:	d3 03       	ssrf	0x10
    // Unlock the write-protected OSCCTRL0 register
    SCIF_UNLOCK(AVR32_SCIF_OSCCTRL);
800024bc:	fe 79 08 00 	mov	r9,-63488
800024c0:	32 4b       	mov	r11,36
800024c2:	ea 1b aa 00 	orh	r11,0xaa00
800024c6:	93 6b       	st.w	r9[0x18],r11
    // Write Back
    AVR32_SCIF.OSCCTRL[SCIF_OSC0] = u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0];
800024c8:	93 98       	st.w	r9[0x24],r8
    AVR32_LEAVE_CRITICAL_REGION( );
800024ca:	14 98       	mov	r8,r10
800024cc:	e6 18 00 01 	andh	r8,0x1,COH
800024d0:	c3 51       	brne	8000253a <scif_configure_osc_crystalmode+0xce>
800024d2:	d5 03       	csrf	0x10
800024d4:	c3 38       	rjmp	8000253a <scif_configure_osc_crystalmode+0xce>
  }
  else
  {
    // Read Register
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1] = AVR32_SCIF.OSCCTRL[SCIF_OSC1] ;
800024d6:	fe 78 08 00 	mov	r8,-63488
800024da:	70 a8       	ld.w	r8,r8[0x28]
    // Modify : Configure the oscillator mode to crystal and set the gain according to the
    // crystal frequency.
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1].mode = SCIF_OSC_MODE_2PIN_CRYSTAL;
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1].gain = (fcrystal <  2000000) ? AVR32_SCIF_OSCCTRL1_GAIN_G0 :
800024dc:	e0 69 84 7f 	mov	r9,33919
800024e0:	ea 19 00 1e 	orh	r9,0x1e
800024e4:	12 3b       	cp.w	r11,r9
800024e6:	e0 8b 00 04 	brhi	800024ee <scif_configure_osc_crystalmode+0x82>
800024ea:	30 0b       	mov	r11,0
800024ec:	c1 38       	rjmp	80002512 <scif_configure_osc_crystalmode+0xa6>
800024ee:	e0 69 96 7f 	mov	r9,38527
800024f2:	ea 19 00 98 	orh	r9,0x98
800024f6:	12 3b       	cp.w	r11,r9
800024f8:	e0 8b 00 04 	brhi	80002500 <scif_configure_osc_crystalmode+0x94>
800024fc:	30 1b       	mov	r11,1
800024fe:	c0 a8       	rjmp	80002512 <scif_configure_osc_crystalmode+0xa6>
80002500:	e0 69 24 00 	mov	r9,9216
80002504:	ea 19 00 f4 	orh	r9,0xf4
80002508:	12 3b       	cp.w	r11,r9
8000250a:	f9 bb 03 02 	movlo	r11,2
8000250e:	f9 bb 02 03 	movhs	r11,3
  {
    // Read Register
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1] = AVR32_SCIF.OSCCTRL[SCIF_OSC1] ;
    // Modify : Configure the oscillator mode to crystal and set the gain according to the
    // crystal frequency.
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1].mode = SCIF_OSC_MODE_2PIN_CRYSTAL;
80002512:	30 19       	mov	r9,1
80002514:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1].gain = (fcrystal <  2000000) ? AVR32_SCIF_OSCCTRL1_GAIN_G0 :
80002518:	f1 db d0 22 	bfins	r8,r11,0x1,0x2
                                                   (fcrystal < 10000000) ? AVR32_SCIF_OSCCTRL1_GAIN_G1 :
                                                   (fcrystal < 16000000) ? AVR32_SCIF_OSCCTRL1_GAIN_G2 :
                                                                           AVR32_SCIF_OSCCTRL1_GAIN_G3;
    AVR32_ENTER_CRITICAL_REGION( );
8000251c:	e1 ba 00 00 	mfsr	r10,0x0
80002520:	d3 03       	ssrf	0x10
    // Unlock the write-protected OSCCTRL1 register
    SCIF_UNLOCK(AVR32_SCIF_OSCCTRL + 4);
80002522:	fe 79 08 00 	mov	r9,-63488
80002526:	32 8b       	mov	r11,40
80002528:	ea 1b aa 00 	orh	r11,0xaa00
8000252c:	93 6b       	st.w	r9[0x18],r11
    // Write Back
    AVR32_SCIF.OSCCTRL[SCIF_OSC1] = u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1];
8000252e:	93 a8       	st.w	r9[0x28],r8
    AVR32_LEAVE_CRITICAL_REGION( );
80002530:	14 98       	mov	r8,r10
80002532:	e6 18 00 01 	andh	r8,0x1,COH
80002536:	c0 21       	brne	8000253a <scif_configure_osc_crystalmode+0xce>
80002538:	d5 03       	csrf	0x10
  }

  return PASS;
}
8000253a:	5e fd       	retal	0

8000253c <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
8000253c:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
8000253e:	f6 08 15 04 	lsl	r8,r11,0x4
80002542:	14 38       	cp.w	r8,r10
80002544:	f9 b8 08 10 	movls	r8,16
80002548:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
8000254c:	f0 0b 02 4b 	mul	r11,r8,r11
80002550:	f6 09 16 01 	lsr	r9,r11,0x1
80002554:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80002558:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
8000255c:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80002560:	f2 cb 00 01 	sub	r11,r9,1
80002564:	e0 4b ff fe 	cp.w	r11,65534
80002568:	e0 88 00 03 	brls	8000256e <usart_set_async_baudrate+0x32>
8000256c:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
8000256e:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80002570:	e8 6e 00 00 	mov	lr,524288
80002574:	59 08       	cp.w	r8,16
80002576:	fc 08 17 10 	movne	r8,lr
8000257a:	f9 b8 00 00 	moveq	r8,0
8000257e:	e4 1b ff f7 	andh	r11,0xfff7
80002582:	e0 1b fe cf 	andl	r11,0xfecf
80002586:	16 48       	or	r8,r11
80002588:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
8000258a:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
8000258e:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80002592:	99 89       	st.w	r12[0x20],r9
80002594:	d8 0a       	popm	pc,r12=0

80002596 <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80002596:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80002598:	e2 18 00 02 	andl	r8,0x2,COH
8000259c:	c0 31       	brne	800025a2 <usart_write_char+0xc>
8000259e:	30 2c       	mov	r12,2
800025a0:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
800025a2:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
800025a6:	99 7b       	st.w	r12[0x1c],r11
800025a8:	5e fd       	retal	0
800025aa:	d7 03       	nop

800025ac <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
800025ac:	eb cd 40 e0 	pushm	r5-r7,lr
800025b0:	18 96       	mov	r6,r12
800025b2:	16 95       	mov	r5,r11
800025b4:	e0 67 27 0f 	mov	r7,9999
800025b8:	c0 68       	rjmp	800025c4 <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
800025ba:	58 07       	cp.w	r7,0
800025bc:	c0 31       	brne	800025c2 <usart_putchar+0x16>
800025be:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
800025c2:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
800025c4:	0a 9b       	mov	r11,r5
800025c6:	0c 9c       	mov	r12,r6
800025c8:	f0 1f 00 03 	mcall	800025d4 <usart_putchar+0x28>
800025cc:	cf 71       	brne	800025ba <usart_putchar+0xe>

  return USART_SUCCESS;
}
800025ce:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800025d2:	00 00       	add	r0,r0
800025d4:	80 00       	ld.sh	r0,r0[0x0]
800025d6:	25 96       	sub	r6,89

800025d8 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
800025d8:	eb cd 40 c0 	pushm	r6-r7,lr
800025dc:	18 96       	mov	r6,r12
800025de:	16 97       	mov	r7,r11
  while (*string != '\0')
800025e0:	17 8b       	ld.ub	r11,r11[0x0]
800025e2:	58 0b       	cp.w	r11,0
800025e4:	c0 80       	breq	800025f4 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
800025e6:	2f f7       	sub	r7,-1
800025e8:	0c 9c       	mov	r12,r6
800025ea:	f0 1f 00 04 	mcall	800025f8 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
800025ee:	0f 8b       	ld.ub	r11,r7[0x0]
800025f0:	58 0b       	cp.w	r11,0
800025f2:	cf a1       	brne	800025e6 <usart_write_line+0xe>
800025f4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800025f8:	80 00       	ld.sh	r0,r0[0x0]
800025fa:	25 ac       	sub	r12,90

800025fc <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
800025fc:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80002600:	e6 18 00 01 	andh	r8,0x1,COH
80002604:	c0 71       	brne	80002612 <usart_reset+0x16>
80002606:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80002608:	3f f8       	mov	r8,-1
8000260a:	99 38       	st.w	r12[0xc],r8
  usart->csr;
8000260c:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
8000260e:	d5 03       	csrf	0x10
80002610:	c0 48       	rjmp	80002618 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80002612:	3f f8       	mov	r8,-1
80002614:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002616:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80002618:	30 08       	mov	r8,0
8000261a:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
8000261c:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
8000261e:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80002620:	ea 68 61 0c 	mov	r8,680204
80002624:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80002626:	5e fc       	retal	r12

80002628 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80002628:	eb cd 40 e0 	pushm	r5-r7,lr
8000262c:	18 96       	mov	r6,r12
8000262e:	16 97       	mov	r7,r11
80002630:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80002632:	f0 1f 00 2f 	mcall	800026ec <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80002636:	58 07       	cp.w	r7,0
80002638:	c5 80       	breq	800026e8 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
8000263a:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000263c:	30 49       	mov	r9,4
8000263e:	f2 08 18 00 	cp.b	r8,r9
80002642:	e0 88 00 53 	brls	800026e8 <usart_init_rs232+0xc0>
80002646:	30 99       	mov	r9,9
80002648:	f2 08 18 00 	cp.b	r8,r9
8000264c:	e0 8b 00 4e 	brhi	800026e8 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80002650:	0f d9       	ld.ub	r9,r7[0x5]
80002652:	30 78       	mov	r8,7
80002654:	f0 09 18 00 	cp.b	r9,r8
80002658:	e0 8b 00 48 	brhi	800026e8 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
8000265c:	8e 39       	ld.sh	r9,r7[0x6]
8000265e:	e0 68 01 01 	mov	r8,257
80002662:	f0 09 19 00 	cp.h	r9,r8
80002666:	e0 8b 00 41 	brhi	800026e8 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
8000266a:	ef 39 00 08 	ld.ub	r9,r7[8]
8000266e:	30 38       	mov	r8,3
80002670:	f0 09 18 00 	cp.b	r9,r8
80002674:	e0 8b 00 3a 	brhi	800026e8 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002678:	0a 9a       	mov	r10,r5
8000267a:	6e 0b       	ld.w	r11,r7[0x0]
8000267c:	0c 9c       	mov	r12,r6
8000267e:	f0 1f 00 1d 	mcall	800026f0 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002682:	58 1c       	cp.w	r12,1
80002684:	c3 20       	breq	800026e8 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80002686:	0f c8       	ld.ub	r8,r7[0x4]
80002688:	30 99       	mov	r9,9
8000268a:	f2 08 18 00 	cp.b	r8,r9
8000268e:	c0 51       	brne	80002698 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80002690:	6c 18       	ld.w	r8,r6[0x4]
80002692:	b1 b8       	sbr	r8,0x11
80002694:	8d 18       	st.w	r6[0x4],r8
80002696:	c0 68       	rjmp	800026a2 <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80002698:	6c 19       	ld.w	r9,r6[0x4]
8000269a:	20 58       	sub	r8,5
8000269c:	f3 e8 10 68 	or	r8,r9,r8<<0x6
800026a0:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
800026a2:	6c 19       	ld.w	r9,r6[0x4]
800026a4:	ef 3a 00 08 	ld.ub	r10,r7[8]
800026a8:	0f d8       	ld.ub	r8,r7[0x5]
800026aa:	a9 78       	lsl	r8,0x9
800026ac:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
800026b0:	12 48       	or	r8,r9
800026b2:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
800026b4:	8e 38       	ld.sh	r8,r7[0x6]
800026b6:	30 29       	mov	r9,2
800026b8:	f2 08 19 00 	cp.h	r8,r9
800026bc:	e0 88 00 09 	brls	800026ce <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
800026c0:	6c 18       	ld.w	r8,r6[0x4]
800026c2:	ad b8       	sbr	r8,0xd
800026c4:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
800026c6:	8e b8       	ld.uh	r8,r7[0x6]
800026c8:	20 28       	sub	r8,2
800026ca:	8d a8       	st.w	r6[0x28],r8
800026cc:	c0 68       	rjmp	800026d8 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
800026ce:	6c 19       	ld.w	r9,r6[0x4]
800026d0:	5c 78       	castu.h	r8
800026d2:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
800026d6:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
800026d8:	6c 18       	ld.w	r8,r6[0x4]
800026da:	e0 18 ff f0 	andl	r8,0xfff0
800026de:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
800026e0:	35 08       	mov	r8,80
800026e2:	8d 08       	st.w	r6[0x0],r8
800026e4:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
800026e8:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
800026ec:	80 00       	ld.sh	r0,r0[0x0]
800026ee:	25 fc       	sub	r12,95
800026f0:	80 00       	ld.sh	r0,r0[0x0]
800026f2:	25 3c       	sub	r12,83

800026f4 <print_char>:
  usart_write_line(usart, str);
}


void print_char(volatile avr32_usart_t *usart, int c)
{
800026f4:	d4 01       	pushm	lr
  // Invoke the USART driver to transmit the input character with the given USART.
  usart_putchar(usart, c);
800026f6:	f0 1f 00 02 	mcall	800026fc <print_char+0x8>
}
800026fa:	d8 02       	popm	pc
800026fc:	80 00       	ld.sh	r0,r0[0x0]
800026fe:	25 ac       	sub	r12,90

80002700 <print_dbg_char>:
  print(DBG_USART, str);
}


void print_dbg_char(int c)
{
80002700:	d4 01       	pushm	lr
  // Redirection to the debug USART.
  print_char(DBG_USART, c);
80002702:	18 9b       	mov	r11,r12
80002704:	fe 7c 2c 00 	mov	r12,-54272
80002708:	f0 1f 00 02 	mcall	80002710 <print_dbg_char+0x10>
}
8000270c:	d8 02       	popm	pc
8000270e:	00 00       	add	r0,r0
80002710:	80 00       	ld.sh	r0,r0[0x0]
80002712:	26 f4       	sub	r4,111

80002714 <print>:
  print_hex(DBG_USART, n);
}


void print(volatile avr32_usart_t *usart, const char *str)
{
80002714:	d4 01       	pushm	lr
  // Invoke the USART driver to transmit the input string with the given USART.
  usart_write_line(usart, str);
80002716:	f0 1f 00 02 	mcall	8000271c <print+0x8>
}
8000271a:	d8 02       	popm	pc
8000271c:	80 00       	ld.sh	r0,r0[0x0]
8000271e:	25 d8       	sub	r8,93

80002720 <print_ulong>:
  usart_putchar(usart, c);
}


void print_ulong(volatile avr32_usart_t *usart, unsigned long n)
{
80002720:	eb cd 40 e0 	pushm	r5-r7,lr
80002724:	20 3d       	sub	sp,12
  char tmp[11];
  int i = sizeof(tmp) - 1;

  // Convert the given number to an ASCII decimal representation.
  tmp[i] = '\0';
80002726:	30 08       	mov	r8,0
80002728:	fb 68 00 0a 	st.b	sp[10],r8
8000272c:	30 a9       	mov	r9,10
  do
  {
    tmp[--i] = '0' + n % 10;
8000272e:	1a 95       	mov	r5,sp
80002730:	e0 6e cc cd 	mov	lr,52429
80002734:	ea 1e cc cc 	orh	lr,0xcccc
80002738:	20 19       	sub	r9,1
8000273a:	f6 0e 06 46 	mulu.d	r6,r11,lr
8000273e:	0e 98       	mov	r8,r7
80002740:	a3 98       	lsr	r8,0x3
80002742:	f0 08 00 2a 	add	r10,r8,r8<<0x2
80002746:	f6 0a 01 1b 	sub	r11,r11,r10<<0x1
8000274a:	2d 0b       	sub	r11,-48
8000274c:	ea 09 0b 0b 	st.b	r5[r9],r11
    n /= 10;
80002750:	10 9b       	mov	r11,r8
  } while (n);
80002752:	58 08       	cp.w	r8,0
80002754:	cf 21       	brne	80002738 <print_ulong+0x18>

  // Transmit the resulting string with the given USART.
  print(usart, tmp + i);
80002756:	1a 9b       	mov	r11,sp
80002758:	12 0b       	add	r11,r9
8000275a:	f0 1f 00 03 	mcall	80002764 <print_ulong+0x44>
}
8000275e:	2f dd       	sub	sp,-12
80002760:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002764:	80 00       	ld.sh	r0,r0[0x0]
80002766:	27 14       	sub	r4,113

80002768 <print_dbg_ulong>:
  print_char(DBG_USART, c);
}


void print_dbg_ulong(unsigned long n)
{
80002768:	d4 01       	pushm	lr
  // Redirection to the debug USART.
  print_ulong(DBG_USART, n);
8000276a:	18 9b       	mov	r11,r12
8000276c:	fe 7c 2c 00 	mov	r12,-54272
80002770:	f0 1f 00 02 	mcall	80002778 <print_dbg_ulong+0x10>
}
80002774:	d8 02       	popm	pc
80002776:	00 00       	add	r0,r0
80002778:	80 00       	ld.sh	r0,r0[0x0]
8000277a:	27 20       	sub	r0,114

8000277c <print_dbg>:
  usart_init_rs232(DBG_USART, &dbg_usart_options, pba_hz);
}


void print_dbg(const char *str)
{
8000277c:	d4 01       	pushm	lr
  // Redirection to the debug USART.
  print(DBG_USART, str);
8000277e:	18 9b       	mov	r11,r12
80002780:	fe 7c 2c 00 	mov	r12,-54272
80002784:	f0 1f 00 02 	mcall	8000278c <print_dbg+0x10>
}
80002788:	d8 02       	popm	pc
8000278a:	00 00       	add	r0,r0
8000278c:	80 00       	ld.sh	r0,r0[0x0]
8000278e:	27 14       	sub	r4,113

80002790 <init_dbg_rs232_ex>:
  init_dbg_rs232_ex(DBG_USART_BAUDRATE, pba_hz);
}


void init_dbg_rs232_ex(unsigned long baudrate, long pba_hz)
{
80002790:	eb cd 40 80 	pushm	r7,lr
80002794:	20 3d       	sub	sp,12
80002796:	16 97       	mov	r7,r11
    .baudrate = baudrate,
    .charlength = 8,
    .paritytype = USART_NO_PARITY,
    .stopbits = USART_1_STOPBIT,
    .channelmode = USART_NORMAL_CHMODE
  };
80002798:	50 0c       	stdsp	sp[0x0],r12
8000279a:	30 88       	mov	r8,8
8000279c:	ba c8       	st.b	sp[0x4],r8
8000279e:	30 48       	mov	r8,4
800027a0:	ba d8       	st.b	sp[0x5],r8
800027a2:	30 08       	mov	r8,0
800027a4:	ba 38       	st.h	sp[0x6],r8
800027a6:	fb 68 00 08 	st.b	sp[8],r8

  // Setup GPIO for debug USART.
  gpio_enable_module(DBG_USART_GPIO_MAP,
800027aa:	30 2b       	mov	r11,2
800027ac:	48 6c       	lddpc	r12,800027c4 <init_dbg_rs232_ex+0x34>
800027ae:	f0 1f 00 07 	mcall	800027c8 <init_dbg_rs232_ex+0x38>
                     sizeof(DBG_USART_GPIO_MAP) / sizeof(DBG_USART_GPIO_MAP[0]));

  // Initialize it in RS232 mode.
  usart_init_rs232(DBG_USART, &dbg_usart_options, pba_hz);
800027b2:	0e 9a       	mov	r10,r7
800027b4:	1a 9b       	mov	r11,sp
800027b6:	fe 7c 2c 00 	mov	r12,-54272
800027ba:	f0 1f 00 05 	mcall	800027cc <init_dbg_rs232_ex+0x3c>
}
800027be:	2f dd       	sub	sp,-12
800027c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800027c4:	80 00       	ld.sh	r0,r0[0x0]
800027c6:	30 c0       	mov	r0,12
800027c8:	80 00       	ld.sh	r0,r0[0x0]
800027ca:	22 d8       	sub	r8,45
800027cc:	80 00       	ld.sh	r0,r0[0x0]
800027ce:	26 28       	sub	r8,98

800027d0 <init_dbg_rs232>:
//! ASCII representation of hexadecimal digits.
static const char HEX_DIGITS[16] = "0123456789ABCDEF";


void init_dbg_rs232(long pba_hz)
{
800027d0:	d4 01       	pushm	lr
  init_dbg_rs232_ex(DBG_USART_BAUDRATE, pba_hz);
800027d2:	18 9b       	mov	r11,r12
800027d4:	e0 6c e1 00 	mov	r12,57600
800027d8:	f0 1f 00 02 	mcall	800027e0 <init_dbg_rs232+0x10>
}
800027dc:	d8 02       	popm	pc
800027de:	00 00       	add	r0,r0
800027e0:	80 00       	ld.sh	r0,r0[0x0]
800027e2:	27 90       	sub	r0,121

800027e4 <_stext>:
800027e4:	48 dd       	lddpc	sp,80002818 <udata_clear_loop_end+0x4>
800027e6:	fe c0 fb e6 	sub	r0,pc,-1050
800027ea:	e3 b0 00 01 	mtsr	0x4,r0
800027ee:	d5 53       	csrf	0x15
800027f0:	48 b0       	lddpc	r0,8000281c <udata_clear_loop_end+0x8>
800027f2:	48 c1       	lddpc	r1,80002820 <udata_clear_loop_end+0xc>
800027f4:	02 30       	cp.w	r0,r1
800027f6:	c0 62       	brcc	80002802 <idata_load_loop_end>
800027f8:	48 b2       	lddpc	r2,80002824 <udata_clear_loop_end+0x10>

800027fa <idata_load_loop>:
800027fa:	a5 05       	ld.d	r4,r2++
800027fc:	a1 24       	st.d	r0++,r4
800027fe:	02 30       	cp.w	r0,r1
80002800:	cf d3       	brcs	800027fa <idata_load_loop>

80002802 <idata_load_loop_end>:
80002802:	48 a0       	lddpc	r0,80002828 <udata_clear_loop_end+0x14>
80002804:	48 a1       	lddpc	r1,8000282c <udata_clear_loop_end+0x18>
80002806:	02 30       	cp.w	r0,r1
80002808:	c0 62       	brcc	80002814 <udata_clear_loop_end>
8000280a:	30 02       	mov	r2,0
8000280c:	30 03       	mov	r3,0

8000280e <udata_clear_loop>:
8000280e:	a1 22       	st.d	r0++,r2
80002810:	02 30       	cp.w	r0,r1
80002812:	cf e3       	brcs	8000280e <udata_clear_loop>

80002814 <udata_clear_loop_end>:
80002814:	fe cf ff 60 	sub	pc,pc,-160
80002818:	00 01       	add	r1,r0
8000281a:	00 00       	add	r0,r0
8000281c:	00 00       	add	r0,r0
8000281e:	00 04       	add	r4,r0
80002820:	00 00       	add	r0,r0
80002822:	00 08       	add	r8,r0
80002824:	80 00       	ld.sh	r0,r0[0x0]
80002826:	32 50       	mov	r0,37
80002828:	00 00       	add	r0,r0
8000282a:	00 08       	add	r8,r0
8000282c:	00 00       	add	r0,r0
8000282e:	01 d8       	ld.ub	r8,r0[0x5]

80002830 <board_init>:
// 	static const gpio_map_t USART_GPIO_MAP =
// 	{
// 		{USART_RXD_PIN, USART_RXD_FUNCTION},
// 		{USART_TXD_PIN, USART_TXD_FUNCTION}
//	};
}
80002830:	5e fc       	retal	r12
80002832:	d7 03       	nop

80002834 <LED_Flash>:

#define LOG_FILE "log.txt"


void LED_Flash()
{
80002834:	d4 01       	pushm	lr
	LED2_SET;
80002836:	33 1c       	mov	r12,49
80002838:	f0 1f 00 1d 	mcall	800028ac <LED_Flash+0x78>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000283c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002840:	e0 6a 24 00 	mov	r10,9216
80002844:	ea 1a 00 f4 	orh	r10,0xf4
80002848:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000284c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002850:	14 38       	cp.w	r8,r10
80002852:	e0 88 00 08 	brls	80002862 <LED_Flash+0x2e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002856:	12 38       	cp.w	r8,r9
80002858:	fe 98 ff fa 	brls	8000284c <LED_Flash+0x18>
8000285c:	12 3a       	cp.w	r10,r9
8000285e:	c1 93       	brcs	80002890 <LED_Flash+0x5c>
80002860:	cf 6b       	rjmp	8000284c <LED_Flash+0x18>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002862:	12 38       	cp.w	r8,r9
80002864:	e0 8b 00 16 	brhi	80002890 <LED_Flash+0x5c>
80002868:	12 3a       	cp.w	r10,r9
8000286a:	c1 33       	brcs	80002890 <LED_Flash+0x5c>
8000286c:	cf 0b       	rjmp	8000284c <LED_Flash+0x18>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000286e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002872:	14 38       	cp.w	r8,r10
80002874:	e0 88 00 08 	brls	80002884 <LED_Flash+0x50>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002878:	12 38       	cp.w	r8,r9
8000287a:	fe 98 ff fa 	brls	8000286e <LED_Flash+0x3a>
8000287e:	12 3a       	cp.w	r10,r9
80002880:	c1 43       	brcs	800028a8 <LED_Flash+0x74>
80002882:	cf 6b       	rjmp	8000286e <LED_Flash+0x3a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002884:	12 38       	cp.w	r8,r9
80002886:	e0 8b 00 11 	brhi	800028a8 <LED_Flash+0x74>
8000288a:	12 3a       	cp.w	r10,r9
8000288c:	c0 e3       	brcs	800028a8 <LED_Flash+0x74>
8000288e:	cf 0b       	rjmp	8000286e <LED_Flash+0x3a>
	delay_s(1);
	LED2_CLR;
80002890:	33 1c       	mov	r12,49
80002892:	f0 1f 00 08 	mcall	800028b0 <LED_Flash+0x7c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002896:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000289a:	e0 6a 24 00 	mov	r10,9216
8000289e:	ea 1a 00 f4 	orh	r10,0xf4
800028a2:	f0 0a 00 0a 	add	r10,r8,r10
800028a6:	ce 4b       	rjmp	8000286e <LED_Flash+0x3a>
800028a8:	d8 02       	popm	pc
800028aa:	00 00       	add	r0,r0
800028ac:	80 00       	ld.sh	r0,r0[0x0]
800028ae:	23 08       	sub	r8,48
800028b0:	80 00       	ld.sh	r0,r0[0x0]
800028b2:	23 24       	sub	r4,50

800028b4 <main>:

	// Transmit the resulting string with the given USART.
	Log_Write(tmp + i, -1);
}
int main (void)
{
800028b4:	d4 31       	pushm	r0-r7,lr
	unsigned long sdram_size, progress_inc, i, j, tmp, noErrors = 0;
	volatile unsigned long *sdram = SDRAM;
	uint32_t VarTemp;
	board_init();
800028b6:	f0 1f 00 90 	mcall	80002af4 <main+0x240>
	pcl_switch_to_osc(PCL_OSC0, FOSC0, OSC0_STARTUP);
800028ba:	30 3a       	mov	r10,3
800028bc:	e0 6b 24 00 	mov	r11,9216
800028c0:	ea 1b 00 f4 	orh	r11,0xf4
800028c4:	30 0c       	mov	r12,0
800028c6:	f0 1f 00 8d 	mcall	80002af8 <main+0x244>
	init_dbg_rs232(FOSC0);
800028ca:	e0 6c 24 00 	mov	r12,9216
800028ce:	ea 1c 00 f4 	orh	r12,0xf4
800028d2:	f0 1f 00 8b 	mcall	80002afc <main+0x248>
	print_dbg("\x0C");
800028d6:	fe fc 02 2a 	ld.w	r12,pc[554]
800028da:	f0 1f 00 8b 	mcall	80002b04 <main+0x250>
	print_dbg("Columbus Board Tester\n\n\r");
800028de:	fe fc 02 2a 	ld.w	r12,pc[554]
800028e2:	f0 1f 00 89 	mcall	80002b04 <main+0x250>
// 	sd_mmc_resources_init();
// 	INTC_init_interrupts();
// 	
	print_dbg("\n\n\rSD Card Memory Test:\n\r");
800028e6:	fe fc 02 26 	ld.w	r12,pc[550]
800028ea:	f0 1f 00 87 	mcall	80002b04 <main+0x250>
// 	LED4_CLR;
// 	LED5_CLR;
// 	LED6_CLR;
// 	delay_s(1);
	
	print_dbg("\n\n\rSDRAM Test:");
800028ee:	fe fc 02 22 	ld.w	r12,pc[546]
800028f2:	f0 1f 00 85 	mcall	80002b04 <main+0x250>
	sdram_size = SDRAM_SIZE >> 2;
	print_dbg("\n\rSDRAM size: ");
800028f6:	fe fc 02 1e 	ld.w	r12,pc[542]
800028fa:	f0 1f 00 83 	mcall	80002b04 <main+0x250>
	print_dbg_ulong(SDRAM_SIZE >> 20);
800028fe:	30 4c       	mov	r12,4
80002900:	f0 1f 00 86 	mcall	80002b18 <main+0x264>
	print_dbg(" MB\r\n");
80002904:	fe fc 02 18 	ld.w	r12,pc[536]
80002908:	f0 1f 00 7f 	mcall	80002b04 <main+0x250>
	print_dbg_ulong(sdram_size);
8000290c:	fc 1c 00 10 	movh	r12,0x10
80002910:	f0 1f 00 82 	mcall	80002b18 <main+0x264>
	sdramc_init(FOSC0);
80002914:	e0 6c 24 00 	mov	r12,9216
80002918:	ea 1c 00 f4 	orh	r12,0xf4
8000291c:	f0 1f 00 81 	mcall	80002b20 <main+0x26c>
	print_dbg("\n\rSDRAM initialized\r\n");
80002920:	fe fc 02 04 	ld.w	r12,pc[516]
80002924:	f0 1f 00 78 	mcall	80002b04 <main+0x250>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002928:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000292c:	e0 6a 24 00 	mov	r10,9216
80002930:	ea 1a 00 f4 	orh	r10,0xf4
80002934:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002938:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000293c:	14 38       	cp.w	r8,r10
8000293e:	e0 88 00 08 	brls	8000294e <main+0x9a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002942:	12 38       	cp.w	r8,r9
80002944:	fe 98 ff fa 	brls	80002938 <main+0x84>
80002948:	12 3a       	cp.w	r10,r9
8000294a:	c0 73       	brcs	80002958 <main+0xa4>
8000294c:	cf 6b       	rjmp	80002938 <main+0x84>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000294e:	12 38       	cp.w	r8,r9
80002950:	e0 8b 00 04 	brhi	80002958 <main+0xa4>
80002954:	12 3a       	cp.w	r10,r9
80002956:	cf 12       	brcc	80002938 <main+0x84>
80002958:	fc 14 d0 00 	movh	r4,0xd000
8000295c:	30 05       	mov	r5,0
8000295e:	0a 97       	mov	r7,r5
	// printed progression status.
	progress_inc = (sdram_size + 50) / 100;
	// Fill the SDRAM with the test pattern.
	for (i = 0, j = 0; i < sdram_size; i++)
	{
		if (i == j * progress_inc)
80002960:	e0 63 28 f6 	mov	r3,10486
		{
			//LED_Toggle(LED_SDRAM_WRITE);
			print_dbg("\rFilling SDRAM with test pattern: ");
80002964:	4f 12       	lddpc	r2,80002b28 <main+0x274>
			print_dbg_ulong(j++);
			print_dbg_char('%');
80002966:	32 51       	mov	r1,37
	// printed progression status.
	progress_inc = (sdram_size + 50) / 100;
	// Fill the SDRAM with the test pattern.
	for (i = 0, j = 0; i < sdram_size; i++)
	{
		if (i == j * progress_inc)
80002968:	ea 03 02 48 	mul	r8,r5,r3
8000296c:	0e 38       	cp.w	r8,r7
8000296e:	c0 30       	breq	80002974 <main+0xc0>
80002970:	0a 96       	mov	r6,r5
80002972:	c0 c8       	rjmp	8000298a <main+0xd6>
		{
			//LED_Toggle(LED_SDRAM_WRITE);
			print_dbg("\rFilling SDRAM with test pattern: ");
80002974:	04 9c       	mov	r12,r2
80002976:	f0 1f 00 64 	mcall	80002b04 <main+0x250>
			print_dbg_ulong(j++);
8000297a:	ea c6 ff ff 	sub	r6,r5,-1
8000297e:	0a 9c       	mov	r12,r5
80002980:	f0 1f 00 66 	mcall	80002b18 <main+0x264>
			print_dbg_char('%');
80002984:	02 9c       	mov	r12,r1
80002986:	f0 1f 00 6a 	mcall	80002b2c <main+0x278>
		}
		sdram[i] = i;
8000298a:	08 a7       	st.w	r4++,r7
	delay_s(1);
	// Determine the increment of SDRAM word address requiring an update of the
	// printed progression status.
	progress_inc = (sdram_size + 50) / 100;
	// Fill the SDRAM with the test pattern.
	for (i = 0, j = 0; i < sdram_size; i++)
8000298c:	2f f7       	sub	r7,-1
8000298e:	fc 18 00 10 	movh	r8,0x10
80002992:	10 37       	cp.w	r7,r8
80002994:	c0 30       	breq	8000299a <main+0xe6>
80002996:	0c 95       	mov	r5,r6
80002998:	ce 8b       	rjmp	80002968 <main+0xb4>
			print_dbg_char('%');
		}
		sdram[i] = i;
		
	}
	print_dbg("\rSDRAM filled with test pattern       \r\n");
8000299a:	4e 6c       	lddpc	r12,80002b30 <main+0x27c>
8000299c:	f0 1f 00 5a 	mcall	80002b04 <main+0x250>
800029a0:	fc 15 d0 00 	movh	r5,0xd000
800029a4:	30 04       	mov	r4,0
800029a6:	08 96       	mov	r6,r4
800029a8:	08 97       	mov	r7,r4
	// Recover the test pattern from the SDRAM and verify it.
	
	for (i = 0, j = 0; i < sdram_size; i++)
	{
		
		if (i == j * progress_inc)
800029aa:	e0 62 28 f6 	mov	r2,10486
		{
			noErrors++;
		}
		if(i < 11)
		{
			print_dbg("\n\rWritten data: ");
800029ae:	4e 21       	lddpc	r1,80002b34 <main+0x280>
			print_dbg_ulong(i);
			print_dbg("  Read data: ");
800029b0:	4e 20       	lddpc	r0,80002b38 <main+0x284>
	// Recover the test pattern from the SDRAM and verify it.
	
	for (i = 0, j = 0; i < sdram_size; i++)
	{
		
		if (i == j * progress_inc)
800029b2:	ec 02 02 48 	mul	r8,r6,r2
800029b6:	0e 38       	cp.w	r8,r7
800029b8:	c0 30       	breq	800029be <main+0x10a>
800029ba:	0c 93       	mov	r3,r6
800029bc:	c0 c8       	rjmp	800029d4 <main+0x120>
		{
			print_dbg("\rRecovering test pattern from SDRAM: ");
800029be:	4e 0c       	lddpc	r12,80002b3c <main+0x288>
800029c0:	f0 1f 00 51 	mcall	80002b04 <main+0x250>
			print_dbg_ulong(j++);
800029c4:	ec c3 ff ff 	sub	r3,r6,-1
800029c8:	0c 9c       	mov	r12,r6
800029ca:	f0 1f 00 54 	mcall	80002b18 <main+0x264>
			print_dbg_char('%');
800029ce:	32 5c       	mov	r12,37
800029d0:	f0 1f 00 57 	mcall	80002b2c <main+0x278>
		}
		tmp = sdram[i];
800029d4:	6a 06       	ld.w	r6,r5[0x0]
		if (tmp != i)//failed
		{
			noErrors++;
800029d6:	0e 36       	cp.w	r6,r7
800029d8:	f7 b4 01 ff 	subne	r4,-1
		}
		if(i < 11)
800029dc:	58 a7       	cp.w	r7,10
800029de:	e0 8b 00 0e 	brhi	800029fa <main+0x146>
		{
			print_dbg("\n\rWritten data: ");
800029e2:	02 9c       	mov	r12,r1
800029e4:	f0 1f 00 48 	mcall	80002b04 <main+0x250>
			print_dbg_ulong(i);
800029e8:	0e 9c       	mov	r12,r7
800029ea:	f0 1f 00 4c 	mcall	80002b18 <main+0x264>
			print_dbg("  Read data: ");
800029ee:	00 9c       	mov	r12,r0
800029f0:	f0 1f 00 45 	mcall	80002b04 <main+0x250>
			print_dbg_ulong(tmp);
800029f4:	0c 9c       	mov	r12,r6
800029f6:	f0 1f 00 49 	mcall	80002b18 <main+0x264>
		
	}
	print_dbg("\rSDRAM filled with test pattern       \r\n");
	// Recover the test pattern from the SDRAM and verify it.
	
	for (i = 0, j = 0; i < sdram_size; i++)
800029fa:	2f f7       	sub	r7,-1
800029fc:	2f c5       	sub	r5,-4
800029fe:	fc 18 00 10 	movh	r8,0x10
80002a02:	10 37       	cp.w	r7,r8
80002a04:	c0 30       	breq	80002a0a <main+0x156>
80002a06:	06 96       	mov	r6,r3
80002a08:	cd 5b       	rjmp	800029b2 <main+0xfe>
			print_dbg_ulong(i);
			print_dbg("  Read data: ");
			print_dbg_ulong(tmp);
		}
	}
	print_dbg("\rSDRAM tested: ");
80002a0a:	4c ec       	lddpc	r12,80002b40 <main+0x28c>
80002a0c:	f0 1f 00 3e 	mcall	80002b04 <main+0x250>
	print_dbg_ulong(noErrors);
80002a10:	08 9c       	mov	r12,r4
80002a12:	f0 1f 00 42 	mcall	80002b18 <main+0x264>
	print_dbg(" corrupted word(s)       \r\n");
80002a16:	4c cc       	lddpc	r12,80002b44 <main+0x290>
80002a18:	f0 1f 00 3b 	mcall	80002b04 <main+0x250>
	if (noErrors)
80002a1c:	58 04       	cp.w	r4,0
80002a1e:	c0 50       	breq	80002a28 <main+0x174>
	{
			LED3_SET;
80002a20:	33 2c       	mov	r12,50
80002a22:	f0 1f 00 4a 	mcall	80002b48 <main+0x294>
80002a26:	c0 48       	rjmp	80002a2e <main+0x17a>
	}
	else
	{
			LED2_SET;
80002a28:	33 1c       	mov	r12,49
80002a2a:	f0 1f 00 48 	mcall	80002b48 <main+0x294>
80002a2e:	fc 16 d0 00 	movh	r6,0xd000
80002a32:	30 07       	mov	r7,0
	
	
	for(j=0, i = 0; i < 20; i++)
	{
		sdram[i] = i;
		print_dbg("\n\rWritten data: ");
80002a34:	4c 05       	lddpc	r5,80002b34 <main+0x280>
		print_dbg_ulong(i);
		print_dbg("  Read data: ");
80002a36:	4c 14       	lddpc	r4,80002b38 <main+0x284>
	}
	
	
	for(j=0, i = 0; i < 20; i++)
	{
		sdram[i] = i;
80002a38:	8d 07       	st.w	r6[0x0],r7
		print_dbg("\n\rWritten data: ");
80002a3a:	0a 9c       	mov	r12,r5
80002a3c:	f0 1f 00 32 	mcall	80002b04 <main+0x250>
		print_dbg_ulong(i);
80002a40:	0e 9c       	mov	r12,r7
80002a42:	f0 1f 00 36 	mcall	80002b18 <main+0x264>
		print_dbg("  Read data: ");
80002a46:	08 9c       	mov	r12,r4
80002a48:	f0 1f 00 2f 	mcall	80002b04 <main+0x250>
		print_dbg_ulong(sdram[i]);
80002a4c:	0d 0c       	ld.w	r12,r6++
80002a4e:	f0 1f 00 33 	mcall	80002b18 <main+0x264>
	{
			LED2_SET;
	}
	
	
	for(j=0, i = 0; i < 20; i++)
80002a52:	2f f7       	sub	r7,-1
80002a54:	59 47       	cp.w	r7,20
80002a56:	cf 11       	brne	80002a38 <main+0x184>
		print_dbg("\n\rWritten data: ");
		print_dbg_ulong(i);
		print_dbg("  Read data: ");
		print_dbg_ulong(sdram[i]);
	}
	print_dbg("\n\rRead data from address 1: ");
80002a58:	4b dc       	lddpc	r12,80002b4c <main+0x298>
80002a5a:	f0 1f 00 2b 	mcall	80002b04 <main+0x250>
	print_dbg_ulong(sdram[1]);
80002a5e:	30 48       	mov	r8,4
80002a60:	ea 18 d0 00 	orh	r8,0xd000
80002a64:	70 0c       	ld.w	r12,r8[0x0]
80002a66:	f0 1f 00 2d 	mcall	80002b18 <main+0x264>
	
	print_dbg("\n\rWait 10 seconds");
80002a6a:	4b ac       	lddpc	r12,80002b50 <main+0x29c>
80002a6c:	f0 1f 00 26 	mcall	80002b04 <main+0x250>
80002a70:	30 07       	mov	r7,0
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002a72:	e0 65 24 00 	mov	r5,9216
80002a76:	ea 15 00 f4 	orh	r5,0xf4
	for(i = 0; i < 10; i++){
		delay_s(1);
		print_dbg_char('.');
80002a7a:	32 e6       	mov	r6,46
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002a7c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002a80:	f0 05 00 0a 	add	r10,r8,r5
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002a84:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002a88:	14 38       	cp.w	r8,r10
80002a8a:	e0 88 00 08 	brls	80002a9a <main+0x1e6>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002a8e:	12 38       	cp.w	r8,r9
80002a90:	fe 98 ff fa 	brls	80002a84 <main+0x1d0>
80002a94:	12 3a       	cp.w	r10,r9
80002a96:	c2 83       	brcs	80002ae6 <main+0x232>
80002a98:	cf 6b       	rjmp	80002a84 <main+0x1d0>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002a9a:	12 38       	cp.w	r8,r9
80002a9c:	e0 8b 00 25 	brhi	80002ae6 <main+0x232>
80002aa0:	12 3a       	cp.w	r10,r9
80002aa2:	c2 23       	brcs	80002ae6 <main+0x232>
80002aa4:	cf 0b       	rjmp	80002a84 <main+0x1d0>
80002aa6:	fc 16 d0 00 	movh	r6,0xd000
80002aaa:	30 07       	mov	r7,0
	}		
	
	for(j=0, i = 0; i < 20; i++)
	{
//		sdram[i] = i;
		print_dbg("\n\rWritten data: ");
80002aac:	4a 25       	lddpc	r5,80002b34 <main+0x280>
		print_dbg_ulong(i);
		print_dbg("  Read data: ");
80002aae:	4a 34       	lddpc	r4,80002b38 <main+0x284>
	}		
	
	for(j=0, i = 0; i < 20; i++)
	{
//		sdram[i] = i;
		print_dbg("\n\rWritten data: ");
80002ab0:	0a 9c       	mov	r12,r5
80002ab2:	f0 1f 00 15 	mcall	80002b04 <main+0x250>
		print_dbg_ulong(i);
80002ab6:	0e 9c       	mov	r12,r7
80002ab8:	f0 1f 00 18 	mcall	80002b18 <main+0x264>
		print_dbg("  Read data: ");
80002abc:	08 9c       	mov	r12,r4
80002abe:	f0 1f 00 12 	mcall	80002b04 <main+0x250>
		print_dbg_ulong(sdram[i]);
80002ac2:	0d 0c       	ld.w	r12,r6++
80002ac4:	f0 1f 00 15 	mcall	80002b18 <main+0x264>
	for(i = 0; i < 10; i++){
		delay_s(1);
		print_dbg_char('.');
	}		
	
	for(j=0, i = 0; i < 20; i++)
80002ac8:	2f f7       	sub	r7,-1
80002aca:	59 47       	cp.w	r7,20
80002acc:	cf 21       	brne	80002ab0 <main+0x1fc>
		print_dbg("\n\rWritten data: ");
		print_dbg_ulong(i);
		print_dbg("  Read data: ");
		print_dbg_ulong(sdram[i]);
	}
	print_dbg("\n\rRead data from address 1: ");
80002ace:	4a 0c       	lddpc	r12,80002b4c <main+0x298>
80002ad0:	f0 1f 00 0d 	mcall	80002b04 <main+0x250>
	print_dbg_ulong(sdram[1]);
80002ad4:	30 48       	mov	r8,4
80002ad6:	ea 18 d0 00 	orh	r8,0xd000
80002ada:	70 0c       	ld.w	r12,r8[0x0]
80002adc:	f0 1f 00 0f 	mcall	80002b18 <main+0x264>
// 		
// 	print_dbg("\n\rTest Complete!");
// 	// Insert application code here, after the board has been initialized.
	while(1)
	{
		TOGGLE();
80002ae0:	f0 1f 00 1d 	mcall	80002b54 <main+0x2a0>
80002ae4:	cf eb       	rjmp	80002ae0 <main+0x22c>
	print_dbg_ulong(sdram[1]);
	
	print_dbg("\n\rWait 10 seconds");
	for(i = 0; i < 10; i++){
		delay_s(1);
		print_dbg_char('.');
80002ae6:	0c 9c       	mov	r12,r6
80002ae8:	f0 1f 00 11 	mcall	80002b2c <main+0x278>
	}
	print_dbg("\n\rRead data from address 1: ");
	print_dbg_ulong(sdram[1]);
	
	print_dbg("\n\rWait 10 seconds");
	for(i = 0; i < 10; i++){
80002aec:	2f f7       	sub	r7,-1
80002aee:	58 a7       	cp.w	r7,10
80002af0:	cc 61       	brne	80002a7c <main+0x1c8>
80002af2:	cd ab       	rjmp	80002aa6 <main+0x1f2>
80002af4:	80 00       	ld.sh	r0,r0[0x0]
80002af6:	28 30       	sub	r0,-125
80002af8:	80 00       	ld.sh	r0,r0[0x0]
80002afa:	23 98       	sub	r8,57
80002afc:	80 00       	ld.sh	r0,r0[0x0]
80002afe:	27 d0       	sub	r0,125
80002b00:	80 00       	ld.sh	r0,r0[0x0]
80002b02:	30 d8       	mov	r8,13
80002b04:	80 00       	ld.sh	r0,r0[0x0]
80002b06:	27 7c       	sub	r12,119
80002b08:	80 00       	ld.sh	r0,r0[0x0]
80002b0a:	30 dc       	mov	r12,13
80002b0c:	80 00       	ld.sh	r0,r0[0x0]
80002b0e:	30 f8       	mov	r8,15
80002b10:	80 00       	ld.sh	r0,r0[0x0]
80002b12:	31 14       	mov	r4,17
80002b14:	80 00       	ld.sh	r0,r0[0x0]
80002b16:	31 24       	mov	r4,18
80002b18:	80 00       	ld.sh	r0,r0[0x0]
80002b1a:	27 68       	sub	r8,118
80002b1c:	80 00       	ld.sh	r0,r0[0x0]
80002b1e:	31 34       	mov	r4,19
80002b20:	80 00       	ld.sh	r0,r0[0x0]
80002b22:	20 28       	sub	r8,2
80002b24:	80 00       	ld.sh	r0,r0[0x0]
80002b26:	31 3c       	mov	r12,19
80002b28:	80 00       	ld.sh	r0,r0[0x0]
80002b2a:	31 54       	mov	r4,21
80002b2c:	80 00       	ld.sh	r0,r0[0x0]
80002b2e:	27 00       	sub	r0,112
80002b30:	80 00       	ld.sh	r0,r0[0x0]
80002b32:	31 78       	mov	r8,23
80002b34:	80 00       	ld.sh	r0,r0[0x0]
80002b36:	31 cc       	mov	r12,28
80002b38:	80 00       	ld.sh	r0,r0[0x0]
80002b3a:	31 e0       	mov	r0,30
80002b3c:	80 00       	ld.sh	r0,r0[0x0]
80002b3e:	31 a4       	mov	r4,26
80002b40:	80 00       	ld.sh	r0,r0[0x0]
80002b42:	31 f0       	mov	r0,31
80002b44:	80 00       	ld.sh	r0,r0[0x0]
80002b46:	32 00       	mov	r0,32
80002b48:	80 00       	ld.sh	r0,r0[0x0]
80002b4a:	23 08       	sub	r8,48
80002b4c:	80 00       	ld.sh	r0,r0[0x0]
80002b4e:	32 1c       	mov	r12,33
80002b50:	80 00       	ld.sh	r0,r0[0x0]
80002b52:	32 3c       	mov	r12,35
80002b54:	80 00       	ld.sh	r0,r0[0x0]
80002b56:	28 34       	sub	r4,-125

Disassembly of section .exception:

80002c00 <_evba>:
80002c00:	c0 08       	rjmp	80002c00 <_evba>
	...

80002c04 <_handle_TLB_Multiple_Hit>:
80002c04:	c0 08       	rjmp	80002c04 <_handle_TLB_Multiple_Hit>
	...

80002c08 <_handle_Bus_Error_Data_Fetch>:
80002c08:	c0 08       	rjmp	80002c08 <_handle_Bus_Error_Data_Fetch>
	...

80002c0c <_handle_Bus_Error_Instruction_Fetch>:
80002c0c:	c0 08       	rjmp	80002c0c <_handle_Bus_Error_Instruction_Fetch>
	...

80002c10 <_handle_NMI>:
80002c10:	c0 08       	rjmp	80002c10 <_handle_NMI>
	...

80002c14 <_handle_Instruction_Address>:
80002c14:	c0 08       	rjmp	80002c14 <_handle_Instruction_Address>
	...

80002c18 <_handle_ITLB_Protection>:
80002c18:	c0 08       	rjmp	80002c18 <_handle_ITLB_Protection>
	...

80002c1c <_handle_Breakpoint>:
80002c1c:	c0 08       	rjmp	80002c1c <_handle_Breakpoint>
	...

80002c20 <_handle_Illegal_Opcode>:
80002c20:	c0 08       	rjmp	80002c20 <_handle_Illegal_Opcode>
	...

80002c24 <_handle_Unimplemented_Instruction>:
80002c24:	c0 08       	rjmp	80002c24 <_handle_Unimplemented_Instruction>
	...

80002c28 <_handle_Privilege_Violation>:
80002c28:	c0 08       	rjmp	80002c28 <_handle_Privilege_Violation>
	...

80002c2c <_handle_Floating_Point>:
80002c2c:	c0 08       	rjmp	80002c2c <_handle_Floating_Point>
	...

80002c30 <_handle_Coprocessor_Absent>:
80002c30:	c0 08       	rjmp	80002c30 <_handle_Coprocessor_Absent>
	...

80002c34 <_handle_Data_Address_Read>:
80002c34:	c0 08       	rjmp	80002c34 <_handle_Data_Address_Read>
	...

80002c38 <_handle_Data_Address_Write>:
80002c38:	c0 08       	rjmp	80002c38 <_handle_Data_Address_Write>
	...

80002c3c <_handle_DTLB_Protection_Read>:
80002c3c:	c0 08       	rjmp	80002c3c <_handle_DTLB_Protection_Read>
	...

80002c40 <_handle_DTLB_Protection_Write>:
80002c40:	c0 08       	rjmp	80002c40 <_handle_DTLB_Protection_Write>
	...

80002c44 <_handle_DTLB_Modified>:
80002c44:	c0 08       	rjmp	80002c44 <_handle_DTLB_Modified>
	...

80002c50 <_handle_ITLB_Miss>:
80002c50:	c0 08       	rjmp	80002c50 <_handle_ITLB_Miss>
	...

80002c60 <_handle_DTLB_Miss_Read>:
80002c60:	c0 08       	rjmp	80002c60 <_handle_DTLB_Miss_Read>
	...

80002c70 <_handle_DTLB_Miss_Write>:
80002c70:	c0 08       	rjmp	80002c70 <_handle_DTLB_Miss_Write>
	...

80002d00 <_handle_Supervisor_Call>:
80002d00:	c0 08       	rjmp	80002d00 <_handle_Supervisor_Call>
80002d02:	d7 03       	nop

80002d04 <_int0>:
80002d04:	30 0c       	mov	r12,0
80002d06:	fe b0 fb 1d 	rcall	80002340 <_get_interrupt_handler>
80002d0a:	58 0c       	cp.w	r12,0
80002d0c:	f8 0f 17 10 	movne	pc,r12
80002d10:	d6 03       	rete

80002d12 <_int1>:
80002d12:	30 1c       	mov	r12,1
80002d14:	fe b0 fb 16 	rcall	80002340 <_get_interrupt_handler>
80002d18:	58 0c       	cp.w	r12,0
80002d1a:	f8 0f 17 10 	movne	pc,r12
80002d1e:	d6 03       	rete

80002d20 <_int2>:
80002d20:	30 2c       	mov	r12,2
80002d22:	fe b0 fb 0f 	rcall	80002340 <_get_interrupt_handler>
80002d26:	58 0c       	cp.w	r12,0
80002d28:	f8 0f 17 10 	movne	pc,r12
80002d2c:	d6 03       	rete

80002d2e <_int3>:
80002d2e:	30 3c       	mov	r12,3
80002d30:	fe b0 fb 08 	rcall	80002340 <_get_interrupt_handler>
80002d34:	58 0c       	cp.w	r12,0
80002d36:	f8 0f 17 10 	movne	pc,r12
80002d3a:	d6 03       	rete
80002d3c:	d7 03       	nop
80002d3e:	d7 03       	nop
80002d40:	d7 03       	nop
80002d42:	d7 03       	nop
80002d44:	d7 03       	nop
80002d46:	d7 03       	nop
80002d48:	d7 03       	nop
80002d4a:	d7 03       	nop
80002d4c:	d7 03       	nop
80002d4e:	d7 03       	nop
80002d50:	d7 03       	nop
80002d52:	d7 03       	nop
80002d54:	d7 03       	nop
80002d56:	d7 03       	nop
80002d58:	d7 03       	nop
80002d5a:	d7 03       	nop
80002d5c:	d7 03       	nop
80002d5e:	d7 03       	nop
80002d60:	d7 03       	nop
80002d62:	d7 03       	nop
80002d64:	d7 03       	nop
80002d66:	d7 03       	nop
80002d68:	d7 03       	nop
80002d6a:	d7 03       	nop
80002d6c:	d7 03       	nop
80002d6e:	d7 03       	nop
80002d70:	d7 03       	nop
80002d72:	d7 03       	nop
80002d74:	d7 03       	nop
80002d76:	d7 03       	nop
80002d78:	d7 03       	nop
80002d7a:	d7 03       	nop
80002d7c:	d7 03       	nop
80002d7e:	d7 03       	nop
80002d80:	d7 03       	nop
80002d82:	d7 03       	nop
80002d84:	d7 03       	nop
80002d86:	d7 03       	nop
80002d88:	d7 03       	nop
80002d8a:	d7 03       	nop
80002d8c:	d7 03       	nop
80002d8e:	d7 03       	nop
80002d90:	d7 03       	nop
80002d92:	d7 03       	nop
80002d94:	d7 03       	nop
80002d96:	d7 03       	nop
80002d98:	d7 03       	nop
80002d9a:	d7 03       	nop
80002d9c:	d7 03       	nop
80002d9e:	d7 03       	nop
80002da0:	d7 03       	nop
80002da2:	d7 03       	nop
80002da4:	d7 03       	nop
80002da6:	d7 03       	nop
80002da8:	d7 03       	nop
80002daa:	d7 03       	nop
80002dac:	d7 03       	nop
80002dae:	d7 03       	nop
80002db0:	d7 03       	nop
80002db2:	d7 03       	nop
80002db4:	d7 03       	nop
80002db6:	d7 03       	nop
80002db8:	d7 03       	nop
80002dba:	d7 03       	nop
80002dbc:	d7 03       	nop
80002dbe:	d7 03       	nop
80002dc0:	d7 03       	nop
80002dc2:	d7 03       	nop
80002dc4:	d7 03       	nop
80002dc6:	d7 03       	nop
80002dc8:	d7 03       	nop
80002dca:	d7 03       	nop
80002dcc:	d7 03       	nop
80002dce:	d7 03       	nop
80002dd0:	d7 03       	nop
80002dd2:	d7 03       	nop
80002dd4:	d7 03       	nop
80002dd6:	d7 03       	nop
80002dd8:	d7 03       	nop
80002dda:	d7 03       	nop
80002ddc:	d7 03       	nop
80002dde:	d7 03       	nop
80002de0:	d7 03       	nop
80002de2:	d7 03       	nop
80002de4:	d7 03       	nop
80002de6:	d7 03       	nop
80002de8:	d7 03       	nop
80002dea:	d7 03       	nop
80002dec:	d7 03       	nop
80002dee:	d7 03       	nop
80002df0:	d7 03       	nop
80002df2:	d7 03       	nop
80002df4:	d7 03       	nop
80002df6:	d7 03       	nop
80002df8:	d7 03       	nop
80002dfa:	d7 03       	nop
80002dfc:	d7 03       	nop
80002dfe:	d7 03       	nop
