

================================================================
== Vitis HLS Report for 'Radix2wECC_Pipeline_VITIS_LOOP_56_6'
================================================================
* Date:           Thu Dec 26 18:43:11 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.328 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_6  |        6|        6|         1|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.32>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 4 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%scalar_V_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %scalar_V"   --->   Operation 6 'read' 'scalar_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_shl_mid2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_shl_mid2"   --->   Operation 7 'read' 'p_shl_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln53_mid2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln53_mid2"   --->   Operation 8 'read' 'trunc_ln53_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %p_Val2_s"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_2 = load i3 %j" [module.cpp:56]   --->   Operation 12 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.13ns)   --->   "%icmp_ln56 = icmp_eq  i3 %j_2, i3 6" [module.cpp:56]   --->   Operation 14 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.65ns)   --->   "%j_3 = add i3 %j_2, i3 1" [module.cpp:56]   --->   Operation 16 'add' 'j_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split24, void %.exitStub" [module.cpp:56]   --->   Operation 17 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_load_8 = load i6 %p_Val2_s"   --->   Operation 18 'load' 'p_Val2_load_8' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_cast16 = zext i3 %j_2" [module.cpp:56]   --->   Operation 19 'zext' 'j_cast16' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_cast32 = zext i3 %j_2" [module.cpp:56]   --->   Operation 20 'zext' 'j_cast32' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [module.cpp:50]   --->   Operation 21 'specloopname' 'specloopname_ln50' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.82ns)   --->   "%add_ln57_1 = add i6 %trunc_ln53_mid2_read, i6 %j_cast32" [module.cpp:57]   --->   Operation 22 'add' 'add_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i6 %add_ln57_1" [module.cpp:57]   --->   Operation 23 'zext' 'zext_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln57 = add i8 %zext_ln57, i8 %p_shl_mid2_read" [module.cpp:57]   --->   Operation 24 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln819 = zext i8 %add_ln57"   --->   Operation 25 'zext' 'zext_ln819' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %scalar_V_read, i32 %zext_ln819"   --->   Operation 26 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln849 = zext i1 %p_Result_s"   --->   Operation 27 'zext' 'zext_ln849' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_31 = bitset i6 @_ssdm_op_BitSet.i6.i6.i32.i64, i6 %p_Val2_load_8, i32 %j_cast16, i64 %zext_ln849"   --->   Operation 28 'bitset' 'p_Result_31' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln56 = store i3 %j_3, i3 %j" [module.cpp:56]   --->   Operation 29 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln849 = store i6 %p_Result_31, i6 %p_Val2_s"   --->   Operation 30 'store' 'store_ln849' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_load = load i6 %p_Val2_s"   --->   Operation 32 'load' 'p_Val2_load' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %slice_V_1_out, i6 %p_Val2_load"   --->   Operation 33 'write' 'write_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln53_mid2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_shl_mid2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scalar_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ slice_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s             (alloca           ) [ 01]
j                    (alloca           ) [ 01]
scalar_V_read        (read             ) [ 00]
p_shl_mid2_read      (read             ) [ 00]
trunc_ln53_mid2_read (read             ) [ 00]
store_ln0            (store            ) [ 00]
store_ln0            (store            ) [ 00]
br_ln0               (br               ) [ 00]
j_2                  (load             ) [ 00]
specpipeline_ln0     (specpipeline     ) [ 00]
icmp_ln56            (icmp             ) [ 01]
empty                (speclooptripcount) [ 00]
j_3                  (add              ) [ 00]
br_ln56              (br               ) [ 00]
p_Val2_load_8        (load             ) [ 00]
j_cast16             (zext             ) [ 00]
j_cast32             (zext             ) [ 00]
specloopname_ln50    (specloopname     ) [ 00]
add_ln57_1           (add              ) [ 00]
zext_ln57            (zext             ) [ 00]
add_ln57             (add              ) [ 00]
zext_ln819           (zext             ) [ 00]
p_Result_s           (bitselect        ) [ 00]
zext_ln849           (zext             ) [ 00]
p_Result_31          (bitset           ) [ 00]
store_ln56           (store            ) [ 00]
store_ln849          (store            ) [ 00]
br_ln0               (br               ) [ 00]
p_Val2_load          (load             ) [ 00]
write_ln0            (write            ) [ 00]
ret_ln0              (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln53_mid2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln53_mid2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_shl_mid2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_shl_mid2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="scalar_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalar_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="slice_V_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slice_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i166.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i6.i6.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_Val2_s_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="j_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="scalar_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="166" slack="0"/>
<pin id="56" dir="0" index="1" bw="166" slack="0"/>
<pin id="57" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scalar_V_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_shl_mid2_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_shl_mid2_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="trunc_ln53_mid2_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="6" slack="0"/>
<pin id="69" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln53_mid2_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln0_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="6" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="3" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="j_2_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln56_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="2" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_Val2_load_8_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_8/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="j_cast16_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast16/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="j_cast32_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast32/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln57_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="0" index="1" bw="3" slack="0"/>
<pin id="118" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln57_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln57_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="0"/>
<pin id="128" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln819_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln819/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_Result_s_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="166" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln849_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln849/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_Result_31_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="6" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="0" index="3" bw="1" slack="0"/>
<pin id="152" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_31/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln56_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="3" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln849_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln849/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_Val2_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_Val2_s_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="179" class="1005" name="j_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="44" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="89" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="89" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="66" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="111" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="60" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="54" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="104" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="107" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="147" pin=3"/></net>

<net id="161"><net_src comp="98" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="147" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="167" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="174"><net_src comp="46" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="177"><net_src comp="171" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="50" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="157" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: slice_V_1_out | {1 }
 - Input state : 
	Port: Radix2wECC_Pipeline_VITIS_LOOP_56_6 : trunc_ln53_mid2 | {1 }
	Port: Radix2wECC_Pipeline_VITIS_LOOP_56_6 : p_shl_mid2 | {1 }
	Port: Radix2wECC_Pipeline_VITIS_LOOP_56_6 : scalar_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		j_2 : 1
		icmp_ln56 : 2
		j_3 : 2
		br_ln56 : 3
		p_Val2_load_8 : 1
		j_cast16 : 2
		j_cast32 : 2
		add_ln57_1 : 3
		zext_ln57 : 4
		add_ln57 : 5
		zext_ln819 : 6
		p_Result_s : 7
		zext_ln849 : 8
		p_Result_31 : 9
		store_ln56 : 3
		store_ln849 : 10
		p_Val2_load : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |            j_3_fu_98            |    0    |    11   |
|    add   |        add_ln57_1_fu_115        |    0    |    14   |
|          |         add_ln57_fu_125         |    0    |    15   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln56_fu_92         |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |     scalar_V_read_read_fu_54    |    0    |    0    |
|   read   |    p_shl_mid2_read_read_fu_60   |    0    |    0    |
|          | trunc_ln53_mid2_read_read_fu_66 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |      write_ln0_write_fu_72      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         j_cast16_fu_107         |    0    |    0    |
|          |         j_cast32_fu_111         |    0    |    0    |
|   zext   |         zext_ln57_fu_121        |    0    |    0    |
|          |        zext_ln819_fu_131        |    0    |    0    |
|          |        zext_ln849_fu_143        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|        p_Result_s_fu_135        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  bitset  |        p_Result_31_fu_147       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    48   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|    j_reg_179   |    3   |
|p_Val2_s_reg_171|    6   |
+----------------+--------+
|      Total     |    9   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    9   |    -   |
+-----------+--------+--------+
|   Total   |    9   |   48   |
+-----------+--------+--------+
