<?xml version="1.0"?>
<!--Created by PrimeWave Design Environment (TM), build , on Thu Apr  3 16:17:51 2025-->
<file-format name="netlisting-timestamps" version="2.0">
<module isSubcircuit="0" viewStopList="hspice hspiceD" contextID="switched: group8 SRAM_8x4_array schematic vl: hspice hspiceD schematic spice veriloga sl: hspice hspiceD" viewSearchList="hspice hspiceD schematic spice veriloga" timestamp="6947">
<LineageParams/>
<ParentParams/>
<parameterizedConnections>
<connectDefs timestamp="0"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters/>
<lib_parameters timestamp="1"/>
<Terms timestamp="0"/>
<PortOrder><![CDATA[]]></PortOrder>
<ShortOptions timestamp="3580584169"/>
</module>
</file-format>
