<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
          Lattice Mapping Report File for Design Module 'lcd_sender'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     VHDL_lcd_sender_impl1.ngd -o VHDL_lcd_sender_impl1_map.ncd -pr
     VHDL_lcd_sender_impl1.prf -mp VHDL_lcd_sender_impl1.mrp -lpf
     Z:/GITHUB/Lattice/vhdl-lcd_sender/impl1/VHDL_lcd_sender_impl1.lpf -lpf
     Z:/GITHUB/Lattice/vhdl-lcd_sender/VHDL_lcd_sender.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.7.1.502
Mapped on:  05/20/16  12:43:13


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     22 out of  7209 (0%)
      PFU registers:           22 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        14 out of  3432 (0%)
      SLICEs as Logic/ROM:     14 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          6 out of  6864 (0%)
      Number used as logic LUTs:          6
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 41 + 4(JTAG) out of 115 (39%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_c: 14 loads, 14 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  4
     Net fsm_state_ps_i_0: 1 loads, 1 LSLICEs

     Net clk_c_enable_18: 9 loads, 9 LSLICEs
     Net clk_c_enable_2: 1 loads, 1 LSLICEs
     Net clk_c_enable_19: 1 loads, 1 LSLICEs
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net clk_c_enable_18: 9 loads
     Net fsm_state_c_1: 7 loads
     Net fsm_state_ps_i_0: 7 loads
     Net go_c: 4 loads
     Net last_go: 3 loads
     Net n263: 2 loads
     Net clk_c_enable_2: 1 loads
     Net command_data_c: 1 loads
     Net lcd_rs_c: 1 loads
     Net n257: 1 loads




   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| fsm_state[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| fsm_state[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busy                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_wr              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_rs              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[15]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[14]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[13]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[12]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[11]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| data_out[10]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[9]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[8]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[7]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[6]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[5]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_out[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| command_data        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rst                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| go                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[15]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[14]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[13]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[12]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[11]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[10]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[9]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[8]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[7]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[6]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[5]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[4]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[3]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| data_in[2]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[1]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| data_in[0]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i203 undriven or does not drive anything - clipped.
Block i202 undriven or does not drive anything - clipped.
Signal n235 was merged into signal rst_c
Signal VCC_net undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.
Block i170_1_lut was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 32 MB
        















Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
