<dec f='linux-5.3.1/arch/x86/events/perf_event.h' l='130' type='u64'/>
<offset>128</offset>
<doc f='linux-5.3.1/arch/x86/events/perf_event.h' l='130'>/* extra MSR number */</doc>
<use f='linux-5.3.1/arch/x86/events/intel/core.c' l='2691' u='w' c='__intel_shared_reg_get_constraints'/>
