Banerjee, K., Souri, S., Kapur, P., and Saraswat, K.2001. 3-d ics: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration.Proc. IEEE 89, 5, 602--633.
Bi, G. and Jones, E.1989. A pipelined fft processor for word-sequential data.IEEE Trans. Acous. Speech Signal Proces. 37, 12, 1982--1985.
Burns, J., Aull, B., Chen, C., Chen, C.-L., Keast, C., Knecht, J., Suntharalingam, V., Warner, K., Wyatt, P., and Yost, D.2006. A wafer-scale 3-D circuit integration technology.IEEE Trans. Electron. Devices 53, 10, 2507--2516.
Yi-Kan Cheng , P. Raha , Chin-Chi Teng , E. Rosenbaum , Sung-Mo Kang, ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.8, p.668-681, November 2006[doi>10.1109/43.712099]
Cooley, J. W. and Tukey, J. W.1965. An algorithm for the machine calculation of complex fourier series.Math. Comput. 19, 90, 297--301.
Shamik Das , Anantha P. Chandrakasan , Rafael Reif, Calibration of rent's rule models for three-dimensional integrated circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.4, p.359-366, April 2004[doi>10.1109/TVLSI.2004.825833]
W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005[doi>10.1109/MDT.2005.136]
Yangdong Deng , Wojciech P. Maly, Interconnect characteristics of 2.5-D system integration scheme, Proceedings of the 2001 international symposium on Physical design, p.171-175, April 01-04, 2001, Sonoma, California, USA[doi>10.1145/369691.369763]
Duhamel, P. and Hollmann, H.1984. ‘split radix’ fft algorithm.Electron. Lett. 20, 1, 14 --16.
B. Goplen , S. S. Sapatnekar, Placement of thermal vias in 3-D ICs using various thermal objectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.4, p.692-709, November 2006[doi>10.1109/TCAD.2006.870069]
He, S. and Torkelson, M.1998. Designing pipeline fft processor for ofdm (de)modulation. InProceedings of the ISSSE URSI International Symposium on Signals, Systems, and Electronics.257--262.
Renato Hentschke , Guilherme Flach , Felipe Pinto , Ricardo Reis, Quadratic placement for 3d circuits using z-cell shifting, 3d iterative refinement and simulated annealing, Proceedings of the 19th annual symposium on Integrated circuits and systems design, August 28-September 01, 2006, Ouro Preto, MG, Brazil[doi>10.1145/1150343.1150399]
Ho, R., Mai, K., and Horowitz, M.2001. The future of wires.Proc. IEEE 89, 4, 490--504.
Philip Jacob , Okan Erdogan , Aamir Zia , Paul M. Belemjian , Russell P. Kraft , John F. McDonald, Predicting the Performance of a 3D Processor-Memory Chip Stack, IEEE Design & Test, v.22 n.6, p.540-547, November 2005[doi>10.1109/MDT.2005.151]
Li, X., Ma, Y., Hong, X., and Dong, S.2007. Thermal-Aware incremental floorplanning for 3d ics. InProceedings of the 7th International Conference ASICON’07. 1092--1095.
Lin, Y.-W., Liu, H.-Y., and Lee, C.-Y.2004. A dynamic scaling fft processor for dvb-t applications.IEEE J. Solid-State Circ. 39, 11, 2005--2013.
Patti, R.2006. Three-dimensional integrated circuits and the future of system-on-chip designs.Proc. IEEE 94, 6, 1214--1224.
B. T. Preas , W. M. vanCleemput, Placement algorithms for arbitrarily shaped blocks, Proceedings of the 16th Design Automation Conference, p.474-480, June 25-27, 1979, San Diego, CA, USA
Lawrence R. Rabiner , Charles M. Rader, Digital Signal Processing, John Wiley & Sons, Inc., New York, NY, 1972
Sun, K., Dong, X., Xie, Y., Li, J., and Chen, Y.2009. A novel architecture of the 3d stacked mram l2 cache for cmps. InProceedings of the 15th IEEE International Symposium on High Performance Computer Architecture (HPCA’09). 239--249.
Tze-Yun Sung , Hsi-Chin Hsin , Yi-Peng Cheng, Low-power and high-speed CORDIC-based split-radix FFT processor for OFDM systems, Digital Signal Processing, v.20 n.2, p.511-527, March, 2010[doi>10.1016/j.dsp.2009.08.008]
Suntharalingam, V., Berger, R., Burns, J., Chen, C., Keast, C., Knecht, J., Lambert, R., Newcomb, K., O’Mara, D., Rathman, D., Shaver, D., Soares, A., Stevenson, C., Tyrrell, B., Warner, K., Wheeler, B., Yost, D.-R., and Young, D.2005. Megapixel cmos image sensor fabricated in three-dimensional integrated circuit technology. InProceedings of the IEEE International Solid-State Circuits Conference. (Digest of Technical Papers) 356--357.
Thorlindur Thorolfsson , Kiran Gonsalves , Paul D. Franzon, Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629928]
Thorlindur Thorolfsson , Nariman Moezzi-Madani , Paul D. Franzon, A low power 3D integrated FFT engine using hypercube memory division, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594289]
Thorolfsson, T., Luo, G., Cong, J., and Franzon, P.2010. Logic-on-logic 3d integration and placement. InProceedings of the IEEE International Conference on 3D System Integration (3DIC’10).
Volder, J. E.1959. The cordic trigonometric computing technique.IRE Trans. Electron. Comput. EC-8, 3, 330--334.
Wilton, S. and Jouppi, N.1996. CACTI: an enhanced cache access and cycle time model.IEEE J. Solid-State Circ. 31, 5, 677--688.
E. H. Wold , A. M. Despain, Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations, IEEE Transactions on Computers, v.33 n.5, p.414-426, May 1984[doi>10.1109/TC.1984.1676458]
Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006[doi>10.1145/1148015.1148016]
Lili Zhou , C. Wakayama , C. -J.R. Shi, CASCADE: A Standard Supercell Design Methodology With Congestion-Driven Placement for Three-Dimensional Interconnect-Heavy Very Large-Scale Integrated Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.7, p.1270-1282, July 2007[doi>10.1109/TCAD.2006.888266]
