# Synchronous-FIFO
This project implements a parameterized synchronous FIFO (First-In-First-Out) memory in Verilog HDL. The FIFO supports configurable data width and depth, and operates under a single clock domain (synchronous).
