

================================================================
== Vitis HLS Report for 'fft_stage_5_023_Pipeline_SKIP_X'
================================================================
* Date:           Thu Oct 13 07:49:21 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       25|  10.000 ns|  0.125 us|    2|   25|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- SKIP_X  |        0|       23|        17|          1|          1|  0 ~ 8|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     307|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    20|    1018|     818|    -|
|Memory           |        -|     -|      32|      96|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     571|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    20|    1621|    1371|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |hadd_16ns_16ns_16_5_full_dsp_1_U179  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U180  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U181  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U185   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U186   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U187   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U188   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U182  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U183  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U184  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  20| 1018|  818|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |w_M_imag_U  |fft_stage_0_018_w_M_imag29  |        0|  16|  48|    0|   192|   16|     1|         3072|
    |w_M_real_U  |fft_stage_0_018_w_M_real40  |        0|  16|  48|    0|   192|   16|     1|         3072|
    +------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                            |        0|  32|  96|    0|   384|   32|     2|         6144|
    +------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_241_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln23_fu_253_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln34_fu_288_p2     |         +|   0|  0|  39|          32|           7|
    |j1_4_fu_276_p2         |         +|   0|  0|  39|          32|           1|
    |k1_4_fu_217_p2         |         +|   0|  0|  14|           7|           1|
    |icmp_ln1057_fu_212_p2  |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln27_fu_270_p2    |      icmp|   0|  0|  20|          32|           5|
    |icmp_ln31_fu_282_p2    |      icmp|   0|  0|  20|          32|           5|
    |j1_5_fu_294_p3         |    select|   0|  0|  32|           1|           1|
    |j1_6_fu_310_p3         |    select|   0|  0|  32|           1|          32|
    |m1_3_fu_302_p3         |    select|   0|  0|  32|           1|          32|
    |m1_4_fu_318_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_fu_259_p2     |       xor|   0|  0|   7|           7|           6|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 307|         168|         145|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |j1_fu_64                 |   9|          2|   32|         64|
    |k1_fu_60                 |   9|          2|    7|         14|
    |m1_fu_68                 |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   74|        148|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln23_reg_461                   |   6|   0|    6|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |j1_fu_64                           |  32|   0|   32|          0|
    |k1_fu_60                           |   7|   0|    7|          0|
    |m1_fu_68                           |  32|   0|   32|          0|
    |mul3_i_i_reg_505                   |  16|   0|   16|          0|
    |mul6_i_i_reg_510                   |  16|   0|   16|          0|
    |mul9_i_i_reg_515                   |  16|   0|   16|          0|
    |mul_i_i_reg_500                    |  16|   0|   16|          0|
    |p_r_M_imag_3_reg_569               |  16|   0|   16|          0|
    |p_r_M_imag_4_reg_579               |  16|   0|   16|          0|
    |p_r_M_imag_7_reg_546               |  16|   0|   16|          0|
    |p_r_M_imag_reg_494                 |  16|   0|   16|          0|
    |p_r_M_real_3_reg_564               |  16|   0|   16|          0|
    |p_r_M_real_4_reg_574               |  16|   0|   16|          0|
    |p_r_M_real_reg_488                 |  16|   0|   16|          0|
    |p_r_reg_540                        |  16|   0|   16|          0|
    |trunc_ln23_1_reg_535               |  16|   0|   16|          0|
    |trunc_ln23_reg_530                 |  16|   0|   16|          0|
    |w1_M_imag_reg_482                  |  16|   0|   16|          0|
    |w1_M_real_reg_476                  |  16|   0|   16|          0|
    |zext_ln23_reg_520                  |   6|   0|   64|         58|
    |zext_ln24_reg_466                  |   6|   0|   64|         58|
    |add_ln23_reg_461                   |  64|  32|    6|          0|
    |zext_ln23_reg_520                  |  64|  32|   64|         58|
    |zext_ln24_reg_466                  |  64|  32|   64|         58|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 571|  96|  629|        232|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fft_stage.5.023_Pipeline_SKIP_X|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fft_stage.5.023_Pipeline_SKIP_X|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fft_stage.5.023_Pipeline_SKIP_X|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fft_stage.5.023_Pipeline_SKIP_X|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fft_stage.5.023_Pipeline_SKIP_X|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fft_stage.5.023_Pipeline_SKIP_X|  return value|
|trunc_ln2       |   in|    7|     ap_none|                        trunc_ln2|        scalar|
|IN_r_address0   |  out|    6|   ap_memory|                             IN_r|         array|
|IN_r_ce0        |  out|    1|   ap_memory|                             IN_r|         array|
|IN_r_q0         |   in|   32|   ap_memory|                             IN_r|         array|
|IN_r_address1   |  out|    6|   ap_memory|                             IN_r|         array|
|IN_r_ce1        |  out|    1|   ap_memory|                             IN_r|         array|
|IN_r_q1         |   in|   32|   ap_memory|                             IN_r|         array|
|OUT_r_address0  |  out|    6|   ap_memory|                            OUT_r|         array|
|OUT_r_ce0       |  out|    1|   ap_memory|                            OUT_r|         array|
|OUT_r_we0       |  out|    1|   ap_memory|                            OUT_r|         array|
|OUT_r_d0        |  out|   32|   ap_memory|                            OUT_r|         array|
|OUT_r_address1  |  out|    6|   ap_memory|                            OUT_r|         array|
|OUT_r_ce1       |  out|    1|   ap_memory|                            OUT_r|         array|
|OUT_r_we1       |  out|    1|   ap_memory|                            OUT_r|         array|
|OUT_r_d1        |  out|   32|   ap_memory|                            OUT_r|         array|
+----------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1"   --->   Operation 20 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 21 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1"   --->   Operation 22 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %IN_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln2_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln2"   --->   Operation 27 'read' 'trunc_ln2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %m1"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %j1"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %k1"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.64>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%k1_3 = load i7 %k1" [src/main.cpp:18]   --->   Operation 32 'load' 'k1_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.86ns)   --->   "%icmp_ln1057 = icmp_eq  i7 %k1_3, i7 %trunc_ln2_read"   --->   Operation 33 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.89ns)   --->   "%k1_4 = add i7 %k1_3, i7 1" [src/main.cpp:18]   --->   Operation 34 'add' 'k1_4' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln1057, void %.split_ifconv, void %._crit_edge.loopexit.loopexit57.exitStub" [src/main.cpp:18]   --->   Operation 35 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%j1_load = load i32 %j1" [src/main.cpp:22]   --->   Operation 36 'load' 'j1_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%m1_load = load i32 %m1"   --->   Operation 37 'load' 'm1_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1057 = trunc i32 %m1_load"   --->   Operation 38 'trunc' 'trunc_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1057_2 = trunc i32 %j1_load"   --->   Operation 39 'trunc' 'trunc_ln1057_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i32 %j1_load" [src/main.cpp:22]   --->   Operation 40 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.90ns)   --->   "%add_ln22 = add i8 %trunc_ln22, i8 160" [src/main.cpp:22]   --->   Operation 41 'add' 'add_ln22' <Predicate = (!icmp_ln1057)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %add_ln22" [src/main.cpp:22]   --->   Operation 42 'zext' 'zext_ln22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%w_M_imag_addr = getelementptr i16 %w_M_imag, i64 0, i64 %zext_ln22" [src/main.cpp:22]   --->   Operation 43 'getelementptr' 'w_M_imag_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%w_M_real_addr = getelementptr i16 %w_M_real, i64 0, i64 %zext_ln22" [src/main.cpp:22]   --->   Operation 44 'getelementptr' 'w_M_real_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (0.79ns)   --->   "%w1_M_real = load i8 %w_M_real_addr" [src/main.cpp:22]   --->   Operation 45 'load' 'w1_M_real' <Predicate = (!icmp_ln1057)> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_2 : Operation 46 [2/2] (0.79ns)   --->   "%w1_M_imag = load i8 %w_M_imag_addr" [src/main.cpp:22]   --->   Operation 46 'load' 'w1_M_imag' <Predicate = (!icmp_ln1057)> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_2 : Operation 47 [1/1] (0.88ns)   --->   "%add_ln23 = add i6 %trunc_ln1057_2, i6 %trunc_ln1057" [src/main.cpp:23]   --->   Operation 47 'add' 'add_ln23' <Predicate = (!icmp_ln1057)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.40ns)   --->   "%xor_ln24 = xor i6 %add_ln23, i6 32" [src/main.cpp:24]   --->   Operation 48 'xor' 'xor_ln24' <Predicate = (!icmp_ln1057)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %xor_ln24" [src/main.cpp:24]   --->   Operation 49 'zext' 'zext_ln24' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%IN_addr = getelementptr i32 %IN_r, i64 0, i64 %zext_ln24" [src/main.cpp:24]   --->   Operation 50 'getelementptr' 'IN_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.35ns)   --->   "%IN_load = load i6 %IN_addr"   --->   Operation 51 'load' 'IN_load' <Predicate = (!icmp_ln1057)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 52 [1/1] (1.11ns)   --->   "%icmp_ln27 = icmp_ult  i32 %j1_load, i32 31" [src/main.cpp:27]   --->   Operation 52 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln1057)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.20ns)   --->   "%j1_4 = add i32 %j1_load, i32 1" [src/main.cpp:29]   --->   Operation 53 'add' 'j1_4' <Predicate = (!icmp_ln1057)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.11ns)   --->   "%icmp_ln31 = icmp_eq  i32 %j1_load, i32 31" [src/main.cpp:31]   --->   Operation 54 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln1057)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.20ns)   --->   "%add_ln34 = add i32 %m1_load, i32 64" [src/main.cpp:34]   --->   Operation 55 'add' 'add_ln34' <Predicate = (!icmp_ln1057)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node j1_6)   --->   "%j1_5 = select i1 %icmp_ln31, i32 0, i32 %j1_load" [src/main.cpp:31]   --->   Operation 56 'select' 'j1_5' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node m1_4)   --->   "%m1_3 = select i1 %icmp_ln31, i32 %add_ln34, i32 %m1_load" [src/main.cpp:31]   --->   Operation 57 'select' 'm1_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.52ns) (out node of the LUT)   --->   "%j1_6 = select i1 %icmp_ln27, i32 %j1_4, i32 %j1_5" [src/main.cpp:27]   --->   Operation 58 'select' 'j1_6' <Predicate = (!icmp_ln1057)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.52ns) (out node of the LUT)   --->   "%m1_4 = select i1 %icmp_ln27, i32 %m1_load, i32 %m1_3" [src/main.cpp:27]   --->   Operation 59 'select' 'm1_4' <Predicate = (!icmp_ln1057)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.48ns)   --->   "%store_ln27 = store i32 %m1_4, i32 %m1" [src/main.cpp:27]   --->   Operation 60 'store' 'store_ln27' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln27 = store i32 %j1_6, i32 %j1" [src/main.cpp:27]   --->   Operation 61 'store' 'store_ln27' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 62 [1/1] (0.48ns)   --->   "%store_ln18 = store i7 %k1_4, i7 %k1" [src/main.cpp:18]   --->   Operation 62 'store' 'store_ln18' <Predicate = (!icmp_ln1057)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 63 [1/2] (0.79ns)   --->   "%w1_M_real = load i8 %w_M_real_addr" [src/main.cpp:22]   --->   Operation 63 'load' 'w1_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_3 : Operation 64 [1/2] (0.79ns)   --->   "%w1_M_imag = load i8 %w_M_imag_addr" [src/main.cpp:22]   --->   Operation 64 'load' 'w1_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_3 : Operation 65 [1/2] (1.35ns)   --->   "%IN_load = load i6 %IN_addr"   --->   Operation 65 'load' 'IN_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i32 %IN_load"   --->   Operation 66 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln388_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %IN_load, i32 16, i32 31"   --->   Operation 67 'partselect' 'trunc_ln388_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_r_M_real = bitcast i16 %trunc_ln388"   --->   Operation 68 'bitcast' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_r_M_imag = bitcast i16 %trunc_ln388_1"   --->   Operation 69 'bitcast' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 70 [4/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 70 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [4/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 71 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [4/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 72 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [4/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 73 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 74 [3/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 74 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [3/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 75 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [3/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 76 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [3/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 77 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 78 [2/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 78 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [2/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 79 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [2/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 80 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [2/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 81 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 82 [1/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 82 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 83 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 84 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 85 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.95>
ST_8 : Operation 86 [5/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 86 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [5/5] (2.95ns)   --->   "%p_r_M_imag_7 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 87 'hadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.95>
ST_9 : Operation 88 [4/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 88 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [4/5] (2.95ns)   --->   "%p_r_M_imag_7 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 89 'hadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.95>
ST_10 : Operation 90 [3/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 90 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [3/5] (2.95ns)   --->   "%p_r_M_imag_7 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 91 'hadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.95>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %add_ln23" [src/main.cpp:23]   --->   Operation 92 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%IN_addr_2 = getelementptr i32 %IN_r, i64 0, i64 %zext_ln23" [src/main.cpp:23]   --->   Operation 93 'getelementptr' 'IN_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [2/2] (1.35ns)   --->   "%IN_load_2 = load i6 %IN_addr_2" [src/main.cpp:23]   --->   Operation 94 'load' 'IN_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 95 [2/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 95 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [2/5] (2.95ns)   --->   "%p_r_M_imag_7 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 96 'hadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.95>
ST_12 : Operation 97 [1/2] (1.35ns)   --->   "%IN_load_2 = load i6 %IN_addr_2" [src/main.cpp:23]   --->   Operation 97 'load' 'IN_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %IN_load_2" [src/main.cpp:23]   --->   Operation 98 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %IN_load_2, i32 16, i32 31" [src/main.cpp:23]   --->   Operation 99 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 100 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/5] (2.95ns)   --->   "%p_r_M_imag_7 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 101 'hadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.95>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%t1_M_real = bitcast i16 %trunc_ln23" [src/main.cpp:23]   --->   Operation 102 'bitcast' 't1_M_real' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%t1_M_imag = bitcast i16 %trunc_ln23_1" [src/main.cpp:23]   --->   Operation 103 'bitcast' 't1_M_imag' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [5/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 104 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [5/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 105 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [5/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 106 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [5/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 107 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.95>
ST_14 : Operation 108 [4/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 108 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [4/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 109 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [4/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 110 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [4/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 111 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.95>
ST_15 : Operation 112 [3/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 112 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 113 [3/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 113 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [3/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 114 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [3/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 115 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.95>
ST_16 : Operation 116 [2/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 116 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [2/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 117 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [2/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 118 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [2/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 119 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.95>
ST_17 : Operation 120 [1/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 120 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [1/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 121 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 122 [1/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 122 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [1/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 123 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.35>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_27" [src/main.cpp:11]   --->   Operation 124 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 4" [src/main.cpp:11]   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/main.cpp:11]   --->   Operation 126 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%OUT_addr_2 = getelementptr i32 %OUT_r, i64 0, i64 %zext_ln23" [src/main.cpp:25]   --->   Operation 127 'getelementptr' 'OUT_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i16 %p_r_M_real_3" [src/main.cpp:25]   --->   Operation 128 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i16 %p_r_M_imag_3" [src/main.cpp:25]   --->   Operation 129 'bitcast' 'bitcast_ln25_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln25_1, i16 %bitcast_ln25" [src/main.cpp:25]   --->   Operation 130 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (1.35ns)   --->   "%store_ln25 = store i32 %tmp, i6 %OUT_addr_2" [src/main.cpp:25]   --->   Operation 131 'store' 'store_ln25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr i32 %OUT_r, i64 0, i64 %zext_ln24" [src/main.cpp:26]   --->   Operation 132 'getelementptr' 'OUT_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i16 %p_r_M_real_4" [src/main.cpp:26]   --->   Operation 133 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast i16 %p_r_M_imag_4" [src/main.cpp:26]   --->   Operation 134 'bitcast' 'bitcast_ln26_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln26_1, i16 %bitcast_ln26" [src/main.cpp:26]   --->   Operation 135 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (1.35ns)   --->   "%store_ln26 = store i32 %tmp_4, i6 %OUT_addr" [src/main.cpp:26]   --->   Operation 136 'store' 'store_ln26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 137 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IN_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ w_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k1                     (alloca           ) [ 0110000000000000000]
j1                     (alloca           ) [ 0110000000000000000]
m1                     (alloca           ) [ 0110000000000000000]
specmemcore_ln0        (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 0000000000000000000]
trunc_ln2_read         (read             ) [ 0110000000000000000]
store_ln0              (store            ) [ 0000000000000000000]
store_ln0              (store            ) [ 0000000000000000000]
store_ln0              (store            ) [ 0000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000]
k1_3                   (load             ) [ 0000000000000000000]
icmp_ln1057            (icmp             ) [ 0111111111111111110]
k1_4                   (add              ) [ 0000000000000000000]
br_ln18                (br               ) [ 0000000000000000000]
j1_load                (load             ) [ 0000000000000000000]
m1_load                (load             ) [ 0000000000000000000]
trunc_ln1057           (trunc            ) [ 0000000000000000000]
trunc_ln1057_2         (trunc            ) [ 0000000000000000000]
trunc_ln22             (trunc            ) [ 0000000000000000000]
add_ln22               (add              ) [ 0000000000000000000]
zext_ln22              (zext             ) [ 0000000000000000000]
w_M_imag_addr          (getelementptr    ) [ 0101000000000000000]
w_M_real_addr          (getelementptr    ) [ 0101000000000000000]
add_ln23               (add              ) [ 0101111111110000000]
xor_ln24               (xor              ) [ 0000000000000000000]
zext_ln24              (zext             ) [ 0101111111111111111]
IN_addr                (getelementptr    ) [ 0101000000000000000]
icmp_ln27              (icmp             ) [ 0000000000000000000]
j1_4                   (add              ) [ 0000000000000000000]
icmp_ln31              (icmp             ) [ 0000000000000000000]
add_ln34               (add              ) [ 0000000000000000000]
j1_5                   (select           ) [ 0000000000000000000]
m1_3                   (select           ) [ 0000000000000000000]
j1_6                   (select           ) [ 0000000000000000000]
m1_4                   (select           ) [ 0000000000000000000]
store_ln27             (store            ) [ 0000000000000000000]
store_ln27             (store            ) [ 0000000000000000000]
store_ln18             (store            ) [ 0000000000000000000]
w1_M_real              (load             ) [ 0100111100000000000]
w1_M_imag              (load             ) [ 0100111100000000000]
IN_load                (load             ) [ 0000000000000000000]
trunc_ln388            (trunc            ) [ 0000000000000000000]
trunc_ln388_1          (partselect       ) [ 0000000000000000000]
p_r_M_real             (bitcast          ) [ 0100111100000000000]
p_r_M_imag             (bitcast          ) [ 0100111100000000000]
mul_i_i                (hmul             ) [ 0100000011111000000]
mul3_i_i               (hmul             ) [ 0100000011111000000]
mul6_i_i               (hmul             ) [ 0100000011111000000]
mul9_i_i               (hmul             ) [ 0100000011111000000]
zext_ln23              (zext             ) [ 0100000000001111111]
IN_addr_2              (getelementptr    ) [ 0100000000001000000]
IN_load_2              (load             ) [ 0000000000000000000]
trunc_ln23             (trunc            ) [ 0100000000000100000]
trunc_ln23_1           (partselect       ) [ 0100000000000100000]
p_r                    (hsub             ) [ 0100000000000111110]
p_r_M_imag_7           (hadd             ) [ 0100000000000111110]
t1_M_real              (bitcast          ) [ 0100000000000011110]
t1_M_imag              (bitcast          ) [ 0100000000000011110]
p_r_M_real_3           (hadd             ) [ 0100000000000000001]
p_r_M_imag_3           (hadd             ) [ 0100000000000000001]
p_r_M_real_4           (hsub             ) [ 0100000000000000001]
p_r_M_imag_4           (hsub             ) [ 0100000000000000001]
specpipeline_ln11      (specpipeline     ) [ 0000000000000000000]
speclooptripcount_ln11 (speclooptripcount) [ 0000000000000000000]
specloopname_ln11      (specloopname     ) [ 0000000000000000000]
OUT_addr_2             (getelementptr    ) [ 0000000000000000000]
bitcast_ln25           (bitcast          ) [ 0000000000000000000]
bitcast_ln25_1         (bitcast          ) [ 0000000000000000000]
tmp                    (bitconcatenate   ) [ 0000000000000000000]
store_ln25             (store            ) [ 0000000000000000000]
OUT_addr               (getelementptr    ) [ 0000000000000000000]
bitcast_ln26           (bitcast          ) [ 0000000000000000000]
bitcast_ln26_1         (bitcast          ) [ 0000000000000000000]
tmp_4                  (bitconcatenate   ) [ 0000000000000000000]
store_ln26             (store            ) [ 0000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IN_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_M_real">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_M_imag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="k1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="j1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="m1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln2_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="7" slack="0"/>
<pin id="75" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln2_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="w_M_imag_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="w_M_real_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="0"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_M_real_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_M_real/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_M_imag/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="IN_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="6" slack="0"/>
<pin id="108" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
<pin id="119" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IN_load/2 IN_load_2/11 "/>
</bind>
</comp>

<comp id="121" class="1004" name="IN_addr_2_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_addr_2/11 "/>
</bind>
</comp>

<comp id="129" class="1004" name="OUT_addr_2_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="6" slack="7"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr_2/18 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="0"/>
<pin id="141" dir="0" index="4" bw="6" slack="0"/>
<pin id="142" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="144" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/18 store_ln26/18 "/>
</bind>
</comp>

<comp id="146" class="1004" name="OUT_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="16"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr/18 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="1"/>
<pin id="156" dir="0" index="1" bw="16" slack="1"/>
<pin id="157" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_7/8 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="1"/>
<pin id="161" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_real_3/13 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="1"/>
<pin id="165" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_3/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="0" index="1" bw="16" slack="1"/>
<pin id="169" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="1"/>
<pin id="173" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_real_4/13 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="1"/>
<pin id="177" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_4/13 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="1"/>
<pin id="180" dir="0" index="1" bw="16" slack="1"/>
<pin id="181" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul_i_i/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="1"/>
<pin id="184" dir="0" index="1" bw="16" slack="1"/>
<pin id="185" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul3_i_i/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="0" index="1" bw="16" slack="1"/>
<pin id="189" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul6_i_i/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="1"/>
<pin id="192" dir="0" index="1" bw="16" slack="1"/>
<pin id="193" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul9_i_i/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln0_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln0_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="7" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="k1_3_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="1"/>
<pin id="211" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k1_3/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln1057_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="1"/>
<pin id="215" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="k1_4_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k1_4/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="j1_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_load/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="m1_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln1057_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1057/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln1057_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1057_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln22_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln22_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln22_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln23_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="xor_ln24_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="6" slack="0"/>
<pin id="262" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln24_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln27_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="j1_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j1_4/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln31_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln34_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="j1_5_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j1_5/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="m1_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="32" slack="0"/>
<pin id="306" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_3/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="j1_6_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="32" slack="0"/>
<pin id="314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j1_6/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="m1_4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="32" slack="0"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_4/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln27_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="1"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln27_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="1"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln18_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="0" index="1" bw="7" slack="1"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln388_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln388_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="0" index="2" bw="6" slack="0"/>
<pin id="349" dir="0" index="3" bw="6" slack="0"/>
<pin id="350" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln388_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_r_M_real_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_r_M_imag_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln23_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="9"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/11 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln23_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/12 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln23_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_1/12 "/>
</bind>
</comp>

<comp id="381" class="1004" name="t1_M_real_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="1"/>
<pin id="383" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t1_M_real/13 "/>
</bind>
</comp>

<comp id="386" class="1004" name="t1_M_imag_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t1_M_imag/13 "/>
</bind>
</comp>

<comp id="391" class="1004" name="bitcast_ln25_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="1"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/18 "/>
</bind>
</comp>

<comp id="394" class="1004" name="bitcast_ln25_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="1"/>
<pin id="396" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_1/18 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="0"/>
<pin id="400" dir="0" index="2" bw="16" slack="0"/>
<pin id="401" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/18 "/>
</bind>
</comp>

<comp id="406" class="1004" name="bitcast_ln26_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="1"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/18 "/>
</bind>
</comp>

<comp id="409" class="1004" name="bitcast_ln26_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="1"/>
<pin id="411" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26_1/18 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_4_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="0"/>
<pin id="415" dir="0" index="2" bw="16" slack="0"/>
<pin id="416" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/18 "/>
</bind>
</comp>

<comp id="421" class="1005" name="k1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="j1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="m1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="trunc_ln2_read_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="1"/>
<pin id="444" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2_read "/>
</bind>
</comp>

<comp id="447" class="1005" name="icmp_ln1057_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="15"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="451" class="1005" name="w_M_imag_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="1"/>
<pin id="453" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_M_imag_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="w_M_real_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="1"/>
<pin id="458" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_M_real_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="add_ln23_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="6" slack="9"/>
<pin id="463" dir="1" index="1" bw="6" slack="9"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="466" class="1005" name="zext_ln24_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="16"/>
<pin id="468" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="471" class="1005" name="IN_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="1"/>
<pin id="473" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="w1_M_real_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="1"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w1_M_real "/>
</bind>
</comp>

<comp id="482" class="1005" name="w1_M_imag_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w1_M_imag "/>
</bind>
</comp>

<comp id="488" class="1005" name="p_r_M_real_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="1"/>
<pin id="490" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="494" class="1005" name="p_r_M_imag_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="1"/>
<pin id="496" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="500" class="1005" name="mul_i_i_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="1"/>
<pin id="502" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="505" class="1005" name="mul3_i_i_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="1"/>
<pin id="507" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i "/>
</bind>
</comp>

<comp id="510" class="1005" name="mul6_i_i_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="1"/>
<pin id="512" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i "/>
</bind>
</comp>

<comp id="515" class="1005" name="mul9_i_i_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="1"/>
<pin id="517" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i "/>
</bind>
</comp>

<comp id="520" class="1005" name="zext_ln23_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="7"/>
<pin id="522" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="525" class="1005" name="IN_addr_2_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="1"/>
<pin id="527" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_addr_2 "/>
</bind>
</comp>

<comp id="530" class="1005" name="trunc_ln23_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="1"/>
<pin id="532" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="535" class="1005" name="trunc_ln23_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="1"/>
<pin id="537" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="p_r_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="1"/>
<pin id="542" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r "/>
</bind>
</comp>

<comp id="546" class="1005" name="p_r_M_imag_7_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="1"/>
<pin id="548" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_7 "/>
</bind>
</comp>

<comp id="552" class="1005" name="t1_M_real_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="1"/>
<pin id="554" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t1_M_real "/>
</bind>
</comp>

<comp id="558" class="1005" name="t1_M_imag_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="1"/>
<pin id="560" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t1_M_imag "/>
</bind>
</comp>

<comp id="564" class="1005" name="p_r_M_real_3_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="1"/>
<pin id="566" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_3 "/>
</bind>
</comp>

<comp id="569" class="1005" name="p_r_M_imag_3_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="1"/>
<pin id="571" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_3 "/>
</bind>
</comp>

<comp id="574" class="1005" name="p_r_M_real_4_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="1"/>
<pin id="576" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_4 "/>
</bind>
</comp>

<comp id="579" class="1005" name="p_r_M_imag_4_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="1"/>
<pin id="581" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="78" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="104" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="145"><net_src comp="129" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="209" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="223" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="223" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="257"><net_src comp="233" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="229" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="274"><net_src comp="223" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="223" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="223" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="226" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="282" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="223" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="282" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="288" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="226" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="270" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="276" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="294" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="270" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="226" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="302" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="310" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="217" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="111" pin="7"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="111" pin="7"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="36" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="358"><net_src comp="341" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="345" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="370"><net_src comp="111" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="111" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="36" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="381" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="402"><net_src comp="58" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="391" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="405"><net_src comp="397" pin="3"/><net_sink comp="136" pin=4"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="406" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="412" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="424"><net_src comp="60" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="431"><net_src comp="64" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="438"><net_src comp="68" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="445"><net_src comp="72" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="450"><net_src comp="212" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="78" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="459"><net_src comp="85" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="464"><net_src comp="253" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="469"><net_src comp="265" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="474"><net_src comp="104" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="479"><net_src comp="92" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="485"><net_src comp="98" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="491"><net_src comp="355" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="497"><net_src comp="359" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="503"><net_src comp="178" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="508"><net_src comp="182" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="513"><net_src comp="186" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="518"><net_src comp="190" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="523"><net_src comp="363" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="528"><net_src comp="121" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="533"><net_src comp="367" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="538"><net_src comp="371" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="543"><net_src comp="166" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="549"><net_src comp="154" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="555"><net_src comp="381" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="561"><net_src comp="386" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="567"><net_src comp="158" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="572"><net_src comp="162" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="577"><net_src comp="170" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="582"><net_src comp="174" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="409" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: IN_r | {}
	Port: OUT_r | {18 }
	Port: w_M_real | {}
	Port: w_M_imag | {}
 - Input state : 
	Port: fft_stage.5.023_Pipeline_SKIP_X : trunc_ln2 | {1 }
	Port: fft_stage.5.023_Pipeline_SKIP_X : IN_r | {2 3 11 12 }
	Port: fft_stage.5.023_Pipeline_SKIP_X : OUT_r | {}
	Port: fft_stage.5.023_Pipeline_SKIP_X : w_M_real | {2 3 }
	Port: fft_stage.5.023_Pipeline_SKIP_X : w_M_imag | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1057 : 1
		k1_4 : 1
		br_ln18 : 2
		trunc_ln1057 : 1
		trunc_ln1057_2 : 1
		trunc_ln22 : 1
		add_ln22 : 2
		zext_ln22 : 3
		w_M_imag_addr : 4
		w_M_real_addr : 4
		w1_M_real : 5
		w1_M_imag : 5
		add_ln23 : 2
		xor_ln24 : 3
		zext_ln24 : 3
		IN_addr : 4
		IN_load : 5
		icmp_ln27 : 1
		j1_4 : 1
		icmp_ln31 : 1
		add_ln34 : 1
		j1_5 : 2
		m1_3 : 2
		j1_6 : 3
		m1_4 : 3
		store_ln27 : 4
		store_ln27 : 4
		store_ln18 : 2
	State 3
		trunc_ln388 : 1
		trunc_ln388_1 : 1
		p_r_M_real : 2
		p_r_M_imag : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		IN_addr_2 : 1
		IN_load_2 : 2
	State 12
		trunc_ln23 : 1
		trunc_ln23_1 : 1
	State 13
		p_r_M_real_3 : 1
		p_r_M_imag_3 : 1
		p_r_M_real_4 : 1
		p_r_M_imag_4 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp : 1
		store_ln25 : 2
		tmp_4 : 1
		store_ln26 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_154        |    2    |   109   |   113   |
|   hadd   |         grp_fu_158        |    2    |   109   |   113   |
|          |         grp_fu_162        |    2    |   109   |   113   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_166        |    2    |   109   |   113   |
|   hsub   |         grp_fu_170        |    2    |   109   |   113   |
|          |         grp_fu_174        |    2    |   109   |   113   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_178        |    2    |    91   |    35   |
|   hmul   |         grp_fu_182        |    2    |    91   |    35   |
|          |         grp_fu_186        |    2    |    91   |    35   |
|          |         grp_fu_190        |    2    |    91   |    35   |
|----------|---------------------------|---------|---------|---------|
|          |        j1_5_fu_294        |    0    |    0    |    32   |
|  select  |        m1_3_fu_302        |    0    |    0    |    32   |
|          |        j1_6_fu_310        |    0    |    0    |    32   |
|          |        m1_4_fu_318        |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |        k1_4_fu_217        |    0    |    0    |    14   |
|          |      add_ln22_fu_241      |    0    |    0    |    15   |
|    add   |      add_ln23_fu_253      |    0    |    0    |    13   |
|          |        j1_4_fu_276        |    0    |    0    |    39   |
|          |      add_ln34_fu_288      |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln1057_fu_212    |    0    |    0    |    10   |
|   icmp   |      icmp_ln27_fu_270     |    0    |    0    |    20   |
|          |      icmp_ln31_fu_282     |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln24_fu_259      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|   read   | trunc_ln2_read_read_fu_72 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    trunc_ln1057_fu_229    |    0    |    0    |    0    |
|          |   trunc_ln1057_2_fu_233   |    0    |    0    |    0    |
|   trunc  |     trunc_ln22_fu_237     |    0    |    0    |    0    |
|          |     trunc_ln388_fu_341    |    0    |    0    |    0    |
|          |     trunc_ln23_fu_367     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln22_fu_247     |    0    |    0    |    0    |
|   zext   |      zext_ln24_fu_265     |    0    |    0    |    0    |
|          |      zext_ln23_fu_363     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|    trunc_ln388_1_fu_345   |    0    |    0    |    0    |
|          |    trunc_ln23_1_fu_371    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_397        |    0    |    0    |    0    |
|          |        tmp_4_fu_412       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    20   |   1018  |   1122  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   IN_addr_2_reg_525  |    6   |
|    IN_addr_reg_471   |    6   |
|   add_ln23_reg_461   |    6   |
|  icmp_ln1057_reg_447 |    1   |
|      j1_reg_428      |   32   |
|      k1_reg_421      |    7   |
|      m1_reg_435      |   32   |
|   mul3_i_i_reg_505   |   16   |
|   mul6_i_i_reg_510   |   16   |
|   mul9_i_i_reg_515   |   16   |
|    mul_i_i_reg_500   |   16   |
| p_r_M_imag_3_reg_569 |   16   |
| p_r_M_imag_4_reg_579 |   16   |
| p_r_M_imag_7_reg_546 |   16   |
|  p_r_M_imag_reg_494  |   16   |
| p_r_M_real_3_reg_564 |   16   |
| p_r_M_real_4_reg_574 |   16   |
|  p_r_M_real_reg_488  |   16   |
|      p_r_reg_540     |   16   |
|   t1_M_imag_reg_558  |   16   |
|   t1_M_real_reg_552  |   16   |
| trunc_ln23_1_reg_535 |   16   |
|  trunc_ln23_reg_530  |   16   |
|trunc_ln2_read_reg_442|    7   |
|   w1_M_imag_reg_482  |   16   |
|   w1_M_real_reg_476  |   16   |
| w_M_imag_addr_reg_451|    8   |
| w_M_real_addr_reg_456|    8   |
|   zext_ln23_reg_520  |   64   |
|   zext_ln24_reg_466  |   64   |
+----------------------+--------+
|         Total        |   529  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_92 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_98 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_111 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_111 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_158    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_162    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_170    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_174    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   172  ||  3.912  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |  1018  |  1122  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   529  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    3   |  1547  |  1194  |
+-----------+--------+--------+--------+--------+
