{
   DisplayTieOff: "1",
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port PS2_Data -pg 1 -y 1170 -defaultsOSRD
preplace port DDR -pg 1 -y 60 -defaultsOSRD
preplace port PBLRCLK -pg 1 -y 1160 -defaultsOSRD
preplace port btns -pg 1 -y 880 -defaultsOSRD
preplace port PS2_Clk -pg 1 -y 1440 -defaultsOSRD
preplace port vga_hs -pg 1 -y 1360 -defaultsOSRD
preplace port PS2_Data_0 -pg 1 -y 20 -defaultsOSRD
preplace port BCLK -pg 1 -y 1140 -defaultsOSRD
preplace port IIC_0 -pg 1 -y 100 -defaultsOSRD
preplace port leds -pg 1 -y 740 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 80 -defaultsOSRD
preplace port sws -pg 1 -y 1020 -defaultsOSRD
preplace port PBDATA -pg 1 -y 1200 -defaultsOSRD
preplace port vga_vs -pg 1 -y 1380 -defaultsOSRD
preplace port RECLRCLK -pg 1 -y 1180 -defaultsOSRD
preplace port RECDAT_0 -pg 1 -y 1150 -defaultsOSRD
preplace port FCLK_CLK2 -pg 1 -y 280 -defaultsOSRD
preplace port Mute -pg 1 -y 580 -defaultsOSRD
preplace portBus vga_b -pg 1 -y 1340 -defaultsOSRD
preplace portBus vga_r -pg 1 -y 1300 -defaultsOSRD
preplace portBus vga_g -pg 1 -y 1320 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 4 -y 990 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 3 -y 720 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 3 -y 470 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -y 450 -defaultsOSRD
preplace inst axi_gpio_sw -pg 1 -lvl 5 -y 1020 -defaultsOSRD
preplace inst axi_gpio_btn -pg 1 -lvl 5 -y 880 -defaultsOSRD
preplace inst Digital_Mute -pg 1 -lvl 5 -y 580 -defaultsOSRD
preplace inst axi_gpio_led -pg 1 -lvl 5 -y 740 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 640 -defaultsOSRD
preplace inst axi_ps2_0 -pg 1 -lvl 3 -y 1300 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 3 -y 960 -defaultsOSRD
preplace inst zybo_audio_ctrl_0 -pg 1 -lvl 5 -y 1170 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -y 230 -defaultsOSRD
preplace inst rst_processing_system7_0_150M -pg 1 -lvl 3 -y 250 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 2 -y 670 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -y 180 -defaultsOSRD
preplace inst rgb2vga_0 -pg 1 -lvl 5 -y 1340 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 5 1 NJ
preplace netloc processing_system7_0_axi_periph_M09_AXI 1 2 3 720 570 1140J 560 NJ
preplace netloc rgb2vga_0_vga_pRed 1 5 1 NJ
preplace netloc RECDAT_0_1 1 0 5 NJ 1150 NJ 1150 NJ 1150 NJ 1150 1490J
preplace netloc axi_dynclk_0_PXL_CLK_O 1 2 3 770 1050 1120 1110 1470
preplace netloc processing_system7_0_axi_periph_M08_AXI 1 2 3 690 1140 NJ 1140 NJ
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 2 1 N
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 2 3 N 580 1140J 720 NJ
preplace netloc rgb2vga_0_vga_pGreen 1 5 1 NJ
preplace netloc axi_vdma_0_M_AXI_MM2S 1 3 1 1130
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 4 1 1480
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 390 360 NJ 360 NJ 360 NJ 360 2000
preplace netloc rst_processing_system7_0_150M_peripheral_aresetn 1 3 1 1160
preplace netloc processing_system7_0_axi_periph_M05_AXI 1 2 1 690
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 3 1 1150
preplace netloc v_tc_0_irq 1 3 1 1120
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 20 350 NJ 350 740 370 NJ 370 1480J 390 1970
preplace netloc processing_system7_0_IIC_0 1 5 1 NJ
preplace netloc axi_gpio_led_GPIO 1 5 1 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1480
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 2 3 730 870 NJ 870 1490J
preplace netloc rst_processing_system7_0_150M_interconnect_aresetn 1 3 1 1140
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 4 380 980 750 1130 NJ 1130 1510
preplace netloc processing_system7_0_axi_periph_M06_AXI 1 2 1 700
preplace netloc axi_gpio_0_GPIO1 1 5 1 NJ
preplace netloc xlconcat_0_dout 1 4 1 1490
preplace netloc axi_gpio_0_GPIO2 1 5 1 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ
preplace netloc axi_ps2_0_PS2_interrupt 1 3 1 1170
preplace netloc PS2_Data_I_0_1 1 0 4 NJ 1170 NJ 1170 770J 1160 1140
preplace netloc zybo_audio_ctrl_0_RECLRCLK 1 5 1 NJ
preplace netloc rgb2vga_0_vga_pVSync 1 5 1 NJ
preplace netloc rgb2vga_0_vga_pHSync 1 5 1 NJ
preplace netloc axi_vdma_0_mm2s_introut 1 3 1 1160
preplace netloc axi_gpio_0_GPIO 1 5 1 NJ
preplace netloc zybo_audio_ctrl_0_PBLRCLK 1 5 1 NJ
preplace netloc zybo_audio_ctrl_0_BCLK 1 5 1 NJ
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 1 N
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 30 550 390 970 740 1120 NJ 1120 1500 370 1990
preplace netloc v_tc_0_vtiming_out 1 3 1 1130
preplace netloc PS2_Clk_I_0_1 1 0 4 NJ 1440 NJ 1440 NJ 1440 1140
preplace netloc processing_system7_0_FCLK_CLK1 1 2 4 770 350 1150 350 1510 380 1980
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 2 1 710
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 2 3 760 860 NJ 860 NJ
preplace netloc processing_system7_0_FCLK_CLK2 1 5 1 NJ
preplace netloc zybo_audio_ctrl_0_PBDATA 1 5 1 NJ
preplace netloc rgb2vga_0_vga_pBlue 1 5 1 NJ
levelinfo -pg 1 0 210 540 950 1320 1740 2020 -top 0 -bot 1460
",
}
{
   da_axi4_cnt: "5",
   da_clkrst_cnt: "2",
}
