# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do cache_example_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Repositories/CA-Project {C:/Repositories/CA-Project/cache.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# vlog -vlog01compat -work work +incdir+C:/Repositories/CA-Project {C:/Repositories/CA-Project/rate_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module rate_tb
# 
# Top level modules:
# 	rate_tb
# vlog -vlog01compat -work work +incdir+C:/Repositories/CA-Project {C:/Repositories/CA-Project/ram.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# 
vsim -voptargs=+acc work.rate_tb
# vsim -voptargs=+acc work.rate_tb 
# Loading work.rate_tb
# Loading work.cache
# Loading work.ram
# ** Warning: (vsim-3017) C:/Repositories/CA-Project/rate_tb.v(20): [TFMPC] - Too few port connections. Expected 7, found 6.
# 
#         Region: /rate_tb/cache
# ** Warning: (vsim-3722) C:/Repositories/CA-Project/rate_tb.v(20): [TFMPC] - Missing connection for port 'response'.
# 
add wave -position insertpoint sim:/rate_tb/*
run -all
# ** Note: $finish    : C:/Repositories/CA-Project/rate_tb.v(10536)
#    Time: 2101 ns  Iteration: 0  Instance: /rate_tb
# 1
# Break in Module rate_tb at C:/Repositories/CA-Project/rate_tb.v line 10536
quit -sim
