
---------- Begin Simulation Statistics ----------
final_tick                               526842856500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62325                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701300                       # Number of bytes of host memory used
host_op_rate                                    62532                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9828.26                       # Real time elapsed on the host
host_tick_rate                               53604893                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612544985                       # Number of instructions simulated
sim_ops                                     614582565                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.526843                       # Number of seconds simulated
sim_ticks                                526842856500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.482210                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79333688                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90685510                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9285828                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122184766                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10835270                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11078993                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          243723                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156541965                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061034                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6064324                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143201909                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16079418                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058497                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       36355170                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580281827                       # Number of instructions committed
system.cpu0.commit.committedOps             581301317                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    963575535                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.603275                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.375598                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    686315951     71.23%     71.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    164022953     17.02%     88.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39163018      4.06%     92.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36958936      3.84%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12306428      1.28%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4280647      0.44%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2326059      0.24%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2122125      0.22%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16079418      1.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    963575535                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887404                       # Number of function calls committed.
system.cpu0.commit.int_insts                561281138                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179948981                       # Number of loads committed
system.cpu0.commit.membars                    2037590                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037596      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322225854     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180967180     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70915796     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581301317                       # Class of committed instruction
system.cpu0.commit.refs                     251883004                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580281827                       # Number of Instructions Simulated
system.cpu0.committedOps                    581301317                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.795595                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.795595                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            179007305                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3231353                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78230533                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             632968312                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               353793237                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                430599431                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6068859                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8776656                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3158680                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  156541965                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                104293398                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    618551838                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3030501                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     648857925                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18580742                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150239                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         344785183                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90168958                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.622734                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         972627512                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.668167                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.924907                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               520214273     53.49%     53.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               332796420     34.22%     87.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61816156      6.36%     94.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44202746      4.54%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10471582      1.08%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1845487      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  259712      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     405      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020731      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           972627512                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       69323531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6185827                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147696444                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.586157                       # Inst execution rate
system.cpu0.iew.exec_refs                   269200136                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75055508                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              148230655                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194222613                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021089                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3682030                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75950149                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          617635696                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194144628                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4714542                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610746920                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                977103                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2635857                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6068859                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4702146                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        86393                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9206679                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        57249                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4944                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2436845                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14273632                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4016126                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4944                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       882241                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5303586                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                275730849                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604705109                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838659                       # average fanout of values written-back
system.cpu0.iew.wb_producers                231244053                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.580358                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604763679                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               745490687                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386525111                       # number of integer regfile writes
system.cpu0.ipc                              0.556919                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.556919                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038456      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337085043     54.77%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213057      0.68%     55.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018045      0.17%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196742935     31.97%     87.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74363875     12.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615461462                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1278631                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002078                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 210976     16.50%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     9      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                924911     72.34%     88.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               142731     11.16%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614701582                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2204923247                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604705058                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        653974188                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 614576875                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615461462                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058821                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       36334376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            94286                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           324                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12879993                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    972627512                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.632782                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.857072                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          544010065     55.93%     55.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          288228942     29.63%     85.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101798864     10.47%     96.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32575200      3.35%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5022267      0.52%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             400024      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             410083      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              97030      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              85037      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      972627512                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.590682                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9898335                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2374452                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194222613                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75950149                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    879                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1041951043                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11734814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              160283768                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370568171                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6800283                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               360576926                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4562715                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11662                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            768696502                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             628846929                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404124098                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                426367878                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7723905                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6068859                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19241495                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33555923                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       768696458                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         88586                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2781                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14380803                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2767                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1565141671                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1244375749                       # The number of ROB writes
system.cpu0.timesIdled                       10806700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  846                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.668218                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4449153                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6039447                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           822872                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7616266                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            250935                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         403013                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          152078                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8592287                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3321                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           486908                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095462                       # Number of branches committed
system.cpu1.commit.bw_lim_events               714005                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054412                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3731895                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263158                       # Number of instructions committed
system.cpu1.commit.committedOps              33281248                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191489534                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173802                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.815616                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177375126     92.63%     92.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7146888      3.73%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2459352      1.28%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2108235      1.10%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       437475      0.23%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       186149      0.10%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       937862      0.49%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       124442      0.06%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       714005      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191489534                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320820                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31048016                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248624                       # Number of loads committed
system.cpu1.commit.membars                    2035960                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035960      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082679     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266550     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895921      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281248                       # Class of committed instruction
system.cpu1.commit.refs                      12162483                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263158                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281248                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.967948                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.967948                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170501200                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               339456                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4277240                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39283672                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6103518                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13137138                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                487087                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               629709                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2050797                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8592287                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6286698                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184779802                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               106993                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40086554                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1646102                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044625                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6676886                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4700088                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208193                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192279740                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.213778                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.651021                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167501614     87.11%     87.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14532233      7.56%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5786403      3.01%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3264918      1.70%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  898144      0.47%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  166285      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  129913      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192279740                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         265110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              509551                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7612219                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184704                       # Inst execution rate
system.cpu1.iew.exec_refs                    12858871                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945658                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              147496185                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9982427                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018603                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           822662                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2985560                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37007639                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9913213                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           625752                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35563735                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1031680                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1547105                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                487087                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3682431                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17592                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          168314                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5861                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          418                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       733803                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        71701                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           123                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        88431                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        421120                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20656634                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35318905                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858204                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17727605                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183432                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35327573                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43779711                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23943175                       # number of integer regfile writes
system.cpu1.ipc                              0.167562                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167562                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036062      5.63%      5.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21216868     58.63%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11000338     30.40%     94.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1936076      5.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36189487                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1068048                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029513                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 170964     16.01%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                806719     75.53%     91.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                90361      8.46%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35221457                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         265791934                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35318893                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40734104                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33952935                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36189487                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054704                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3726390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            65200                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           292                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1648836                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192279740                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188213                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.632095                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169452581     88.13%     88.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15512683      8.07%     96.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4027750      2.09%     98.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1471999      0.77%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1314331      0.68%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             176552      0.09%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             238798      0.12%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              47933      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              37113      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192279740                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187954                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6179691                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          539108                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9982427                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2985560                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       192544850                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   861121117                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158031241                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412992                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6596886                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7351929                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1366673                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3461                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47816734                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38739843                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26664807                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13567792                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4822432                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                487087                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12820749                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4251815                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47816722                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20942                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               605                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12587134                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           605                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   227788360                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74817898                       # The number of ROB writes
system.cpu1.timesIdled                           4633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1905081                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                10969                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1961459                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5619761                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3480095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6935005                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       180496                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36019                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25045456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2072030                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50065456                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2108049                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2116676                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1561214                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1893559                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              324                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            254                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1362760                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1362753                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2116676                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           218                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10414434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10414434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    322601152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               322601152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              519                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3480232                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3480232    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3480232                       # Request fanout histogram
system.membus.respLayer1.occupancy        18234101964                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14096870407                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   526842856500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   526842856500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       838201500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1170969798.309504                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3216335000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   520975446000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5867410500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     89951562                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        89951562                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     89951562                       # number of overall hits
system.cpu0.icache.overall_hits::total       89951562                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14341836                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14341836                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14341836                       # number of overall misses
system.cpu0.icache.overall_misses::total     14341836                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 182963206498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 182963206498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 182963206498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 182963206498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    104293398                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    104293398                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    104293398                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    104293398                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137514                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137514                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137514                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137514                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12757.307119                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12757.307119                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12757.307119                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12757.307119                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2688                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.716981                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12816721                       # number of writebacks
system.cpu0.icache.writebacks::total         12816721                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1525082                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1525082                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1525082                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1525082                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12816754                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12816754                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12816754                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12816754                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157324800498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157324800498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157324800498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157324800498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122891                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122891                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122891                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122891                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12274.933302                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12274.933302                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12274.933302                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12274.933302                       # average overall mshr miss latency
system.cpu0.icache.replacements              12816721                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     89951562                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       89951562                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14341836                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14341836                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 182963206498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 182963206498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    104293398                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    104293398                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137514                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137514                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12757.307119                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12757.307119                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1525082                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1525082                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12816754                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12816754                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157324800498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157324800498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122891                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122891                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12274.933302                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12274.933302                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999899                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102766893                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12816721                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.018189                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999899                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        221403549                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       221403549                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237304320                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237304320                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237304320                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237304320                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15714243                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15714243                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15714243                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15714243                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 499282664254                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 499282664254                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 499282664254                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 499282664254                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253018563                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253018563                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253018563                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253018563                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.062107                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062107                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.062107                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062107                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31772.619544                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31772.619544                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31772.619544                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31772.619544                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4461830                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       236422                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           100267                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2970                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.499486                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.603367                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11165864                       # number of writebacks
system.cpu0.dcache.writebacks::total         11165864                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4941421                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4941421                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4941421                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4941421                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10772822                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10772822                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10772822                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10772822                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 222311721691                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 222311721691                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 222311721691                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 222311721691                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042577                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042577                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042577                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042577                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20636.349667                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20636.349667                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20636.349667                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20636.349667                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11165864                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    169923534                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      169923534                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12181062                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12181062                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 326421735000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 326421735000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182104596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182104596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066890                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066890                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26797.477511                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26797.477511                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2774723                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2774723                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9406339                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9406339                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 165540205000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 165540205000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051653                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051653                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17598.792155                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17598.792155                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67380786                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67380786                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3533181                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3533181                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 172860929254                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 172860929254                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70913967                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70913967                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049823                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049823                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48925.013820                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48925.013820                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2166698                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2166698                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1366483                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1366483                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56771516691                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56771516691                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019270                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019270                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41545.717503                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41545.717503                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1160                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1160                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          747                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          747                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6619000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6619000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.391715                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.391715                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8860.776439                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8860.776439                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          732                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          732                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1197000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1197000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007866                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007866                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        79800                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        79800                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       609500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       609500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1848                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1848                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074675                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074675                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4416.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4416.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       471500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       471500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074675                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074675                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3416.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3416.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612242                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612242                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405965                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405965                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31626505000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31626505000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398706                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398706                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77904.511473                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77904.511473                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405965                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405965                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31220540000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31220540000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398706                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398706                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76904.511473                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76904.511473                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.965023                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249098339                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11178568                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.283564                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.965023                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998907                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998907                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        519259650                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       519259650                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12781468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10016696                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3282                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              172527                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22973973                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12781468                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10016696                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3282                       # number of overall hits
system.l2.overall_hits::.cpu1.data             172527                       # number of overall hits
system.l2.overall_hits::total                22973973                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             35283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1147937                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2253                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            859463                       # number of demand (read+write) misses
system.l2.demand_misses::total                2044936                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            35283                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1147937                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2253                       # number of overall misses
system.l2.overall_misses::.cpu1.data           859463                       # number of overall misses
system.l2.overall_misses::total               2044936                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2976021000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 110670716497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    196388000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85286409997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     199129535494                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2976021000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 110670716497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    196388000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85286409997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    199129535494                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12816751                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11164633                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1031990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25018909                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12816751                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11164633                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1031990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25018909                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002753                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.102819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.407046                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.832821                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081736                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002753                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.102819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.407046                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.832821                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081736                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84347.164357                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96408.353853                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87167.332446                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99232.206619                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97376.903480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84347.164357                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96408.353853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87167.332446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99232.206619                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97376.903480                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1384                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        41                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.756098                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1237010                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1561214                       # number of writebacks
system.l2.writebacks::total                   1561214                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          55339                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          20972                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               76378                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         55339                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         20972                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              76378                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        35260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1092598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       838491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1968558                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        35260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1092598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       838491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1526827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3495385                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2622097502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  95877969497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    172111500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75093923997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 173766102496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2622097502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  95877969497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    172111500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75093923997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 121160924295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 294927026791                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.097862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.399097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.812499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078683                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.097862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.399097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.812499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.139710                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74364.648383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87752.283545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77913.761883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89558.413861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88270.755800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74364.648383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87752.283545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77913.761883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89558.413861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79354.716870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84376.120739                       # average overall mshr miss latency
system.l2.replacements                        5540627                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2653251                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2653251                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2653251                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2653251                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22286380                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22286380                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22286380                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22286380                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1526827                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1526827                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 121160924295                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 121160924295                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79354.716870                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79354.716870                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.840000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.920000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         3580                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2904.761905                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3271.739130                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       496000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       418000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       914000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.840000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.920000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19840                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19904.761905                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19869.565217                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       236500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       276500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19708.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           995153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            81232                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1076385                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         763652                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         653400                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1417052                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  73979046998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64560981999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  138540028997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1758805                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2493437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.434188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.889425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.568313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96875.339812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98807.747167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97766.369193                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39144                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        16571                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            55715                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       724508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       636829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1361337                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  63726486998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56595102499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 120321589497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.411932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.866868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.545968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87958.293073                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88870.171583                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88384.866860                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12781468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12784750                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        35283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2253                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37536                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2976021000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    196388000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3172409000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12816751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12822286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.407046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002927                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84347.164357                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87167.332446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84516.437553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        35260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2622097502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    172111500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2794209002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002751                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.399097                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002922                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74364.648383                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77913.761883                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74573.887801                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9021543                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        91295                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9112838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       384285                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       206063                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          590348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  36691669499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20725427998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  57417097497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9405828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9703186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.692980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95480.358325                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100578.114450                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97259.747635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        16195                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4401                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20596                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       368090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       201662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       569752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  32151482499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18498821498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  50650303997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.039134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.678179                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058718                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87346.796976                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91731.816098                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88898.861254                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           43                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                43                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          273                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             279                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3897000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        45000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3942000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          316                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           322                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.863924                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.866460                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14274.725275                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data         7500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14129.032258                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           61                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           62                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          212                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          217                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4156999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        95000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4251999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.670886                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.673913                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19608.485849                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19594.465438                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999812                       # Cycle average of tags in use
system.l2.tags.total_refs                    51391245                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5540731                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.275174                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.908979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.825920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.114646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.695636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.442338                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.514203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.044155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.173666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.026494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.241287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 405212203                       # Number of tag accesses
system.l2.tags.data_accesses                405212203                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2256576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      69984000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        141376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53697600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     96603904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          222683456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2256576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       141376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2397952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     99917696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        99917696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          35259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1093500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         839025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1509436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3479429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1561214                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1561214                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4283205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        132836574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           268346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        101923371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    183363792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             422675288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4283205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       268346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4551551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189653698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189653698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189653698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4283205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       132836574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          268346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       101923371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    183363792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            612328986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1551517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     35259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1075545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    824116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1505640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004238557750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94824                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94825                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7576756                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1460113                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3479429                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1561214                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3479429                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1561214                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  36660                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9697                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            159866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            159009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            176244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            346728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            224942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            261687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            285617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            279552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            243670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            215938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           227721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           179517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           178864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           168522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           167087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           167805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            115716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            131179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            154642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            154353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           104018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            85157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            69988                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 101334755587                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17213845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            165886674337                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29434.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48184.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2369855                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  976403                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3479429                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1561214                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1174756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  783811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  416448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  332541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  273025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  131241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   90868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   54076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   36188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  26489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  20329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 100762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 101782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  97232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1648006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.950711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.954297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.583784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       949627     57.62%     57.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       312155     18.94%     76.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       139927      8.49%     85.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        81896      4.97%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37055      2.25%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22143      1.34%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12853      0.78%     94.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10092      0.61%     95.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        82258      4.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1648006                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.306554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    256.567122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94820     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94825                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.361702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.338041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.921147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80269     84.65%     84.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1567      1.65%     86.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8264      8.72%     95.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3241      3.42%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1087      1.15%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              283      0.30%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               85      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94824                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              220337216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2346240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99296000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               222683456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             99917696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       418.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    422.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  526842838500                       # Total gap between requests
system.mem_ctrls.avgGap                     104518.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2256576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     68834880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       141376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52743424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     96360960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99296000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4283205.081285941415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 130655430.078892990947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 268345.671305500611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 100112250.454324990511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 182902660.273614257574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 188473657.324800431728                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        35259                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1093500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       839025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1509436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1561214                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1163628576                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  50719845236                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     79833278                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40402139362                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  73521227885                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12532285969411                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33002.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46383.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36140.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48153.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48707.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8027269.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5819514120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3093133725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11060745360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3818784960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41588386320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102340671090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     116126039520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       283847275095                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.770283                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 300813812342                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17592380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 208436664158                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5947284420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3161045250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13520625300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4280013720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41588386320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     162708353070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65290096800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       296495804880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.778448                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 168066692510                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17592380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 341183783990                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5515759634.615385                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25448537369.865410                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     97.44%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        89000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 195839358000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96613605000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 430229251500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6280557                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6280557                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6280557                       # number of overall hits
system.cpu1.icache.overall_hits::total        6280557                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6141                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6141                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6141                       # number of overall misses
system.cpu1.icache.overall_misses::total         6141                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    268937000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    268937000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    268937000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    268937000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6286698                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6286698                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6286698                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6286698                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000977                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000977                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000977                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000977                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 43793.681811                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43793.681811                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 43793.681811                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43793.681811                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5503                       # number of writebacks
system.cpu1.icache.writebacks::total             5503                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          606                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          606                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          606                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          606                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5535                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5535                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5535                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5535                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    241739500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    241739500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    241739500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    241739500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000880                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000880                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000880                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000880                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 43674.706414                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43674.706414                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 43674.706414                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43674.706414                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5503                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6280557                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6280557                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6141                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6141                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    268937000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    268937000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6286698                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6286698                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000977                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000977                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 43793.681811                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43793.681811                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          606                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          606                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5535                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5535                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    241739500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    241739500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000880                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000880                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 43674.706414                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43674.706414                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979179                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6209766                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5503                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1128.432855                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341292500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979179                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999349                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999349                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12578931                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12578931                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9344214                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9344214                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9344214                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9344214                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2222139                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2222139                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2222139                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2222139                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 199867666442                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 199867666442                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 199867666442                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 199867666442                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11566353                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11566353                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11566353                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11566353                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192121                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192121                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192121                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192121                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89943.818295                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89943.818295                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89943.818295                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89943.818295                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1097381                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        94222                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18814                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1260                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.327894                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.779365                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031164                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031164                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1603097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1603097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1603097                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1603097                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       619042                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       619042                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       619042                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       619042                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54344183104                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54344183104                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54344183104                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54344183104                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053521                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053521                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053521                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053521                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87787.554163                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87787.554163                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87787.554163                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87787.554163                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031164                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8345288                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8345288                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1325556                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1325556                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 102322515500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 102322515500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9670844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9670844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137067                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137067                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77192.148427                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77192.148427                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1027982                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1027982                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297574                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297574                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22320517500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22320517500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75008.292055                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75008.292055                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       998926                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        998926                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       896583                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       896583                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  97545150942                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  97545150942                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895509                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895509                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.473004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.473004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108796.565340                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108796.565340                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       575115                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       575115                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321468                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321468                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32023665604                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32023665604                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169595                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169595                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99616.962198                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99616.962198                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          141                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          141                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5442000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5442000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.314732                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.314732                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38595.744681                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38595.744681                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           97                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2494500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2494500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098214                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098214                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 56693.181818                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56693.181818                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          307                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          307                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       803500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       803500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          423                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          423                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.274232                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.274232                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6926.724138                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6926.724138                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       687500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       687500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.274232                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.274232                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5926.724138                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5926.724138                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592150                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592150                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425776                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425776                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35228755500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35228755500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418278                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418278                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82740.115695                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82740.115695                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425776                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425776                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34802979500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34802979500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418278                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418278                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81740.115695                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81740.115695                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.573003                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10980043                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044715                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.510085                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341304000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.573003                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.955406                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.955406                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26215042                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26215042                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 526842856500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22526253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4214465                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22365988                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3979413                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2595031                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             322                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           254                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2519055                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2519055                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12822289                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9703965                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          322                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          322                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38450225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33509773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3108173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75084744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1640542144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1429151360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       706432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132041728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3202441664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8162574                       # Total snoops (count)
system.tol2bus.snoopTraffic                 101607552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33181872                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070843                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.260759                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30867196     93.02%     93.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2278655      6.87%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36020      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33181872                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50051975483                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16769253000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19246743185                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567732984                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8330943                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               596476074000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 302296                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706132                       # Number of bytes of host memory used
host_op_rate                                   303246                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2372.44                       # Real time elapsed on the host
host_tick_rate                               29350826                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717179421                       # Number of instructions simulated
sim_ops                                     719433921                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069633                       # Number of seconds simulated
sim_ticks                                 69633217500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.890164                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14386643                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15003252                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2596218                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26122809                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34516                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          50923                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16407                       # Number of indirect misses.
system.cpu0.branchPred.lookups               27931386                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10935                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5093                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2202149                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11636067                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2674565                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252295                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44906455                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53297111                       # Number of instructions committed
system.cpu0.commit.committedOps              53418770                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    117213297                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.455740                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.445108                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     97107854     82.85%     82.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11171751      9.53%     92.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2807047      2.39%     94.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1480832      1.26%     96.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       677197      0.58%     96.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       317369      0.27%     96.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       338498      0.29%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       638184      0.54%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2674565      2.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    117213297                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69964                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52568079                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13292745                       # Number of loads committed
system.cpu0.commit.membars                     183408                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184092      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38164682     71.44%     71.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6756      0.01%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13297264     24.89%     96.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1760832      3.30%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53418770                       # Class of committed instruction
system.cpu0.commit.refs                      15058979                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53297111                       # Number of Instructions Simulated
system.cpu0.committedOps                     53418770                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.557990                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.557990                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             53072786                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               397070                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12574026                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             108928725                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12589095                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 55007724                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2203903                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1208360                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1990039                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   27931386                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7163675                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    111608037                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               133508                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          809                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     123478625                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5195956                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.204875                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10656610                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14421159                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.905710                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         124863547                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.993479                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.052937                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                50492106     40.44%     40.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39291549     31.47%     71.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23046116     18.46%     90.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10753331      8.61%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  443132      0.35%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  561058      0.45%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  177889      0.14%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26549      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   71817      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           124863547                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2790                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       11469926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2455718                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18226301                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.629943                       # Inst execution rate
system.cpu0.iew.exec_refs                    24445343                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1944096                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               16955265                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24395133                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            114871                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1135996                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2177352                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           98248613                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22501247                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2612218                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             85882275                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                130387                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5496279                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2203903                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5731263                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       157983                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           27286                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          260                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          235                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11102388                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       411118                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           235                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       884041                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1571677                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 60456385                       # num instructions consuming a value
system.cpu0.iew.wb_count                     82247697                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821606                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 49671356                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.603283                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      82834054                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110218182                       # number of integer regfile reads
system.cpu0.int_regfile_writes               62598131                       # number of integer regfile writes
system.cpu0.ipc                              0.390932                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.390932                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           185660      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62786796     70.95%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7047      0.01%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1931      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1374      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23550046     26.61%     97.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1959727      2.21%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            593      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88494493                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3344                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3267                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3352                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     460056                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005199                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 285166     61.99%     61.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     9      0.00%     61.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     47      0.01%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                158345     34.42%     96.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16431      3.57%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               41      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88765545                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         302429086                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     82244430                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        143075333                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  97881648                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88494493                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             366965                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44829845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           123135                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        114670                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18944010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    124863547                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.708730                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.171502                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           77520957     62.08%     62.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24898072     19.94%     82.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11818039      9.46%     91.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5567177      4.46%     95.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3353493      2.69%     98.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             835284      0.67%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             496914      0.40%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             301952      0.24%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              71659      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      124863547                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.649103                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           262342                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           16694                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24395133                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2177352                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5096                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       136333473                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2932975                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30479426                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39936399                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                765409                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15183962                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14313755                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               430771                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            135505926                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             104475016                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           78675952                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53868630                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                613885                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2203903                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16263607                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38739557                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2838                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       135503088                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6864019                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            107335                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4629479                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        107341                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   212845419                       # The number of ROB reads
system.cpu0.rob.rob_writes                  204315252                       # The number of ROB writes
system.cpu0.timesIdled                         113654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1557                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.528020                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14274803                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14788248                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2574246                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25666240                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15514                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18583                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3069                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27372404                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1414                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4424                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2199225                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11251635                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2444540                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197290                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       45678326                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51337325                       # Number of instructions committed
system.cpu1.commit.committedOps              51432586                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    111918205                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.459555                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.431283                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     91968334     82.17%     82.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11300488     10.10%     92.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2809147      2.51%     94.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1455151      1.30%     96.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       658866      0.59%     96.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       338911      0.30%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       337364      0.30%     97.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       605404      0.54%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2444540      2.18%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    111918205                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23338                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50637490                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12785094                       # Number of loads committed
system.cpu1.commit.membars                     143872                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143872      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37077551     72.09%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12789518     24.87%     97.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1421014      2.76%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51432586                       # Class of committed instruction
system.cpu1.commit.refs                      14210532                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51337325                       # Number of Instructions Simulated
system.cpu1.committedOps                     51432586                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.376925                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.376925                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             49780693                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               377192                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12547487                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             107758587                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10648992                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 55084240                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2200081                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1177865                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1933789                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27372404                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6984561                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108627643                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               102877                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     121946614                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5150204                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.224318                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8445050                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14290317                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.999358                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         119647795                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.023134                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.043913                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                45878094     38.34%     38.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39184628     32.75%     71.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22806460     19.06%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10603649      8.86%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  408536      0.34%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  546239      0.46%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  150216      0.13%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19161      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   50812      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           119647795                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2377158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2460147                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17897840                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.690845                       # Inst execution rate
system.cpu1.iew.exec_refs                    23585902                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1627891                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               17467051                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             23884509                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             84214                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1091981                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1969521                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           97043233                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21958011                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2628111                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84300359                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                129544                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4576993                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2200081                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4809241                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       134247                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           19092                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11099415                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       544083                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            67                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       910586                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1549561                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59206270                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80735625                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820603                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48584850                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.661632                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81367798                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               108105178                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61777925                       # number of integer regfile writes
system.cpu1.ipc                              0.420712                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.420712                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144672      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62156250     71.50%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 311      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            22994957     26.45%     98.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1631926      1.88%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86928470                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     409349                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004709                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 272269     66.51%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     66.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                135398     33.08%     99.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1682      0.41%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              87193147                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         294043431                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80735625                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        142653946                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96771817                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86928470                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             271416                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       45610647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           129347                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         74126                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     19483900                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    119647795                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.726536                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.173315                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           73139748     61.13%     61.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24153565     20.19%     81.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11909259      9.95%     91.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5558178      4.65%     95.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3329178      2.78%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             776292      0.65%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             448302      0.37%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             272315      0.23%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              60958      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      119647795                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.712383                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           233459                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           15979                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            23884509                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1969521                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    800                       # number of misc regfile reads
system.cpu1.numCycles                       122024953                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17153228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30179762                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38677597                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                662213                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13220553                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13551132                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               433103                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            134079532                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             103291488                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           78091792                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53906152                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                164832                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2200081                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14936461                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39414195                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       134079532                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5204786                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             78333                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4301843                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         78341                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   206580612                       # The number of ROB reads
system.cpu1.rob.rob_writes                  201965267                       # The number of ROB writes
system.cpu1.timesIdled                          22579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2290571                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                16451                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2453764                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4151824                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3709113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7304288                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       291165                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        83509                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2705343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1843861                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5412042                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1927370                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3582633                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       370772                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3224912                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22985                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10117                       # Transaction distribution
system.membus.trans_dist::ReadExReq             92658                       # Transaction distribution
system.membus.trans_dist::ReadExResp            92543                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3582633                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           210                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10979464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10979464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    258940736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               258940736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29886                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3708603                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3708603    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3708603                       # Request fanout histogram
system.membus.respLayer1.occupancy        18998126817                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9441394877                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    69633217500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    69633217500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                262                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11195061.068702                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   21328886.397327                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          131    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        84500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     69513500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    68166664500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1466553000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7048125                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7048125                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7048125                       # number of overall hits
system.cpu0.icache.overall_hits::total        7048125                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       115550                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        115550                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       115550                       # number of overall misses
system.cpu0.icache.overall_misses::total       115550                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8625899487                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8625899487                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8625899487                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8625899487                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7163675                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7163675                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7163675                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7163675                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016130                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016130                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016130                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016130                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74650.796080                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74650.796080                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74650.796080                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74650.796080                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        28090                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              412                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.179612                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       107899                       # number of writebacks
system.cpu0.icache.writebacks::total           107899                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7646                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7646                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7646                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7646                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       107904                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       107904                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       107904                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       107904                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8055185987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8055185987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8055185987                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8055185987                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015063                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015063                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015063                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015063                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74651.412246                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74651.412246                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74651.412246                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74651.412246                       # average overall mshr miss latency
system.cpu0.icache.replacements                107899                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7048125                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7048125                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       115550                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       115550                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8625899487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8625899487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7163675                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7163675                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016130                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016130                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74650.796080                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74650.796080                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7646                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7646                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       107904                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       107904                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8055185987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8055185987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015063                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015063                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74651.412246                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74651.412246                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999984                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7157451                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           107936                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.311990                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999984                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14435254                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14435254                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17384257                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17384257                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17384257                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17384257                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5994863                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5994863                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5994863                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5994863                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 383513998624                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 383513998624                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 383513998624                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 383513998624                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23379120                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23379120                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23379120                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23379120                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.256420                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.256420                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.256420                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.256420                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 63973.771982                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 63973.771982                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 63973.771982                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 63973.771982                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7518743                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       281616                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           173043                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5100                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.450142                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    55.218824                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1319508                       # number of writebacks
system.cpu0.dcache.writebacks::total          1319508                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4645690                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4645690                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4645690                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4645690                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1349173                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1349173                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1349173                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1349173                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  92952819995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  92952819995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  92952819995                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  92952819995                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057708                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057708                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057708                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057708                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 68896.146006                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68896.146006                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 68896.146006                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68896.146006                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1319494                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16187497                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16187497                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5492034                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5492034                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 349978273000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 349978273000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21679531                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21679531                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.253328                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.253328                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 63724.709825                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 63724.709825                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4235343                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4235343                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1256691                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1256691                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  86939418000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  86939418000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69181.221159                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69181.221159                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1196760                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1196760                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       502829                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       502829                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  33535725624                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  33535725624                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1699589                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1699589                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.295853                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.295853                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66694.096053                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66694.096053                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       410347                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       410347                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92482                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92482                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6013401995                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6013401995                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054414                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054414                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 65022.404306                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65022.404306                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60853                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60853                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1418                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1418                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     41961500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     41961500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.022771                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.022771                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29592.031030                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29592.031030                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1032                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1032                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          386                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          386                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4150000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4150000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006199                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006199                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10751.295337                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10751.295337                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55898                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55898                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5580                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5580                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     41131000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     41131000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090764                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090764                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7371.146953                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7371.146953                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5474                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5474                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     35680000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     35680000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089040                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089040                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6518.085495                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6518.085495                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       553000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       553000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       530000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       530000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2228                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2228                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2865                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2865                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    117962999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    117962999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5093                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5093                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.562537                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.562537                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 41173.821640                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 41173.821640                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2864                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2864                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    115097999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    115097999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.562340                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.562340                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 40187.848813                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 40187.848813                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.871484                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18863417                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1340201                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.075066                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.871484                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48356093                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48356093                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12875                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              406295                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3337                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              376043                       # number of demand (read+write) hits
system.l2.demand_hits::total                   798550                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12875                       # number of overall hits
system.l2.overall_hits::.cpu0.data             406295                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3337                       # number of overall hits
system.l2.overall_hits::.cpu1.data             376043                       # number of overall hits
system.l2.overall_hits::total                  798550                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95023                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            910254                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18866                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            841682                       # number of demand (read+write) misses
system.l2.demand_misses::total                1865825                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95023                       # number of overall misses
system.l2.overall_misses::.cpu0.data           910254                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18866                       # number of overall misses
system.l2.overall_misses::.cpu1.data           841682                       # number of overall misses
system.l2.overall_misses::total               1865825                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7740806999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  85680257995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1606591000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  79544482992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     174572138986                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7740806999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  85680257995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1606591000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  79544482992                       # number of overall miss cycles
system.l2.overall_miss_latency::total    174572138986                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          107898                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1316549                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22203                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1217725                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2664375                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         107898                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1316549                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22203                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1217725                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2664375                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.880674                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.691394                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.849705                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.691192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.700286                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.880674                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.691394                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.849705                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.691192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.700286                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81462.456447                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94127.856615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85158.009117                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94506.574920                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93562.975620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81462.456447                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94127.856615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85158.009117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94506.574920                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93562.975620                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               8051                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       175                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      46.005714                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1637563                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              370772                       # number of writebacks
system.l2.writebacks::total                    370772                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            166                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          32960                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            267                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          26270                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               59663                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           166                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         32960                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           267                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         26270                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              59663                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       877294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        18599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       815412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1806162                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       877294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        18599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       815412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1909905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3716067                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6782484003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  75170011510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1407970001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  70102190514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 153462656028                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6782484003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  75170011510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1407970001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  70102190514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 143432144714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 296894800742                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.879136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.666359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.837680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.669619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.677893                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.879136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.666359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.837680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.669619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.394724                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71502.198077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85683.945758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75701.381848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 85971.497248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84966.163627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71502.198077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85683.945758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75701.381848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 85971.497248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75099.099020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79894.899834                       # average overall mshr miss latency
system.l2.replacements                        5472145                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       449020                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           449020                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       449020                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       449020                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1972624                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1972624                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1972625                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1972625                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1909905                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1909905                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 143432144714                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 143432144714                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75099.099020                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75099.099020                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1062                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1177                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2239                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1057                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1221                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2278                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1836500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1299000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3135500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2119                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2398                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4517                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.498820                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.509174                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.504317                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1737.464522                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1063.882064                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1376.426690                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1050                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1218                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2268                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     21197996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     24401996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     45599992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.495517                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.507923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.502103                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20188.567619                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20034.479475                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20105.816578                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           193                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           124                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                317                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          594                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          381                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              975                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3675000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1691000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5366000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          787                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          505                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1292                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.754765                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.754455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.754644                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6186.868687                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4438.320210                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5503.589744                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          584                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          378                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          962                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11935000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7492000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     19427000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.742058                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.748515                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.744582                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20436.643836                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19820.105820                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20194.386694                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            19417                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            12034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31451                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          59451                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          41716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              101167                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5630465000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4138926498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9769391498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        78868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53750                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.753804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.776112                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.762845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94707.658408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99216.763304                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96566.978343                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6897                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1825                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             8722                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        52554                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        39891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4626114000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3614863498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8240977498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.666354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.742158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.697077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88025.916200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90618.522925                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89144.653556                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3337                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95023                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18866                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           113889                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7740806999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1606591000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9347397999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       107898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22203                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130101                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.880674                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.849705                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.875389                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81462.456447                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85158.009117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82074.634065                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          166                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          267                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           433                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        18599                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       113456                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6782484003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1407970001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8190454004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.879136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.837680                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.872061                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71502.198077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75701.381848                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72190.576118                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       386878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       364009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            750887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       850803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       799966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1650769                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  80049792995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  75405556494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 155455349489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1237681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1163975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2401656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.687417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.687271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.687346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94087.342187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94260.951708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94171.473713                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        26063                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        24445                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        50508                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       824740                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       775521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1600261                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  70543897510                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  66487327016                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 137031224526                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.666359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.666269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.666316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85534.710951                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 85732.465034                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85630.546846                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          216                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               220                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          246                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           45                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             291                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4002500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1401500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5404000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          462                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           511                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.532468                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.918367                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.569472                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16270.325203                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 31144.444444                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18570.446735                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           68                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           16                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           84                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          178                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          207                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3456998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       571999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4028997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.385281                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.591837                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.405088                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19421.337079                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19724.103448                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19463.753623                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999737                       # Cycle average of tags in use
system.l2.tags.total_refs                     6900324                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5472510                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.260907                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.373030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.267712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.206664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.380539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.554598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.217194                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.365204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.019808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.096979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.086791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.425269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46211670                       # Number of tag accesses
system.l2.tags.data_accesses                 46211670                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6070912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      56164352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1190336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      52201792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    119583872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          235211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6070912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1190336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7261248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23729408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23729408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         877568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          18599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         815653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1868498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3675176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       370772                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             370772                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         87184137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        806574133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17094370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        749667958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1717339458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3377860057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     87184137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17094370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        104278508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      340777130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            340777130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      340777130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        87184137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       806574133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17094370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       749667958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1717339458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3718637186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    360885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    865169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     18599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    807343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1856832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000469129250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21947                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21946                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6619687                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             340705                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3675176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     370773                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3675176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   370773                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  32375                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9888                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            157740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            170307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            166774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            171430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            248127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            255248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            236244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            184979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            187742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            184106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           226641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           278695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           407260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           457689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           154392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           155427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15620                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  95187940455                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18214005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            163490459205                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26130.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44880.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3139220                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  326471                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3675176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               370773                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  649105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  600435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  513911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  455805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  418244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  304406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  217394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  156538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  113166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   78418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  51759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  35959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  21037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  12152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       537988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    476.285300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   293.808996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.083741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       128851     23.95%     23.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        86311     16.04%     39.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61578     11.45%     51.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        48586      9.03%     60.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22669      4.21%     64.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16292      3.03%     67.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13178      2.45%     70.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10688      1.99%     72.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149835     27.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       537988                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     165.988654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    110.479663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    177.242378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         12046     54.89%     54.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5367     24.46%     79.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2898     13.21%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          957      4.36%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          315      1.44%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          138      0.63%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           56      0.26%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           40      0.18%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           32      0.15%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           23      0.10%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           31      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            9      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            8      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            6      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            5      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21946                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.444206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.411945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.090426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18037     82.18%     82.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              606      2.76%     84.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1851      8.43%     93.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              849      3.87%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              337      1.54%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              153      0.70%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               64      0.29%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.12%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21947                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              233139264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2072000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23096512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               235211264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23729472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3348.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       331.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3377.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    340.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    26.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   69633131000                       # Total gap between requests
system.mem_ctrls.avgGap                      17210.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6070912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55370816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1190336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     51669952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    118837248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23096512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 87184137.369496107101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 795178192.074781060219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17094370.226393748075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 742030224.296328186989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1706617219.001836299896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 331688134.330429315567                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       877568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        18599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       815653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1868498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       370773                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2861006948                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  38931081767                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    637031877                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  36400348133                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  84660990480                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1714196754465                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30160.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44362.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34250.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     44627.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45309.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4623305.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2318772120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1232456610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14650937280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          959618700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5496725520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30667850790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        913596960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56239957980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        807.659907                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2059093042                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2325180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  65248944458                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1522497900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            809211645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11358661860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          924221880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5496725520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29186230980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2161276800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        51458826585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        738.998260                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5256251036                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2325180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62051786464                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                990                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          496                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    17381025.201613                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   21422818.002908                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          496    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    220336500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            496                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61012229000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8620988500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6961101                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6961101                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6961101                       # number of overall hits
system.cpu1.icache.overall_hits::total        6961101                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23460                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23460                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23460                       # number of overall misses
system.cpu1.icache.overall_misses::total        23460                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1781698000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1781698000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1781698000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1781698000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6984561                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6984561                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6984561                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6984561                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003359                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003359                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003359                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003359                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75946.206309                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75946.206309                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75946.206309                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75946.206309                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          343                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    85.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22203                       # number of writebacks
system.cpu1.icache.writebacks::total            22203                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1257                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1257                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1257                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1257                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22203                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22203                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22203                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22203                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1679856000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1679856000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1679856000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1679856000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003179                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003179                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75658.965005                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75658.965005                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75658.965005                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75658.965005                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22203                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6961101                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6961101                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23460                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23460                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1781698000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1781698000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6984561                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6984561                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003359                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003359                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75946.206309                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75946.206309                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1257                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1257                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22203                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22203                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1679856000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1679856000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003179                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003179                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75658.965005                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75658.965005                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7059630                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22235                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           317.500787                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13991325                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13991325                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16943973                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16943973                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16943973                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16943973                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5675292                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5675292                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5675292                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5675292                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 364685966195                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 364685966195                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 364685966195                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 364685966195                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22619265                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22619265                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22619265                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22619265                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.250905                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.250905                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.250905                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.250905                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64258.537921                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64258.537921                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64258.537921                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64258.537921                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6039165                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       344618                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           143570                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5722                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.064254                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.226844                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1217112                       # number of writebacks
system.cpu1.dcache.writebacks::total          1217112                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4427123                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4427123                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4427123                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4427123                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1248169                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1248169                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1248169                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1248169                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  86234789361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  86234789361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  86234789361                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  86234789361                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055182                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055182                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055182                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055182                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69089.033104                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69089.033104                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69089.033104                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69089.033104                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1217100                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15919604                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15919604                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5326841                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5326841                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 342014239500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 342014239500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21246445                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21246445                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.250717                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.250717                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 64205.828464                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64205.828464                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4145174                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4145174                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1181667                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1181667                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  81861573500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  81861573500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055617                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055617                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69276.347313                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69276.347313                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1024369                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1024369                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       348451                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       348451                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  22671726695                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  22671726695                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1372820                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1372820                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.253821                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.253821                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65064.318068                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65064.318068                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       281949                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       281949                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66502                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66502                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4373215861                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4373215861                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048442                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048442                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65760.666762                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65760.666762                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47522                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47522                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          872                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          872                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     38311500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     38311500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.018019                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018019                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43935.206422                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43935.206422                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          233                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          233                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          639                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          639                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22758000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22758000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013204                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013204                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35615.023474                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35615.023474                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42974                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42974                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     32128500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     32128500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        48088                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        48088                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.106347                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.106347                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6282.459914                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6282.459914                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5027                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5027                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     27136500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     27136500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.104538                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.104538                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5398.149990                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5398.149990                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       930500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       930500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       895500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       895500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1634                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1634                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2790                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2790                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    128399500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    128399500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4424                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4424                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.630651                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.630651                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 46021.326165                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 46021.326165                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2790                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2790                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    125609500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    125609500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.630651                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.630651                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 45021.326165                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 45021.326165                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.353233                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18296565                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1239459                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.761735                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.353233                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.979789                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979789                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46679774                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46679774                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  69633217500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2569267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       819792                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2217675                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5101376                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3205765                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           25137                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10443                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35580                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           58                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           58                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           139898                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          139898                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130106                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2439160                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          511                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          511                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       323701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3997626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        66609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3694768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8082704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13811072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    168706688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2841984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    155828800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              341188544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8752531                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26599616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11423244                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.204771                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.421261                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9167601     80.25%     80.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2172134     19.02%     99.27% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  83509      0.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11423244                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5373679070                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2021555367                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         161963784                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1870643293                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33458691                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
