---
layout: page
title: Actividades
short_title: Programa
permalink: /programa/
img_link: ../assets/img/charla.jpg
---

<p align="justify">
	La edición 2024 de CANELOS tendrá lugar los días jueves 3 y viernes 4 de octubre, de forma presencial. 
	Serán dos días llenos de charlas plenarias técnicas y presentaciones de empresas, 
	con participación de destacados invitados de la academia e industria microelectrónica, tanto de Chile como del extranjero.
	Además, se incluyen instancias de networking y un foro para cerrar el seminario discutiendo sobre el futuro de la microelectrónica en nuestro país.
</p>
 
<!--
## Programa

<div class="page-col-wrapper">        
	<div class="page-col page-col-2">
		Mirando al mar desde el Cerro Placeres, se impone el Campus Casa Central de la UTFSM, con toda la infraestructura necesaria para CANELOS.
		La majestuosa arquitectura y agradables jardines hacen de este el entorno perfecto para reunir a la comunidad nacional de microelectrónica.
		Además, con más de 90 años de reconocida trayectoria en ciencia e ingeniería, la UTFSM abarca distintos Departamentos y Centros de Investigación 
		con interés en microelectrónica y que participan del evento desde sus respectivas disciplinas.
	</div>
	
	<div class="page-col page-col-1">
		<p align="center"> <img src="../assets/img/jardin_usm.jpg" alt="Jardín del campus" style="max-width: 100%"/> </p>
	</div>
</div>
-->


## Charlas plenarias

<h3 align="right" style="font-weight: bold;">From micro/nano Semiconductors to Light Year Scale</h3>
<div class="page-col-wrapper">    
	<div class="page-col page-col-4">
		<p align="center"> <img src="../assets/img/program/edmundo.png" alt="Profesor Edmundo Gutierrez" style="max-width: 100%"/> </p>
	</div>
    
	<div class="page-col page-col-6">
		A description of semiconductor materials and devices at the 
		scale of micrometers and nanometers (a few atomic layers) is made, and their use in the observation and discovery of objects 
		the size of galaxies and black holes on the scale of light years. It shows that semiconductor devices on the scale of a few 
		atomic layers are needed to observe objects so large and distant on the scale of light years.
		<br><br>
		
		<b>Bio:</b> Edmundo Gutiérrez got his PhD from the Catholic University of Leuven, Belgium, while working at IMEC. He was guest 
		Professor at Simon Fraser University, and has acted as Design Manager of the Motorola Mexico Center for Semiconductor 
		Technology and Technical Director of the Intel Mexico Research Center. Edmundo is currently a Professor at INAOE, in 
		Puebla, Mexico.
	</div>
	
</div>
<p align="justify">
	Professor Gutiérrez has published over 100 scientific publications and conferences in the field of semiconductor 
	device physics and is author of the book “Low Temperature Electronics, Physics, Devices, Circuits and Applications”.
</p>
<br>

<h3 align="left" style="font-weight: bold;">Accelerating AI with Compute-In-Memory architectures:<br> a system's view on design, test and reliability aspects</h3>
<div class="page-col-wrapper">
	<div class="page-col page-col-6">
		Witnessing the constantly increasing need for energy-efficient computation of Artificial Intelligence (AI) tasks is straightforward today. 
		Whether these computations happen in servers (i.e., on the cloud) or in devices themselves (i.e., on the edge), 
		the situation has started to raise sustainability concerns, requiring significantly more efficient computing technologies for AI. 
		Among promising architectures to accelerate AI tasks on hardware, Compute-In-Memory (CIM) architectures promise orders of magnitude 
		more efficient computation by drastically reducing costly data transfers. To achieve this, CIM can rely on analog computing principles 
		and the massive developments around emerging Non-Volatile Memory (eNVM) technologies. However, designing and deploying efficient 
		and reliable CIM architectures remains a crucial challenge to enable the next generation of computing devices. 
		<br>
	</div>
	
	<div class="page-col page-col-4">
		<p align="center"> <img src="../assets/img/program/martin.png" alt="Profesor Martin Andraud" style="max-width: 100%"/> </p>
	</div>	
</div>
<p align="justify">
	In this talk, we will start by explaining the main principle of hardware AI acceleration, from generic processors to dedicated AI accelerators. 
	We will then introduce the design of CIM accelerators, covering both digital and mixed-signal aspects. 
	We will draw a possible roadmap for the future of CIM devices, mainly focusing on analog computing with eNVMs. 
	Finally, we will detail several challenges ahead from a system's perspective, in terms of design, test and reliability.
	<br><br>
	<b>Bio:</b> Martin Andraud got his PhD from Gernoble University, and he was a postdoctoral researcher with TU Eindhoven and KU Leuven. 
	Martin is now an assistant professor at UCLouvain, Belgium, and a visiting professor at Aalto University. His research interests include 
	the interface between edge AI, hardware/software co-design, testing, and reliability of custom ASICs for AI accelerators.
</p>

<hr>


<!--
# Dónde comer
-->