From: Linus Walleij <linus.walleij@linaro.org>
Subject: Re: [PATCH V12 1/2] pinctrl: add DT binding doc for pincontrol of
 PMIC max77620/max20024
Date: Tue, 24 May 2016 13:17:21 +0200
Message-ID: <CACRpkdbEhJhGGx07v5tkB0xWh_1fTZxXc2qOXBuka5reomdgWA@mail.gmail.com>
References: <1463116755-30469-1-git-send-email-ldewangan@nvidia.com>
	<1463116755-30469-2-git-send-email-ldewangan@nvidia.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Return-path: <linux-gpio-owner@vger.kernel.org>
Received: from mail-oi0-f50.google.com ([209.85.218.50]:36393 "EHLO
	mail-oi0-f50.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751527AbcEXLRW (ORCPT
	<rfc822;linux-gpio@vger.kernel.org>); Tue, 24 May 2016 07:17:22 -0400
Received: by mail-oi0-f50.google.com with SMTP id j1so20516286oih.3
        for <linux-gpio@vger.kernel.org>; Tue, 24 May 2016 04:17:22 -0700 (PDT)
In-Reply-To: <1463116755-30469-2-git-send-email-ldewangan@nvidia.com>
Sender: linux-gpio-owner@vger.kernel.org
List-Id: linux-gpio@vger.kernel.org
To: Laxman Dewangan <ldewangan@nvidia.com>
Cc: Rob Herring <robh+dt@kernel.org>, "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>, "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>, "linux-gpio@vger.kernel.org" <linux-gpio@vger.kernel.org>

On Fri, May 13, 2016 at 7:19 AM, Laxman Dewangan <ldewangan@nvidia.com> wrote:

> Maxim Semiconductor's PMIC MAX77620/MAX20024 has 8 GPIO pins
> which act as GPIO as well as special function mode.
>
> Add DT binding document to configure pins in function mode as
> well as pin configuration parameters.
>
> Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
> Acked-by: Rob Herring <robh@kernel.org>
> Acked-by: Linus Walleij <linus.walleij@linaro.org>

Patch applied to the pin control tree.

Yours,
Linus Walleij
