(edif Full_Adder_1_Bit
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 8 19 11 54 58)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure Full_Adder_1_Bit.ngc Full_Adder_1_Bit.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library Full_Adder_1_Bit_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell Full_Adder_1_Bit
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A
              (direction INPUT)
            )
            (port B
              (direction INPUT)
            )
            (port Cin
              (direction INPUT)
            )
            (port Sout
              (direction OUTPUT)
            )
            (port Cout
              (direction OUTPUT)
            )
            (designator "xc6slx16-3-csg324")
            (property TYPE (string "Full_Adder_1_Bit") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "Full_Adder_1_Bit_Full_Adder_1_Bit") (owner "Xilinx"))
          )
          (contents
            (instance Cout1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___Cout1") (owner "Xilinx"))
              (property INIT (string "E8") (owner "Xilinx"))
            )
            (instance Sout1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___Cout1") (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename A_IBUF_renamed_0 "A_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_IBUF_renamed_1 "B_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Cin_IBUF_renamed_2 "Cin_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Sout_OBUF_renamed_3 "Sout_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Cout_OBUF_renamed_4 "Cout_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net A_IBUF
              (joined
                (portRef I2 (instanceRef Cout1))
                (portRef I0 (instanceRef Sout1))
                (portRef O (instanceRef A_IBUF_renamed_0))
              )
            )
            (net B_IBUF
              (joined
                (portRef I0 (instanceRef Cout1))
                (portRef I1 (instanceRef Sout1))
                (portRef O (instanceRef B_IBUF_renamed_1))
              )
            )
            (net Cin_IBUF
              (joined
                (portRef I1 (instanceRef Cout1))
                (portRef I2 (instanceRef Sout1))
                (portRef O (instanceRef Cin_IBUF_renamed_2))
              )
            )
            (net Cout_OBUF
              (joined
                (portRef O (instanceRef Cout1))
                (portRef I (instanceRef Cout_OBUF_renamed_4))
              )
            )
            (net Sout_OBUF
              (joined
                (portRef O (instanceRef Sout1))
                (portRef I (instanceRef Sout_OBUF_renamed_3))
              )
            )
            (net A
              (joined
                (portRef A)
                (portRef I (instanceRef A_IBUF_renamed_0))
              )
            )
            (net B
              (joined
                (portRef B)
                (portRef I (instanceRef B_IBUF_renamed_1))
              )
            )
            (net Cin
              (joined
                (portRef Cin)
                (portRef I (instanceRef Cin_IBUF_renamed_2))
              )
            )
            (net Sout
              (joined
                (portRef Sout)
                (portRef O (instanceRef Sout_OBUF_renamed_3))
              )
            )
            (net Cout
              (joined
                (portRef Cout)
                (portRef O (instanceRef Cout_OBUF_renamed_4))
              )
            )
          )
      )
    )
  )

  (design Full_Adder_1_Bit
    (cellRef Full_Adder_1_Bit
      (libraryRef Full_Adder_1_Bit_lib)
    )
    (property PART (string "xc6slx16-3-csg324") (owner "Xilinx"))
  )
)

