

================================================================
== Vivado HLS Report for 'Padding'
================================================================
* Date:           Fri May 24 00:15:52 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2115|  2115|  2115|  2115|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  2114|  2114|      2114|          -|          -|     1|    no    |
        | + Loop 1.1      |  2112|  2112|        66|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1  |    64|    64|         2|          -|          -|    32|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    131|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     96|
|Register         |        -|      -|     133|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     133|    227|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |idx_4_fu_220_p2             |     +    |      0|  0|  13|          11|           1|
    |indvars_iv_next2_fu_226_p2  |     +    |      0|  0|  13|          11|           6|
    |tmp_54_fu_182_p2            |     +    |      0|  0|  13|           6|          11|
    |tmp_fu_210_p2               |     +    |      0|  0|  14|          10|          10|
    |x_1_fu_204_p2               |     +    |      0|  0|  15|           6|           1|
    |y_1_fu_164_p2               |     +    |      0|  0|  15|           6|           1|
    |exitcond3_fu_158_p2         |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_fu_198_p2          |   icmp   |      0|  0|  13|          11|          11|
    |idx_6_fu_152_p2             |    xor   |      0|  0|  12|          11|          12|
    |indvars_iv_next_fu_188_p2   |    xor   |      0|  0|  12|          11|          12|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 131|          89|          72|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  33|          6|    1|          6|
    |idx_1_reg_109       |   9|          2|   11|         22|
    |idx_2_reg_131       |   9|          2|   11|         22|
    |idx_reg_73          |   9|          2|   11|         22|
    |indvars_iv1_reg_98  |   9|          2|   11|         22|
    |indvars_iv_reg_61   |   9|          2|   11|         22|
    |x_reg_141           |   9|          2|    6|         12|
    |y_reg_120           |   9|          2|    6|         12|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  96|         20|   68|        140|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   5|   0|    5|          0|
    |idx_1_reg_109       |  11|   0|   11|          0|
    |idx_2_reg_131       |  11|   0|   11|          0|
    |idx_4_reg_282       |  11|   0|   11|          0|
    |idx_6_reg_236       |  11|   0|   11|          0|
    |idx_reg_73          |  11|   0|   11|          0|
    |indvars_iv1_reg_98  |  11|   0|   11|          0|
    |indvars_iv_reg_61   |  11|   0|   11|          0|
    |tmp_54_reg_254      |  11|   0|   11|          0|
    |tmp_reg_272         |  10|   0|   10|          0|
    |tmp_s_reg_249       |   5|   0|   10|          5|
    |x_1_reg_267         |   6|   0|    6|          0|
    |x_reg_141           |   6|   0|    6|          0|
    |y_1_reg_244         |   6|   0|    6|          0|
    |y_reg_120           |   6|   0|    6|          0|
    |z_reg_85            |   1|   0|    1|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 133|   0|  138|          5|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    Padding   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    Padding   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    Padding   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    Padding   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    Padding   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    Padding   | return value |
|out_V_address0  | out |   10|  ap_memory |     out_V    |     array    |
|out_V_ce0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0        | out |   16|  ap_memory |     out_V    |     array    |
|in_V_address0   | out |   10|  ap_memory |     in_V     |     array    |
|in_V_ce0        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0         |  in |   16|  ap_memory |     in_V     |     array    |
+----------------+-----+-----+------------+--------------+--------------+

