
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003599                       # Number of seconds simulated
sim_ticks                                  3599127417                       # Number of ticks simulated
final_tick                               533163507354                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56588                       # Simulator instruction rate (inst/s)
host_op_rate                                    71734                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 100669                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890700                       # Number of bytes of host memory used
host_seconds                                 35752.11                       # Real time elapsed on the host
sim_insts                                  2023128703                       # Number of instructions simulated
sim_ops                                    2564630705                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       236800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        71936                       # Number of bytes read from this memory
system.physmem.bytes_read::total               311808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       112384                       # Number of bytes written to this memory
system.physmem.bytes_written::total            112384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1850                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          562                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2436                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             878                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  878                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       355642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65793725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       497898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19987067                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                86634332                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       355642                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       497898                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             853540                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31225346                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31225346                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31225346                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       355642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65793725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       497898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19987067                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              117859678                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8631002                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3112453                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2555282                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202814                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1268381                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204264                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314753                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8760                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200705                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17050181                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3112453                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519017                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3661184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1084337                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        735477                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564157                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79397                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8475838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.472879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.331427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4814654     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365844      4.32%     61.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318708      3.76%     64.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342325      4.04%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301659      3.56%     72.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155523      1.83%     74.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101681      1.20%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          268399      3.17%     78.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1807045     21.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8475838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360613                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.975458                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3370101                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       691778                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479848                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56471                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877631                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507562                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1076                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20220310                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6313                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877631                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537665                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         336186                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        77294                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364659                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       282395                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19534118                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          609                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        178208                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76366                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27118703                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91059316                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91059316                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10311708                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3310                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1713                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           746792                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1940975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25958                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       261697                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18416626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14775660                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29359                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6139719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18754910                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8475838                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.743268                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912044                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3060700     36.11%     36.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1801277     21.25%     57.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1166847     13.77%     71.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       759724      8.96%     80.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       765043      9.03%     89.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441155      5.20%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338362      3.99%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        76442      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66288      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8475838                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108177     69.04%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21329     13.61%     82.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27180     17.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12141143     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200329      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579040     10.69%     94.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853551      5.78%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14775660                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.711929                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156691                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010605                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38213206                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24559777                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14357679                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14932351                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26789                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711772                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227358                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877631                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         259575                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16295                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18419935                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29651                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1940975                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007258                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1711                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11367                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          751                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122155                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115163                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237318                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14514953                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485564                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       260705                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2313648                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057542                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            828084                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.681723                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14372394                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14357679                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9359329                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26125940                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.663501                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358239                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6181030                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204938                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7598207                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610818                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3072233     40.43%     40.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2043731     26.90%     67.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837695     11.02%     78.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428333      5.64%     83.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       365282      4.81%     88.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       178886      2.35%     91.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       198066      2.61%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100595      1.32%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       373386      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7598207                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       373386                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25645178                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37719296                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3972                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 155164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863100                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863100                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158614                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158614                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65545298                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19678778                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18977273                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8631002                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3177399                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2592062                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213968                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1343991                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1239872                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          342147                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9587                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3179487                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17462481                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3177399                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1582019                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3878138                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1135445                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        529017                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1569972                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       103996                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8505529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.545723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4627391     54.40%     54.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          256463      3.02%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          479479      5.64%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          475396      5.59%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          295406      3.47%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          234794      2.76%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          149403      1.76%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          138477      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1848720     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8505529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368138                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.023228                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3317672                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       522915                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3723566                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22722                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        918647                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       535203                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20949948                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        918647                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3559585                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         101483                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92614                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3499824                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       333370                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20190127                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        138182                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102764                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28345815                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94188160                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94188160                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17471666                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10874032                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3563                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1722                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           932796                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1874825                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       951339                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11832                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       375961                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19029167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3444                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15128440                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29408                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6473754                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19817869                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8505529                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778660                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.893617                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2915923     34.28%     34.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1833432     21.56%     55.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1245958     14.65%     70.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       800272      9.41%     79.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       835030      9.82%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       408545      4.80%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       319364      3.75%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        72793      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74212      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8505529                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          94009     72.32%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18420     14.17%     86.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17553     13.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12656929     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203203      1.34%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1721      0.01%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1463321      9.67%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       803266      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15128440                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.752802                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             129982                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008592                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38921795                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25506402                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14783326                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15258422                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47563                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       735443                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          186                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229489                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        918647                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52603                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9117                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19032614                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38291                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1874825                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       951339                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1722                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7080                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       132794                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252589                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14928141                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1396849                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       200295                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2181897                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2115111                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            785048                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729595                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14788196                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14783326                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9420968                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27035222                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712817                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348470                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10176476                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12530598                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6501993                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216332                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7586881                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.651614                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146152                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2881811     37.98%     37.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2123754     27.99%     65.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       882330     11.63%     77.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       439059      5.79%     83.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       440487      5.81%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       178171      2.35%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180989      2.39%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95970      1.26%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       364310      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7586881                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10176476                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12530598                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1861222                       # Number of memory references committed
system.switch_cpus1.commit.loads              1139375                       # Number of loads committed
system.switch_cpus1.commit.membars               1722                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1808693                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11289133                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258453                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       364310                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26255162                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38984500                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 125473                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10176476                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12530598                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10176476                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848133                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848133                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.179061                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.179061                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67063215                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20535970                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19241572                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3444                       # number of misc regfile writes
system.l20.replacements                          1860                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          598654                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10052                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.555710                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           23.334447                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.975707                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   947.820863                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7210.868983                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002848                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001218                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.115701                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.880233                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         8035                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8035                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1815                       # number of Writeback hits
system.l20.Writeback_hits::total                 1815                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         8035                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8035                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         8035                       # number of overall hits
system.l20.overall_hits::total                   8035                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1850                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1860                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1850                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1860                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1850                       # number of overall misses
system.l20.overall_misses::total                 1860                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       709890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    169126403                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      169836293                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       709890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    169126403                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       169836293                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       709890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    169126403                       # number of overall miss cycles
system.l20.overall_miss_latency::total      169836293                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9885                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9895                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1815                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1815                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9885                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9895                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9885                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9895                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.187152                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.187974                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.187152                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.187974                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.187152                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.187974                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        70989                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91419.677297                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91309.834946                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91419.677297                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91309.834946                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91419.677297                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91309.834946                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 494                       # number of writebacks
system.l20.writebacks::total                      494                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1850                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1860                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1850                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1860                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1850                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1860                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       635887                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    155388893                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    156024780                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       635887                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    155388893                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    156024780                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       635887                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    155388893                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    156024780                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.187152                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.187974                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.187152                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.187974                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.187152                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.187974                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83993.996216                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 83884.290323                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83993.996216                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 83884.290323                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83993.996216                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 83884.290323                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           576                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          320225                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8768                       # Sample count of references to valid blocks.
system.l21.avg_refs                         36.522012                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 270                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.977390                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   283.999267                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7624.023343                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032959                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001706                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.034668                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.930667                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3482                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3482                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1048                       # number of Writeback hits
system.l21.Writeback_hits::total                 1048                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3482                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3482                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3482                       # number of overall hits
system.l21.overall_hits::total                   3482                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          562                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  576                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          562                       # number of demand (read+write) misses
system.l21.demand_misses::total                   576                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          562                       # number of overall misses
system.l21.overall_misses::total                  576                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1040210                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     49369794                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       50410004                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1040210                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     49369794                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        50410004                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1040210                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     49369794                       # number of overall miss cycles
system.l21.overall_miss_latency::total       50410004                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4044                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4058                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1048                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1048                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4044                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4058                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4044                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4058                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.138971                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.141942                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.138971                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.141942                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.138971                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.141942                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 74300.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 87846.608541                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 87517.368056                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 74300.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 87846.608541                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 87517.368056                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 74300.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 87846.608541                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 87517.368056                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 384                       # number of writebacks
system.l21.writebacks::total                      384                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          562                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             576                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          562                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              576                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          562                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             576                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       932280                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     44992823                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     45925103                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       932280                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     44992823                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     45925103                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       932280                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     44992823                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     45925103                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.138971                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.141942                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.138971                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.141942                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.138971                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.141942                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 66591.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80058.403915                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 79731.081597                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 66591.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 80058.403915                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 79731.081597                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 66591.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 80058.403915                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 79731.081597                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975687                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571807                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821039.649091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975687                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015987                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564146                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564146                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564146                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564146                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564146                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564146                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       855471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       855471                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       855471                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       855471                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564157                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564157                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564157                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564157                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564157                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564157                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9885                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468669                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10141                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17204.286461                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.053312                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.946688                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898646                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101354                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1166931                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1166931                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1636                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1636                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943613                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943613                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943613                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943613                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38191                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38191                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38201                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38201                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38201                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38201                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1353204294                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1353204294                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       509232                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       509232                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1353713526                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1353713526                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1353713526                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1353713526                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205122                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205122                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981814                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981814                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981814                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981814                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031691                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031691                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019276                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019276                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019276                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019276                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35432.544160                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35432.544160                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 50923.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50923.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35436.599199                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35436.599199                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35436.599199                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35436.599199                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1815                       # number of writebacks
system.cpu0.dcache.writebacks::total             1815                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28306                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28306                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28316                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28316                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28316                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28316                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9885                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9885                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9885                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9885                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9885                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9885                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    238279833                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    238279833                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    238279833                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    238279833                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    238279833                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    238279833                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008202                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008202                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004988                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004988                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004988                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004988                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24105.193020                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24105.193020                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24105.193020                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24105.193020                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24105.193020                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24105.193020                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.977355                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004529829                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2169610.861771                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.977355                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022400                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1569955                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1569955                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1569955                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1569955                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1569955                       # number of overall hits
system.cpu1.icache.overall_hits::total        1569955                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1372990                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1372990                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1372990                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1372990                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1372990                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1372990                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1569972                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1569972                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1569972                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1569972                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1569972                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1569972                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 80764.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80764.117647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 80764.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80764.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 80764.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80764.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1071880                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1071880                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1071880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1071880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1071880                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1071880                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76562.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76562.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 76562.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76562.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 76562.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76562.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4044                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153887363                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4300                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35787.758837                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.036368                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.963632                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.863423                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.136577                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1065688                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1065688                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       718467                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        718467                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1722                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1722                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1722                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1722                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1784155                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1784155                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1784155                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1784155                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10459                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10459                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10459                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10459                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10459                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10459                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    402573604                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    402573604                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    402573604                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    402573604                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    402573604                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    402573604                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1076147                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1076147                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       718467                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       718467                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1722                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1722                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1794614                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1794614                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1794614                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1794614                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009719                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009719                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005828                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005828                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005828                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005828                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38490.640023                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38490.640023                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38490.640023                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38490.640023                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38490.640023                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38490.640023                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1048                       # number of writebacks
system.cpu1.dcache.writebacks::total             1048                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6415                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6415                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6415                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6415                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6415                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6415                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4044                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4044                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4044                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4044                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4044                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4044                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     72313525                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     72313525                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     72313525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     72313525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     72313525                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     72313525                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002253                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002253                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002253                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002253                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17881.682740                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17881.682740                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17881.682740                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17881.682740                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17881.682740                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17881.682740                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
