# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_FT60X_noPS.srcs/sources_1/ip/conv_s1n14/sim/conv_s1n14.vhd" \
"../../../../project_FT60X_noPS.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" \

# Do not sort compile order
nosort
