#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd173505470 .scope module, "decoder2x4_always" "decoder2x4_always" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /OUTPUT 4 "result"
o0x100762008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd1735055d0_0 .net "en", 0 0, o0x100762008;  0 drivers
o0x100762038 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fd173515620_0 .net "in", 1 0, o0x100762038;  0 drivers
v0x7fd1735156c0_0 .var "result", 3 0;
E_0x7fd1735035e0 .event edge, v0x7fd1735055d0_0, v0x7fd173515620_0;
    .scope S_0x7fd173505470;
T_0 ;
    %wait E_0x7fd1735035e0;
    %load/vec4 v0x7fd1735055d0_0;
    %load/vec4 v0x7fd173515620_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fd1735156c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd1735055d0_0;
    %load/vec4 v0x7fd173515620_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fd1735156c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fd1735055d0_0;
    %load/vec4 v0x7fd173515620_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fd1735156c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fd1735156c0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "decoder2x4_always.v";
