<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p46" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_46{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_46{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_46{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_46{left:69px;bottom:1084px;}
#t5_46{left:95px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t6_46{left:69px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_46{left:69px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_46{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_46{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#ta_46{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#tb_46{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tc_46{left:69px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_46{left:69px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_46{left:69px;bottom:888px;letter-spacing:-0.08px;}
#tf_46{left:154px;bottom:888px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tg_46{left:69px;bottom:864px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#th_46{left:69px;bottom:847px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#ti_46{left:69px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_46{left:69px;bottom:806px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tk_46{left:69px;bottom:789px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_46{left:69px;bottom:772px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tm_46{left:69px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_46{left:69px;bottom:705px;letter-spacing:-0.08px;}
#to_46{left:154px;bottom:705px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tp_46{left:69px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_46{left:69px;bottom:664px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tr_46{left:69px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#ts_46{left:69px;bottom:623px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_46{left:69px;bottom:606px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tu_46{left:69px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tv_46{left:69px;bottom:573px;letter-spacing:-0.16px;}
#tw_46{left:69px;bottom:514px;letter-spacing:0.12px;}
#tx_46{left:151px;bottom:514px;letter-spacing:0.14px;word-spacing:0.01px;}
#ty_46{left:250px;bottom:514px;letter-spacing:0.15px;}
#tz_46{left:69px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_46{left:69px;bottom:474px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t11_46{left:69px;bottom:447px;}
#t12_46{left:95px;bottom:451px;letter-spacing:-0.15px;}
#t13_46{left:132px;bottom:457px;}
#t14_46{left:147px;bottom:451px;letter-spacing:-0.17px;word-spacing:-0.51px;}
#t15_46{left:341px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t16_46{left:95px;bottom:434px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t17_46{left:95px;bottom:409px;}
#t18_46{left:121px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t19_46{left:95px;bottom:385px;}
#t1a_46{left:121px;bottom:385px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_46{left:95px;bottom:360px;}
#t1c_46{left:121px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1d_46{left:95px;bottom:336px;}
#t1e_46{left:121px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1f_46{left:95px;bottom:312px;}
#t1g_46{left:121px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1h_46{left:95px;bottom:287px;}
#t1i_46{left:121px;bottom:287px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1j_46{left:95px;bottom:263px;}
#t1k_46{left:121px;bottom:263px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t1l_46{left:95px;bottom:238px;}
#t1m_46{left:121px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1n_46{left:69px;bottom:212px;}
#t1o_46{left:95px;bottom:215px;letter-spacing:-0.15px;}
#t1p_46{left:132px;bottom:222px;}
#t1q_46{left:147px;bottom:215px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t1r_46{left:328px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1s_46{left:95px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1t_46{left:95px;bottom:174px;}
#t1u_46{left:121px;bottom:174px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1v_46{left:95px;bottom:150px;}
#t1w_46{left:121px;bottom:150px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1x_46{left:95px;bottom:125px;}
#t1y_46{left:121px;bottom:125px;letter-spacing:-0.15px;word-spacing:-0.47px;}

.s1_46{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_46{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_46{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_46{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_46{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_46{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_46{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_46{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts46" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg46Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg46" style="-webkit-user-select: none;"><object width="935" height="1210" data="46/46.svg" type="image/svg+xml" id="pdf46" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_46" class="t s1_46">2-10 </span><span id="t2_46" class="t s1_46">Vol. 1 </span>
<span id="t3_46" class="t s2_46">INTEL® 64 AND IA-32 ARCHITECTURES </span>
<span id="t4_46" class="t s3_46">• </span><span id="t5_46" class="t s4_46">Wasted decode bandwidth due to branches or branch target in the middle of cache lines. </span>
<span id="t6_46" class="t s4_46">The operation of the pipeline’s trace cache addresses these issues. Instructions are constantly being fetched and </span>
<span id="t7_46" class="t s4_46">decoded by the translation engine (part of the fetch/decode logic) and built into sequences of micro-ops called </span>
<span id="t8_46" class="t s4_46">traces. At any time, multiple traces (representing prefetched branches) are being stored in the trace cache. The </span>
<span id="t9_46" class="t s4_46">trace cache is searched for the instruction that follows the active branch. If the instruction also appears as the first </span>
<span id="ta_46" class="t s4_46">instruction in a pre-fetched branch, the fetch and decode of instructions from the memory hierarchy ceases and the </span>
<span id="tb_46" class="t s4_46">pre-fetched branch becomes the new source of instructions (see Figure 2-2). </span>
<span id="tc_46" class="t s4_46">The trace cache and the translation engine have cooperating branch prediction hardware. Branch targets are </span>
<span id="td_46" class="t s4_46">predicted based on their linear addresses using branch target buffers (BTBs) and fetched as soon as possible. </span>
<span id="te_46" class="t s5_46">2.2.2.2 </span><span id="tf_46" class="t s5_46">Out-Of-Order Execution Core </span>
<span id="tg_46" class="t s4_46">The out-of-order execution core’s ability to execute instructions out of order is a key factor in enabling parallelism. </span>
<span id="th_46" class="t s4_46">This feature enables the processor to reorder instructions so that if one micro-op is delayed, other micro-ops may </span>
<span id="ti_46" class="t s4_46">proceed around it. The processor employs several buffers to smooth the flow of micro-ops. </span>
<span id="tj_46" class="t s4_46">The core is designed to facilitate parallel execution. It can dispatch up to six micro-ops per cycle (this exceeds trace </span>
<span id="tk_46" class="t s4_46">cache and retirement micro-op bandwidth). Most pipelines can start executing a new micro-op every cycle, so </span>
<span id="tl_46" class="t s4_46">several instructions can be in flight at a time for each pipeline. A number of arithmetic logical unit (ALU) instruc- </span>
<span id="tm_46" class="t s4_46">tions can start at two per cycle; many floating-point instructions can start once every two cycles. </span>
<span id="tn_46" class="t s5_46">2.2.2.3 </span><span id="to_46" class="t s5_46">Retirement Unit </span>
<span id="tp_46" class="t s4_46">The retirement unit receives the results of the executed micro-ops from the out-of-order execution core and </span>
<span id="tq_46" class="t s4_46">processes the results so that the architectural state updates according to the original program order. </span>
<span id="tr_46" class="t s4_46">When a micro-op completes and writes its result, it is retired. Up to three micro-ops may be retired per cycle. The </span>
<span id="ts_46" class="t s4_46">Reorder Buffer (ROB) is the unit in the processor which buffers completed micro-ops, updates the architectural </span>
<span id="tt_46" class="t s4_46">state in order, and manages the ordering of exceptions. The retirement section also keeps track of branches and </span>
<span id="tu_46" class="t s4_46">sends updated branch target information to the BTB. The BTB then purges pre-fetched traces that are no longer </span>
<span id="tv_46" class="t s4_46">needed. </span>
<span id="tw_46" class="t s6_46">2.2.3 </span><span id="tx_46" class="t s6_46">Intel® Core™ </span><span id="ty_46" class="t s6_46">Microarchitecture </span>
<span id="tz_46" class="t s4_46">Intel Core microarchitecture introduces the following features that enable high performance and power-efficient </span>
<span id="t10_46" class="t s4_46">performance for single-threaded as well as multi-threaded workloads: </span>
<span id="t11_46" class="t s3_46">• </span><span id="t12_46" class="t s7_46">Intel </span>
<span id="t13_46" class="t s8_46">® </span>
<span id="t14_46" class="t s7_46">Wide Dynamic Execution </span><span id="t15_46" class="t s4_46">enable each processor core to fetch, dispatch, execute in high bandwidths </span>
<span id="t16_46" class="t s4_46">to support retirement of up to four instructions per cycle. </span>
<span id="t17_46" class="t s4_46">— </span><span id="t18_46" class="t s4_46">Fourteen-stage efficient pipeline. </span>
<span id="t19_46" class="t s4_46">— </span><span id="t1a_46" class="t s4_46">Three arithmetic logical units. </span>
<span id="t1b_46" class="t s4_46">— </span><span id="t1c_46" class="t s4_46">Four decoders to decode up to five instruction per cycle. </span>
<span id="t1d_46" class="t s4_46">— </span><span id="t1e_46" class="t s4_46">Macro-fusion and micro-fusion to improve front-end throughput. </span>
<span id="t1f_46" class="t s4_46">— </span><span id="t1g_46" class="t s4_46">Peak issue rate of dispatching up to six micro-ops per cycle. </span>
<span id="t1h_46" class="t s4_46">— </span><span id="t1i_46" class="t s4_46">Peak retirement bandwidth of up to 4 micro-ops per cycle. </span>
<span id="t1j_46" class="t s4_46">— </span><span id="t1k_46" class="t s4_46">Advanced branch prediction. </span>
<span id="t1l_46" class="t s4_46">— </span><span id="t1m_46" class="t s4_46">Stack pointer tracker to improve efficiency of executing function/procedure entries and exits. </span>
<span id="t1n_46" class="t s3_46">• </span><span id="t1o_46" class="t s7_46">Intel </span>
<span id="t1p_46" class="t s8_46">® </span>
<span id="t1q_46" class="t s7_46">Advanced Smart Cache </span><span id="t1r_46" class="t s4_46">delivers higher bandwidth from the second level cache to the core, and </span>
<span id="t1s_46" class="t s4_46">optimal performance and flexibility for single-threaded and multi-threaded applications. </span>
<span id="t1t_46" class="t s4_46">— </span><span id="t1u_46" class="t s4_46">Large second level cache up to 4 MB and 16-way associativity. </span>
<span id="t1v_46" class="t s4_46">— </span><span id="t1w_46" class="t s4_46">Optimized for multicore and single-threaded execution environments. </span>
<span id="t1x_46" class="t s4_46">— </span><span id="t1y_46" class="t s4_46">256 bit internal data path to improve bandwidth from L2 to first-level data cache. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
