{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621134579265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621134579275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 15:09:39 2021 " "Processing started: Sun May 16 15:09:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621134579275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621134579275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off peak_detection -c peak_detection " "Command: quartus_map --read_settings_files=on --write_settings_files=off peak_detection -c peak_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621134579275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621134579871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621134579871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peak_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peak_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peak_detection-rtl " "Found design unit 1: peak_detection-rtl" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621134587367 ""} { "Info" "ISGN_ENTITY_NAME" "1 peak_detection " "Found entity 1: peak_detection" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621134587367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621134587367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "peak_detection " "Elaborating entity \"peak_detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621134587417 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "max_val peak_detection.vhd(11) " "VHDL Signal Declaration warning at peak_detection.vhd(11): used implicit default value for signal \"max_val\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621134587427 "|peak_detection"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "min_val peak_detection.vhd(12) " "VHDL Signal Declaration warning at peak_detection.vhd(12): used implicit default value for signal \"min_val\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621134587427 "|peak_detection"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "current_val peak_detection.vhd(20) " "VHDL Signal Declaration warning at peak_detection.vhd(20): used explicit default value for signal \"current_val\" because signal was never assigned a value" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1621134587427 "|peak_detection"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[0\] GND " "Pin \"max_val\[0\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[1\] GND " "Pin \"max_val\[1\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[2\] GND " "Pin \"max_val\[2\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[3\] GND " "Pin \"max_val\[3\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[4\] GND " "Pin \"max_val\[4\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[5\] GND " "Pin \"max_val\[5\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[6\] GND " "Pin \"max_val\[6\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[7\] GND " "Pin \"max_val\[7\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[8\] GND " "Pin \"max_val\[8\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[9\] GND " "Pin \"max_val\[9\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[10\] GND " "Pin \"max_val\[10\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[11\] GND " "Pin \"max_val\[11\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[12\] GND " "Pin \"max_val\[12\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[13\] GND " "Pin \"max_val\[13\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[14\] GND " "Pin \"max_val\[14\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_val\[15\] GND " "Pin \"max_val\[15\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|max_val[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[0\] GND " "Pin \"min_val\[0\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[1\] GND " "Pin \"min_val\[1\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[2\] GND " "Pin \"min_val\[2\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[3\] GND " "Pin \"min_val\[3\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[4\] GND " "Pin \"min_val\[4\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[5\] GND " "Pin \"min_val\[5\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[6\] GND " "Pin \"min_val\[6\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[7\] GND " "Pin \"min_val\[7\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[8\] GND " "Pin \"min_val\[8\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[9\] GND " "Pin \"min_val\[9\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[10\] GND " "Pin \"min_val\[10\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[11\] GND " "Pin \"min_val\[11\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[12\] GND " "Pin \"min_val\[12\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[13\] GND " "Pin \"min_val\[13\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[14\] GND " "Pin \"min_val\[14\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_val\[15\] GND " "Pin \"min_val\[15\]\" is stuck at GND" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621134588460 "|peak_detection|min_val[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621134588460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621134589085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621134589085 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[0\] " "No output dependent on input pin \"signal_input\[0\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[1\] " "No output dependent on input pin \"signal_input\[1\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[2\] " "No output dependent on input pin \"signal_input\[2\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[3\] " "No output dependent on input pin \"signal_input\[3\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[4\] " "No output dependent on input pin \"signal_input\[4\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[5\] " "No output dependent on input pin \"signal_input\[5\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[6\] " "No output dependent on input pin \"signal_input\[6\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[7\] " "No output dependent on input pin \"signal_input\[7\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[8\] " "No output dependent on input pin \"signal_input\[8\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[9\] " "No output dependent on input pin \"signal_input\[9\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[10\] " "No output dependent on input pin \"signal_input\[10\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[11\] " "No output dependent on input pin \"signal_input\[11\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[12\] " "No output dependent on input pin \"signal_input\[12\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[13\] " "No output dependent on input pin \"signal_input\[13\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[14\] " "No output dependent on input pin \"signal_input\[14\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal_input\[15\] " "No output dependent on input pin \"signal_input\[15\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|signal_input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[0\] " "No output dependent on input pin \"cycle_num\[0\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[1\] " "No output dependent on input pin \"cycle_num\[1\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[2\] " "No output dependent on input pin \"cycle_num\[2\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[3\] " "No output dependent on input pin \"cycle_num\[3\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[4\] " "No output dependent on input pin \"cycle_num\[4\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[5\] " "No output dependent on input pin \"cycle_num\[5\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[6\] " "No output dependent on input pin \"cycle_num\[6\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[7\] " "No output dependent on input pin \"cycle_num\[7\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[8\] " "No output dependent on input pin \"cycle_num\[8\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[9\] " "No output dependent on input pin \"cycle_num\[9\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[10\] " "No output dependent on input pin \"cycle_num\[10\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[11\] " "No output dependent on input pin \"cycle_num\[11\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[12\] " "No output dependent on input pin \"cycle_num\[12\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[13\] " "No output dependent on input pin \"cycle_num\[13\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[14\] " "No output dependent on input pin \"cycle_num\[14\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cycle_num\[15\] " "No output dependent on input pin \"cycle_num\[15\]\"" {  } { { "peak_detection.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/peak_detection.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621134589405 "|peak_detection|cycle_num[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621134589405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621134589415 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621134589415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621134589415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621134589788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 15:09:49 2021 " "Processing ended: Sun May 16 15:09:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621134589788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621134589788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621134589788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621134589788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621134591591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621134591591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 15:09:51 2021 " "Processing started: Sun May 16 15:09:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621134591591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621134591591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off peak_detection -c peak_detection " "Command: quartus_fit --read_settings_files=off --write_settings_files=off peak_detection -c peak_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621134591591 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1621134591860 ""}
{ "Info" "0" "" "Project  = peak_detection" {  } {  } 0 0 "Project  = peak_detection" 0 0 "Fitter" 0 0 1621134591860 ""}
{ "Info" "0" "" "Revision = peak_detection" {  } {  } 0 0 "Revision = peak_detection" 0 0 "Fitter" 0 0 1621134591860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621134592120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621134592130 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "peak_detection 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"peak_detection\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621134592200 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1621134592250 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1621134592250 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621134592630 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621134593084 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "65 65 " "No exact pin location assignment(s) for 65 pins of 65 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1621134593264 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621134602457 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621134602667 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621134602687 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621134602687 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621134602687 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621134602687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621134602687 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621134602687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621134602687 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621134602687 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621134602687 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621134602707 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "peak_detection.sdc " "Synopsys Design Constraints File file not found: 'peak_detection.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621134606930 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621134606930 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1621134606930 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1621134606930 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621134606930 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1621134606930 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621134606930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621134606940 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1621134606990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621134608114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621134608982 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621134609252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621134609252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621134609852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "//files.auckland.ac.nz/myhome/Desktop/hsin849/peak_detection/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621134612569 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621134612569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621134612739 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1621134612739 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621134612739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621134612749 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621134614656 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621134614685 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621134615038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621134615038 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621134615521 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621134617644 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/hsin849/peak_detection/output_files/peak_detection.fit.smsg " "Generated suppressed messages file /Desktop/hsin849/peak_detection/output_files/peak_detection.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621134618378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6754 " "Peak virtual memory: 6754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621134619890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 15:10:19 2021 " "Processing ended: Sun May 16 15:10:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621134619890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621134619890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621134619890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621134619890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621134622796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621134622796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 15:10:22 2021 " "Processing started: Sun May 16 15:10:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621134622796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621134622796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off peak_detection -c peak_detection " "Command: quartus_asm --read_settings_files=off --write_settings_files=off peak_detection -c peak_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621134622796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1621134623657 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621134628248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621134630920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 15:10:30 2021 " "Processing ended: Sun May 16 15:10:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621134630920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621134630920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621134630920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621134630920 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1621134631828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621134632384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621134632384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 15:10:32 2021 " "Processing started: Sun May 16 15:10:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621134632384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1621134632384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta peak_detection -c peak_detection " "Command: quartus_sta peak_detection -c peak_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1621134632384 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1621134632504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1621134633307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1621134633307 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1621134633337 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1621134633337 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "peak_detection.sdc " "Synopsys Design Constraints File file not found: 'peak_detection.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1621134633950 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1621134633950 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1621134633950 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1621134633950 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1621134633960 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1621134633960 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1621134633960 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1621134633990 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1621134634021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134634021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134634080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134634100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134634120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134634140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134634150 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621134634170 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1621134634200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1621134634690 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1621134634810 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1621134634810 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1621134634810 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1621134634810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134634810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134634850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134634880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134634910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134634950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134634970 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1621134635001 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1621134635222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1621134635622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1621134635732 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1621134635732 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1621134635732 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1621134635732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134635772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134635812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134635843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134635863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134635893 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621134635933 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1621134636154 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1621134636154 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1621134636154 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1621134636154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134636184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134636214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134636234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134636264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621134636274 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621134638128 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621134638128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5134 " "Peak virtual memory: 5134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621134638543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 15:10:38 2021 " "Processing ended: Sun May 16 15:10:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621134638543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621134638543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621134638543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1621134638543 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1621134640862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621134640872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 15:10:40 2021 " "Processing started: Sun May 16 15:10:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621134640872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621134640872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off peak_detection -c peak_detection " "Command: quartus_eda --read_settings_files=off --write_settings_files=off peak_detection -c peak_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621134640872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1621134641983 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1621134642013 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "peak_detection.vho /Desktop/hsin849/peak_detection/simulation/modelsim/ simulation " "Generated file peak_detection.vho in folder \"/Desktop/hsin849/peak_detection/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1621134642193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621134642363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 15:10:42 2021 " "Processing ended: Sun May 16 15:10:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621134642363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621134642363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621134642363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621134642363 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus Prime Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621134643140 ""}
