<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file kanalogbuffer_real_kabuf_real.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Thu Mar 14 22:59:35 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o KanalogBuffer_Real_kabuf_Real.twr -gui -msgset C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/promote.xml KanalogBuffer_Real_kabuf_Real.ncd KanalogBuffer_Real_kabuf_Real.prf 
Design file:     kanalogbuffer_real_kabuf_real.ncd
Preference file: kanalogbuffer_real_kabuf_real.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "fpga_clk" 66.500000 MHz (0 errors)</A></LI>            494 items scored, 0 timing errors detected.
Report:  152.765MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "fpga_clk" 66.500000 MHz ;
            494 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 8.492ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              kclk_edge/resync_10  (from fpga_clk +)
   Destination:    FF         Data in        k_out__i11  (to fpga_clk +)
                   FF                        k_out__i10

   Delay:               6.264ns  (30.9% logic, 69.1% route), 4 logic levels.

 Constraint Details:

      6.264ns physical path delay SLICE_59 to SLICE_74 meets
     15.038ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 14.756ns) by 8.492ns

 Physical Path Details:

      Data path SLICE_59 to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q1 SLICE_59 (from fpga_clk)
ROUTE         3     1.396     R18C20A.Q1 to     R18C21D.A0 resync_adj_238
CTOF_DEL    ---     0.495     R18C21D.A0 to     R18C21D.F0 SLICE_72
ROUTE         4     0.453     R18C21D.F0 to     R18C21D.C1 n1198
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 SLICE_72
ROUTE         1     0.645     R18C21D.F1 to     R19C21C.D0 n1259
CTOF_DEL    ---     0.495     R19C21C.D0 to     R19C21C.F0 SLICE_76
ROUTE         4     1.833     R19C21C.F0 to     R19C20D.CE fpga_clk_enable_46 (to fpga_clk)
                  --------
                    6.264   (30.9% logic, 69.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to    R18C20A.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to    R19C20D.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.492ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              kclk_edge/resync_10  (from fpga_clk +)
   Destination:    FF         Data in        k_out__i13  (to fpga_clk +)
                   FF                        k_out__i12

   Delay:               6.264ns  (30.9% logic, 69.1% route), 4 logic levels.

 Constraint Details:

      6.264ns physical path delay SLICE_59 to SLICE_75 meets
     15.038ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 14.756ns) by 8.492ns

 Physical Path Details:

      Data path SLICE_59 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q1 SLICE_59 (from fpga_clk)
ROUTE         3     1.396     R18C20A.Q1 to     R18C21D.A0 resync_adj_238
CTOF_DEL    ---     0.495     R18C21D.A0 to     R18C21D.F0 SLICE_72
ROUTE         4     0.453     R18C21D.F0 to     R18C21D.C1 n1198
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 SLICE_72
ROUTE         1     0.645     R18C21D.F1 to     R19C21C.D0 n1259
CTOF_DEL    ---     0.495     R19C21C.D0 to     R19C21C.F0 SLICE_76
ROUTE         4     1.833     R19C21C.F0 to     R19C20B.CE fpga_clk_enable_46 (to fpga_clk)
                  --------
                    6.264   (30.9% logic, 69.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to    R18C20A.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to    R19C20B.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.656ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly4/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_15__I_0/ff__i10  (to fpga_clk +)
                   FF                        ka_out_15__I_0/ff__i11

   Delay:               6.100ns  (15.5% logic, 84.5% route), 2 logic levels.

 Constraint Details:

      6.100ns physical path delay SLICE_72 to ka_out_15__I_0/SLICE_102 meets
     15.038ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 14.756ns) by 8.656ns

 Physical Path Details:

      Data path SLICE_72 to ka_out_15__I_0/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21D.CLK to     R18C21D.Q1 SLICE_72 (from fpga_clk)
ROUTE         6     1.879     R18C21D.Q1 to     R21C20D.A0 ddDlatch
CTOF_DEL    ---     0.495     R21C20D.A0 to     R21C20D.F0 SLICE_79
ROUTE        12     3.274     R21C20D.F0 to      R2C27A.CE fpga_clk_enable_80 (to fpga_clk)
                  --------
                    6.100   (15.5% logic, 84.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to    R18C21D.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_15__I_0/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to     R2C27A.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.656ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly4/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_15__I_0/ff__i14  (to fpga_clk +)
                   FF                        ka_out_15__I_0/ff__i15

   Delay:               6.100ns  (15.5% logic, 84.5% route), 2 logic levels.

 Constraint Details:

      6.100ns physical path delay SLICE_72 to ka_out_15__I_0/SLICE_104 meets
     15.038ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 14.756ns) by 8.656ns

 Physical Path Details:

      Data path SLICE_72 to ka_out_15__I_0/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21D.CLK to     R18C21D.Q1 SLICE_72 (from fpga_clk)
ROUTE         6     1.879     R18C21D.Q1 to     R21C20D.A0 ddDlatch
CTOF_DEL    ---     0.495     R21C20D.A0 to     R21C20D.F0 SLICE_79
ROUTE        12     3.274     R21C20D.F0 to      R2C28C.CE fpga_clk_enable_80 (to fpga_clk)
                  --------
                    6.100   (15.5% logic, 84.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to    R18C21D.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_15__I_0/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to     R2C28C.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.656ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly4/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_15__I_0/ff__i12  (to fpga_clk +)
                   FF                        ka_out_15__I_0/ff__i13

   Delay:               6.100ns  (15.5% logic, 84.5% route), 2 logic levels.

 Constraint Details:

      6.100ns physical path delay SLICE_72 to ka_out_15__I_0/SLICE_103 meets
     15.038ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 14.756ns) by 8.656ns

 Physical Path Details:

      Data path SLICE_72 to ka_out_15__I_0/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21D.CLK to     R18C21D.Q1 SLICE_72 (from fpga_clk)
ROUTE         6     1.879     R18C21D.Q1 to     R21C20D.A0 ddDlatch
CTOF_DEL    ---     0.495     R21C20D.A0 to     R21C20D.F0 SLICE_79
ROUTE        12     3.274     R21C20D.F0 to      R2C28A.CE fpga_clk_enable_80 (to fpga_clk)
                  --------
                    6.100   (15.5% logic, 84.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to    R18C21D.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_15__I_0/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to     R2C28A.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.670ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly4/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_15__I_0/ff__i0  (to fpga_clk +)
                   FF                        ka_out_15__I_0/ff__i1

   Delay:               6.049ns  (15.7% logic, 84.3% route), 2 logic levels.

 Constraint Details:

      6.049ns physical path delay SLICE_72 to ka_out_15__I_0/SLICE_97 meets
     15.038ns delay constraint less
      0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.719ns) by 8.670ns

 Physical Path Details:

      Data path SLICE_72 to ka_out_15__I_0/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21D.CLK to     R18C21D.Q1 SLICE_72 (from fpga_clk)
ROUTE         6     1.879     R18C21D.Q1 to     R21C20D.A0 ddDlatch
CTOF_DEL    ---     0.495     R21C20D.A0 to     R21C20D.F0 SLICE_79
ROUTE        12     3.223     R21C20D.F0 to     R25C27A.CE fpga_clk_enable_80 (to fpga_clk)
                  --------
                    6.049   (15.7% logic, 84.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to    R18C21D.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_15__I_0/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.162        OSC.OSC to    R25C27A.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.670ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly4/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_15__I_0/ff__i21  (to fpga_clk +)
                   FF                        ka_out_15__I_0/ff__i22

   Delay:               6.049ns  (15.7% logic, 84.3% route), 2 logic levels.

 Constraint Details:

      6.049ns physical path delay SLICE_72 to ka_out_15__I_0/SLICE_49 meets
     15.038ns delay constraint less
      0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.719ns) by 8.670ns

 Physical Path Details:

      Data path SLICE_72 to ka_out_15__I_0/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21D.CLK to     R18C21D.Q1 SLICE_72 (from fpga_clk)
ROUTE         6     1.879     R18C21D.Q1 to     R21C20D.A0 ddDlatch
CTOF_DEL    ---     0.495     R21C20D.A0 to     R21C20D.F0 SLICE_79
ROUTE        12     3.223     R21C20D.F0 to     R25C26B.CE fpga_clk_enable_80 (to fpga_clk)
                  --------
                    6.049   (15.7% logic, 84.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to    R18C21D.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_15__I_0/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.162        OSC.OSC to    R25C26B.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.670ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly4/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_15__I_0/ff__i6  (to fpga_clk +)
                   FF                        ka_out_15__I_0/ff__i7

   Delay:               6.049ns  (15.7% logic, 84.3% route), 2 logic levels.

 Constraint Details:

      6.049ns physical path delay SLICE_72 to ka_out_15__I_0/SLICE_100 meets
     15.038ns delay constraint less
      0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.719ns) by 8.670ns

 Physical Path Details:

      Data path SLICE_72 to ka_out_15__I_0/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21D.CLK to     R18C21D.Q1 SLICE_72 (from fpga_clk)
ROUTE         6     1.879     R18C21D.Q1 to     R21C20D.A0 ddDlatch
CTOF_DEL    ---     0.495     R21C20D.A0 to     R21C20D.F0 SLICE_79
ROUTE        12     3.223     R21C20D.F0 to     R24C25A.CE fpga_clk_enable_80 (to fpga_clk)
                  --------
                    6.049   (15.7% logic, 84.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to    R18C21D.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_15__I_0/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.162        OSC.OSC to    R24C25A.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.670ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly4/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_15__I_0/ff__i8  (to fpga_clk +)
                   FF                        ka_out_15__I_0/ff__i9

   Delay:               6.049ns  (15.7% logic, 84.3% route), 2 logic levels.

 Constraint Details:

      6.049ns physical path delay SLICE_72 to ka_out_15__I_0/SLICE_101 meets
     15.038ns delay constraint less
      0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.719ns) by 8.670ns

 Physical Path Details:

      Data path SLICE_72 to ka_out_15__I_0/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21D.CLK to     R18C21D.Q1 SLICE_72 (from fpga_clk)
ROUTE         6     1.879     R18C21D.Q1 to     R21C20D.A0 ddDlatch
CTOF_DEL    ---     0.495     R21C20D.A0 to     R21C20D.F0 SLICE_79
ROUTE        12     3.223     R21C20D.F0 to     R24C27D.CE fpga_clk_enable_80 (to fpga_clk)
                  --------
                    6.049   (15.7% logic, 84.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to    R18C21D.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_15__I_0/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.162        OSC.OSC to    R24C27D.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.670ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly4/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_15__I_0/ff__i23  (to fpga_clk +)
                   FF                        ka_out_15__I_0/ff__i3

   Delay:               6.049ns  (15.7% logic, 84.3% route), 2 logic levels.

 Constraint Details:

      6.049ns physical path delay SLICE_72 to ka_out_15__I_0/SLICE_98 meets
     15.038ns delay constraint less
      0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.719ns) by 8.670ns

 Physical Path Details:

      Data path SLICE_72 to ka_out_15__I_0/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21D.CLK to     R18C21D.Q1 SLICE_72 (from fpga_clk)
ROUTE         6     1.879     R18C21D.Q1 to     R21C20D.A0 ddDlatch
CTOF_DEL    ---     0.495     R21C20D.A0 to     R21C20D.F0 SLICE_79
ROUTE        12     3.223     R21C20D.F0 to     R25C26D.CE fpga_clk_enable_80 (to fpga_clk)
                  --------
                    6.049   (15.7% logic, 84.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.199        OSC.OSC to    R18C21D.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_15__I_0/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     4.162        OSC.OSC to    R25C26D.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

Report:  152.765MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "fpga_clk" 66.500000 MHz  |             |             |
;                                       |   66.500 MHz|  152.765 MHz|   4  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: fpga_clk   Source: rc_oscillator.OSC   Loads: 65
   Covered under: FREQUENCY NET "fpga_clk" 66.500000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 494 paths, 1 nets, and 443 connections (74.96% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Thu Mar 14 22:59:35 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o KanalogBuffer_Real_kabuf_Real.twr -gui -msgset C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer_RealBoard/promote.xml KanalogBuffer_Real_kabuf_Real.ncd KanalogBuffer_Real_kabuf_Real.prf 
Design file:     kanalogbuffer_real_kabuf_real.ncd
Preference file: kanalogbuffer_real_kabuf_real.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "fpga_clk" 66.500000 MHz (0 errors)</A></LI>            494 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "fpga_clk" 66.500000 MHz ;
            494 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly5/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        dly6/sync_6  (to fpga_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_71 to SLICE_71 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21B.CLK to     R18C21B.Q0 SLICE_71 (from fpga_clk)
ROUTE         1     0.152     R18C21B.Q0 to     R18C21B.M1 dk_clk (to fpga_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.443        OSC.OSC to    R18C21B.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.443        OSC.OSC to    R18C21B.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly3/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        dly4/sync_6  (to fpga_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_72 to SLICE_72 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_72 to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21D.CLK to     R18C21D.Q0 SLICE_72 (from fpga_clk)
ROUTE         1     0.152     R18C21D.Q0 to     R18C21D.M1 dDlatch (to fpga_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.443        OSC.OSC to    R18C21D.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.443        OSC.OSC to    R18C21D.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly7/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        dly8/sync_6  (to fpga_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_77 to SLICE_77 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_77 to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20D.CLK to     R18C20D.Q0 SLICE_77 (from fpga_clk)
ROUTE         1     0.152     R18C20D.Q0 to     R18C20D.M1 dstart_in (to fpga_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.443        OSC.OSC to    R18C20D.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.443        OSC.OSC to    R18C20D.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly1/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        dly2/sync_6  (to fpga_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_78 to SLICE_78 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_78 to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C22B.CLK to     R18C22B.Q0 SLICE_78 (from fpga_clk)
ROUTE         1     0.152     R18C22B.Q0 to     R18C22B.M1 dDclk (to fpga_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.443        OSC.OSC to    R18C22B.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.443        OSC.OSC to    R18C22B.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ka_out_15__I_0/ff__i19  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_15__I_0/ff__i18  (to fpga_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay ka_out_15__I_0/SLICE_106 to ka_out_15__I_0/SLICE_106 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path ka_out_15__I_0/SLICE_106 to ka_out_15__I_0/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C27A.CLK to     R18C27A.Q0 ka_out_15__I_0/SLICE_106 (from fpga_clk)
ROUTE         1     0.152     R18C27A.Q0 to     R18C27A.M1 ka_out_15__I_0/ff_19 (to fpga_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to ka_out_15__I_0/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.443        OSC.OSC to    R18C27A.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_15__I_0/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.443        OSC.OSC to    R18C27A.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ka_out_15__I_0/ff__i21  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_15__I_0/ff__i20  (to fpga_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay ka_out_15__I_0/SLICE_49 to ka_out_15__I_0/SLICE_48 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path ka_out_15__I_0/SLICE_49 to ka_out_15__I_0/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C26B.CLK to     R25C26B.Q1 ka_out_15__I_0/SLICE_49 (from fpga_clk)
ROUTE         1     0.152     R25C26B.Q1 to     R25C26A.M0 ka_out_15__I_0/ff_21 (to fpga_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to ka_out_15__I_0/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.425        OSC.OSC to    R25C26B.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_15__I_0/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.425        OSC.OSC to    R25C26A.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ser_edge/resync_i2  (from fpga_clk +)
   Destination:    FF         Data in        ser_edge/resync_i1  (to fpga_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay ser_edge/SLICE_119 to ser_edge/SLICE_119 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path ser_edge/SLICE_119 to ser_edge/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C26C.CLK to     R18C26C.Q0 ser_edge/SLICE_119 (from fpga_clk)
ROUTE         1     0.152     R18C26C.Q0 to     R18C26C.M1 ser_edge/resync_1 (to fpga_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to ser_edge/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.443        OSC.OSC to    R18C26C.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ser_edge/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.443        OSC.OSC to    R18C26C.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ka_out_15__I_0/ff__i22  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_15__I_0/ff__i21  (to fpga_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay ka_out_15__I_0/SLICE_49 to ka_out_15__I_0/SLICE_49 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path ka_out_15__I_0/SLICE_49 to ka_out_15__I_0/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C26B.CLK to     R25C26B.Q0 ka_out_15__I_0/SLICE_49 (from fpga_clk)
ROUTE         1     0.152     R25C26B.Q0 to     R25C26B.M1 ka_out_15__I_0/ff_22 (to fpga_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to ka_out_15__I_0/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.425        OSC.OSC to    R25C26B.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_15__I_0/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.425        OSC.OSC to    R25C26B.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ka_out_15__I_0/ff__i23  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_15__I_0/ff__i22  (to fpga_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay ka_out_15__I_0/SLICE_98 to ka_out_15__I_0/SLICE_49 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path ka_out_15__I_0/SLICE_98 to ka_out_15__I_0/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C26D.CLK to     R25C26D.Q1 ka_out_15__I_0/SLICE_98 (from fpga_clk)
ROUTE         1     0.152     R25C26D.Q1 to     R25C26B.M0 ka_out_15__I_0/ff_23 (to fpga_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to ka_out_15__I_0/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.425        OSC.OSC to    R25C26D.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_15__I_0/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.425        OSC.OSC to    R25C26B.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ka_out_15__I_0/ff__i17  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_15__I_0/ff__i16  (to fpga_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay ka_out_15__I_0/SLICE_105 to ka_out_15__I_0/SLICE_105 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path ka_out_15__I_0/SLICE_105 to ka_out_15__I_0/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C28A.CLK to     R16C28A.Q0 ka_out_15__I_0/SLICE_105 (from fpga_clk)
ROUTE         1     0.152     R16C28A.Q0 to     R16C28A.M1 ka_out_15__I_0/ff_17 (to fpga_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to ka_out_15__I_0/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.443        OSC.OSC to    R16C28A.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_15__I_0/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        65     1.443        OSC.OSC to    R16C28A.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "fpga_clk" 66.500000 MHz  |             |             |
;                                       |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: fpga_clk   Source: rc_oscillator.OSC   Loads: 65
   Covered under: FREQUENCY NET "fpga_clk" 66.500000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 494 paths, 1 nets, and 443 connections (74.96% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
