#Start recording tcl command: 7/15/2022 10:30:51
#Project Location: C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work; Project name: common
prj_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/common.ldf"
prj_run Translate -impl impl1
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1
prj_src exclude "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/top/PWM_TEST_TOP.v"
prj_src enable "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/top/ci_stim_fpga.v"
prj_run Synthesis -impl impl1
#Stop recording: 7/15/2022 11:05:27
