/dts-v1/;

#include "mt7621.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	compatible = "xwrt,t-cpe1200k-v01", "mediatek,mt7621-soc";
	model = "XWRT T-CPE1200K V01";

	aliases {
		led-boot = &led_wps;
		led-failsafe = &led_wps;
		led-running = &led_wps;
		led-upgrade = &led_wps;
	};

	chosen {
		bootargs = "console=ttyS0,57600";
	};

	leds {
		compatible = "gpio-leds";

		rssi1 {
			label = "xwrt:blue:rssi1";
			gpios = <&gpio0 30 GPIO_ACTIVE_LOW>;
		};

		rssi2 {
			label = "xwrt:blue:rssi2";
			gpios = <&gpio0 29 GPIO_ACTIVE_LOW>;
		};

		rssi3 {
			label = "xwrt:blue:rssi3";
			gpios = <&gpio0 28 GPIO_ACTIVE_LOW>;
		};

		rssi4 {
			label = "xwrt:blue:rssi4";
			gpios = <&gpio1 0 GPIO_ACTIVE_LOW>;
		};

		rssi5 {
			label = "xwrt:blue:rssi5";
			gpios = <&gpio1 1 GPIO_ACTIVE_LOW>;
		};

		led_wps: wps {
			label = "xwrt:blue:wps";
			gpios = <&gpio0 8 GPIO_ACTIVE_LOW>;
		};

		wifi {
			label = "xwrt:blue:wifi";
			gpios = <&gpio0 7 GPIO_ACTIVE_LOW>;
		};

		eth {
			label = "xwrt:blue:eth";
			gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
		};

		lte_2g {
			label = "xwrt:blue:lte_2g";
			gpios = <&gpio0 22 GPIO_ACTIVE_LOW>;
		};

		lte_3g {
			label = "xwrt:blue:lte_3g";
			gpios = <&gpio0 27 GPIO_ACTIVE_LOW>;
		};

		lte_4g {
			label = "xwrt:blue:lte_4g";
			gpios = <&gpio0 26 GPIO_ACTIVE_LOW>;
		};
	};

	keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			gpios = <&gpio0 18 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};

		wps {
			label = "wps";
			gpios = <&gpio0 12 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_WPS_BUTTON>;
		};
	};

	gpio_export {
		compatible = "gpio-export";
		#size-cells = <0>;

		pd8_switch_ec20 {
			gpio-export,name = "pd8_switch_ec20";
			gpio-export,output = <1>;
			gpios = <&gpio0 25 GPIO_ACTIVE_HIGH>;
		};

		pd9_reset_ec20 {
			gpio-export,name = "pd9_reset_ec20";
			gpio-export,output = <1>;
			gpios = <&gpio0 24 GPIO_ACTIVE_HIGH>;
		};

		4v_en {
			gpio-export,name = "4v_en";
			gpio-export,output = <1>;
			gpios = <&gpio0 23 GPIO_ACTIVE_HIGH>;
		};
	};
};

&sdhci {
	status = "okay";
};

&spi0 {
	status = "okay";

	m25p80@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0x30000>;
				read-only;
			};

			partition@30000 {
				label = "u-boot-env";
				reg = <0x30000 0x10000>;
				read-only;
			};

			factory: partition@40000 {
				label = "factory";
				reg = <0x40000 0x10000>;
			};

			partition@50000 {
				compatible = "denx,uimage";
				label = "firmware";
				reg = <0x50000 0xfb0000>;
			};
		};
	};
};

&pcie {
	status = "okay";
};

&pcie0 {
	wifi@0,0 {
		reg = <0x0000 0 0 0 0>;
		mediatek,mtd-eeprom = <&factory 0x0000>;
	};
};

&pcie1 {
	wifi@0,0 {
		reg = <0x0000 0 0 0 0>;
		mediatek,mtd-eeprom = <&factory 0x8000>;
		ieee80211-freq-limit = <5000000 6000000>;
	};
};

&ethernet {
	mtd-mac-address = <&factory 0xe000>;
};

&pinctrl {
	state_default: pinctrl0 {
		gpio {
			ralink,group = "wdt", "rgmii2", "uart2", "uart3";
			ralink,function = "gpio";
		};
	};
};
