# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../systemverilog-master/rtl/function_lut.sv" \
"../../../../../../../systemverilog-master/tb/function_lut_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
