<profile>

<section name = "Vitis HLS Report for 'Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2'" level="0">
<item name = "Date">Sun Sep  3 07:20:15 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.923 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">146, 146, 1.460 us, 1.460 us, 146, 146, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_60_1_VITIS_LOOP_61_2">144, 144, 2, 1, 1, 144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 87, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 27, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln60_1_fu_94_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln60_fu_106_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln61_fu_134_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln62_fu_182_p2">+, 0, 0, 8, 8, 8</column>
<column name="sub_ln62_fu_173_p2">-, 0, 0, 8, 8, 8</column>
<column name="icmp_ln60_fu_88_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln61_fu_112_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="select_ln60_1_fu_126_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln60_fu_118_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_v28_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_v29_load">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_52">9, 2, 8, 16</column>
<column name="v28_fu_48">9, 2, 4, 8</column>
<column name="v29_fu_44">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_52">8, 0, 8, 0</column>
<column name="select_ln60_1_reg_222">4, 0, 4, 0</column>
<column name="select_ln60_reg_217">4, 0, 4, 0</column>
<column name="v28_fu_48">4, 0, 4, 0</column>
<column name="v29_fu_44">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2, return value</column>
<column name="outp_V_address0">out, 8, ap_memory, outp_V, array</column>
<column name="outp_V_ce0">out, 1, ap_memory, outp_V, array</column>
<column name="outp_V_we0">out, 1, ap_memory, outp_V, array</column>
<column name="outp_V_d0">out, 24, ap_memory, outp_V, array</column>
</table>
</item>
</section>
</profile>
