// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE40U19A7 Package UFBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP4CE40U19A7,
// with speed grade 7, core voltage 1.2V, and temperature -40 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "FPGA")
  (DATE "05/06/2025 08:45:13")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_PCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1351:1351:1351) (1304:1304:1304))
        (IOPATH i o (2453:2453:2453) (2406:2406:2406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_DE\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2032:2032:2032) (1894:1894:1894))
        (IOPATH i o (3570:3570:3570) (3575:3575:3575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3088:3088:3088) (2916:2916:2916))
        (IOPATH i o (2582:2582:2582) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2426:2426:2426) (2247:2247:2247))
        (IOPATH i o (2443:2443:2443) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1949:1949:1949) (1879:1879:1879))
        (IOPATH i o (2443:2443:2443) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3082:3082:3082) (2715:2715:2715))
        (IOPATH i o (2602:2602:2602) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3142:3142:3142) (2864:2864:2864))
        (IOPATH i o (2602:2602:2602) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1893:1893:1893) (1773:1773:1773))
        (IOPATH i o (2502:2502:2502) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2141:2141:2141) (2025:2025:2025))
        (IOPATH i o (2463:2463:2463) (2416:2416:2416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4153:4153:4153) (3970:3970:3970))
        (IOPATH i o (2522:2522:2522) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2285:2285:2285) (2201:2201:2201))
        (IOPATH i o (3574:3574:3574) (3607:3607:3607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2550:2550:2550) (2425:2425:2425))
        (IOPATH i o (2582:2582:2582) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2482:2482:2482) (2234:2234:2234))
        (IOPATH i o (2552:2552:2552) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2209:2209:2209) (1996:1996:1996))
        (IOPATH i o (2572:2572:2572) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2920:2920:2920) (2824:2824:2824))
        (IOPATH i o (3604:3604:3604) (3637:3637:3637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3244:3244:3244) (2913:2913:2913))
        (IOPATH i o (2562:2562:2562) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2874:2874:2874) (2620:2620:2620))
        (IOPATH i o (2572:2572:2572) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3627:3627:3627) (3416:3416:3416))
        (IOPATH i o (2562:2562:2562) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2303:2303:2303) (2081:2081:2081))
        (IOPATH i o (2572:2572:2572) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1502:1502:1502) (1388:1388:1388))
        (IOPATH i o (2572:2572:2572) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3200:3200:3200) (2948:2948:2948))
        (IOPATH i o (2562:2562:2562) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1163:1163:1163) (1037:1037:1037))
        (IOPATH i o (3594:3594:3594) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1588:1588:1588) (1492:1492:1492))
        (IOPATH i o (2582:2582:2582) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2433:2433:2433) (2167:2167:2167))
        (IOPATH i o (2582:2582:2582) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1584:1584:1584) (1504:1504:1504))
        (IOPATH i o (3564:3564:3564) (3597:3597:3597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3002:3002:3002) (2784:2784:2784))
        (IOPATH i o (2443:2443:2443) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (638:638:638) (715:715:715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (628:628:628) (705:705:705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE altpll1_inst\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (3560:3560:3560) (3560:3560:3560))
        (PORT inclk[0] (1801:1801:1801) (1801:1801:1801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altpll1_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1789:1789:1789) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (356:356:356))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4177:4177:4177) (4323:4323:4323))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (368:368:368))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4177:4177:4177) (4323:4323:4323))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (377:377:377))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4177:4177:4177) (4323:4323:4323))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (366:366:366))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4177:4177:4177) (4323:4323:4323))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (356:356:356))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4177:4177:4177) (4323:4323:4323))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (714:714:714) (704:704:704))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (343:343:343))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (351:351:351))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cnth\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (237:237:237))
        (PORT datad (206:206:206) (219:219:219))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4177:4177:4177) (4323:4323:4323))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (378:378:378))
        (PORT datab (285:285:285) (345:345:345))
        (PORT datac (271:271:271) (339:339:339))
        (PORT datad (269:269:269) (331:331:331))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (659:659:659))
        (PORT datab (499:499:499) (506:506:506))
        (PORT datac (644:644:644) (629:629:629))
        (PORT datad (464:464:464) (477:477:477))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (925:925:925) (884:884:884))
        (PORT datad (202:202:202) (220:220:220))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (389:389:389))
        (PORT datab (296:296:296) (358:358:358))
        (PORT datac (263:263:263) (328:328:328))
        (PORT datad (401:401:401) (369:369:369))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cnth\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (654:654:654) (599:599:599))
        (PORT datad (780:780:780) (743:743:743))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4160:4160:4160) (4299:4299:4299))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (356:356:356))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4177:4177:4177) (4323:4323:4323))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (343:343:343))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4177:4177:4177) (4323:4323:4323))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (336:336:336))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4177:4177:4177) (4323:4323:4323))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4177:4177:4177) (4323:4323:4323))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (379:379:379))
        (PORT datab (295:295:295) (357:357:357))
        (PORT datac (271:271:271) (339:339:339))
        (PORT datad (271:271:271) (333:333:333))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (660:660:660))
        (PORT datab (386:386:386) (366:366:366))
        (PORT datac (923:923:923) (882:882:882))
        (PORT datad (465:465:465) (477:477:477))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (359:359:359))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (870:870:870))
        (PORT datab (222:222:222) (239:239:239))
        (PORT datad (388:388:388) (368:368:368))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1583:1583:1583))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4123:4123:4123) (4272:4272:4272))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (344:344:344))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (866:866:866))
        (PORT datab (422:422:422) (403:403:403))
        (PORT datad (187:187:187) (199:199:199))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1583:1583:1583))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4123:4123:4123) (4272:4272:4272))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (495:495:495))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (782:782:782))
        (PORT datab (428:428:428) (388:388:388))
        (PORT datad (251:251:251) (282:282:282))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4160:4160:4160) (4299:4299:4299))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (472:472:472))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (784:784:784))
        (PORT datab (388:388:388) (367:367:367))
        (PORT datad (248:248:248) (278:278:278))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4160:4160:4160) (4299:4299:4299))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (493:493:493))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (783:783:783))
        (PORT datab (429:429:429) (388:388:388))
        (PORT datad (250:250:250) (280:280:280))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4160:4160:4160) (4299:4299:4299))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (494:494:494))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (783:783:783))
        (PORT datab (428:428:428) (387:387:387))
        (PORT datad (249:249:249) (280:280:280))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4160:4160:4160) (4299:4299:4299))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (472:472:472))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (783:783:783))
        (PORT datab (281:281:281) (311:311:311))
        (PORT datad (354:354:354) (325:325:325))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4160:4160:4160) (4299:4299:4299))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (354:354:354))
        (PORT datab (289:289:289) (351:351:351))
        (PORT datac (256:256:256) (317:317:317))
        (PORT datad (256:256:256) (311:311:311))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (463:463:463))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (354:354:354))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[9\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (240:240:240))
        (PORT datab (419:419:419) (400:400:400))
        (PORT datad (910:910:910) (833:833:833))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1583:1583:1583))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4123:4123:4123) (4272:4272:4272))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (261:261:261) (319:319:319))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[10\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (866:866:866))
        (PORT datab (422:422:422) (403:403:403))
        (PORT datad (190:190:190) (202:202:202))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1583:1583:1583))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4123:4123:4123) (4272:4272:4272))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (484:484:484))
        (PORT datab (291:291:291) (351:351:351))
        (PORT datac (255:255:255) (318:318:318))
        (PORT datad (260:260:260) (317:317:317))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (366:366:366))
        (PORT datab (295:295:295) (355:355:355))
        (PORT datad (265:265:265) (325:325:325))
        (IOPATH dataa combout (320:320:320) (333:333:333))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (783:783:783))
        (PORT datab (234:234:234) (255:255:255))
        (PORT datac (389:389:389) (355:355:355))
        (PORT datad (187:187:187) (200:200:200))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (661:661:661) (634:634:634))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (782:782:782))
        (PORT datab (283:283:283) (315:315:315))
        (PORT datad (382:382:382) (347:347:347))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4160:4160:4160) (4299:4299:4299))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (367:367:367))
        (PORT datab (279:279:279) (310:310:310))
        (PORT datad (779:779:779) (742:742:742))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4160:4160:4160) (4299:4299:4299))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (354:354:354))
        (PORT datab (292:292:292) (353:353:353))
        (PORT datac (257:257:257) (319:319:319))
        (PORT datad (257:257:257) (313:313:313))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (363:363:363))
        (PORT datab (295:295:295) (356:356:356))
        (PORT datac (694:694:694) (679:679:679))
        (PORT datad (262:262:262) (321:321:321))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (752:752:752))
        (PORT datab (433:433:433) (451:451:451))
        (PORT datac (206:206:206) (226:226:226))
        (PORT datad (686:686:686) (678:678:678))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (364:364:364))
        (PORT datac (193:193:193) (214:214:214))
        (PORT datad (198:198:198) (215:215:215))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (256:256:256))
        (PORT datab (235:235:235) (257:257:257))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (651:651:651) (598:598:598))
        (IOPATH dataa combout (320:320:320) (322:322:322))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (663:663:663))
        (PORT datab (499:499:499) (505:505:505))
        (PORT datac (188:188:188) (207:207:207))
        (PORT datad (633:633:633) (576:576:576))
        (IOPATH dataa combout (320:320:320) (322:322:322))
        (IOPATH datab combout (329:329:329) (328:328:328))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|rgb_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4198:4198:4198) (4346:4346:4346))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (757:757:757))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (759:759:759) (740:740:740))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (746:746:746))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (736:736:736) (725:725:725))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (715:715:715))
        (PORT datab (291:291:291) (351:351:351))
        (PORT datac (693:693:693) (678:678:678))
        (PORT datad (265:265:265) (324:324:324))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (250:250:250))
        (PORT datab (232:232:232) (254:254:254))
        (PORT datac (188:188:188) (207:207:207))
        (PORT datad (267:267:267) (328:328:328))
        (IOPATH dataa combout (320:320:320) (322:322:322))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (378:378:378))
        (PORT datab (304:304:304) (368:368:368))
        (PORT datac (262:262:262) (328:328:328))
        (PORT datad (270:270:270) (331:331:331))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (620:620:620) (608:608:608))
        (PORT datad (370:370:370) (337:337:337))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (654:654:654))
        (PORT datab (509:509:509) (511:511:511))
        (PORT datac (925:925:925) (884:884:884))
        (PORT datad (194:194:194) (210:210:210))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (663:663:663))
        (PORT datab (499:499:499) (506:506:506))
        (PORT datac (623:623:623) (571:571:571))
        (PORT datad (188:188:188) (199:199:199))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (240:240:240))
        (PORT datab (226:226:226) (245:245:245))
        (PORT datac (193:193:193) (215:215:215))
        (PORT datad (199:199:199) (217:217:217))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|pix_data_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4198:4198:4198) (4346:4346:4346))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (757:757:757))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (755:755:755))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (277:277:277))
        (PORT datab (761:761:761) (750:750:750))
        (PORT datac (209:209:209) (237:237:237))
        (PORT datad (213:213:213) (228:228:228))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (726:726:726))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (925:925:925))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (717:717:717) (715:715:715))
        (IOPATH datab combout (356:356:356) (338:338:338))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (239:239:239))
        (PORT datab (250:250:250) (272:272:272))
        (PORT datac (231:231:231) (253:253:253))
        (PORT datad (212:212:212) (228:228:228))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (490:490:490) (490:490:490))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (468:468:468))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (682:682:682))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (485:485:485))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (471:471:471))
        (IOPATH datab combout (356:356:356) (338:338:338))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (738:738:738))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (490:490:490))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (495:495:495))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (706:706:706))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (446:446:446) (457:457:457))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (819:819:819))
        (PORT datab (685:685:685) (635:635:635))
        (PORT datac (754:754:754) (759:759:759))
        (PORT datad (878:878:878) (778:778:778))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (901:901:901))
        (PORT datab (992:992:992) (893:893:893))
        (PORT datac (664:664:664) (621:621:621))
        (PORT datad (194:194:194) (209:209:209))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (273:273:273))
        (PORT datab (758:758:758) (746:746:746))
        (PORT datac (208:208:208) (234:234:234))
        (PORT datad (213:213:213) (228:228:228))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (398:398:398))
        (PORT datab (464:464:464) (424:424:424))
        (PORT datac (371:371:371) (352:352:352))
        (PORT datad (405:405:405) (375:375:375))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (684:684:684))
        (PORT datab (993:993:993) (894:894:894))
        (PORT datac (664:664:664) (621:621:621))
        (PORT datad (952:952:952) (858:858:858))
        (IOPATH dataa combout (320:320:320) (333:333:333))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (672:672:672))
        (PORT datab (218:218:218) (234:234:234))
        (PORT datac (755:755:755) (760:760:760))
        (PORT datad (192:192:192) (207:207:207))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (737:737:737) (730:730:730))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (239:239:239))
        (PORT datab (790:790:790) (791:791:791))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (386:386:386) (353:353:353))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (671:671:671))
        (PORT datab (218:218:218) (233:233:233))
        (PORT datac (691:691:691) (648:648:648))
        (PORT datad (193:193:193) (206:206:206))
        (IOPATH dataa combout (320:320:320) (333:333:333))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (628:628:628) (705:705:705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (628:628:628) (705:705:705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (628:628:628) (705:705:705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (628:628:628) (705:705:705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2932:2932:2932) (3150:3150:3150))
        (PORT datab (3305:3305:3305) (3495:3495:3495))
        (PORT datac (3462:3462:3462) (3609:3609:3609))
        (PORT datad (1184:1184:1184) (1150:1150:1150))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (980:980:980))
        (PORT datab (1081:1081:1081) (943:943:943))
        (PORT datad (196:196:196) (210:210:210))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4129:4129:4129) (4275:4275:4275))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (819:819:819))
        (PORT datab (946:946:946) (836:836:836))
        (PORT datac (653:653:653) (606:606:606))
        (PORT datad (878:878:878) (778:778:778))
        (IOPATH dataa combout (295:295:295) (316:316:316))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (903:903:903))
        (PORT datab (993:993:993) (894:894:894))
        (PORT datac (666:666:666) (623:623:623))
        (PORT datad (189:189:189) (201:201:201))
        (IOPATH dataa combout (320:320:320) (322:322:322))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (672:672:672))
        (PORT datab (218:218:218) (235:235:235))
        (PORT datac (692:692:692) (648:648:648))
        (PORT datad (193:193:193) (206:206:206))
        (IOPATH dataa combout (320:320:320) (333:333:333))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3457:3457:3457) (3611:3611:3611))
        (PORT datab (3540:3540:3540) (3689:3689:3689))
        (PORT datac (3580:3580:3580) (3772:3772:3772))
        (PORT datad (1766:1766:1766) (1665:1665:1665))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (276:276:276))
        (PORT datab (241:241:241) (264:264:264))
        (PORT datac (207:207:207) (226:226:226))
        (PORT datad (208:208:208) (221:221:221))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (388:388:388))
        (PORT datab (254:254:254) (276:276:276))
        (PORT datac (188:188:188) (207:207:207))
        (PORT datad (214:214:214) (230:230:230))
        (IOPATH dataa combout (295:295:295) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2935:2935:2935) (3153:3153:3153))
        (PORT datab (3307:3307:3307) (3497:3497:3497))
        (PORT datad (1186:1186:1186) (1152:1152:1152))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (941:941:941))
        (PORT datab (1131:1131:1131) (989:989:989))
        (PORT datac (3463:3463:3463) (3611:3611:3611))
        (PORT datad (198:198:198) (215:215:215))
        (IOPATH dataa combout (295:295:295) (310:310:310))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1525:1525:1525))
        (PORT datab (384:384:384) (353:353:353))
        (PORT datad (1279:1279:1279) (1219:1219:1219))
        (IOPATH dataa combout (319:319:319) (310:310:310))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_rden)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1569:1569:1569))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4772:4772:4772) (4899:4899:4899))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1716:1716:1716) (1653:1653:1653))
        (PORT datac (1845:1845:1845) (1730:1730:1730))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2931:2931:2931) (3148:3148:3148))
        (PORT datab (3303:3303:3303) (3493:3493:3493))
        (PORT datac (3464:3464:3464) (3612:3612:3612))
        (PORT datad (1183:1183:1183) (1148:1148:1148))
        (IOPATH dataa combout (371:371:371) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE vga_pic\|color_data_out\[23\]\~2clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1675:1675:1675) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (335:335:335))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datac (257:257:257) (318:318:318))
        (PORT datad (195:195:195) (209:209:209))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (903:903:903))
        (PORT datab (699:699:699) (652:652:652))
        (PORT datac (757:757:757) (762:762:762))
        (PORT datad (384:384:384) (352:352:352))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (686:686:686))
        (PORT datab (685:685:685) (635:635:635))
        (PORT datac (951:951:951) (862:862:862))
        (PORT datad (859:859:859) (782:782:782))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (816:816:816))
        (PORT datab (409:409:409) (389:389:389))
        (PORT datac (755:755:755) (760:760:760))
        (PORT datad (406:406:406) (376:376:376))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (274:274:274))
        (PORT datab (241:241:241) (263:263:263))
        (PORT datac (234:234:234) (256:256:256))
        (PORT datad (223:223:223) (244:244:244))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (239:239:239))
        (PORT datab (221:221:221) (238:238:238))
        (PORT datac (189:189:189) (207:207:207))
        (PORT datad (360:360:360) (336:336:336))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (892:892:892))
        (PORT datab (237:237:237) (254:254:254))
        (PORT datac (935:935:935) (863:863:863))
        (PORT datad (209:209:209) (223:223:223))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (633:633:633))
        (PORT datac (659:659:659) (605:605:605))
        (PORT datad (356:356:356) (331:331:331))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2935:2935:2935) (3154:3154:3154))
        (PORT datab (3307:3307:3307) (3498:3498:3498))
        (PORT datac (3457:3457:3457) (3603:3603:3603))
        (PORT datad (1187:1187:1187) (1153:1153:1153))
        (IOPATH dataa combout (319:319:319) (310:310:310))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (349:349:349))
        (PORT datac (2894:2894:2894) (3111:3111:3111))
        (PORT datad (1182:1182:1182) (1147:1147:1147))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1129:1129:1129))
        (PORT datab (1050:1050:1050) (915:915:915))
        (PORT datac (350:350:350) (320:320:320))
        (PORT datad (373:373:373) (341:341:341))
        (IOPATH dataa combout (295:295:295) (310:310:310))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (336:336:336))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (343:343:343))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (337:337:337))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (343:343:343))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (363:363:363))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (336:336:336))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (336:336:336))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (337:337:337))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (337:337:337))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (344:344:344))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (337:337:337))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (344:344:344))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (337:337:337))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1594:1594:1594))
        (PORT asdata (2197:2197:2197) (2172:2172:2172))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (345:345:345))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1921:1921:1921))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4664:4664:4664) (4752:4752:4752))
        (PORT sclr (891:891:891) (906:906:906))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode420w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1738:1738:1738) (1706:1706:1706))
        (PORT datab (1876:1876:1876) (1840:1840:1840))
        (PORT datad (2060:2060:2060) (1926:1926:1926))
        (IOPATH dataa combout (320:320:320) (333:333:333))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3204:3204:3204))
        (PORT d[1] (3401:3401:3401) (3133:3133:3133))
        (PORT d[2] (3337:3337:3337) (3232:3232:3232))
        (PORT d[3] (3099:3099:3099) (2993:2993:2993))
        (PORT d[4] (3385:3385:3385) (3109:3109:3109))
        (PORT d[5] (3681:3681:3681) (3386:3386:3386))
        (PORT d[6] (3379:3379:3379) (3231:3231:3231))
        (PORT d[7] (2858:2858:2858) (2720:2720:2720))
        (PORT d[8] (3058:3058:3058) (2905:2905:2905))
        (PORT d[9] (3430:3430:3430) (3160:3160:3160))
        (PORT d[10] (2979:2979:2979) (2970:2970:2970))
        (PORT d[11] (2592:2592:2592) (2495:2495:2495))
        (PORT d[12] (3509:3509:3509) (3466:3466:3466))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2719:2719:2719))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1898:1898:1898))
        (PORT d[0] (3740:3740:3740) (3585:3585:3585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1857:1857:1857))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1014:1014:1014) (1010:1010:1010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1594:1594:1594))
        (PORT asdata (2062:2062:2062) (2028:2028:2028))
        (PORT ena (2514:2514:2514) (2467:2467:2467))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1594:1594:1594))
        (PORT asdata (591:591:591) (650:650:650))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2056:2056:2056) (1921:1921:1921))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1594:1594:1594))
        (PORT d (78:78:78) (87:87:87))
        (PORT ena (2514:2514:2514) (2467:2467:2467))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1594:1594:1594))
        (PORT asdata (590:590:590) (648:648:648))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode399w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1703:1703:1703))
        (PORT datab (277:277:277) (341:341:341))
        (PORT datac (1840:1840:1840) (1817:1817:1817))
        (PORT datad (2055:2055:2055) (1921:1921:1921))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1097:1097:1097))
        (PORT d[1] (2055:2055:2055) (1941:1941:1941))
        (PORT d[2] (3824:3824:3824) (3654:3654:3654))
        (PORT d[3] (1150:1150:1150) (1127:1127:1127))
        (PORT d[4] (1121:1121:1121) (1099:1099:1099))
        (PORT d[5] (1158:1158:1158) (1132:1132:1132))
        (PORT d[6] (5271:5271:5271) (5002:5002:5002))
        (PORT d[7] (2254:2254:2254) (2116:2116:2116))
        (PORT d[8] (1120:1120:1120) (1088:1088:1088))
        (PORT d[9] (1890:1890:1890) (1805:1805:1805))
        (PORT d[10] (1377:1377:1377) (1329:1329:1329))
        (PORT d[11] (1913:1913:1913) (1826:1826:1826))
        (PORT d[12] (4671:4671:4671) (4599:4599:4599))
        (PORT clk (1870:1870:1870) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1463:1463:1463))
        (PORT clk (1870:1870:1870) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1908:1908:1908))
        (PORT d[0] (4677:4677:4677) (4516:4516:4516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1867:1867:1867))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2004:2004:2004) (1825:1825:1825))
        (PORT datab (2488:2488:2488) (2372:2372:2372))
        (PORT datac (2538:2538:2538) (2424:2424:2424))
        (PORT datad (2091:2091:2091) (1932:1932:1932))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (328:328:328))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode412w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1704:1704:1704))
        (PORT datab (277:277:277) (342:342:342))
        (PORT datac (1840:1840:1840) (1817:1817:1817))
        (PORT datad (2056:2056:2056) (1921:1921:1921))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1357:1357:1357))
        (PORT d[1] (2517:2517:2517) (2406:2406:2406))
        (PORT d[2] (1375:1375:1375) (1339:1339:1339))
        (PORT d[3] (1419:1419:1419) (1385:1385:1385))
        (PORT d[4] (3809:3809:3809) (3552:3552:3552))
        (PORT d[5] (1940:1940:1940) (1847:1847:1847))
        (PORT d[6] (1684:1684:1684) (1626:1626:1626))
        (PORT d[7] (1887:1887:1887) (1769:1769:1769))
        (PORT d[8] (2800:2800:2800) (2663:2663:2663))
        (PORT d[9] (2517:2517:2517) (2398:2398:2398))
        (PORT d[10] (1704:1704:1704) (1641:1641:1641))
        (PORT d[11] (2178:2178:2178) (2076:2076:2076))
        (PORT d[12] (1709:1709:1709) (1637:1637:1637))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (1818:1818:1818))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1903:1903:1903))
        (PORT d[0] (3720:3720:3720) (3447:3447:3447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1862:1862:1862))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode428w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1705:1705:1705))
        (PORT datab (275:275:275) (340:340:340))
        (PORT datac (1838:1838:1838) (1815:1815:1815))
        (PORT datad (2057:2057:2057) (1923:1923:1923))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5589:5589:5589) (5329:5329:5329))
        (PORT d[1] (4304:4304:4304) (4181:4181:4181))
        (PORT d[2] (3646:3646:3646) (3541:3541:3541))
        (PORT d[3] (3951:3951:3951) (3856:3856:3856))
        (PORT d[4] (6233:6233:6233) (5912:5912:5912))
        (PORT d[5] (3743:3743:3743) (3480:3480:3480))
        (PORT d[6] (5554:5554:5554) (5272:5272:5272))
        (PORT d[7] (4518:4518:4518) (4371:4371:4371))
        (PORT d[8] (4376:4376:4376) (4044:4044:4044))
        (PORT d[9] (5493:5493:5493) (5169:5169:5169))
        (PORT d[10] (3269:3269:3269) (3217:3217:3217))
        (PORT d[11] (4054:4054:4054) (3968:3968:3968))
        (PORT d[12] (2247:2247:2247) (2269:2269:2269))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2687:2687:2687))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1898:1898:1898))
        (PORT d[0] (4055:4055:4055) (3788:3788:3788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1857:1857:1857))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1014:1014:1014) (1010:1010:1010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (554:554:554))
        (PORT datab (3298:3298:3298) (3099:3099:3099))
        (PORT datac (2882:2882:2882) (2638:2638:2638))
        (PORT datad (3076:3076:3076) (2903:2903:2903))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3455:3455:3455) (3608:3608:3608))
        (PORT datab (1810:1810:1810) (1698:1698:1698))
        (PORT datac (3582:3582:3582) (3774:3774:3774))
        (PORT datad (3490:3490:3490) (3648:3648:3648))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1637:1637:1637))
        (PORT d[1] (2425:2425:2425) (2299:2299:2299))
        (PORT d[2] (1110:1110:1110) (1094:1094:1094))
        (PORT d[3] (1120:1120:1120) (1102:1102:1102))
        (PORT d[4] (3823:3823:3823) (3568:3568:3568))
        (PORT d[5] (1955:1955:1955) (1864:1864:1864))
        (PORT d[6] (1094:1094:1094) (1087:1087:1087))
        (PORT d[7] (1603:1603:1603) (1505:1505:1505))
        (PORT d[8] (2783:2783:2783) (2650:2650:2650))
        (PORT d[9] (1366:1366:1366) (1332:1332:1332))
        (PORT d[10] (1415:1415:1415) (1374:1374:1374))
        (PORT d[11] (1921:1921:1921) (1841:1841:1841))
        (PORT d[12] (1438:1438:1438) (1397:1397:1397))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1485:1485:1485))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1894:1894:1894))
        (PORT d[0] (3427:3427:3427) (3175:3175:3175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1853:1853:1853))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2315:2315:2315))
        (PORT d[1] (3096:3096:3096) (2942:2942:2942))
        (PORT d[2] (3609:3609:3609) (3508:3508:3508))
        (PORT d[3] (2843:2843:2843) (2762:2762:2762))
        (PORT d[4] (4289:4289:4289) (4057:4057:4057))
        (PORT d[5] (4286:4286:4286) (4054:4054:4054))
        (PORT d[6] (3642:3642:3642) (3457:3457:3457))
        (PORT d[7] (3015:3015:3015) (2934:2934:2934))
        (PORT d[8] (2065:2065:2065) (2008:2008:2008))
        (PORT d[9] (2591:2591:2591) (2487:2487:2487))
        (PORT d[10] (2078:2078:2078) (2004:2004:2004))
        (PORT d[11] (3451:3451:3451) (3279:3279:3279))
        (PORT d[12] (2989:2989:2989) (2993:2993:2993))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3003:3003:3003))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1906:1906:1906))
        (PORT d[0] (4033:4033:4033) (3889:3889:3889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2275:2275:2275) (2129:2129:2129))
        (PORT datab (2733:2733:2733) (2550:2550:2550))
        (PORT datac (2702:2702:2702) (2571:2571:2571))
        (PORT datad (2498:2498:2498) (2313:2313:2313))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (328:328:328))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2697:2697:2697))
        (PORT d[1] (2790:2790:2790) (2662:2662:2662))
        (PORT d[2] (3613:3613:3613) (3507:3507:3507))
        (PORT d[3] (3245:3245:3245) (3151:3151:3151))
        (PORT d[4] (4331:4331:4331) (4088:4088:4088))
        (PORT d[5] (4344:4344:4344) (4115:4115:4115))
        (PORT d[6] (3983:3983:3983) (3778:3778:3778))
        (PORT d[7] (3732:3732:3732) (3630:3630:3630))
        (PORT d[8] (2055:2055:2055) (1991:1991:1991))
        (PORT d[9] (3722:3722:3722) (3533:3533:3533))
        (PORT d[10] (1742:1742:1742) (1688:1688:1688))
        (PORT d[11] (2791:2791:2791) (2657:2657:2657))
        (PORT d[12] (3673:3673:3673) (3647:3647:3647))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3017:3017:3017))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1906:1906:1906))
        (PORT d[0] (3207:3207:3207) (2974:2974:2974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4926:4926:4926) (4699:4699:4699))
        (PORT d[1] (3923:3923:3923) (3808:3808:3808))
        (PORT d[2] (4562:4562:4562) (4396:4396:4396))
        (PORT d[3] (3282:3282:3282) (3219:3219:3219))
        (PORT d[4] (5572:5572:5572) (5288:5288:5288))
        (PORT d[5] (4406:4406:4406) (4112:4112:4112))
        (PORT d[6] (4906:4906:4906) (4668:4668:4668))
        (PORT d[7] (3904:3904:3904) (3791:3791:3791))
        (PORT d[8] (4441:4441:4441) (4149:4149:4149))
        (PORT d[9] (5457:5457:5457) (5125:5125:5125))
        (PORT d[10] (2873:2873:2873) (2843:2843:2843))
        (PORT d[11] (3385:3385:3385) (3318:3318:3318))
        (PORT d[12] (3321:3321:3321) (3318:3318:3318))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2704:2704:2704))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1895:1895:1895))
        (PORT d[0] (3448:3448:3448) (3211:3211:3211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (525:525:525))
        (PORT datab (3137:3137:3137) (2874:2874:2874))
        (PORT datac (3273:3273:3273) (3005:3005:3005))
        (PORT datad (3734:3734:3734) (3458:3458:3458))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5239:5239:5239) (5000:5000:5000))
        (PORT d[1] (3970:3970:3970) (3857:3857:3857))
        (PORT d[2] (4584:4584:4584) (4421:4421:4421))
        (PORT d[3] (3626:3626:3626) (3546:3546:3546))
        (PORT d[4] (5918:5918:5918) (5614:5614:5614))
        (PORT d[5] (4078:4078:4078) (3800:3800:3800))
        (PORT d[6] (5245:5245:5245) (4986:4986:4986))
        (PORT d[7] (4202:4202:4202) (4076:4076:4076))
        (PORT d[8] (4114:4114:4114) (3840:3840:3840))
        (PORT d[9] (5476:5476:5476) (5147:5147:5147))
        (PORT d[10] (2952:2952:2952) (2921:2921:2921))
        (PORT d[11] (3717:3717:3717) (3646:3646:3646))
        (PORT d[12] (3620:3620:3620) (3594:3594:3594))
        (PORT clk (1846:1846:1846) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (2663:2663:2663))
        (PORT clk (1846:1846:1846) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1884:1884:1884))
        (PORT d[0] (3634:3634:3634) (3443:3443:3443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1843:1843:1843))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (999:999:999) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (997:997:997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (997:997:997))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (997:997:997))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1140:1140:1140))
        (PORT d[1] (3521:3521:3521) (3376:3376:3376))
        (PORT d[2] (3565:3565:3565) (3419:3419:3419))
        (PORT d[3] (1134:1134:1134) (1113:1113:1113))
        (PORT d[4] (1129:1129:1129) (1108:1108:1108))
        (PORT d[5] (1145:1145:1145) (1125:1125:1125))
        (PORT d[6] (5263:5263:5263) (4995:4995:4995))
        (PORT d[7] (2177:2177:2177) (2162:2162:2162))
        (PORT d[8] (3257:3257:3257) (3129:3129:3129))
        (PORT d[9] (1427:1427:1427) (1388:1388:1388))
        (PORT d[10] (1417:1417:1417) (1362:1362:1362))
        (PORT d[11] (1888:1888:1888) (1805:1805:1805))
        (PORT d[12] (4633:4633:4633) (4565:4565:4565))
        (PORT clk (1873:1873:1873) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1471:1471:1471))
        (PORT clk (1873:1873:1873) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1912:1912:1912))
        (PORT d[0] (2844:2844:2844) (2639:2639:2639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1871:1871:1871))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1026:1026:1026) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2187:2187:2187) (2031:2031:2031))
        (PORT datab (2587:2587:2587) (2476:2476:2476))
        (PORT datac (2274:2274:2274) (2068:2068:2068))
        (PORT datad (2777:2777:2777) (2736:2736:2736))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (830:830:830) (829:829:829))
        (PORT d[1] (2167:2167:2167) (2072:2072:2072))
        (PORT d[2] (780:780:780) (770:770:770))
        (PORT d[3] (779:779:779) (782:782:782))
        (PORT d[4] (834:834:834) (820:820:820))
        (PORT d[5] (2278:2278:2278) (2165:2165:2165))
        (PORT d[6] (788:788:788) (796:796:796))
        (PORT d[7] (1944:1944:1944) (1827:1827:1827))
        (PORT d[8] (3130:3130:3130) (2980:2980:2980))
        (PORT d[9] (1899:1899:1899) (1815:1815:1815))
        (PORT d[10] (854:854:854) (843:843:843))
        (PORT d[11] (774:774:774) (770:770:770))
        (PORT d[12] (843:843:843) (834:834:834))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1189:1189:1189))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1906:1906:1906))
        (PORT d[0] (3164:3164:3164) (2924:2924:2924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4645:4645:4645) (4436:4436:4436))
        (PORT d[1] (3643:3643:3643) (3545:3545:3545))
        (PORT d[2] (4283:4283:4283) (4146:4146:4146))
        (PORT d[3] (3256:3256:3256) (3187:3187:3187))
        (PORT d[4] (5316:5316:5316) (5055:5055:5055))
        (PORT d[5] (4415:4415:4415) (4122:4122:4122))
        (PORT d[6] (4870:4870:4870) (4597:4597:4597))
        (PORT d[7] (3932:3932:3932) (3806:3806:3806))
        (PORT d[8] (4728:4728:4728) (4413:4413:4413))
        (PORT d[9] (5458:5458:5458) (5133:5133:5133))
        (PORT d[10] (2914:2914:2914) (2885:2885:2885))
        (PORT d[11] (3667:3667:3667) (3590:3590:3590))
        (PORT d[12] (3000:3000:3000) (3011:3011:3011))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (2914:2914:2914))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1901:1901:1901))
        (PORT d[0] (3443:3443:3443) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1860:1860:1860))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1017:1017:1017) (1013:1013:1013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (574:574:574))
        (PORT datab (3123:3123:3123) (2880:2880:2880))
        (PORT datac (3163:3163:3163) (2864:2864:2864))
        (PORT datad (3739:3739:3739) (3477:3477:3477))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (1978:1978:1978))
        (PORT d[1] (3236:3236:3236) (3112:3112:3112))
        (PORT d[2] (3657:3657:3657) (3553:3553:3553))
        (PORT d[3] (3887:3887:3887) (3775:3775:3775))
        (PORT d[4] (5267:5267:5267) (4970:4970:4970))
        (PORT d[5] (4954:4954:4954) (4701:4701:4701))
        (PORT d[6] (4961:4961:4961) (4711:4711:4711))
        (PORT d[7] (2162:2162:2162) (2142:2142:2142))
        (PORT d[8] (2941:2941:2941) (2831:2831:2831))
        (PORT d[9] (4077:4077:4077) (3876:3876:3876))
        (PORT d[10] (2718:2718:2718) (2611:2611:2611))
        (PORT d[11] (3213:3213:3213) (3079:3079:3079))
        (PORT d[12] (4361:4361:4361) (4312:4312:4312))
        (PORT clk (1876:1876:1876) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4348:4348:4348) (4169:4169:4169))
        (PORT clk (1876:1876:1876) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1914:1914:1914))
        (PORT d[0] (4567:4567:4567) (4219:4219:4219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1873:1873:1873))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1027:1027:1027))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1027:1027:1027))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2264:2264:2264))
        (PORT d[1] (2078:2078:2078) (1943:1943:1943))
        (PORT d[2] (2864:2864:2864) (2750:2750:2750))
        (PORT d[3] (2585:2585:2585) (2521:2521:2521))
        (PORT d[4] (3189:3189:3189) (2983:2983:2983))
        (PORT d[5] (2074:2074:2074) (1923:1923:1923))
        (PORT d[6] (2131:2131:2131) (2014:2014:2014))
        (PORT d[7] (3101:3101:3101) (2943:2943:2943))
        (PORT d[8] (2144:2144:2144) (2011:2011:2011))
        (PORT d[9] (2201:2201:2201) (2065:2065:2065))
        (PORT d[10] (2354:2354:2354) (2151:2151:2151))
        (PORT d[11] (2158:2158:2158) (2027:2027:2027))
        (PORT d[12] (2103:2103:2103) (2059:2059:2059))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3134:3134:3134))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1923:1923:1923))
        (PORT d[0] (3386:3386:3386) (3216:3216:3216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1882:1882:1882))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (2860:2860:2860))
        (PORT d[1] (4333:4333:4333) (4213:4213:4213))
        (PORT d[2] (1792:1792:1792) (1667:1667:1667))
        (PORT d[3] (1810:1810:1810) (1705:1705:1705))
        (PORT d[4] (3353:3353:3353) (3155:3155:3155))
        (PORT d[5] (1745:1745:1745) (1626:1626:1626))
        (PORT d[6] (3033:3033:3033) (2879:2879:2879))
        (PORT d[7] (1724:1724:1724) (1681:1681:1681))
        (PORT d[8] (1761:1761:1761) (1621:1621:1621))
        (PORT d[9] (1885:1885:1885) (1764:1764:1764))
        (PORT d[10] (1854:1854:1854) (1712:1712:1712))
        (PORT d[11] (2093:2093:2093) (1960:1960:1960))
        (PORT d[12] (1787:1787:1787) (1760:1760:1760))
        (PORT clk (1889:1889:1889) (1927:1927:1927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (1941:1941:1941))
        (PORT clk (1889:1889:1889) (1927:1927:1927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1927:1927:1927))
        (PORT d[0] (1848:1848:1848) (1776:1776:1776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1886:1886:1886))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1039:1039:1039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2240:2240:2240))
        (PORT d[1] (2069:2069:2069) (1934:1934:1934))
        (PORT d[2] (2862:2862:2862) (2752:2752:2752))
        (PORT d[3] (2880:2880:2880) (2790:2790:2790))
        (PORT d[4] (3181:3181:3181) (2976:2976:2976))
        (PORT d[5] (2086:2086:2086) (1929:1929:1929))
        (PORT d[6] (2111:2111:2111) (1991:1991:1991))
        (PORT d[7] (3116:3116:3116) (2960:2960:2960))
        (PORT d[8] (2161:2161:2161) (2025:2025:2025))
        (PORT d[9] (2169:2169:2169) (2034:2034:2034))
        (PORT d[10] (2307:2307:2307) (2104:2104:2104))
        (PORT d[11] (2149:2149:2149) (2023:2023:2023))
        (PORT d[12] (2082:2082:2082) (2036:2036:2036))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3161:3161:3161))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1919:1919:1919))
        (PORT d[0] (2713:2713:2713) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1878:1878:1878))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1031:1031:1031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1363:1363:1363))
        (PORT datab (1537:1537:1537) (1405:1405:1405))
        (PORT datac (1997:1997:1997) (1937:1937:1937))
        (PORT datad (2113:2113:2113) (2071:2071:2071))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2367:2367:2367) (2281:2281:2281))
        (PORT datab (2434:2434:2434) (2227:2227:2227))
        (PORT datac (639:639:639) (578:578:578))
        (PORT datad (2930:2930:2930) (2721:2721:2721))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1078:1078:1078) (1066:1066:1066))
        (PORT d[1] (2176:2176:2176) (2076:2076:2076))
        (PORT d[2] (3830:3830:3830) (3661:3661:3661))
        (PORT d[3] (1380:1380:1380) (1331:1331:1331))
        (PORT d[4] (1388:1388:1388) (1341:1341:1341))
        (PORT d[5] (2247:2247:2247) (2137:2137:2137))
        (PORT d[6] (1054:1054:1054) (1037:1037:1037))
        (PORT d[7] (2216:2216:2216) (2081:2081:2081))
        (PORT d[8] (3130:3130:3130) (2981:2981:2981))
        (PORT d[9] (1898:1898:1898) (1814:1814:1814))
        (PORT d[10] (3006:3006:3006) (2882:2882:2882))
        (PORT d[11] (1899:1899:1899) (1811:1811:1811))
        (PORT d[12] (1735:1735:1735) (1655:1655:1655))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1448:1448:1448))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1906:1906:1906))
        (PORT d[0] (3419:3419:3419) (3153:3153:3153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1021:1021:1021) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (1994:1994:1994))
        (PORT d[1] (3240:3240:3240) (3110:3110:3110))
        (PORT d[2] (3600:3600:3600) (3499:3499:3499))
        (PORT d[3] (3924:3924:3924) (3813:3813:3813))
        (PORT d[4] (4978:4978:4978) (4709:4709:4709))
        (PORT d[5] (4978:4978:4978) (4722:4722:4722))
        (PORT d[6] (4929:4929:4929) (4681:4681:4681))
        (PORT d[7] (2123:2123:2123) (2104:2104:2104))
        (PORT d[8] (2964:2964:2964) (2853:2853:2853))
        (PORT d[9] (4083:4083:4083) (3883:3883:3883))
        (PORT d[10] (1717:1717:1717) (1653:1653:1653))
        (PORT d[11] (3219:3219:3219) (3083:3083:3083))
        (PORT d[12] (4288:4288:4288) (4226:4226:4226))
        (PORT clk (1876:1876:1876) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4186:4186:4186))
        (PORT clk (1876:1876:1876) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1915:1915:1915))
        (PORT d[0] (4582:4582:4582) (4235:4235:4235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1874:1874:1874))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1028:1028:1028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1028:1028:1028))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1028:1028:1028))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1393:1393:1393))
        (PORT d[1] (2680:2680:2680) (2533:2533:2533))
        (PORT d[2] (1445:1445:1445) (1403:1403:1403))
        (PORT d[3] (1444:1444:1444) (1409:1409:1409))
        (PORT d[4] (3507:3507:3507) (3288:3288:3288))
        (PORT d[5] (1374:1374:1374) (1337:1337:1337))
        (PORT d[6] (1415:1415:1415) (1384:1384:1384))
        (PORT d[7] (1905:1905:1905) (1787:1787:1787))
        (PORT d[8] (3015:3015:3015) (2827:2827:2827))
        (PORT d[9] (1443:1443:1443) (1404:1404:1404))
        (PORT d[10] (1722:1722:1722) (1662:1662:1662))
        (PORT d[11] (2228:2228:2228) (2123:2123:2123))
        (PORT d[12] (1483:1483:1483) (1437:1437:1437))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (1802:1802:1802))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1906:1906:1906))
        (PORT d[0] (3229:3229:3229) (3024:3024:3024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1021:1021:1021) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3469:3469:3469))
        (PORT d[1] (3560:3560:3560) (3426:3426:3426))
        (PORT d[2] (4283:4283:4283) (4180:4180:4180))
        (PORT d[3] (3212:3212:3212) (3121:3121:3121))
        (PORT d[4] (4650:4650:4650) (4407:4407:4407))
        (PORT d[5] (3547:3547:3547) (3317:3317:3317))
        (PORT d[6] (3563:3563:3563) (3356:3356:3356))
        (PORT d[7] (3388:3388:3388) (3323:3323:3323))
        (PORT d[8] (3726:3726:3726) (3506:3506:3506))
        (PORT d[9] (6098:6098:6098) (5765:5765:5765))
        (PORT d[10] (2195:2195:2195) (2178:2178:2178))
        (PORT d[11] (3794:3794:3794) (3746:3746:3746))
        (PORT d[12] (2566:2566:2566) (2525:2525:2525))
        (PORT clk (1885:1885:1885) (1922:1922:1922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3695:3695:3695) (3572:3572:3572))
        (PORT clk (1885:1885:1885) (1922:1922:1922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1922:1922:1922))
        (PORT d[0] (4025:4025:4025) (3852:3852:3852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1881:1881:1881))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1034:1034:1034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1035:1035:1035))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1035:1035:1035))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2226:2226:2226) (2084:2084:2084))
        (PORT datab (2735:2735:2735) (2553:2553:2553))
        (PORT datac (2699:2699:2699) (2568:2568:2568))
        (PORT datad (2336:2336:2336) (2246:2246:2246))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3016:3016:3016) (2800:2800:2800))
        (PORT datab (2892:2892:2892) (2719:2719:2719))
        (PORT datac (569:569:569) (503:503:503))
        (PORT datad (3518:3518:3518) (3280:3280:3280))
        (IOPATH dataa combout (319:319:319) (310:310:310))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1424:1424:1424))
        (PORT datab (996:996:996) (918:918:918))
        (PORT datac (1940:1940:1940) (1749:1749:1749))
        (PORT datad (1185:1185:1185) (1057:1057:1057))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4989:4989:4989) (4760:4760:4760))
        (PORT d[1] (3963:3963:3963) (3850:3850:3850))
        (PORT d[2] (4577:4577:4577) (4421:4421:4421))
        (PORT d[3] (3257:3257:3257) (3195:3195:3195))
        (PORT d[4] (5597:5597:5597) (5312:5312:5312))
        (PORT d[5] (4384:4384:4384) (4087:4087:4087))
        (PORT d[6] (5212:5212:5212) (4948:4948:4948))
        (PORT d[7] (4188:4188:4188) (4051:4051:4051))
        (PORT d[8] (4401:4401:4401) (4102:4102:4102))
        (PORT d[9] (5437:5437:5437) (5113:5113:5113))
        (PORT d[10] (2919:2919:2919) (2889:2889:2889))
        (PORT d[11] (3708:3708:3708) (3636:3636:3636))
        (PORT d[12] (3322:3322:3322) (3318:3318:3318))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2673:2673:2673))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1891:1891:1891))
        (PORT d[0] (3396:3396:3396) (3159:3159:3159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1850:1850:1850))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1003:1003:1003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4575:4575:4575) (4351:4351:4351))
        (PORT d[1] (3321:3321:3321) (3234:3234:3234))
        (PORT d[2] (4270:4270:4270) (4117:4117:4117))
        (PORT d[3] (3202:3202:3202) (3113:3113:3113))
        (PORT d[4] (5008:5008:5008) (4765:4765:4765))
        (PORT d[5] (4745:4745:4745) (4432:4432:4432))
        (PORT d[6] (4606:4606:4606) (4378:4378:4378))
        (PORT d[7] (3574:3574:3574) (3461:3461:3461))
        (PORT d[8] (4657:4657:4657) (4338:4338:4338))
        (PORT d[9] (5467:5467:5467) (5144:5144:5144))
        (PORT d[10] (2925:2925:2925) (2890:2890:2890))
        (PORT d[11] (3688:3688:3688) (3614:3614:3614))
        (PORT d[12] (3006:3006:3006) (3011:3011:3011))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (2904:2904:2904))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1906:1906:1906))
        (PORT d[0] (3622:3622:3622) (3442:3442:3442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1021:1021:1021) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1644:1644:1644))
        (PORT d[1] (2489:2489:2489) (2370:2370:2370))
        (PORT d[2] (1142:1142:1142) (1121:1121:1121))
        (PORT d[3] (1139:1139:1139) (1122:1122:1122))
        (PORT d[4] (3828:3828:3828) (3574:3574:3574))
        (PORT d[5] (1924:1924:1924) (1834:1834:1834))
        (PORT d[6] (1359:1359:1359) (1305:1305:1305))
        (PORT d[7] (1887:1887:1887) (1770:1770:1770))
        (PORT d[8] (2790:2790:2790) (2658:2658:2658))
        (PORT d[9] (1149:1149:1149) (1131:1131:1131))
        (PORT d[10] (1414:1414:1414) (1373:1373:1373))
        (PORT d[11] (1920:1920:1920) (1840:1840:1840))
        (PORT d[12] (1123:1123:1123) (1105:1105:1105))
        (PORT clk (1853:1853:1853) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1482:1482:1482))
        (PORT clk (1853:1853:1853) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1893:1893:1893))
        (PORT d[0] (3262:3262:3262) (3064:3064:3064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1852:1852:1852))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (1005:1005:1005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1006:1006:1006))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1006:1006:1006))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2544:2544:2544) (2544:2544:2544))
        (PORT datab (2369:2369:2369) (2167:2167:2167))
        (PORT datac (2793:2793:2793) (2663:2663:2663))
        (PORT datad (2449:2449:2449) (2284:2284:2284))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (3506:3506:3506))
        (PORT d[1] (3767:3767:3767) (3481:3481:3481))
        (PORT d[2] (3343:3343:3343) (3241:3241:3241))
        (PORT d[3] (3419:3419:3419) (3293:3293:3293))
        (PORT d[4] (3730:3730:3730) (3431:3431:3431))
        (PORT d[5] (3385:3385:3385) (3117:3117:3117))
        (PORT d[6] (3715:3715:3715) (3549:3549:3549))
        (PORT d[7] (3184:3184:3184) (3029:3029:3029))
        (PORT d[8] (3421:3421:3421) (3260:3260:3260))
        (PORT d[9] (3747:3747:3747) (3465:3465:3465))
        (PORT d[10] (2637:2637:2637) (2642:2642:2642))
        (PORT d[11] (2948:2948:2948) (2839:2839:2839))
        (PORT d[12] (3787:3787:3787) (3724:3724:3724))
        (PORT clk (1846:1846:1846) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3020:3020:3020))
        (PORT clk (1846:1846:1846) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1884:1884:1884))
        (PORT d[0] (3606:3606:3606) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1843:1843:1843))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (999:999:999) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (997:997:997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (997:997:997))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (997:997:997))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3116:3116:3116) (2897:2897:2897))
        (PORT datab (1943:1943:1943) (1855:1855:1855))
        (PORT datac (589:589:589) (515:515:515))
        (PORT datad (3333:3333:3333) (3069:3069:3069))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5894:5894:5894) (5611:5611:5611))
        (PORT d[1] (4623:4623:4623) (4481:4481:4481))
        (PORT d[2] (4010:4010:4010) (3898:3898:3898))
        (PORT d[3] (4275:4275:4275) (4167:4167:4167))
        (PORT d[4] (6539:6539:6539) (6195:6195:6195))
        (PORT d[5] (3406:3406:3406) (3160:3160:3160))
        (PORT d[6] (3544:3544:3544) (3409:3409:3409))
        (PORT d[7] (5157:5157:5157) (4974:4974:4974))
        (PORT d[8] (4744:4744:4744) (4403:4403:4403))
        (PORT d[9] (5092:5092:5092) (4753:4753:4753))
        (PORT d[10] (2265:2265:2265) (2267:2267:2267))
        (PORT d[11] (4391:4391:4391) (4291:4291:4291))
        (PORT d[12] (2346:2346:2346) (2384:2384:2384))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2621:2621:2621))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1906:1906:1906))
        (PORT d[0] (2928:2928:2928) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1021:1021:1021) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (2923:2923:2923))
        (PORT d[1] (3107:3107:3107) (2948:2948:2948))
        (PORT d[2] (3581:3581:3581) (3477:3477:3477))
        (PORT d[3] (3207:3207:3207) (3118:3118:3118))
        (PORT d[4] (4635:4635:4635) (4375:4375:4375))
        (PORT d[5] (4328:4328:4328) (4103:4103:4103))
        (PORT d[6] (4296:4296:4296) (4073:4073:4073))
        (PORT d[7] (3677:3677:3677) (3578:3578:3578))
        (PORT d[8] (1776:1776:1776) (1746:1746:1746))
        (PORT d[9] (3436:3436:3436) (3265:3265:3265))
        (PORT d[10] (2065:2065:2065) (1991:1991:1991))
        (PORT d[11] (2504:2504:2504) (2392:2392:2392))
        (PORT d[12] (3689:3689:3689) (3667:3667:3667))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (2993:2993:2993))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1906:1906:1906))
        (PORT d[0] (4356:4356:4356) (4209:4209:4209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1021:1021:1021) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2542:2542:2542) (2542:2542:2542))
        (PORT datab (2137:2137:2137) (1946:1946:1946))
        (PORT datac (2538:2538:2538) (2409:2409:2409))
        (PORT datad (2331:2331:2331) (2237:2237:2237))
        (IOPATH dataa combout (357:357:357) (322:322:322))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2607:2607:2607))
        (PORT d[1] (3146:3146:3146) (2999:2999:2999))
        (PORT d[2] (3651:3651:3651) (3546:3546:3546))
        (PORT d[3] (2846:2846:2846) (2771:2771:2771))
        (PORT d[4] (4041:4041:4041) (3824:3824:3824))
        (PORT d[5] (4278:4278:4278) (4046:4046:4046))
        (PORT d[6] (3605:3605:3605) (3415:3415:3415))
        (PORT d[7] (3318:3318:3318) (3229:3229:3229))
        (PORT d[8] (1764:1764:1764) (1734:1734:1734))
        (PORT d[9] (3126:3126:3126) (2966:2966:2966))
        (PORT d[10] (2063:2063:2063) (1991:1991:1991))
        (PORT d[11] (3144:3144:3144) (2997:2997:2997))
        (PORT d[12] (3352:3352:3352) (3343:3343:3343))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (2958:2958:2958))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1894:1894:1894))
        (PORT d[0] (3662:3662:3662) (3364:3364:3364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1853:1853:1853))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (2900:2900:2900))
        (PORT d[1] (3058:3058:3058) (2806:2806:2806))
        (PORT d[2] (3343:3343:3343) (3239:3239:3239))
        (PORT d[3] (2788:2788:2788) (2699:2699:2699))
        (PORT d[4] (3051:3051:3051) (2810:2810:2810))
        (PORT d[5] (3654:3654:3654) (3371:3371:3371))
        (PORT d[6] (2825:2825:2825) (2722:2722:2722))
        (PORT d[7] (2550:2550:2550) (2428:2428:2428))
        (PORT d[8] (2760:2760:2760) (2622:2622:2622))
        (PORT d[9] (3093:3093:3093) (2843:2843:2843))
        (PORT d[10] (2985:2985:2985) (2976:2976:2976))
        (PORT d[11] (2260:2260:2260) (2187:2187:2187))
        (PORT d[12] (2927:2927:2927) (2935:2935:2935))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (2733:2733:2733))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1901:1901:1901))
        (PORT d[0] (3707:3707:3707) (3549:3549:3549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1860:1860:1860))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1017:1017:1017) (1013:1013:1013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2550:2550:2550) (2550:2550:2550))
        (PORT datab (218:218:218) (235:235:235))
        (PORT datac (3233:3233:3233) (2960:2960:2960))
        (PORT datad (3179:3179:3179) (2886:2886:2886))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4630:4630:4630) (4418:4418:4418))
        (PORT d[1] (3637:3637:3637) (3539:3539:3539))
        (PORT d[2] (4256:4256:4256) (4121:4121:4121))
        (PORT d[3] (2968:2968:2968) (2909:2909:2909))
        (PORT d[4] (5303:5303:5303) (5039:5039:5039))
        (PORT d[5] (4716:4716:4716) (4400:4400:4400))
        (PORT d[6] (4869:4869:4869) (4596:4596:4596))
        (PORT d[7] (3899:3899:3899) (3776:3776:3776))
        (PORT d[8] (4727:4727:4727) (4412:4412:4412))
        (PORT d[9] (5446:5446:5446) (5120:5120:5120))
        (PORT d[10] (2945:2945:2945) (2913:2913:2913))
        (PORT d[11] (3681:3681:3681) (3606:3606:3606))
        (PORT d[12] (2999:2999:2999) (3010:3010:3010))
        (PORT clk (1866:1866:1866) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3006:3006:3006) (2907:2907:2907))
        (PORT clk (1866:1866:1866) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1904:1904:1904))
        (PORT d[0] (3190:3190:3190) (3019:3019:3019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1863:1863:1863))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5948:5948:5948) (5675:5675:5675))
        (PORT d[1] (4932:4932:4932) (4782:4782:4782))
        (PORT d[2] (4308:4308:4308) (4180:4180:4180))
        (PORT d[3] (4218:4218:4218) (4110:4110:4110))
        (PORT d[4] (6582:6582:6582) (6249:6249:6249))
        (PORT d[5] (3377:3377:3377) (3123:3123:3123))
        (PORT d[6] (3180:3180:3180) (3069:3069:3069))
        (PORT d[7] (5165:5165:5165) (4983:4983:4983))
        (PORT d[8] (4753:4753:4753) (4413:4413:4413))
        (PORT d[9] (4792:4792:4792) (4484:4484:4484))
        (PORT d[10] (2611:2611:2611) (2597:2597:2597))
        (PORT d[11] (4729:4729:4729) (4615:4615:4615))
        (PORT d[12] (2672:2672:2672) (2692:2692:2692))
        (PORT clk (1871:1871:1871) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2698:2698:2698))
        (PORT clk (1871:1871:1871) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1908:1908:1908))
        (PORT d[0] (4416:4416:4416) (4229:4229:4229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1867:1867:1867))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2576:2576:2576) (2439:2439:2439))
        (PORT datab (2025:2025:2025) (1912:1912:1912))
        (PORT datac (2165:2165:2165) (1993:1993:1993))
        (PORT datad (2518:2518:2518) (2511:2511:2511))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3667:3667:3667) (3480:3480:3480))
        (PORT d[1] (4040:4040:4040) (3738:3738:3738))
        (PORT d[2] (3314:3314:3314) (3210:3210:3210))
        (PORT d[3] (3699:3699:3699) (3542:3542:3542))
        (PORT d[4] (2459:2459:2459) (2255:2255:2255))
        (PORT d[5] (3682:3682:3682) (3401:3401:3401))
        (PORT d[6] (4021:4021:4021) (3829:3829:3829))
        (PORT d[7] (3471:3471:3471) (3290:3290:3290))
        (PORT d[8] (3457:3457:3457) (3285:3285:3285))
        (PORT d[9] (3802:3802:3802) (3524:3524:3524))
        (PORT d[10] (2600:2600:2600) (2595:2595:2595))
        (PORT d[11] (2899:2899:2899) (2790:2790:2790))
        (PORT d[12] (3262:3262:3262) (3251:3251:3251))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3308:3308:3308))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1895:1895:1895))
        (PORT d[0] (3284:3284:3284) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2299:2299:2299))
        (PORT d[1] (3121:3121:3121) (2961:2961:2961))
        (PORT d[2] (3609:3609:3609) (3501:3501:3501))
        (PORT d[3] (3218:3218:3218) (3126:3126:3126))
        (PORT d[4] (4641:4641:4641) (4367:4367:4367))
        (PORT d[5] (4272:4272:4272) (4043:4043:4043))
        (PORT d[6] (3951:3951:3951) (3747:3747:3747))
        (PORT d[7] (2436:2436:2436) (2412:2412:2412))
        (PORT d[8] (2093:2093:2093) (2028:2028:2028))
        (PORT d[9] (3118:3118:3118) (2963:2963:2963))
        (PORT d[10] (1815:1815:1815) (1755:1755:1755))
        (PORT d[11] (2805:2805:2805) (2674:2674:2674))
        (PORT d[12] (3668:3668:3668) (3641:3641:3641))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (2984:2984:2984))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1903:1903:1903))
        (PORT d[0] (3873:3873:3873) (3533:3533:3533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1862:1862:1862))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (527:527:527))
        (PORT datab (2799:2799:2799) (2595:2595:2595))
        (PORT datac (2793:2793:2793) (2662:2662:2662))
        (PORT datad (3030:3030:3030) (2782:2782:2782))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5882:5882:5882) (5599:5599:5599))
        (PORT d[1] (4577:4577:4577) (4435:4435:4435))
        (PORT d[2] (3930:3930:3930) (3815:3815:3815))
        (PORT d[3] (3950:3950:3950) (3856:3856:3856))
        (PORT d[4] (6228:6228:6228) (5915:5915:5915))
        (PORT d[5] (3735:3735:3735) (3471:3471:3471))
        (PORT d[6] (5532:5532:5532) (5256:5256:5256))
        (PORT d[7] (4543:4543:4543) (4395:4395:4395))
        (PORT d[8] (4367:4367:4367) (4040:4040:4040))
        (PORT d[9] (5461:5461:5461) (5141:5141:5141))
        (PORT d[10] (2242:2242:2242) (2241:2241:2241))
        (PORT d[11] (4342:4342:4342) (4240:4240:4240))
        (PORT d[12] (2322:2322:2322) (2356:2356:2356))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (2686:2686:2686))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1901:1901:1901))
        (PORT d[0] (3778:3778:3778) (3632:3632:3632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1860:1860:1860))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1017:1017:1017) (1013:1013:1013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2548:2548:2548))
        (PORT d[1] (4003:4003:4003) (3900:3900:3900))
        (PORT d[2] (2467:2467:2467) (2340:2340:2340))
        (PORT d[3] (4271:4271:4271) (4155:4155:4155))
        (PORT d[4] (3011:3011:3011) (2824:2824:2824))
        (PORT d[5] (3953:3953:3953) (3717:3717:3717))
        (PORT d[6] (2404:2404:2404) (2265:2265:2265))
        (PORT d[7] (1996:1996:1996) (1915:1915:1915))
        (PORT d[8] (2398:2398:2398) (2234:2234:2234))
        (PORT d[9] (2256:2256:2256) (2117:2117:2117))
        (PORT d[10] (2227:2227:2227) (2199:2199:2199))
        (PORT d[11] (2597:2597:2597) (2527:2527:2527))
        (PORT d[12] (4272:4272:4272) (4173:4173:4173))
        (PORT clk (1893:1893:1893) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2004:2004:2004))
        (PORT clk (1893:1893:1893) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1932:1932:1932))
        (PORT d[0] (1220:1220:1220) (1173:1173:1173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1891:1891:1891))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1045:1045:1045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1045:1045:1045))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1045:1045:1045))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3462:3462:3462))
        (PORT d[1] (3623:3623:3623) (3526:3526:3526))
        (PORT d[2] (4649:4649:4649) (4509:4509:4509))
        (PORT d[3] (2864:2864:2864) (2803:2803:2803))
        (PORT d[4] (4019:4019:4019) (3776:3776:3776))
        (PORT d[5] (3875:3875:3875) (3629:3629:3629))
        (PORT d[6] (3543:3543:3543) (3333:3333:3333))
        (PORT d[7] (3706:3706:3706) (3629:3629:3629))
        (PORT d[8] (3729:3729:3729) (3505:3505:3505))
        (PORT d[9] (6106:6106:6106) (5777:5777:5777))
        (PORT d[10] (2572:2572:2572) (2530:2530:2530))
        (PORT d[11] (3705:3705:3705) (3640:3640:3640))
        (PORT d[12] (2869:2869:2869) (2820:2820:2820))
        (PORT clk (1879:1879:1879) (1917:1917:1917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3977:3977:3977) (3834:3834:3834))
        (PORT clk (1879:1879:1879) (1917:1917:1917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1917:1917:1917))
        (PORT d[0] (4003:4003:4003) (3850:3850:3850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1918:1918:1918))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1876:1876:1876))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1029:1029:1029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1030:1030:1030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1030:1030:1030))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1030:1030:1030))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1857:1857:1857) (1783:1783:1783))
        (PORT datab (1669:1669:1669) (1552:1552:1552))
        (PORT datac (2210:2210:2210) (2115:2115:2115))
        (PORT datad (2383:2383:2383) (2319:2319:2319))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4975:4975:4975) (4755:4755:4755))
        (PORT d[1] (3969:3969:3969) (3856:3856:3856))
        (PORT d[2] (4604:4604:4604) (4446:4446:4446))
        (PORT d[3] (3592:3592:3592) (3515:3515:3515))
        (PORT d[4] (5626:5626:5626) (5347:5347:5347))
        (PORT d[5] (4079:4079:4079) (3801:3801:3801))
        (PORT d[6] (5256:5256:5256) (4989:4989:4989))
        (PORT d[7] (4245:4245:4245) (4104:4104:4104))
        (PORT d[8] (4116:4116:4116) (3842:3842:3842))
        (PORT d[9] (5476:5476:5476) (5141:5141:5141))
        (PORT d[10] (2895:2895:2895) (2868:2868:2868))
        (PORT d[11] (3692:3692:3692) (3623:3623:3623))
        (PORT d[12] (3317:3317:3317) (3318:3318:3318))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2682:2682:2682))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1887:1887:1887))
        (PORT d[0] (3083:3083:3083) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1846:1846:1846))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1003:1003:1003) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[13\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2545:2545:2545) (2545:2545:2545))
        (PORT datab (3049:3049:3049) (2800:2800:2800))
        (PORT datac (1070:1070:1070) (934:934:934))
        (PORT datad (3156:3156:3156) (2898:2898:2898))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1157:1157:1157))
        (PORT datab (948:948:948) (877:877:877))
        (PORT datac (698:698:698) (677:677:677))
        (PORT datad (717:717:717) (682:682:682))
        (IOPATH dataa combout (371:371:371) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[7\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1574:1574:1574) (1437:1437:1437))
        (PORT datab (1002:1002:1002) (926:926:926))
        (PORT datac (1944:1944:1944) (1754:1754:1754))
        (PORT datad (1173:1173:1173) (1044:1044:1044))
        (IOPATH dataa combout (320:320:320) (322:322:322))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (923:923:923) (849:849:849))
        (PORT datac (698:698:698) (661:661:661))
        (PORT datad (1175:1175:1175) (1054:1054:1054))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1432:1432:1432))
        (PORT datab (1000:1000:1000) (924:924:924))
        (PORT datac (1943:1943:1943) (1752:1752:1752))
        (PORT datad (1178:1178:1178) (1048:1048:1048))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (708:708:708))
        (PORT datac (1240:1240:1240) (1127:1127:1127))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1433:1433:1433))
        (PORT datab (1000:1000:1000) (924:924:924))
        (PORT datac (1943:1943:1943) (1752:1752:1752))
        (PORT datad (1177:1177:1177) (1048:1048:1048))
        (IOPATH dataa combout (371:371:371) (350:350:350))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1163:1163:1163))
        (PORT datab (373:373:373) (352:352:352))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (384:384:384))
        (PORT datab (215:215:215) (231:231:231))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (518:518:518))
        (PORT datab (380:380:380) (360:360:360))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (373:373:373))
        (PORT datab (218:218:218) (234:234:234))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5250:5250:5250) (5007:5007:5007))
        (PORT d[1] (4255:4255:4255) (4129:4129:4129))
        (PORT d[2] (3631:3631:3631) (3533:3533:3533))
        (PORT d[3] (3625:3625:3625) (3546:3546:3546))
        (PORT d[4] (5924:5924:5924) (5624:5624:5624))
        (PORT d[5] (4070:4070:4070) (3791:3791:3791))
        (PORT d[6] (5226:5226:5226) (4972:4972:4972))
        (PORT d[7] (4227:4227:4227) (4099:4099:4099))
        (PORT d[8] (4131:4131:4131) (3858:3858:3858))
        (PORT d[9] (5421:5421:5421) (5092:5092:5092))
        (PORT d[10] (3192:3192:3192) (3143:3143:3143))
        (PORT d[11] (4005:4005:4005) (3918:3918:3918))
        (PORT d[12] (3620:3620:3620) (3595:3595:3595))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2681:2681:2681))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1887:1887:1887))
        (PORT d[0] (3747:3747:3747) (3497:3497:3497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1846:1846:1846))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1003:1003:1003) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3703:3703:3703) (3513:3513:3513))
        (PORT d[1] (3723:3723:3723) (3441:3441:3441))
        (PORT d[2] (3376:3376:3376) (3273:3273:3273))
        (PORT d[3] (3432:3432:3432) (3308:3308:3308))
        (PORT d[4] (3695:3695:3695) (3409:3409:3409))
        (PORT d[5] (3358:3358:3358) (3079:3079:3079))
        (PORT d[6] (3748:3748:3748) (3580:3580:3580))
        (PORT d[7] (3191:3191:3191) (3037:3037:3037))
        (PORT d[8] (3453:3453:3453) (3290:3290:3290))
        (PORT d[9] (3818:3818:3818) (3537:3537:3537))
        (PORT d[10] (2585:2585:2585) (2587:2587:2587))
        (PORT d[11] (2923:2923:2923) (2818:2818:2818))
        (PORT d[12] (3270:3270:3270) (3260:3260:3260))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3018:3018:3018))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1887:1887:1887))
        (PORT d[0] (4063:4063:4063) (3891:3891:3891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1846:1846:1846))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1003:1003:1003) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6226:6226:6226) (5931:5931:5931))
        (PORT d[1] (5223:5223:5223) (5055:5055:5055))
        (PORT d[2] (4344:4344:4344) (4215:4215:4215))
        (PORT d[3] (4602:4602:4602) (4477:4477:4477))
        (PORT d[4] (6912:6912:6912) (6567:6567:6567))
        (PORT d[5] (3056:3056:3056) (2816:2816:2816))
        (PORT d[6] (3183:3183:3183) (3072:3072:3072))
        (PORT d[7] (5436:5436:5436) (5232:5232:5232))
        (PORT d[8] (5071:5071:5071) (4719:4719:4719))
        (PORT d[9] (4745:4745:4745) (4423:4423:4423))
        (PORT d[10] (2601:2601:2601) (2601:2601:2601))
        (PORT d[11] (4743:4743:4743) (4630:4630:4630))
        (PORT d[12] (2658:2658:2658) (2682:2682:2682))
        (PORT clk (1871:1871:1871) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2317:2317:2317))
        (PORT clk (1871:1871:1871) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1907:1907:1907))
        (PORT d[0] (2725:2725:2725) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1866:1866:1866))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[18\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1573:1573:1573))
        (PORT datab (2091:2091:2091) (1981:1981:1981))
        (PORT datac (2300:2300:2300) (2146:2146:2146))
        (PORT datad (2015:2015:2015) (1793:1793:1793))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3189:3189:3189))
        (PORT d[1] (3399:3399:3399) (3137:3137:3137))
        (PORT d[2] (3282:3282:3282) (3185:3185:3185))
        (PORT d[3] (3394:3394:3394) (3262:3262:3262))
        (PORT d[4] (3376:3376:3376) (3104:3104:3104))
        (PORT d[5] (3373:3373:3373) (3114:3114:3114))
        (PORT d[6] (3692:3692:3692) (3521:3521:3521))
        (PORT d[7] (2867:2867:2867) (2729:2729:2729))
        (PORT d[8] (3109:3109:3109) (2959:2959:2959))
        (PORT d[9] (3461:3461:3461) (3195:3195:3195))
        (PORT d[10] (2655:2655:2655) (2661:2661:2661))
        (PORT d[11] (2593:2593:2593) (2502:2502:2502))
        (PORT d[12] (3780:3780:3780) (3717:3717:3717))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3011:3011:3011))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1891:1891:1891))
        (PORT d[0] (3331:3331:3331) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1850:1850:1850))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1003:1003:1003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2792:2792:2792) (2602:2602:2602))
        (PORT datab (596:596:596) (540:540:540))
        (PORT datac (3193:3193:3193) (2997:2997:2997))
        (PORT datad (2982:2982:2982) (2746:2746:2746))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2003:2003:2003))
        (PORT d[1] (3484:3484:3484) (3339:3339:3339))
        (PORT d[2] (3274:3274:3274) (3154:3154:3154))
        (PORT d[3] (4168:4168:4168) (4036:4036:4036))
        (PORT d[4] (5275:5275:5275) (4982:4982:4982))
        (PORT d[5] (4924:4924:4924) (4668:4668:4668))
        (PORT d[6] (4956:4956:4956) (4709:4709:4709))
        (PORT d[7] (2200:2200:2200) (2184:2184:2184))
        (PORT d[8] (2973:2973:2973) (2863:2863:2863))
        (PORT d[9] (1398:1398:1398) (1369:1369:1369))
        (PORT d[10] (2762:2762:2762) (2655:2655:2655))
        (PORT d[11] (3470:3470:3470) (3308:3308:3308))
        (PORT d[12] (4361:4361:4361) (4313:4313:4313))
        (PORT clk (1875:1875:1875) (1913:1913:1913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4349:4349:4349) (4170:4170:4170))
        (PORT clk (1875:1875:1875) (1913:1913:1913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1913:1913:1913))
        (PORT d[0] (4599:4599:4599) (4255:4255:4255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1872:1872:1872))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1025:1025:1025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (2868:2868:2868))
        (PORT d[1] (4336:4336:4336) (4215:4215:4215))
        (PORT d[2] (3205:3205:3205) (3072:3072:3072))
        (PORT d[3] (1804:1804:1804) (1710:1710:1710))
        (PORT d[4] (3710:3710:3710) (3494:3494:3494))
        (PORT d[5] (1748:1748:1748) (1637:1637:1637))
        (PORT d[6] (3040:3040:3040) (2887:2887:2887))
        (PORT d[7] (1734:1734:1734) (1691:1691:1691))
        (PORT d[8] (1993:1993:1993) (1839:1839:1839))
        (PORT d[9] (1853:1853:1853) (1733:1733:1733))
        (PORT d[10] (1846:1846:1846) (1704:1704:1704))
        (PORT d[11] (2448:2448:2448) (2285:2285:2285))
        (PORT d[12] (1779:1779:1779) (1752:1752:1752))
        (PORT clk (1887:1887:1887) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (1983:1983:1983))
        (PORT clk (1887:1887:1887) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1925:1925:1925))
        (PORT d[0] (1855:1855:1855) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1884:1884:1884))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1037:1037:1037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1380:1380:1380))
        (PORT d[1] (2111:2111:2111) (1988:1988:1988))
        (PORT d[2] (3222:3222:3222) (3087:3087:3087))
        (PORT d[3] (2107:2107:2107) (1988:1988:1988))
        (PORT d[4] (1514:1514:1514) (1412:1412:1412))
        (PORT d[5] (2041:2041:2041) (1900:1900:1900))
        (PORT d[6] (3040:3040:3040) (2876:2876:2876))
        (PORT d[7] (1979:1979:1979) (1912:1912:1912))
        (PORT d[8] (1484:1484:1484) (1390:1390:1390))
        (PORT d[9] (1543:1543:1543) (1433:1433:1433))
        (PORT d[10] (1492:1492:1492) (1392:1392:1392))
        (PORT d[11] (1611:1611:1611) (1517:1517:1517))
        (PORT d[12] (1429:1429:1429) (1424:1424:1424))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (1991:1991:1991))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1923:1923:1923))
        (PORT d[0] (2154:2154:2154) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1882:1882:1882))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[19\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1169:1169:1169))
        (PORT datab (1753:1753:1753) (1727:1727:1727))
        (PORT datac (1537:1537:1537) (1419:1419:1419))
        (PORT datad (1874:1874:1874) (1805:1805:1805))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1664:1664:1664))
        (PORT d[1] (2127:2127:2127) (2001:2001:2001))
        (PORT d[2] (2884:2884:2884) (2772:2772:2772))
        (PORT d[3] (2888:2888:2888) (2808:2808:2808))
        (PORT d[4] (3238:3238:3238) (3022:3022:3022))
        (PORT d[5] (1737:1737:1737) (1626:1626:1626))
        (PORT d[6] (1829:1829:1829) (1728:1728:1728))
        (PORT d[7] (2145:2145:2145) (2000:2000:2000))
        (PORT d[8] (1855:1855:1855) (1734:1734:1734))
        (PORT d[9] (1827:1827:1827) (1708:1708:1708))
        (PORT d[10] (1796:1796:1796) (1651:1651:1651))
        (PORT d[11] (2506:2506:2506) (2360:2360:2360))
        (PORT d[12] (1746:1746:1746) (1724:1724:1724))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (3480:3480:3480))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1911:1911:1911))
        (PORT d[0] (3337:3337:3337) (3171:3171:3171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1870:1870:1870))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2296:2296:2296) (2179:2179:2179))
        (PORT datab (2755:2755:2755) (2586:2586:2586))
        (PORT datac (802:802:802) (704:704:704))
        (PORT datad (2496:2496:2496) (2336:2336:2336))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3404:3404:3404))
        (PORT d[1] (3024:3024:3024) (2959:2959:2959))
        (PORT d[2] (5262:5262:5262) (5100:5100:5100))
        (PORT d[3] (3308:3308:3308) (3239:3239:3239))
        (PORT d[4] (3625:3625:3625) (3394:3394:3394))
        (PORT d[5] (3316:3316:3316) (3113:3113:3113))
        (PORT d[6] (3288:3288:3288) (3102:3102:3102))
        (PORT d[7] (4119:4119:4119) (4037:4037:4037))
        (PORT d[8] (3100:3100:3100) (2915:2915:2915))
        (PORT d[9] (6467:6467:6467) (6128:6128:6128))
        (PORT d[10] (2579:2579:2579) (2537:2537:2537))
        (PORT d[11] (4382:4382:4382) (4302:4302:4302))
        (PORT d[12] (3526:3526:3526) (3445:3445:3445))
        (PORT clk (1869:1869:1869) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4312:4312:4312) (4150:4150:4150))
        (PORT clk (1869:1869:1869) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1909:1909:1909))
        (PORT d[0] (2119:2119:2119) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1868:1868:1868))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1022:1022:1022))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1022:1022:1022))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (2891:2891:2891))
        (PORT d[1] (2426:2426:2426) (2277:2277:2277))
        (PORT d[2] (3229:3229:3229) (3094:3094:3094))
        (PORT d[3] (1761:1761:1761) (1660:1660:1660))
        (PORT d[4] (3693:3693:3693) (3479:3479:3479))
        (PORT d[5] (1760:1760:1760) (1646:1646:1646))
        (PORT d[6] (3065:3065:3065) (2910:2910:2910))
        (PORT d[7] (1967:1967:1967) (1898:1898:1898))
        (PORT d[8] (1743:1743:1743) (1601:1601:1601))
        (PORT d[9] (1870:1870:1870) (1745:1745:1745))
        (PORT d[10] (1800:1800:1800) (1656:1656:1656))
        (PORT d[11] (2430:2430:2430) (2270:2270:2270))
        (PORT d[12] (1740:1740:1740) (1712:1712:1712))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (1967:1967:1967))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1923:1923:1923))
        (PORT d[0] (1856:1856:1856) (1784:1784:1784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1882:1882:1882))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1625:1625:1625))
        (PORT d[1] (2134:2134:2134) (2009:2009:2009))
        (PORT d[2] (3209:3209:3209) (3072:3072:3072))
        (PORT d[3] (2108:2108:2108) (1993:1993:1993))
        (PORT d[4] (3664:3664:3664) (3446:3446:3446))
        (PORT d[5] (1725:1725:1725) (1613:1613:1613))
        (PORT d[6] (1788:1788:1788) (1685:1685:1685))
        (PORT d[7] (2152:2152:2152) (2007:2007:2007))
        (PORT d[8] (1784:1784:1784) (1664:1664:1664))
        (PORT d[9] (1813:1813:1813) (1691:1691:1691))
        (PORT d[10] (1783:1783:1783) (1638:1638:1638))
        (PORT d[11] (2539:2539:2539) (2390:2390:2390))
        (PORT d[12] (1757:1757:1757) (1730:1730:1730))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (3505:3505:3505))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1919:1919:1919))
        (PORT d[0] (2412:2412:2412) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1878:1878:1878))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1031:1031:1031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[17\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1190:1190:1190))
        (PORT datab (1754:1754:1754) (1729:1729:1729))
        (PORT datac (1433:1433:1433) (1276:1276:1276))
        (PORT datad (1874:1874:1874) (1806:1806:1806))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1669:1669:1669))
        (PORT d[1] (2201:2201:2201) (2105:2105:2105))
        (PORT d[2] (1142:1142:1142) (1118:1118:1118))
        (PORT d[3] (1117:1117:1117) (1101:1101:1101))
        (PORT d[4] (3828:3828:3828) (3574:3574:3574))
        (PORT d[5] (2259:2259:2259) (2143:2143:2143))
        (PORT d[6] (1094:1094:1094) (1087:1087:1087))
        (PORT d[7] (1932:1932:1932) (1814:1814:1814))
        (PORT d[8] (2791:2791:2791) (2659:2659:2659))
        (PORT d[9] (2212:2212:2212) (2112:2112:2112))
        (PORT d[10] (1437:1437:1437) (1393:1393:1393))
        (PORT d[11] (1912:1912:1912) (1831:1831:1831))
        (PORT d[12] (1150:1150:1150) (1131:1131:1131))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1476:1476:1476))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1894:1894:1894))
        (PORT d[0] (3289:3289:3289) (3089:3089:3089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1853:1853:1853))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[17\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2405:2405:2405) (2213:2213:2213))
        (PORT datab (2755:2755:2755) (2587:2587:2587))
        (PORT datac (895:895:895) (826:826:826))
        (PORT datad (2536:2536:2536) (2377:2377:2377))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (342:342:342))
        (PORT datab (2325:2325:2325) (2122:2122:2122))
        (PORT datac (2047:2047:2047) (1873:1873:1873))
        (PORT datad (244:244:244) (271:271:271))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6211:6211:6211) (5920:5920:5920))
        (PORT d[1] (5248:5248:5248) (5079:5079:5079))
        (PORT d[2] (3319:3319:3319) (3219:3219:3219))
        (PORT d[3] (4601:4601:4601) (4476:4476:4476))
        (PORT d[4] (6936:6936:6936) (6590:6590:6590))
        (PORT d[5] (3048:3048:3048) (2808:2808:2808))
        (PORT d[6] (3246:3246:3246) (3128:3128:3128))
        (PORT d[7] (5448:5448:5448) (5247:5247:5247))
        (PORT d[8] (5103:5103:5103) (4750:4750:4750))
        (PORT d[9] (4410:4410:4410) (4095:4095:4095))
        (PORT d[10] (2582:2582:2582) (2578:2578:2578))
        (PORT d[11] (5042:5042:5042) (4915:4915:4915))
        (PORT d[12] (2939:2939:2939) (2943:2943:2943))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2322:2322:2322))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1906:1906:1906))
        (PORT d[0] (2941:2941:2941) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1021:1021:1021) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2600:2600:2600))
        (PORT d[1] (3081:3081:3081) (2927:2927:2927))
        (PORT d[2] (3608:3608:3608) (3507:3507:3507))
        (PORT d[3] (3127:3127:3127) (3018:3018:3018))
        (PORT d[4] (4312:4312:4312) (4078:4078:4078))
        (PORT d[5] (4310:4310:4310) (4076:4076:4076))
        (PORT d[6] (3664:3664:3664) (3471:3471:3471))
        (PORT d[7] (3301:3301:3301) (3209:3209:3209))
        (PORT d[8] (2051:2051:2051) (1998:1998:1998))
        (PORT d[9] (2647:2647:2647) (2537:2537:2537))
        (PORT d[10] (2070:2070:2070) (1997:1997:1997))
        (PORT d[11] (3150:3150:3150) (3004:3004:3004))
        (PORT d[12] (3337:3337:3337) (3324:3324:3324))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (2973:2973:2973))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1903:1903:1903))
        (PORT d[0] (3331:3331:3331) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1862:1862:1862))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3397:3397:3397))
        (PORT d[1] (3909:3909:3909) (3794:3794:3794))
        (PORT d[2] (5269:5269:5269) (5109:5109:5109))
        (PORT d[3] (3273:3273:3273) (3203:3203:3203))
        (PORT d[4] (3317:3317:3317) (3107:3107:3107))
        (PORT d[5] (2955:2955:2955) (2765:2765:2765))
        (PORT d[6] (3576:3576:3576) (3361:3361:3361))
        (PORT d[7] (4087:4087:4087) (4005:4005:4005))
        (PORT d[8] (3069:3069:3069) (2885:2885:2885))
        (PORT d[9] (6498:6498:6498) (6156:6156:6156))
        (PORT d[10] (2546:2546:2546) (2506:2506:2506))
        (PORT d[11] (4374:4374:4374) (4293:4293:4293))
        (PORT d[12] (3234:3234:3234) (3169:3169:3169))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (4149:4149:4149))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1911:1911:1911))
        (PORT d[0] (2162:2162:2162) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1870:1870:1870))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2279:2279:2279))
        (PORT d[1] (2085:2085:2085) (1954:1954:1954))
        (PORT d[2] (3142:3142:3142) (3008:3008:3008))
        (PORT d[3] (2600:2600:2600) (2539:2539:2539))
        (PORT d[4] (3156:3156:3156) (2939:2939:2939))
        (PORT d[5] (2068:2068:2068) (1916:1916:1916))
        (PORT d[6] (2149:2149:2149) (2029:2029:2029))
        (PORT d[7] (3143:3143:3143) (2983:2983:2983))
        (PORT d[8] (2168:2168:2168) (2033:2033:2033))
        (PORT d[9] (2176:2176:2176) (2041:2041:2041))
        (PORT d[10] (2378:2378:2378) (2173:2173:2173))
        (PORT d[11] (2141:2141:2141) (2014:2014:2014))
        (PORT d[12] (2072:2072:2072) (2029:2029:2029))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3152:3152:3152))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1923:1923:1923))
        (PORT d[0] (3368:3368:3368) (3205:3205:3205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1882:1882:1882))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[20\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1875:1875:1875) (1690:1690:1690))
        (PORT datab (2287:2287:2287) (2206:2206:2206))
        (PORT datac (1797:1797:1797) (1632:1632:1632))
        (PORT datad (2383:2383:2383) (2319:2319:2319))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[20\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3271:3271:3271) (3008:3008:3008))
        (PORT datab (3256:3256:3256) (2902:2902:2902))
        (PORT datac (2792:2792:2792) (2662:2662:2662))
        (PORT datad (1351:1351:1351) (1191:1191:1191))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3389:3389:3389) (3211:3211:3211))
        (PORT d[1] (3415:3415:3415) (3150:3150:3150))
        (PORT d[2] (3297:3297:3297) (3193:3193:3193))
        (PORT d[3] (3090:3090:3090) (2989:2989:2989))
        (PORT d[4] (3398:3398:3398) (3136:3136:3136))
        (PORT d[5] (3669:3669:3669) (3372:3372:3372))
        (PORT d[6] (3419:3419:3419) (3273:3273:3273))
        (PORT d[7] (2866:2866:2866) (2728:2728:2728))
        (PORT d[8] (3099:3099:3099) (2948:2948:2948))
        (PORT d[9] (3477:3477:3477) (3208:3208:3208))
        (PORT d[10] (2662:2662:2662) (2671:2671:2671))
        (PORT d[11] (2584:2584:2584) (2492:2492:2492))
        (PORT d[12] (3559:3559:3559) (3525:3525:3525))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2720:2720:2720))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1895:1895:1895))
        (PORT d[0] (3752:3752:3752) (3600:3600:3600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4320:4320:4320) (4123:4123:4123))
        (PORT d[1] (3596:3596:3596) (3497:3497:3497))
        (PORT d[2] (3953:3953:3953) (3814:3814:3814))
        (PORT d[3] (3196:3196:3196) (3107:3107:3107))
        (PORT d[4] (5335:5335:5335) (5066:5066:5066))
        (PORT d[5] (4737:4737:4737) (4424:4424:4424))
        (PORT d[6] (4587:4587:4587) (4364:4364:4364))
        (PORT d[7] (3594:3594:3594) (3489:3489:3489))
        (PORT d[8] (4720:4720:4720) (4405:4405:4405))
        (PORT d[9] (5516:5516:5516) (5188:5188:5188))
        (PORT d[10] (2906:2906:2906) (2877:2877:2877))
        (PORT d[11] (3719:3719:3719) (3642:3642:3642))
        (PORT d[12] (2990:2990:2990) (2999:2999:2999))
        (PORT clk (1866:1866:1866) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (2918:2918:2918))
        (PORT clk (1866:1866:1866) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1905:1905:1905))
        (PORT d[0] (3630:3630:3630) (3449:3449:3449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1864:1864:1864))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5895:5895:5895) (5627:5627:5627))
        (PORT d[1] (4931:4931:4931) (4781:4781:4781))
        (PORT d[2] (3646:3646:3646) (3532:3532:3532))
        (PORT d[3] (4274:4274:4274) (4166:4166:4166))
        (PORT d[4] (6557:6557:6557) (6226:6226:6226))
        (PORT d[5] (3398:3398:3398) (3150:3150:3150))
        (PORT d[6] (3499:3499:3499) (3366:3366:3366))
        (PORT d[7] (5164:5164:5164) (4982:4982:4982))
        (PORT d[8] (4720:4720:4720) (4383:4383:4383))
        (PORT d[9] (4793:4793:4793) (4485:4485:4485))
        (PORT d[10] (2604:2604:2604) (2590:2590:2590))
        (PORT d[11] (4686:4686:4686) (4570:4570:4570))
        (PORT d[12] (2665:2665:2665) (2685:2685:2685))
        (PORT clk (1871:1871:1871) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2673:2673:2673))
        (PORT clk (1871:1871:1871) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1907:1907:1907))
        (PORT d[0] (2915:2915:2915) (2837:2837:2837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1866:1866:1866))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[21\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2240:2240:2240) (2089:2089:2089))
        (PORT datab (2114:2114:2114) (1940:1940:1940))
        (PORT datac (2534:2534:2534) (2404:2404:2404))
        (PORT datad (2516:2516:2516) (2509:2509:2509))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3092:3092:3092))
        (PORT d[1] (3905:3905:3905) (3789:3789:3789))
        (PORT d[2] (4944:4944:4944) (4803:4803:4803))
        (PORT d[3] (2963:2963:2963) (2899:2899:2899))
        (PORT d[4] (3707:3707:3707) (3479:3479:3479))
        (PORT d[5] (4183:4183:4183) (3916:3916:3916))
        (PORT d[6] (3312:3312:3312) (3127:3127:3127))
        (PORT d[7] (3729:3729:3729) (3655:3655:3655))
        (PORT d[8] (3432:3432:3432) (3231:3231:3231))
        (PORT d[9] (6162:6162:6162) (5837:5837:5837))
        (PORT d[10] (2234:2234:2234) (2207:2207:2207))
        (PORT d[11] (4058:4058:4058) (3989:3989:3989))
        (PORT d[12] (3186:3186:3186) (3118:3118:3118))
        (PORT clk (1874:1874:1874) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3996:3996:3996) (3852:3852:3852))
        (PORT clk (1874:1874:1874) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1912:1912:1912))
        (PORT d[0] (2470:2470:2470) (2355:2355:2355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1871:1871:1871))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1025:1025:1025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1025:1025:1025))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1025:1025:1025))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2548:2548:2548) (2548:2548:2548))
        (PORT datab (2737:2737:2737) (2501:2501:2501))
        (PORT datac (185:185:185) (203:203:203))
        (PORT datad (3079:3079:3079) (2781:2781:2781))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5928:5928:5928) (5659:5659:5659))
        (PORT d[1] (4937:4937:4937) (4783:4783:4783))
        (PORT d[2] (4345:4345:4345) (4217:4217:4217))
        (PORT d[3] (4569:4569:4569) (4444:4444:4444))
        (PORT d[4] (6954:6954:6954) (6605:6605:6605))
        (PORT d[5] (3057:3057:3057) (2817:2817:2817))
        (PORT d[6] (6186:6186:6186) (5869:5869:5869))
        (PORT d[7] (5205:5205:5205) (5021:5021:5021))
        (PORT d[8] (5063:5063:5063) (4710:4710:4710))
        (PORT d[9] (4744:4744:4744) (4429:4429:4429))
        (PORT d[10] (2614:2614:2614) (2601:2601:2601))
        (PORT d[11] (4718:4718:4718) (4606:4606:4606))
        (PORT d[12] (2676:2676:2676) (2697:2697:2697))
        (PORT clk (1871:1871:1871) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2323:2323:2323))
        (PORT clk (1871:1871:1871) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1908:1908:1908))
        (PORT d[0] (4661:4661:4661) (4355:4355:4355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1867:1867:1867))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (1955:1955:1955))
        (PORT d[1] (1818:1818:1818) (1703:1703:1703))
        (PORT d[2] (2876:2876:2876) (2759:2759:2759))
        (PORT d[3] (2886:2886:2886) (2796:2796:2796))
        (PORT d[4] (3195:3195:3195) (2992:2992:2992))
        (PORT d[5] (1755:1755:1755) (1626:1626:1626))
        (PORT d[6] (1844:1844:1844) (1748:1748:1748))
        (PORT d[7] (1810:1810:1810) (1689:1689:1689))
        (PORT d[8] (1838:1838:1838) (1720:1720:1720))
        (PORT d[9] (1859:1859:1859) (1739:1739:1739))
        (PORT d[10] (2098:2098:2098) (1926:1926:1926))
        (PORT d[11] (2206:2206:2206) (2076:2076:2076))
        (PORT d[12] (1810:1810:1810) (1784:1784:1784))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3186:3186:3186))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1911:1911:1911))
        (PORT d[0] (2432:2432:2432) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1870:1870:1870))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2367:2367:2367))
        (PORT d[1] (2880:2880:2880) (2752:2752:2752))
        (PORT d[2] (3626:3626:3626) (3520:3520:3520))
        (PORT d[3] (2872:2872:2872) (2798:2798:2798))
        (PORT d[4] (4311:4311:4311) (4064:4064:4064))
        (PORT d[5] (4265:4265:4265) (4030:4030:4030))
        (PORT d[6] (3953:3953:3953) (3744:3744:3744))
        (PORT d[7] (3382:3382:3382) (3295:3295:3295))
        (PORT d[8] (2060:2060:2060) (2008:2008:2008))
        (PORT d[9] (3109:3109:3109) (2954:2954:2954))
        (PORT d[10] (2026:2026:2026) (1954:1954:1954))
        (PORT d[11] (2845:2845:2845) (2713:2713:2713))
        (PORT d[12] (3361:3361:3361) (3354:3354:3354))
        (PORT clk (1853:1853:1853) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (2729:2729:2729))
        (PORT clk (1853:1853:1853) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1893:1893:1893))
        (PORT d[0] (4332:4332:4332) (4166:4166:4166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1852:1852:1852))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (1005:1005:1005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1006:1006:1006))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1006:1006:1006))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3491:3491:3491))
        (PORT d[1] (3726:3726:3726) (3449:3449:3449))
        (PORT d[2] (3351:3351:3351) (3249:3249:3249))
        (PORT d[3] (3672:3672:3672) (3517:3517:3517))
        (PORT d[4] (2734:2734:2734) (2502:2502:2502))
        (PORT d[5] (3684:3684:3684) (3400:3400:3400))
        (PORT d[6] (4001:4001:4001) (3811:3811:3811))
        (PORT d[7] (3192:3192:3192) (3038:3038:3038))
        (PORT d[8] (3486:3486:3486) (3320:3320:3320))
        (PORT d[9] (3801:3801:3801) (3523:3523:3523))
        (PORT d[10] (2606:2606:2606) (2602:2602:2602))
        (PORT d[11] (2924:2924:2924) (2818:2818:2818))
        (PORT d[12] (3269:3269:3269) (3259:3259:3259))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3406:3406:3406) (3301:3301:3301))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1891:1891:1891))
        (PORT d[0] (4070:4070:4070) (3898:3898:3898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1850:1850:1850))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1003:1003:1003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[22\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2541:2541:2541) (2400:2400:2400))
        (PORT datab (2098:2098:2098) (2017:2017:2017))
        (PORT datac (2294:2294:2294) (2066:2066:2066))
        (PORT datad (2581:2581:2581) (2392:2392:2392))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[22\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2882:2882:2882) (2700:2700:2700))
        (PORT datab (2877:2877:2877) (2729:2729:2729))
        (PORT datac (591:591:591) (522:522:522))
        (PORT datad (3516:3516:3516) (3278:3278:3278))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3202:3202:3202))
        (PORT d[1] (3728:3728:3728) (3442:3442:3442))
        (PORT d[2] (3304:3304:3304) (3202:3202:3202))
        (PORT d[3] (3409:3409:3409) (3276:3276:3276))
        (PORT d[4] (3416:3416:3416) (3138:3138:3138))
        (PORT d[5] (3347:3347:3347) (3084:3084:3084))
        (PORT d[6] (3714:3714:3714) (3547:3547:3547))
        (PORT d[7] (3169:3169:3169) (3012:3012:3012))
        (PORT d[8] (3141:3141:3141) (2993:2993:2993))
        (PORT d[9] (3461:3461:3461) (3196:3196:3196))
        (PORT d[10] (2883:2883:2883) (2875:2875:2875))
        (PORT d[11] (2594:2594:2594) (2503:2503:2503))
        (PORT d[12] (3818:3818:3818) (3752:3752:3752))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3019:3019:3019))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1887:1887:1887))
        (PORT d[0] (3594:3594:3594) (3483:3483:3483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1846:1846:1846))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1003:1003:1003) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2596:2596:2596))
        (PORT d[1] (3082:3082:3082) (2921:2921:2921))
        (PORT d[2] (3930:3930:3930) (3785:3785:3785))
        (PORT d[3] (3213:3213:3213) (3120:3120:3120))
        (PORT d[4] (4323:4323:4323) (4079:4079:4079))
        (PORT d[5] (4056:4056:4056) (3839:3839:3839))
        (PORT d[6] (3999:3999:3999) (3791:3791:3791))
        (PORT d[7] (3359:3359:3359) (3273:3273:3273))
        (PORT d[8] (1736:1736:1736) (1705:1705:1705))
        (PORT d[9] (3117:3117:3117) (2962:2962:2962))
        (PORT d[10] (2051:2051:2051) (1977:1977:1977))
        (PORT d[11] (2813:2813:2813) (2683:2683:2683))
        (PORT d[12] (3362:3362:3362) (3355:3355:3355))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3061:3061:3061) (2967:2967:2967))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1894:1894:1894))
        (PORT d[0] (4337:4337:4337) (4172:4172:4172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1853:1853:1853))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[23\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2809:2809:2809) (2774:2774:2774))
        (PORT datab (2735:2735:2735) (2600:2600:2600))
        (PORT datac (2463:2463:2463) (2296:2296:2296))
        (PORT datad (2495:2495:2495) (2354:2354:2354))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3103:3103:3103))
        (PORT d[1] (3605:3605:3605) (3511:3511:3511))
        (PORT d[2] (4597:4597:4597) (4468:4468:4468))
        (PORT d[3] (2922:2922:2922) (2857:2857:2857))
        (PORT d[4] (3682:3682:3682) (3455:3455:3455))
        (PORT d[5] (3876:3876:3876) (3630:3630:3630))
        (PORT d[6] (3313:3313:3313) (3128:3128:3128))
        (PORT d[7] (3721:3721:3721) (3646:3646:3646))
        (PORT d[8] (3401:3401:3401) (3202:3202:3202))
        (PORT d[9] (6122:6122:6122) (5796:5796:5796))
        (PORT d[10] (2541:2541:2541) (2502:2502:2502))
        (PORT d[11] (3986:3986:3986) (3914:3914:3914))
        (PORT d[12] (2894:2894:2894) (2843:2843:2843))
        (PORT clk (1877:1877:1877) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (3835:3835:3835))
        (PORT clk (1877:1877:1877) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1915:1915:1915))
        (PORT d[0] (2471:2471:2471) (2356:2356:2356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1874:1874:1874))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1028:1028:1028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1028:1028:1028))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1028:1028:1028))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1364:1364:1364))
        (PORT d[1] (2393:2393:2393) (2276:2276:2276))
        (PORT d[2] (1447:1447:1447) (1402:1402:1402))
        (PORT d[3] (1469:1469:1469) (1431:1431:1431))
        (PORT d[4] (3544:3544:3544) (3314:3314:3314))
        (PORT d[5] (1933:1933:1933) (1837:1837:1837))
        (PORT d[6] (1420:1420:1420) (1384:1384:1384))
        (PORT d[7] (1899:1899:1899) (1781:1781:1781))
        (PORT d[8] (2765:2765:2765) (2617:2617:2617))
        (PORT d[9] (2518:2518:2518) (2399:2399:2399))
        (PORT d[10] (1735:1735:1735) (1678:1678:1678))
        (PORT d[11] (2246:2246:2246) (2140:2140:2140))
        (PORT d[12] (1443:1443:1443) (1405:1405:1405))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1799:1799:1799))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1906:1906:1906))
        (PORT d[0] (2999:2999:2999) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[23\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (519:519:519))
        (PORT datab (3170:3170:3170) (2973:2973:2973))
        (PORT datac (3278:3278:3278) (3119:3119:3119))
        (PORT datad (3735:3735:3735) (3460:3460:3460))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1368:1368:1368))
        (PORT datab (1366:1366:1366) (1215:1215:1215))
        (PORT datac (239:239:239) (272:272:272))
        (PORT datad (224:224:224) (245:245:245))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (339:339:339))
        (PORT datab (2328:2328:2328) (2126:2126:2126))
        (PORT datac (2052:2052:2052) (1879:1879:1879))
        (PORT datad (247:247:247) (274:274:274))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1371:1371:1371))
        (PORT datab (1364:1364:1364) (1213:1213:1213))
        (PORT datac (235:235:235) (268:268:268))
        (PORT datad (226:226:226) (246:246:246))
        (IOPATH dataa combout (371:371:371) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (237:237:237) (270:270:270))
        (PORT datad (1455:1455:1455) (1333:1333:1333))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (343:343:343))
        (PORT datab (2324:2324:2324) (2121:2121:2121))
        (PORT datac (2046:2046:2046) (1871:1871:1871))
        (PORT datad (244:244:244) (271:271:271))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (339:339:339))
        (PORT datab (2327:2327:2327) (2125:2125:2125))
        (PORT datac (2051:2051:2051) (1878:1878:1878))
        (PORT datad (246:246:246) (274:274:274))
        (IOPATH dataa combout (371:371:371) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (339:339:339))
        (PORT datab (2327:2327:2327) (2126:2126:2126))
        (PORT datac (2052:2052:2052) (1878:1878:1878))
        (PORT datad (246:246:246) (274:274:274))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (339:339:339) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (394:394:394))
        (PORT datab (1231:1231:1231) (1101:1101:1101))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (373:373:373))
        (PORT datab (1008:1008:1008) (929:929:929))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (671:671:671))
        (PORT datab (425:425:425) (382:382:382))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datab (690:690:690) (625:625:625))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (365:365:365))
        (PORT datab (379:379:379) (359:359:359))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1571:1571:1571) (1434:1434:1434))
        (PORT datab (1001:1001:1001) (925:925:925))
        (PORT datac (1943:1943:1943) (1753:1753:1753))
        (PORT datad (1176:1176:1176) (1047:1047:1047))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (343:343:343))
        (PORT datab (2324:2324:2324) (2122:2122:2122))
        (PORT datac (2046:2046:2046) (1872:1872:1872))
        (PORT datad (244:244:244) (271:271:271))
        (IOPATH dataa combout (321:321:321) (333:333:333))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1429:1429:1429))
        (PORT datac (955:955:955) (892:892:892))
        (PORT datad (1181:1181:1181) (1052:1052:1052))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (958:958:958) (896:896:896))
        (PORT datad (1522:1522:1522) (1393:1393:1393))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (620:620:620) (560:560:560))
        (PORT datad (645:645:645) (567:567:567))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (1838:1838:1838))
        (PORT datab (1201:1201:1201) (1049:1049:1049))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (527:527:527))
        (PORT datab (215:215:215) (231:231:231))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (557:557:557))
        (PORT datab (589:589:589) (522:522:522))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (527:527:527))
        (PORT datab (590:590:590) (524:524:524))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (378:378:378))
        (PORT datab (427:427:427) (388:388:388))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (558:558:558))
        (PORT datab (372:372:372) (349:349:349))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (580:580:580))
        (PORT datab (428:428:428) (389:389:389))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (352:352:352))
        (PORT datab (425:425:425) (385:385:385))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3404:3404:3404))
        (PORT d[1] (3923:3923:3923) (3810:3810:3810))
        (PORT d[2] (4957:4957:4957) (4816:4816:4816))
        (PORT d[3] (2945:2945:2945) (2884:2884:2884))
        (PORT d[4] (3633:3633:3633) (3404:3404:3404))
        (PORT d[5] (4190:4190:4190) (3923:3923:3923))
        (PORT d[6] (3289:3289:3289) (3101:3101:3101))
        (PORT d[7] (4103:4103:4103) (4018:4018:4018))
        (PORT d[8] (3403:3403:3403) (3198:3198:3198))
        (PORT d[9] (6460:6460:6460) (6120:6120:6120))
        (PORT d[10] (2546:2546:2546) (2505:2505:2505))
        (PORT d[11] (4044:4044:4044) (3978:3978:3978))
        (PORT d[12] (3209:3209:3209) (3145:3145:3145))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4299:4299:4299) (4144:4144:4144))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1919:1919:1919))
        (PORT d[0] (2128:2128:2128) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1878:1878:1878))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1031:1031:1031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1698:1698:1698))
        (PORT d[1] (3164:3164:3164) (3035:3035:3035))
        (PORT d[2] (3589:3589:3589) (3485:3485:3485))
        (PORT d[3] (3859:3859:3859) (3746:3746:3746))
        (PORT d[4] (4968:4968:4968) (4697:4697:4697))
        (PORT d[5] (4612:4612:4612) (4375:4375:4375))
        (PORT d[6] (4632:4632:4632) (4401:4401:4401))
        (PORT d[7] (2082:2082:2082) (2055:2055:2055))
        (PORT d[8] (2628:2628:2628) (2531:2531:2531))
        (PORT d[9] (1715:1715:1715) (1668:1668:1668))
        (PORT d[10] (2443:2443:2443) (2355:2355:2355))
        (PORT d[11] (3167:3167:3167) (3023:3023:3023))
        (PORT d[12] (4017:4017:4017) (3979:3979:3979))
        (PORT clk (1876:1876:1876) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (3835:3835:3835))
        (PORT clk (1876:1876:1876) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1914:1914:1914))
        (PORT d[0] (2933:2933:2933) (2857:2857:2857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1873:1873:1873))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1027:1027:1027))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1027:1027:1027))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3676:3676:3676) (3482:3482:3482))
        (PORT d[1] (3582:3582:3582) (3483:3483:3483))
        (PORT d[2] (4635:4635:4635) (4511:4511:4511))
        (PORT d[3] (2909:2909:2909) (2841:2841:2841))
        (PORT d[4] (4050:4050:4050) (3806:3806:3806))
        (PORT d[5] (3867:3867:3867) (3620:3620:3620))
        (PORT d[6] (3581:3581:3581) (3371:3371:3371))
        (PORT d[7] (3378:3378:3378) (3319:3319:3319))
        (PORT d[8] (3750:3750:3750) (3528:3528:3528))
        (PORT d[9] (5789:5789:5789) (5467:5467:5467))
        (PORT d[10] (2533:2533:2533) (2494:2494:2494))
        (PORT d[11] (3744:3744:3744) (3697:3697:3697))
        (PORT d[12] (2861:2861:2861) (2811:2811:2811))
        (PORT clk (1880:1880:1880) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3970:3970:3970) (3826:3826:3826))
        (PORT clk (1880:1880:1880) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1919:1919:1919))
        (PORT d[0] (4021:4021:4021) (3836:3836:3836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1878:1878:1878))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1031:1031:1031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1032:1032:1032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2548:2548:2548))
        (PORT d[1] (3667:3667:3667) (3576:3576:3576))
        (PORT d[2] (2809:2809:2809) (2656:2656:2656))
        (PORT d[3] (3940:3940:3940) (3841:3841:3841))
        (PORT d[4] (2960:2960:2960) (2758:2758:2758))
        (PORT d[5] (3646:3646:3646) (3430:3430:3430))
        (PORT d[6] (3673:3673:3673) (3473:3473:3473))
        (PORT d[7] (4763:4763:4763) (4651:4651:4651))
        (PORT d[8] (2736:2736:2736) (2559:2559:2559))
        (PORT d[9] (7092:7092:7092) (6721:6721:6721))
        (PORT d[10] (1886:1886:1886) (1876:1876:1876))
        (PORT d[11] (4685:4685:4685) (4584:4584:4584))
        (PORT d[12] (3898:3898:3898) (3811:3811:3811))
        (PORT clk (1889:1889:1889) (1927:1927:1927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2313:2313:2313))
        (PORT clk (1889:1889:1889) (1927:1927:1927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1927:1927:1927))
        (PORT d[0] (3401:3401:3401) (3244:3244:3244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1886:1886:1886))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1039:1039:1039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1871:1871:1871) (1765:1765:1765))
        (PORT datab (2011:2011:2011) (1905:1905:1905))
        (PORT datac (1637:1637:1637) (1552:1552:1552))
        (PORT datad (1751:1751:1751) (1583:1583:1583))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2499:2499:2499) (2321:2321:2321))
        (PORT datab (2439:2439:2439) (2172:2172:2172))
        (PORT datac (623:623:623) (561:561:561))
        (PORT datad (3070:3070:3070) (2899:2899:2899))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (2936:2936:2936))
        (PORT d[1] (2837:2837:2837) (2726:2726:2726))
        (PORT d[2] (3596:3596:3596) (3493:3493:3493))
        (PORT d[3] (3553:3553:3553) (3449:3449:3449))
        (PORT d[4] (4908:4908:4908) (4610:4610:4610))
        (PORT d[5] (4650:4650:4650) (4406:4406:4406))
        (PORT d[6] (4304:4304:4304) (4082:4082:4082))
        (PORT d[7] (4063:4063:4063) (3941:3941:3941))
        (PORT d[8] (2574:2574:2574) (2474:2474:2474))
        (PORT d[9] (3756:3756:3756) (3573:3573:3573))
        (PORT d[10] (1758:1758:1758) (1687:1687:1687))
        (PORT d[11] (2863:2863:2863) (2743:2743:2743))
        (PORT d[12] (3995:3995:3995) (3952:3952:3952))
        (PORT clk (1873:1873:1873) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3291:3291:3291))
        (PORT clk (1873:1873:1873) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1910:1910:1910))
        (PORT d[0] (4157:4157:4157) (3793:3793:3793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1869:1869:1869))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1026:1026:1026) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2240:2240:2240))
        (PORT d[1] (3672:3672:3672) (3582:3582:3582))
        (PORT d[2] (2466:2466:2466) (2340:2340:2340))
        (PORT d[3] (3973:3973:3973) (3873:3873:3873))
        (PORT d[4] (2659:2659:2659) (2475:2475:2475))
        (PORT d[5] (3647:3647:3647) (3431:3431:3431))
        (PORT d[6] (3654:3654:3654) (3455:3455:3455))
        (PORT d[7] (4747:4747:4747) (4638:4638:4638))
        (PORT d[8] (2396:2396:2396) (2237:2237:2237))
        (PORT d[9] (7131:7131:7131) (6757:6757:6757))
        (PORT d[10] (1901:1901:1901) (1892:1892:1892))
        (PORT d[11] (5040:5040:5040) (4927:4927:4927))
        (PORT d[12] (3923:3923:3923) (3835:3835:3835))
        (PORT clk (1889:1889:1889) (1929:1929:1929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2312:2312:2312))
        (PORT clk (1889:1889:1889) (1929:1929:1929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1929:1929:1929))
        (PORT d[0] (2780:2780:2780) (2659:2659:2659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1888:1888:1888))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1041:1041:1041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3443:3443:3443))
        (PORT d[1] (3271:3271:3271) (3187:3187:3187))
        (PORT d[2] (4623:4623:4623) (4496:4496:4496))
        (PORT d[3] (2898:2898:2898) (2834:2834:2834))
        (PORT d[4] (4000:4000:4000) (3760:3760:3760))
        (PORT d[5] (3884:3884:3884) (3633:3633:3633))
        (PORT d[6] (3630:3630:3630) (3426:3426:3426))
        (PORT d[7] (3403:3403:3403) (3340:3340:3340))
        (PORT d[8] (3757:3757:3757) (3535:3535:3535))
        (PORT d[9] (6087:6087:6087) (5750:5750:5750))
        (PORT d[10] (2552:2552:2552) (2507:2507:2507))
        (PORT d[11] (3789:3789:3789) (3740:3740:3740))
        (PORT d[12] (2846:2846:2846) (2792:2792:2792))
        (PORT clk (1882:1882:1882) (1921:1921:1921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3697:3697:3697) (3579:3579:3579))
        (PORT clk (1882:1882:1882) (1921:1921:1921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1921:1921:1921))
        (PORT d[0] (4004:4004:4004) (3829:3829:3829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1880:1880:1880))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1033:1033:1033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1034:1034:1034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1034:1034:1034))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1034:1034:1034))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2163:2163:2163) (2040:2040:2040))
        (PORT datab (1880:1880:1880) (1745:1745:1745))
        (PORT datac (2339:2339:2339) (2273:2273:2273))
        (PORT datad (1969:1969:1969) (1853:1853:1853))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3932:3932:3932) (3712:3712:3712))
        (PORT d[1] (3346:3346:3346) (3271:3271:3271))
        (PORT d[2] (5546:5546:5546) (5359:5359:5359))
        (PORT d[3] (3649:3649:3649) (3564:3564:3564))
        (PORT d[4] (3672:3672:3672) (3441:3441:3441))
        (PORT d[5] (3313:3313:3313) (3111:3111:3111))
        (PORT d[6] (3344:3344:3344) (3162:3162:3162))
        (PORT d[7] (4417:4417:4417) (4322:4322:4322))
        (PORT d[8] (2737:2737:2737) (2566:2566:2566))
        (PORT d[9] (6815:6815:6815) (6456:6456:6456))
        (PORT d[10] (1833:1833:1833) (1817:1817:1817))
        (PORT d[11] (4725:4725:4725) (4627:4627:4627))
        (PORT d[12] (3575:3575:3575) (3496:3496:3496))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4598:4598:4598) (4432:4432:4432))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1923:1923:1923))
        (PORT d[0] (3379:3379:3379) (3218:3218:3218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1882:1882:1882))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3004:3004:3004) (2725:2725:2725))
        (PORT datab (2586:2586:2586) (2404:2404:2404))
        (PORT datac (577:577:577) (508:508:508))
        (PORT datad (2766:2766:2766) (2593:2593:2593))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3089:3089:3089))
        (PORT d[1] (3944:3944:3944) (3827:3827:3827))
        (PORT d[2] (4958:4958:4958) (4819:4819:4819))
        (PORT d[3] (2946:2946:2946) (2885:2885:2885))
        (PORT d[4] (3673:3673:3673) (3445:3445:3445))
        (PORT d[5] (4189:4189:4189) (3923:3923:3923))
        (PORT d[6] (3335:3335:3335) (3148:3148:3148))
        (PORT d[7] (3761:3761:3761) (3686:3686:3686))
        (PORT d[8] (3425:3425:3425) (3223:3223:3223))
        (PORT d[9] (6131:6131:6131) (5807:5807:5807))
        (PORT d[10] (2500:2500:2500) (2458:2458:2458))
        (PORT d[11] (4036:4036:4036) (3967:3967:3967))
        (PORT d[12] (3201:3201:3201) (3136:3136:3136))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4298:4298:4298) (4143:4143:4143))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1923:1923:1923))
        (PORT d[0] (2462:2462:2462) (2347:2347:2347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1882:1882:1882))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2511:2511:2511))
        (PORT d[1] (3626:3626:3626) (3534:3534:3534))
        (PORT d[2] (2785:2785:2785) (2635:2635:2635))
        (PORT d[3] (3633:3633:3633) (3551:3551:3551))
        (PORT d[4] (2921:2921:2921) (2729:2729:2729))
        (PORT d[5] (3638:3638:3638) (3422:3422:3422))
        (PORT d[6] (3640:3640:3640) (3444:3444:3444))
        (PORT d[7] (4681:4681:4681) (4568:4568:4568))
        (PORT d[8] (2759:2759:2759) (2587:2587:2587))
        (PORT d[9] (6763:6763:6763) (6412:6412:6412))
        (PORT d[10] (1871:1871:1871) (1858:1858:1858))
        (PORT d[11] (4701:4701:4701) (4602:4602:4602))
        (PORT d[12] (3888:3888:3888) (3801:3801:3801))
        (PORT clk (1887:1887:1887) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4901:4901:4901) (4705:4705:4705))
        (PORT clk (1887:1887:1887) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1925:1925:1925))
        (PORT d[0] (3400:3400:3400) (3242:3242:3242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1884:1884:1884))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1037:1037:1037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2271:2271:2271))
        (PORT d[1] (3673:3673:3673) (3583:3583:3583))
        (PORT d[2] (2464:2464:2464) (2336:2336:2336))
        (PORT d[3] (3947:3947:3947) (3849:3849:3849))
        (PORT d[4] (2633:2633:2633) (2457:2457:2457))
        (PORT d[5] (3947:3947:3947) (3710:3710:3710))
        (PORT d[6] (3960:3960:3960) (3742:3742:3742))
        (PORT d[7] (4779:4779:4779) (4669:4669:4669))
        (PORT d[8] (2426:2426:2426) (2270:2270:2270))
        (PORT d[9] (7100:7100:7100) (6729:6729:6729))
        (PORT d[10] (1902:1902:1902) (1893:1893:1893))
        (PORT d[11] (5048:5048:5048) (4935:4935:4935))
        (PORT d[12] (4239:4239:4239) (4141:4141:4141))
        (PORT clk (1891:1891:1891) (1930:1930:1930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2305:2305:2305))
        (PORT clk (1891:1891:1891) (1930:1930:1930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1930:1930:1930))
        (PORT d[0] (2512:2512:2512) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1889:1889:1889))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1042:1042:1042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2551:2551:2551))
        (PORT d[1] (4013:4013:4013) (3912:3912:3912))
        (PORT d[2] (2085:2085:2085) (1962:1962:1962))
        (PORT d[3] (4308:4308:4308) (4191:4191:4191))
        (PORT d[4] (3014:3014:3014) (2826:2826:2826))
        (PORT d[5] (2049:2049:2049) (1913:1913:1913))
        (PORT d[6] (3960:3960:3960) (3741:3741:3741))
        (PORT d[7] (5076:5076:5076) (4949:4949:4949))
        (PORT d[8] (2351:2351:2351) (2175:2175:2175))
        (PORT d[9] (2197:2197:2197) (2060:2060:2060))
        (PORT d[10] (2231:2231:2231) (2203:2203:2203))
        (PORT d[11] (5385:5385:5385) (5254:5254:5254))
        (PORT d[12] (4247:4247:4247) (4142:4142:4142))
        (PORT clk (1893:1893:1893) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (1998:1998:1998))
        (PORT clk (1893:1893:1893) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1932:1932:1932))
        (PORT d[0] (1552:1552:1552) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1891:1891:1891))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1045:1045:1045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1045:1045:1045))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1045:1045:1045))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1590:1590:1590))
        (PORT datab (1274:1274:1274) (1175:1175:1175))
        (PORT datac (1220:1220:1220) (1130:1130:1130))
        (PORT datad (1823:1823:1823) (1722:1722:1722))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2636:2636:2636) (2541:2541:2541))
        (PORT datab (2190:2190:2190) (2030:2030:2030))
        (PORT datac (2354:2354:2354) (2143:2143:2143))
        (PORT datad (886:886:886) (782:782:782))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (2941:2941:2941))
        (PORT d[1] (2876:2876:2876) (2766:2766:2766))
        (PORT d[2] (3571:3571:3571) (3465:3465:3465))
        (PORT d[3] (3556:3556:3556) (3452:3452:3452))
        (PORT d[4] (4655:4655:4655) (4400:4400:4400))
        (PORT d[5] (4648:4648:4648) (4407:4407:4407))
        (PORT d[6] (4592:4592:4592) (4360:4360:4360))
        (PORT d[7] (4039:4039:4039) (3919:3919:3919))
        (PORT d[8] (2620:2620:2620) (2521:2521:2521))
        (PORT d[9] (3764:3764:3764) (3583:3583:3583))
        (PORT d[10] (2094:2094:2094) (2022:2022:2022))
        (PORT d[11] (2897:2897:2897) (2777:2777:2777))
        (PORT d[12] (3978:3978:3978) (3935:3935:3935))
        (PORT clk (1873:1873:1873) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3322:3322:3322))
        (PORT clk (1873:1873:1873) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1912:1912:1912))
        (PORT d[0] (2960:2960:2960) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1871:1871:1871))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1026:1026:1026) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (2895:2895:2895))
        (PORT d[1] (2530:2530:2530) (2434:2434:2434))
        (PORT d[2] (3591:3591:3591) (3487:3487:3487))
        (PORT d[3] (3547:3547:3547) (3443:3443:3443))
        (PORT d[4] (4647:4647:4647) (4390:4390:4390))
        (PORT d[5] (4322:4322:4322) (4096:4096:4096))
        (PORT d[6] (4272:4272:4272) (4052:4052:4052))
        (PORT d[7] (3669:3669:3669) (3558:3558:3558))
        (PORT d[8] (2266:2266:2266) (2186:2186:2186))
        (PORT d[9] (3436:3436:3436) (3266:3266:3266))
        (PORT d[10] (2086:2086:2086) (2014:2014:2014))
        (PORT d[11] (2815:2815:2815) (2688:2688:2688))
        (PORT d[12] (3690:3690:3690) (3667:3667:3667))
        (PORT clk (1870:1870:1870) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3275:3275:3275))
        (PORT clk (1870:1870:1870) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1908:1908:1908))
        (PORT d[0] (3982:3982:3982) (3671:3671:3671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1867:1867:1867))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (1943:1943:1943))
        (PORT d[1] (3205:3205:3205) (3076:3076:3076))
        (PORT d[2] (3579:3579:3579) (3475:3475:3475))
        (PORT d[3] (3860:3860:3860) (3747:3747:3747))
        (PORT d[4] (4960:4960:4960) (4682:4682:4682))
        (PORT d[5] (4975:4975:4975) (4718:4718:4718))
        (PORT d[6] (4975:4975:4975) (4722:4722:4722))
        (PORT d[7] (2124:2124:2124) (2084:2084:2084))
        (PORT d[8] (2910:2910:2910) (2795:2795:2795))
        (PORT d[9] (4080:4080:4080) (3879:3879:3879))
        (PORT d[10] (2394:2394:2394) (2310:2310:2310))
        (PORT d[11] (3240:3240:3240) (3101:3101:3101))
        (PORT d[12] (4330:4330:4330) (4276:4276:4276))
        (PORT clk (1876:1876:1876) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (3836:3836:3836))
        (PORT clk (1876:1876:1876) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1915:1915:1915))
        (PORT d[0] (2561:2561:2561) (2380:2380:2380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1874:1874:1874))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1028:1028:1028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1028:1028:1028))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1028:1028:1028))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2225:2225:2225))
        (PORT d[1] (3959:3959:3959) (3854:3854:3854))
        (PORT d[2] (2480:2480:2480) (2352:2352:2352))
        (PORT d[3] (3927:3927:3927) (3827:3827:3827))
        (PORT d[4] (2595:2595:2595) (2418:2418:2418))
        (PORT d[5] (2371:2371:2371) (2198:2198:2198))
        (PORT d[6] (3941:3941:3941) (3725:3725:3725))
        (PORT d[7] (4972:4972:4972) (4832:4832:4832))
        (PORT d[8] (2418:2418:2418) (2260:2260:2260))
        (PORT d[9] (7063:7063:7063) (6689:6689:6689))
        (PORT d[10] (2213:2213:2213) (2184:2184:2184))
        (PORT d[11] (5016:5016:5016) (4899:4899:4899))
        (PORT d[12] (4247:4247:4247) (4150:4150:4150))
        (PORT clk (1892:1892:1892) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2289:2289:2289))
        (PORT clk (1892:1892:1892) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1931:1931:1931))
        (PORT d[0] (1509:1509:1509) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1890:1890:1890))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1434:1434:1434))
        (PORT datab (2011:2011:2011) (1905:1905:1905))
        (PORT datac (2002:2002:2002) (1834:1834:1834))
        (PORT datad (1758:1758:1758) (1602:1602:1602))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (328:328:328))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2315:2315:2315))
        (PORT datab (2410:2410:2410) (2214:2214:2214))
        (PORT datac (651:651:651) (581:581:581))
        (PORT datad (3070:3070:3070) (2899:2899:2899))
        (IOPATH dataa combout (319:319:319) (310:310:310))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (1656:1656:1656))
        (PORT datab (1877:1877:1877) (1761:1761:1761))
        (PORT datac (2238:2238:2238) (2140:2140:2140))
        (PORT datad (1741:1741:1741) (1589:1589:1589))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (339:339:339) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5313:5313:5313) (5073:5073:5073))
        (PORT d[1] (4296:4296:4296) (4172:4172:4172))
        (PORT d[2] (3654:3654:3654) (3559:3559:3559))
        (PORT d[3] (3582:3582:3582) (3508:3508:3508))
        (PORT d[4] (5925:5925:5925) (5625:5625:5625))
        (PORT d[5] (4048:4048:4048) (3766:3766:3766))
        (PORT d[6] (5540:5540:5540) (5258:5258:5258))
        (PORT d[7] (4504:4504:4504) (4352:4352:4352))
        (PORT d[8] (4081:4081:4081) (3801:3801:3801))
        (PORT d[9] (5442:5442:5442) (5108:5108:5108))
        (PORT d[10] (3237:3237:3237) (3187:3187:3187))
        (PORT d[11] (4045:4045:4045) (3958:3958:3958))
        (PORT d[12] (3615:3615:3615) (3592:3592:3592))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2643:2643:2643))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1891:1891:1891))
        (PORT d[0] (4047:4047:4047) (3780:3780:3780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1850:1850:1850))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1003:1003:1003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5608:5608:5608) (5358:5358:5358))
        (PORT d[1] (4622:4622:4622) (4481:4481:4481))
        (PORT d[2] (4011:4011:4011) (3900:3900:3900))
        (PORT d[3] (4242:4242:4242) (4135:4135:4135))
        (PORT d[4] (6245:6245:6245) (5928:5928:5928))
        (PORT d[5] (3407:3407:3407) (3161:3161:3161))
        (PORT d[6] (3518:3518:3518) (3386:3386:3386))
        (PORT d[7] (4883:4883:4883) (4714:4714:4714))
        (PORT d[8] (4408:4408:4408) (4081:4081:4081))
        (PORT d[9] (5081:5081:5081) (4746:4746:4746))
        (PORT d[10] (2264:2264:2264) (2266:2266:2266))
        (PORT d[11] (4365:4365:4365) (4268:4268:4268))
        (PORT d[12] (2345:2345:2345) (2383:2383:2383))
        (PORT clk (1866:1866:1866) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2639:2639:2639))
        (PORT clk (1866:1866:1866) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1905:1905:1905))
        (PORT d[0] (4104:4104:4104) (3934:3934:3934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1864:1864:1864))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5624:5624:5624) (5366:5366:5366))
        (PORT d[1] (4617:4617:4617) (4475:4475:4475))
        (PORT d[2] (3977:3977:3977) (3866:3866:3866))
        (PORT d[3] (3904:3904:3904) (3815:3815:3815))
        (PORT d[4] (6253:6253:6253) (5938:5938:5938))
        (PORT d[5] (3713:3713:3713) (3445:3445:3445))
        (PORT d[6] (5829:5829:5829) (5523:5523:5523))
        (PORT d[7] (4826:4826:4826) (4660:4660:4660))
        (PORT d[8] (4376:4376:4376) (4049:4049:4049))
        (PORT d[9] (5119:5119:5119) (4781:4781:4781))
        (PORT d[10] (2257:2257:2257) (2258:2258:2258))
        (PORT d[11] (4382:4382:4382) (4281:4281:4281))
        (PORT d[12] (2337:2337:2337) (2374:2374:2374))
        (PORT clk (1866:1866:1866) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (2655:2655:2655))
        (PORT clk (1866:1866:1866) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1904:1904:1904))
        (PORT d[0] (2804:2804:2804) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1863:1863:1863))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1527:1527:1527))
        (PORT datab (1943:1943:1943) (1854:1854:1854))
        (PORT datac (1699:1699:1699) (1514:1514:1514))
        (PORT datad (2512:2512:2512) (2505:2505:2505))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1715:1715:1715))
        (PORT d[1] (2909:2909:2909) (2799:2799:2799))
        (PORT d[2] (3584:3584:3584) (3479:3479:3479))
        (PORT d[3] (3575:3575:3575) (3479:3479:3479))
        (PORT d[4] (4954:4954:4954) (4676:4676:4676))
        (PORT d[5] (4625:4625:4625) (4385:4385:4385))
        (PORT d[6] (4600:4600:4600) (4370:4370:4370))
        (PORT d[7] (2093:2093:2093) (2068:2068:2068))
        (PORT d[8] (2596:2596:2596) (2500:2500:2500))
        (PORT d[9] (3765:3765:3765) (3584:3584:3584))
        (PORT d[10] (2395:2395:2395) (2305:2305:2305))
        (PORT d[11] (2874:2874:2874) (2756:2756:2756))
        (PORT d[12] (4016:4016:4016) (3978:3978:3978))
        (PORT clk (1875:1875:1875) (1913:1913:1913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3299:3299:3299))
        (PORT clk (1875:1875:1875) (1913:1913:1913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1913:1913:1913))
        (PORT d[0] (2872:2872:2872) (2775:2775:2775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1872:1872:1872))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1025:1025:1025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2726:2726:2726) (2518:2518:2518))
        (PORT datab (791:791:791) (687:687:687))
        (PORT datac (2793:2793:2793) (2663:2663:2663))
        (PORT datad (2943:2943:2943) (2776:2776:2776))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2521:2521:2521))
        (PORT d[1] (3347:3347:3347) (3272:3272:3272))
        (PORT d[2] (2818:2818:2818) (2668:2668:2668))
        (PORT d[3] (3648:3648:3648) (3563:3563:3563))
        (PORT d[4] (2958:2958:2958) (2766:2766:2766))
        (PORT d[5] (3655:3655:3655) (3434:3434:3434))
        (PORT d[6] (3658:3658:3658) (3460:3460:3460))
        (PORT d[7] (4449:4449:4449) (4353:4353:4353))
        (PORT d[8] (2767:2767:2767) (2596:2596:2596))
        (PORT d[9] (6784:6784:6784) (6428:6428:6428))
        (PORT d[10] (1804:1804:1804) (1769:1769:1769))
        (PORT d[11] (4733:4733:4733) (4635:4635:4635))
        (PORT d[12] (3872:3872:3872) (3781:3781:3781))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4620:4620:4620) (4436:4436:4436))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1923:1923:1923))
        (PORT d[0] (3420:3420:3420) (3259:3259:3259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1882:1882:1882))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3929:3929:3929) (3710:3710:3710))
        (PORT d[1] (3340:3340:3340) (3264:3264:3264))
        (PORT d[2] (5266:5266:5266) (5103:5103:5103))
        (PORT d[3] (3616:3616:3616) (3532:3532:3532))
        (PORT d[4] (3673:3673:3673) (3442:3442:3442))
        (PORT d[5] (3312:3312:3312) (3110:3110:3110))
        (PORT d[6] (3311:3311:3311) (3130:3130:3130))
        (PORT d[7] (4433:4433:4433) (4336:4336:4336))
        (PORT d[8] (3071:3071:3071) (2881:2881:2881))
        (PORT d[9] (6777:6777:6777) (6420:6420:6420))
        (PORT d[10] (2838:2838:2838) (2780:2780:2780))
        (PORT d[11] (4370:4370:4370) (4289:4289:4289))
        (PORT d[12] (3549:3549:3549) (3473:3473:3473))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4598:4598:4598) (4422:4422:4422))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1919:1919:1919))
        (PORT d[0] (1797:1797:1797) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1878:1878:1878))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1031:1031:1031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2584:2584:2584))
        (PORT d[1] (4289:4289:4289) (4167:4167:4167))
        (PORT d[2] (2101:2101:2101) (1975:1975:1975))
        (PORT d[3] (2898:2898:2898) (2822:2822:2822))
        (PORT d[4] (3345:3345:3345) (3147:3147:3147))
        (PORT d[5] (2356:2356:2356) (2198:2198:2198))
        (PORT d[6] (2698:2698:2698) (2557:2557:2557))
        (PORT d[7] (2246:2246:2246) (2166:2166:2166))
        (PORT d[8] (2074:2074:2074) (1923:1923:1923))
        (PORT d[9] (2204:2204:2204) (2063:2063:2063))
        (PORT d[10] (2120:2120:2120) (1957:1957:1957))
        (PORT d[11] (5340:5340:5340) (5208:5208:5208))
        (PORT d[12] (4621:4621:4621) (4507:4507:4507))
        (PORT clk (1891:1891:1891) (1930:1930:1930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (1965:1965:1965))
        (PORT clk (1891:1891:1891) (1930:1930:1930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1930:1930:1930))
        (PORT d[0] (1839:1839:1839) (1756:1756:1756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1889:1889:1889))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1042:1042:1042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2561:2561:2561))
        (PORT d[1] (4014:4014:4014) (3913:3913:3913))
        (PORT d[2] (2085:2085:2085) (1962:1962:1962))
        (PORT d[3] (4307:4307:4307) (4190:4190:4190))
        (PORT d[4] (2293:2293:2293) (2124:2124:2124))
        (PORT d[5] (2376:2376:2376) (2212:2212:2212))
        (PORT d[6] (2688:2688:2688) (2546:2546:2546))
        (PORT d[7] (5108:5108:5108) (4980:4980:4980))
        (PORT d[8] (2080:2080:2080) (1931:1931:1931))
        (PORT d[9] (2190:2190:2190) (2052:2052:2052))
        (PORT d[10] (2167:2167:2167) (2002:2002:2002))
        (PORT d[11] (5332:5332:5332) (5200:5200:5200))
        (PORT d[12] (4596:4596:4596) (4484:4484:4484))
        (PORT clk (1892:1892:1892) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (1988:1988:1988))
        (PORT clk (1892:1892:1892) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1931:1931:1931))
        (PORT d[0] (1537:1537:1537) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1890:1890:1890))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1076:1076:1076))
        (PORT datab (1591:1591:1591) (1531:1531:1531))
        (PORT datad (1215:1215:1215) (1127:1127:1127))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (328:328:328))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2179:2179:2179) (2025:2025:2025))
        (PORT datab (2246:2246:2246) (2122:2122:2122))
        (PORT datad (978:978:978) (891:891:891))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2289:2289:2289))
        (PORT d[1] (2066:2066:2066) (1936:1936:1936))
        (PORT d[2] (3145:3145:3145) (3002:3002:3002))
        (PORT d[3] (2547:2547:2547) (2468:2468:2468))
        (PORT d[4] (3201:3201:3201) (2994:2994:2994))
        (PORT d[5] (2075:2075:2075) (1924:1924:1924))
        (PORT d[6] (2163:2163:2163) (2043:2043:2043))
        (PORT d[7] (2819:2819:2819) (2687:2687:2687))
        (PORT d[8] (2381:2381:2381) (2217:2217:2217))
        (PORT d[9] (2685:2685:2685) (2498:2498:2498))
        (PORT d[10] (2330:2330:2330) (2130:2130:2130))
        (PORT d[11] (1830:1830:1830) (1717:1717:1717))
        (PORT d[12] (2135:2135:2135) (2089:2089:2089))
        (PORT clk (1877:1877:1877) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (2910:2910:2910))
        (PORT clk (1877:1877:1877) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1915:1915:1915))
        (PORT d[0] (3370:3370:3370) (3194:3194:3194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1874:1874:1874))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1028:1028:1028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1028:1028:1028))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1028:1028:1028))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1359:1359:1359))
        (PORT d[1] (3553:3553:3553) (3406:3406:3406))
        (PORT d[2] (3786:3786:3786) (3616:3616:3616))
        (PORT d[3] (1107:1107:1107) (1088:1088:1088))
        (PORT d[4] (1102:1102:1102) (1083:1083:1083))
        (PORT d[5] (1120:1120:1120) (1101:1101:1101))
        (PORT d[6] (5238:5238:5238) (4973:4973:4973))
        (PORT d[7] (2222:2222:2222) (2088:2088:2088))
        (PORT d[8] (1416:1416:1416) (1375:1375:1375))
        (PORT d[9] (1907:1907:1907) (1818:1818:1818))
        (PORT d[10] (1384:1384:1384) (1335:1335:1335))
        (PORT d[11] (3549:3549:3549) (3392:3392:3392))
        (PORT d[12] (2018:2018:2018) (1920:1920:1920))
        (PORT clk (1873:1873:1873) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1471:1471:1471))
        (PORT clk (1873:1873:1873) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1910:1910:1910))
        (PORT d[0] (4676:4676:4676) (4516:4516:4516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1869:1869:1869))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1026:1026:1026) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1075:1075:1075))
        (PORT d[1] (2502:2502:2502) (2370:2370:2370))
        (PORT d[2] (1067:1067:1067) (1051:1051:1051))
        (PORT d[3] (1121:1121:1121) (1101:1101:1101))
        (PORT d[4] (1092:1092:1092) (1062:1062:1062))
        (PORT d[5] (2265:2265:2265) (2152:2152:2152))
        (PORT d[6] (1075:1075:1075) (1065:1065:1065))
        (PORT d[7] (1975:1975:1975) (1855:1855:1855))
        (PORT d[8] (3155:3155:3155) (3002:3002:3002))
        (PORT d[9] (2205:2205:2205) (2104:2104:2104))
        (PORT d[10] (1389:1389:1389) (1344:1344:1344))
        (PORT d[11] (1866:1866:1866) (1785:1785:1785))
        (PORT d[12] (1745:1745:1745) (1674:1674:1674))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1460:1460:1460))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1903:1903:1903))
        (PORT d[0] (3407:3407:3407) (3152:3152:3152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1862:1862:1862))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1801:1801:1801) (1650:1650:1650))
        (PORT datab (2171:2171:2171) (2118:2118:2118))
        (PORT datac (2257:2257:2257) (2174:2174:2174))
        (PORT datad (1974:1974:1974) (1874:1874:1874))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3427:3427:3427))
        (PORT d[1] (3299:3299:3299) (3222:3222:3222))
        (PORT d[2] (5275:5275:5275) (5115:5115:5115))
        (PORT d[3] (3307:3307:3307) (3237:3237:3237))
        (PORT d[4] (3666:3666:3666) (3434:3434:3434))
        (PORT d[5] (3304:3304:3304) (3101:3101:3101))
        (PORT d[6] (3334:3334:3334) (3151:3151:3151))
        (PORT d[7] (4385:4385:4385) (4286:4286:4286))
        (PORT d[8] (3093:3093:3093) (2906:2906:2906))
        (PORT d[9] (6448:6448:6448) (6111:6111:6111))
        (PORT d[10] (1851:1851:1851) (1836:1836:1836))
        (PORT d[11] (4390:4390:4390) (4310:4310:4310))
        (PORT d[12] (3541:3541:3541) (3464:3464:3464))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4604:4604:4604) (4431:4431:4431))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1911:1911:1911))
        (PORT d[0] (2130:2130:2130) (2025:2025:2025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1870:1870:1870))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2978:2978:2978) (2827:2827:2827))
        (PORT datab (2485:2485:2485) (2303:2303:2303))
        (PORT datac (584:584:584) (529:529:529))
        (PORT datad (2752:2752:2752) (2520:2520:2520))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4909:4909:4909) (4681:4681:4681))
        (PORT d[1] (3643:3643:3643) (3546:3546:3546))
        (PORT d[2] (4593:4593:4593) (4421:4421:4421))
        (PORT d[3] (3297:3297:3297) (3231:3231:3231))
        (PORT d[4] (5587:5587:5587) (5301:5301:5301))
        (PORT d[5] (4414:4414:4414) (4121:4121:4121))
        (PORT d[6] (4925:4925:4925) (4682:4682:4682))
        (PORT d[7] (3879:3879:3879) (3768:3768:3768))
        (PORT d[8] (4441:4441:4441) (4150:4150:4150))
        (PORT d[9] (5437:5437:5437) (5111:5111:5111))
        (PORT d[10] (2607:2607:2607) (2590:2590:2590))
        (PORT d[11] (3340:3340:3340) (3287:3287:3287))
        (PORT d[12] (3313:3313:3313) (3309:3309:3309))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (2915:2915:2915))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1898:1898:1898))
        (PORT d[0] (3452:3452:3452) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1857:1857:1857))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1014:1014:1014) (1010:1010:1010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5290:5290:5290) (5052:5052:5052))
        (PORT d[1] (4303:4303:4303) (4180:4180:4180))
        (PORT d[2] (4912:4912:4912) (4728:4728:4728))
        (PORT d[3] (3918:3918:3918) (3825:3825:3825))
        (PORT d[4] (5939:5939:5939) (5641:5641:5641))
        (PORT d[5] (3743:3743:3743) (3481:3481:3481))
        (PORT d[6] (5564:5564:5564) (5274:5274:5274))
        (PORT d[7] (4561:4561:4561) (4404:4404:4404))
        (PORT d[8] (3779:3779:3779) (3497:3497:3497))
        (PORT d[9] (5454:5454:5454) (5133:5133:5133))
        (PORT d[10] (3212:3212:3212) (3165:3165:3165))
        (PORT d[11] (4028:4028:4028) (3945:3945:3945))
        (PORT d[12] (3618:3618:3618) (3597:3597:3597))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2696:2696:2696) (2613:2613:2613))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1895:1895:1895))
        (PORT d[0] (3759:3759:3759) (3610:3610:3610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4591:4591:4591) (4364:4364:4364))
        (PORT d[1] (3549:3549:3549) (3436:3436:3436))
        (PORT d[2] (3938:3938:3938) (3807:3807:3807))
        (PORT d[3] (3213:3213:3213) (3126:3126:3126))
        (PORT d[4] (4694:4694:4694) (4467:4467:4467))
        (PORT d[5] (4745:4745:4745) (4432:4432:4432))
        (PORT d[6] (4561:4561:4561) (4306:4306:4306))
        (PORT d[7] (3575:3575:3575) (3465:3465:3465))
        (PORT d[8] (4718:4718:4718) (4391:4391:4391))
        (PORT d[9] (5499:5499:5499) (5174:5174:5174))
        (PORT d[10] (2569:2569:2569) (2561:2561:2561))
        (PORT d[11] (3638:3638:3638) (3554:3554:3554))
        (PORT d[12] (2700:2700:2700) (2717:2717:2717))
        (PORT clk (1871:1871:1871) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (2844:2844:2844))
        (PORT clk (1871:1871:1871) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1907:1907:1907))
        (PORT d[0] (3655:3655:3655) (3467:3467:3467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1866:1866:1866))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (1977:1977:1977))
        (PORT datab (2103:2103:2103) (1937:1937:1937))
        (PORT datac (2535:2535:2535) (2405:2405:2405))
        (PORT datad (2514:2514:2514) (2507:2507:2507))
        (IOPATH dataa combout (319:319:319) (310:310:310))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (2869:2869:2869))
        (PORT d[1] (4329:4329:4329) (4207:4207:4207))
        (PORT d[2] (2093:2093:2093) (1965:1965:1965))
        (PORT d[3] (1812:1812:1812) (1713:1713:1713))
        (PORT d[4] (3354:3354:3354) (3157:3157:3157))
        (PORT d[5] (2362:2362:2362) (2204:2204:2204))
        (PORT d[6] (2723:2723:2723) (2581:2581:2581))
        (PORT d[7] (2307:2307:2307) (2218:2218:2218))
        (PORT d[8] (2028:2028:2028) (1877:1877:1877))
        (PORT d[9] (1917:1917:1917) (1795:1795:1795))
        (PORT d[10] (1855:1855:1855) (1713:1713:1713))
        (PORT d[11] (2119:2119:2119) (1982:1982:1982))
        (PORT d[12] (1819:1819:1819) (1791:1791:1791))
        (PORT clk (1889:1889:1889) (1929:1929:1929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (1920:1920:1920))
        (PORT clk (1889:1889:1889) (1929:1929:1929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1929:1929:1929))
        (PORT d[0] (1815:1815:1815) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1888:1888:1888))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1041:1041:1041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3077:3077:3077) (2815:2815:2815))
        (PORT datab (621:621:621) (544:544:544))
        (PORT datac (2793:2793:2793) (2662:2662:2662))
        (PORT datad (3138:3138:3138) (2960:2960:2960))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (752:752:752))
        (PORT datab (1933:1933:1933) (1830:1830:1830))
        (PORT datac (1618:1618:1618) (1464:1464:1464))
        (PORT datad (756:756:756) (720:720:720))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (749:749:749))
        (PORT datab (1931:1931:1931) (1828:1828:1828))
        (PORT datac (1616:1616:1616) (1462:1462:1462))
        (PORT datad (757:757:757) (721:721:721))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1657:1657:1657))
        (PORT datab (1876:1876:1876) (1760:1760:1760))
        (PORT datac (2238:2238:2238) (2140:2140:2140))
        (PORT datad (1741:1741:1741) (1588:1588:1588))
        (IOPATH dataa combout (321:321:321) (333:333:333))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1773:1773:1773) (1619:1619:1619))
        (PORT datad (1741:1741:1741) (1588:1588:1588))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (759:759:759))
        (PORT datab (1935:1935:1935) (1834:1834:1834))
        (PORT datac (1623:1623:1623) (1469:1469:1469))
        (PORT datad (752:752:752) (716:716:716))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (758:758:758))
        (PORT datab (1935:1935:1935) (1833:1833:1833))
        (PORT datac (1622:1622:1622) (1469:1469:1469))
        (PORT datad (753:753:753) (716:716:716))
        (IOPATH dataa combout (371:371:371) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (755:755:755))
        (PORT datab (1934:1934:1934) (1832:1832:1832))
        (PORT datac (1620:1620:1620) (1467:1467:1467))
        (PORT datad (754:754:754) (718:718:718))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (339:339:339) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (667:667:667))
        (PORT datab (1773:1773:1773) (1620:1620:1620))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2269:2269:2269) (2137:2137:2137))
        (PORT datab (668:668:668) (616:616:616))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (242:242:242))
        (PORT datab (666:666:666) (614:614:614))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (633:633:633))
        (PORT datab (218:218:218) (235:235:235))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (242:242:242))
        (PORT datab (718:718:718) (655:655:655))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (763:763:763))
        (PORT datab (1937:1937:1937) (1836:1836:1836))
        (PORT datac (1625:1625:1625) (1470:1470:1470))
        (PORT datad (751:751:751) (715:715:715))
        (IOPATH dataa combout (321:321:321) (333:333:333))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (761:761:761))
        (PORT datad (752:752:752) (715:715:715))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1539:1539:1539))
        (PORT datab (925:925:925) (844:844:844))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (632:632:632))
        (PORT datab (1912:1912:1912) (1726:1726:1726))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (620:620:620))
        (PORT datab (680:680:680) (635:635:635))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (383:383:383))
        (PORT datab (697:697:697) (632:632:632))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (639:639:639))
        (PORT datab (427:427:427) (387:387:387))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datab (885:885:885) (785:785:785))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (398:398:398))
        (PORT datab (1116:1116:1116) (979:979:979))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (371:371:371))
        (PORT datab (1218:1218:1218) (1092:1092:1092))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (611:611:611))
        (PORT datab (426:426:426) (386:386:386))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4569:4569:4569) (4728:4728:4728))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1796:1796:1796) (1668:1668:1668))
        (PORT datab (3440:3440:3440) (3594:3594:3594))
        (PORT datac (3582:3582:3582) (3774:3774:3774))
        (PORT datad (3491:3491:3491) (3649:3649:3649))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (335:335:335))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (3306:3306:3306) (3497:3497:3497))
        (PORT datac (2898:2898:2898) (3115:3115:3115))
        (PORT datad (1186:1186:1186) (1152:1152:1152))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (335:335:335))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (335:335:335))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4434:4434:4434) (4558:4558:4558))
        (PORT ena (2382:2382:2382) (2310:2310:2310))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (337:337:337))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4434:4434:4434) (4558:4558:4558))
        (PORT ena (2382:2382:2382) (2310:2310:2310))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (334:334:334))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4434:4434:4434) (4558:4558:4558))
        (PORT ena (2382:2382:2382) (2310:2310:2310))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (339:339:339))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4434:4434:4434) (4558:4558:4558))
        (PORT ena (2382:2382:2382) (2310:2310:2310))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (337:337:337))
        (PORT datab (279:279:279) (343:343:343))
        (PORT datac (244:244:244) (310:310:310))
        (PORT datad (246:246:246) (305:305:305))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (339:339:339))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4434:4434:4434) (4558:4558:4558))
        (PORT ena (2382:2382:2382) (2310:2310:2310))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (369:369:369))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (277:277:277))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (219:219:219) (237:237:237))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4434:4434:4434) (4558:4558:4558))
        (PORT ena (2382:2382:2382) (2310:2310:2310))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (353:353:353))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4434:4434:4434) (4558:4558:4558))
        (PORT ena (2382:2382:2382) (2310:2310:2310))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (473:473:473))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (284:284:284))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (224:224:224) (243:243:243))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4434:4434:4434) (4558:4558:4558))
        (PORT ena (2382:2382:2382) (2310:2310:2310))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (366:366:366))
        (PORT datab (279:279:279) (342:342:342))
        (PORT datac (421:421:421) (444:444:444))
        (PORT datad (266:266:266) (325:325:325))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (284:284:284))
        (PORT datac (1709:1709:1709) (1661:1661:1661))
        (PORT datad (225:225:225) (244:244:244))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4356:4356:4356) (4481:4481:4481))
        (PORT ena (1020:1020:1020) (966:966:966))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (336:336:336))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4356:4356:4356) (4481:4481:4481))
        (PORT ena (1020:1020:1020) (966:966:966))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (335:335:335))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4356:4356:4356) (4481:4481:4481))
        (PORT ena (1020:1020:1020) (966:966:966))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (336:336:336))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4356:4356:4356) (4481:4481:4481))
        (PORT ena (1020:1020:1020) (966:966:966))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (337:337:337))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4356:4356:4356) (4481:4481:4481))
        (PORT ena (1020:1020:1020) (966:966:966))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (350:350:350))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (338:338:338))
        (PORT datab (276:276:276) (337:337:337))
        (PORT datac (244:244:244) (310:310:310))
        (PORT datad (244:244:244) (304:304:304))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (475:475:475))
        (PORT datab (289:289:289) (354:354:354))
        (PORT datac (255:255:255) (323:323:323))
        (PORT datad (249:249:249) (310:310:310))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (396:396:396))
        (PORT datab (220:220:220) (237:237:237))
        (PORT datac (188:188:188) (208:208:208))
        (PORT datad (388:388:388) (353:353:353))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (194:194:194) (208:208:208))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4356:4356:4356) (4481:4481:4481))
        (PORT ena (1020:1020:1020) (966:966:966))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (343:343:343))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4356:4356:4356) (4481:4481:4481))
        (PORT ena (1020:1020:1020) (966:966:966))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (194:194:194) (208:208:208))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4356:4356:4356) (4481:4481:4481))
        (PORT ena (1020:1020:1020) (966:966:966))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (476:476:476))
        (PORT datab (281:281:281) (346:346:346))
        (PORT datac (250:250:250) (318:318:318))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (362:362:362))
        (PORT datab (277:277:277) (338:338:338))
        (PORT datac (244:244:244) (309:309:309))
        (PORT datad (245:245:245) (305:305:305))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (367:367:367))
        (PORT datab (277:277:277) (340:340:340))
        (PORT datac (419:419:419) (442:442:442))
        (PORT datad (264:264:264) (324:324:324))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (241:241:241))
        (PORT datab (279:279:279) (341:341:341))
        (PORT datac (245:245:245) (310:310:310))
        (PORT datad (245:245:245) (304:304:304))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (346:346:346))
        (PORT datac (250:250:250) (319:319:319))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (476:476:476))
        (PORT datab (434:434:434) (456:456:456))
        (PORT datad (443:443:443) (451:451:451))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (372:372:372))
        (PORT datab (218:218:218) (234:234:234))
        (PORT datac (391:391:391) (360:360:360))
        (PORT datad (377:377:377) (348:348:348))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4434:4434:4434) (4558:4558:4558))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (337:337:337))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (345:345:345))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1339:1339:1339))
        (PORT datab (3304:3304:3304) (3494:3494:3494))
        (PORT datac (2895:2895:2895) (3113:3113:3113))
        (PORT datad (1184:1184:1184) (1149:1149:1149))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1857:1857:1857) (1751:1751:1751))
        (PORT datab (3308:3308:3308) (3499:3499:3499))
        (PORT datac (3455:3455:3455) (3601:3601:3601))
        (PORT datad (189:189:189) (201:201:201))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2080:2080:2080) (1940:1940:1940))
        (PORT datab (2432:2432:2432) (2204:2204:2204))
        (PORT datac (2347:2347:2347) (2174:2174:2174))
        (PORT datad (2133:2133:2133) (1904:1904:1904))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2402:2402:2402) (2235:2235:2235))
        (PORT datab (1626:1626:1626) (1575:1575:1575))
        (PORT datac (1879:1879:1879) (1782:1782:1782))
        (PORT datad (2403:2403:2403) (2185:2185:2185))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2169:2169:2169) (2034:2034:2034))
        (PORT datab (1964:1964:1964) (1869:1869:1869))
        (PORT datac (2422:2422:2422) (2204:2204:2204))
        (PORT datad (2414:2414:2414) (2197:2197:2197))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2132:2132:2132) (2010:2010:2010))
        (PORT datab (2637:2637:2637) (2478:2478:2478))
        (PORT datac (2073:2073:2073) (1956:1956:1956))
        (PORT datad (2425:2425:2425) (2174:2174:2174))
        (IOPATH dataa combout (320:320:320) (322:322:322))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (240:240:240))
        (PORT datab (217:217:217) (233:233:233))
        (PORT datac (185:185:185) (203:203:203))
        (PORT datad (187:187:187) (200:200:200))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (254:254:254))
        (PORT datab (2246:2246:2246) (2025:2025:2025))
        (PORT datac (1584:1584:1584) (1528:1528:1528))
        (PORT datad (198:198:198) (215:215:215))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (255:255:255))
        (PORT datab (1429:1429:1429) (1300:1300:1300))
        (PORT datac (3465:3465:3465) (3614:3614:3614))
        (PORT datad (186:186:186) (198:198:198))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (335:335:335))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (336:336:336))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (343:343:343))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (337:337:337))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (343:343:343))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (343:343:343))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[7\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (336:336:336))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (336:336:336))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (337:337:337))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (337:337:337))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (344:344:344))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[12\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (337:337:337))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[13\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (344:344:344))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1925:1925:1925))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4152:4152:4152) (4301:4301:4301))
        (PORT sclr (919:919:919) (938:938:938))
        (PORT ena (1001:1001:1001) (944:944:944))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode412w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1967:1967:1967) (1873:1873:1873))
        (PORT datac (1648:1648:1648) (1518:1518:1518))
        (PORT datad (2414:2414:2414) (2195:2195:2195))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1561:1561:1561))
        (PORT asdata (1568:1568:1568) (1504:1504:1504))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|wren_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1561:1561:1561))
        (PORT asdata (2009:2009:2009) (1876:1876:1876))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1178:1178:1178))
        (PORT datab (1682:1682:1682) (1546:1546:1546))
        (PORT datad (229:229:229) (282:282:282))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode412w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (288:288:288))
        (PORT datab (1960:1960:1960) (1864:1864:1864))
        (PORT datac (2422:2422:2422) (2203:2203:2203))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT asdata (2108:2108:2108) (1982:1982:1982))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (PORT ena (2427:2427:2427) (2356:2356:2356))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (351:351:351))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (354:354:354))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (600:600:600) (640:640:640))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (4199:4199:4199) (4037:4037:4037))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (345:345:345))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (599:599:599) (640:640:640))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (4199:4199:4199) (4037:4037:4037))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (346:346:346))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (597:597:597) (638:638:638))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (4199:4199:4199) (4037:4037:4037))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|cmpr4\|aneb_result_wire\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (356:356:356))
        (PORT datab (290:290:290) (349:349:349))
        (PORT datac (256:256:256) (318:318:318))
        (PORT datad (258:258:258) (314:314:314))
        (IOPATH dataa combout (320:320:320) (333:333:333))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (344:344:344))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (597:597:597) (637:637:637))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (4199:4199:4199) (4037:4037:4037))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (465:465:465))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (596:596:596) (635:635:635))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (4199:4199:4199) (4037:4037:4037))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (353:353:353))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (595:595:595) (634:634:634))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (4199:4199:4199) (4037:4037:4037))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (347:347:347))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (595:595:595) (633:633:633))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (4199:4199:4199) (4037:4037:4037))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita7\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|cmpr4\|aneb_result_wire\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (466:466:466))
        (PORT datab (289:289:289) (348:348:348))
        (PORT datac (257:257:257) (319:319:319))
        (PORT datad (257:257:257) (313:313:313))
        (IOPATH dataa combout (320:320:320) (322:322:322))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (234:234:234))
        (PORT datac (189:189:189) (208:208:208))
        (PORT datad (191:191:191) (204:204:204))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (601:601:601) (641:641:641))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (4199:4199:4199) (4037:4037:4037))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1157:1157:1157))
        (PORT datab (947:947:947) (877:877:877))
        (PORT datac (698:698:698) (677:677:677))
        (PORT datad (716:716:716) (681:681:681))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1435:1435:1435))
        (PORT datab (1001:1001:1001) (926:926:926))
        (PORT datac (1943:1943:1943) (1753:1753:1753))
        (PORT datad (1175:1175:1175) (1046:1046:1046))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (240:240:240))
        (PORT datab (373:373:373) (351:351:351))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (713:713:713))
        (PORT datab (1010:1010:1010) (932:932:932))
        (PORT datac (1204:1204:1204) (1094:1094:1094))
        (PORT datad (1003:1003:1003) (951:951:951))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (341:341:341))
        (PORT datab (2325:2325:2325) (2123:2123:2123))
        (PORT datac (2048:2048:2048) (1874:1874:1874))
        (PORT datad (245:245:245) (271:271:271))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (389:389:389))
        (PORT datab (387:387:387) (365:365:365))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (377:377:377))
        (PORT datab (382:382:382) (358:358:358))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1657:1657:1657))
        (PORT datab (1875:1875:1875) (1758:1758:1758))
        (PORT datac (2237:2237:2237) (2139:2139:2139))
        (PORT datad (1741:1741:1741) (1588:1588:1588))
        (IOPATH dataa combout (371:371:371) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (234:234:234))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (664:664:664))
        (PORT datab (385:385:385) (365:365:365))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4569:4569:4569) (4728:4728:4728))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1158:1158:1158))
        (PORT datab (947:947:947) (876:876:876))
        (PORT datac (697:697:697) (676:676:676))
        (PORT datad (716:716:716) (681:681:681))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1426:1426:1426))
        (PORT datab (997:997:997) (920:920:920))
        (PORT datac (1940:1940:1940) (1749:1749:1749))
        (PORT datad (1183:1183:1183) (1055:1055:1055))
        (IOPATH dataa combout (320:320:320) (333:333:333))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (358:358:358))
        (PORT datab (369:369:369) (345:345:345))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (704:704:704))
        (PORT datab (1004:1004:1004) (924:924:924))
        (PORT datac (1195:1195:1195) (1084:1084:1084))
        (PORT datad (994:994:994) (941:941:941))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (2326:2326:2326) (2124:2124:2124))
        (PORT datac (2049:2049:2049) (1875:1875:1875))
        (PORT datad (263:263:263) (301:301:301))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (239:239:239))
        (PORT datab (425:425:425) (385:385:385))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (540:540:540))
        (PORT datab (424:424:424) (381:381:381))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1658:1658:1658))
        (PORT datab (1874:1874:1874) (1757:1757:1757))
        (PORT datac (2236:2236:2236) (2138:2138:2138))
        (PORT datad (1741:1741:1741) (1588:1588:1588))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (240:240:240))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (641:641:641))
        (PORT datab (427:427:427) (387:387:387))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4569:4569:4569) (4728:4728:4728))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (705:705:705))
        (PORT datab (1004:1004:1004) (924:924:924))
        (PORT datac (1195:1195:1195) (1084:1084:1084))
        (PORT datad (994:994:994) (941:941:941))
        (IOPATH dataa combout (357:357:357) (376:376:376))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (232:232:232))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1430:1430:1430))
        (PORT datac (1941:1941:1941) (1751:1751:1751))
        (PORT datad (1180:1180:1180) (1052:1052:1052))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (914:914:914))
        (PORT datab (1276:1276:1276) (1149:1149:1149))
        (PORT datac (1526:1526:1526) (1425:1425:1425))
        (PORT datad (1217:1217:1217) (1106:1106:1106))
        (IOPATH dataa combout (371:371:371) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (376:376:376))
        (PORT datab (648:648:648) (560:560:560))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (365:365:365))
        (PORT datab (593:593:593) (526:526:526))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1658:1658:1658))
        (PORT datab (1874:1874:1874) (1757:1757:1757))
        (PORT datac (2236:2236:2236) (2138:2138:2138))
        (PORT datad (1741:1741:1741) (1588:1588:1588))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (232:232:232))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[3\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (636:636:636))
        (PORT datab (426:426:426) (385:385:385))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4569:4569:4569) (4728:4728:4728))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[8\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1156:1156:1156))
        (PORT datab (948:948:948) (878:878:878))
        (PORT datac (698:698:698) (678:678:678))
        (PORT datad (718:718:718) (683:683:683))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (240:240:240))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[8\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1368:1368:1368))
        (PORT datab (1366:1366:1366) (1215:1215:1215))
        (PORT datac (239:239:239) (272:272:272))
        (PORT datad (225:225:225) (245:245:245))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (637:637:637))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (359:359:359))
        (PORT datab (584:584:584) (525:525:525))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1659:1659:1659))
        (PORT datab (1873:1873:1873) (1756:1756:1756))
        (PORT datac (2235:2235:2235) (2137:2137:2137))
        (PORT datad (1741:1741:1741) (1589:1589:1589))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (198:198:198))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (616:616:616))
        (PORT datab (382:382:382) (358:358:358))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4569:4569:4569) (4728:4728:4728))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (712:712:712))
        (PORT datab (1010:1010:1010) (931:931:931))
        (PORT datac (1203:1203:1203) (1093:1093:1093))
        (PORT datad (1002:1002:1002) (949:949:949))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (338:338:338))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (235:235:235))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (907:907:907))
        (PORT datab (1282:1282:1282) (1156:1156:1156))
        (PORT datac (1530:1530:1530) (1430:1430:1430))
        (PORT datad (1220:1220:1220) (1110:1110:1110))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (376:376:376))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (547:547:547))
        (PORT datab (372:372:372) (350:350:350))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (894:894:894) (796:796:796))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4569:4569:4569) (4728:4728:4728))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[10\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1013:1013:1013))
        (PORT datab (924:924:924) (849:849:849))
        (PORT datac (698:698:698) (661:661:661))
        (PORT datad (1174:1174:1174) (1053:1053:1053))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (626:626:626))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1371:1371:1371))
        (PORT datab (1365:1365:1365) (1214:1214:1214))
        (PORT datac (236:236:236) (269:269:269))
        (PORT datad (226:226:226) (246:246:246))
        (IOPATH dataa combout (320:320:320) (333:333:333))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (713:713:713))
        (PORT datab (1010:1010:1010) (932:932:932))
        (PORT datac (1204:1204:1204) (1093:1093:1093))
        (PORT datad (1002:1002:1002) (950:950:950))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (643:643:643))
        (PORT datad (189:189:189) (201:201:201))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (758:758:758))
        (PORT datab (423:423:423) (380:380:380))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (667:667:667) (612:612:612))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4569:4569:4569) (4728:4728:4728))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (914:914:914))
        (PORT datab (1277:1277:1277) (1150:1150:1150))
        (PORT datac (1526:1526:1526) (1425:1425:1425))
        (PORT datad (1217:1217:1217) (1106:1106:1106))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (910:910:910))
        (PORT datab (1280:1280:1280) (1154:1154:1154))
        (PORT datac (1529:1529:1529) (1429:1429:1429))
        (PORT datad (1219:1219:1219) (1109:1109:1109))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (371:371:371))
        (PORT datad (349:349:349) (315:315:315))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (589:589:589) (514:514:514))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (664:664:664) (609:609:609))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4569:4569:4569) (4728:4728:4728))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (1703:1703:1703))
        (PORT d[1] (1770:1770:1770) (1641:1641:1641))
        (PORT d[2] (4245:4245:4245) (4120:4120:4120))
        (PORT d[3] (3982:3982:3982) (3867:3867:3867))
        (PORT d[4] (1755:1755:1755) (1622:1622:1622))
        (PORT d[5] (1797:1797:1797) (1671:1671:1671))
        (PORT d[6] (3976:3976:3976) (3844:3844:3844))
        (PORT d[7] (2120:2120:2120) (2097:2097:2097))
        (PORT d[8] (728:728:728) (689:689:689))
        (PORT d[9] (725:725:725) (683:683:683))
        (PORT d[10] (726:726:726) (684:684:684))
        (PORT d[11] (730:730:730) (691:691:691))
        (PORT d[12] (752:752:752) (704:704:704))
        (PORT d[13] (782:782:782) (732:732:732))
        (PORT d[14] (755:755:755) (707:707:707))
        (PORT d[15] (730:730:730) (688:688:688))
        (PORT clk (1871:1871:1871) (1911:1911:1911))
        (PORT ena (4132:4132:4132) (4006:4006:4006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (984:984:984) (954:954:954))
        (PORT d[1] (1011:1011:1011) (973:973:973))
        (PORT d[2] (1327:1327:1327) (1259:1259:1259))
        (PORT d[3] (1357:1357:1357) (1284:1284:1284))
        (PORT d[4] (1297:1297:1297) (1231:1231:1231))
        (PORT d[5] (821:821:821) (827:827:827))
        (PORT d[6] (802:802:802) (797:797:797))
        (PORT d[7] (770:770:770) (772:772:772))
        (PORT clk (1869:1869:1869) (1909:1909:1909))
        (PORT ena (4129:4129:4129) (4004:4004:4004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1911:1911:1911))
        (PORT d[0] (4132:4132:4132) (4006:4006:4006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3405:3405:3405) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1912:1912:1912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (986:986:986) (954:954:954))
        (PORT d[1] (1013:1013:1013) (973:973:973))
        (PORT d[2] (1329:1329:1329) (1259:1259:1259))
        (PORT d[3] (1359:1359:1359) (1284:1284:1284))
        (PORT d[4] (1299:1299:1299) (1231:1231:1231))
        (PORT d[5] (823:823:823) (827:827:827))
        (PORT d[6] (804:804:804) (797:797:797))
        (PORT d[7] (772:772:772) (772:772:772))
        (PORT clk (1871:1871:1871) (1911:1911:1911))
        (PORT ena (4132:4132:4132) (4006:4006:4006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1911:1911:1911))
        (PORT d[0] (4132:4132:4132) (4006:4006:4006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1869:1869:1869))
        (PORT ena (3999:3999:3999) (3870:3870:3870))
        (IOPATH (posedge clk) q (305:305:305) (305:305:305))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (SETUP ena (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
      (HOLD ena (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg13\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (966:966:966) (888:888:888))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4456:4456:4456) (4577:4577:4577))
        (PORT ena (2377:2377:2377) (2300:2300:2300))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (779:779:779))
        (PORT datab (1064:1064:1064) (1017:1017:1017))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (313:313:313))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4456:4456:4456) (4577:4577:4577))
        (PORT ena (2377:2377:2377) (2300:2300:2300))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1582:1582:1582))
        (PORT asdata (610:610:610) (667:667:667))
        (PORT clrn (4456:4456:4456) (4577:4577:4577))
        (PORT ena (2377:2377:2377) (2300:2300:2300))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT asdata (615:615:615) (677:677:677))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (PORT ena (2427:2427:2427) (2356:2356:2356))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT asdata (610:610:610) (667:667:667))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (PORT ena (2427:2427:2427) (2356:2356:2356))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (985:985:985))
        (PORT datab (775:775:775) (757:757:757))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4749:4749:4749) (4866:4866:4866))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (744:744:744))
        (PORT datab (720:720:720) (723:723:723))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (742:742:742))
        (PORT datab (716:716:716) (718:718:718))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT asdata (1074:1074:1074) (1017:1017:1017))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT asdata (771:771:771) (733:733:733))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT asdata (1018:1018:1018) (967:967:967))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (PORT ena (3397:3397:3397) (3312:3312:3312))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT asdata (1513:1513:1513) (1362:1362:1362))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (673:673:673) (624:624:624))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT asdata (769:769:769) (732:732:732))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT asdata (1499:1499:1499) (1390:1390:1390))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT asdata (969:969:969) (894:894:894))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (677:677:677) (628:628:628))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (705:705:705) (648:648:648))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT asdata (1246:1246:1246) (1124:1124:1124))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (669:669:669) (618:618:618))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT asdata (740:740:740) (717:717:717))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (647:647:647) (604:604:604))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT asdata (931:931:931) (867:867:867))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (347:347:347))
        (PORT datab (278:278:278) (334:334:334))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (668:668:668))
        (PORT datab (278:278:278) (334:334:334))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (345:345:345))
        (PORT datab (278:278:278) (335:335:335))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (342:342:342))
        (PORT datab (281:281:281) (339:339:339))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (459:459:459))
        (PORT datab (267:267:267) (325:325:325))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (342:342:342))
        (PORT datab (433:433:433) (455:455:455))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (342:342:342))
        (PORT datab (444:444:444) (456:456:456))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (336:336:336))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2268:2268:2268) (2199:2199:2199))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (PORT ena (3397:3397:3397) (3312:3312:3312))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3792:3792:3792) (3645:3645:3645))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2534:2534:2534) (2321:2321:2321))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT asdata (2389:2389:2389) (2227:2227:2227))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (PORT ena (2427:2427:2427) (2356:2356:2356))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3880:3880:3880) (3767:3767:3767))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (PORT ena (3397:3397:3397) (3312:3312:3312))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4354:4354:4354) (4202:4202:4202))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1680:1680:1680) (1553:1553:1553))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (PORT ena (3397:3397:3397) (3312:3312:3312))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (666:666:666))
        (PORT datab (430:430:430) (390:390:390))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (375:375:375))
        (PORT datab (750:750:750) (752:752:752))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (398:398:398))
        (PORT datab (449:449:449) (459:459:459))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (374:374:374))
        (PORT datab (787:787:787) (770:770:770))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (746:746:746))
        (PORT datab (429:429:429) (388:388:388))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (772:772:772))
        (PORT datab (643:643:643) (573:573:573))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (556:556:556))
        (PORT datab (284:284:284) (342:342:342))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (390:390:390))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (329:329:329))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT asdata (1099:1099:1099) (1097:1097:1097))
        (PORT clrn (4179:4179:4179) (4338:4338:4338))
        (PORT ena (3997:3997:3997) (3872:3872:3872))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT asdata (992:992:992) (956:956:956))
        (PORT clrn (4179:4179:4179) (4338:4338:4338))
        (PORT ena (3997:3997:3997) (3872:3872:3872))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (1539:1539:1539) (1465:1465:1465))
        (PORT clrn (4148:4148:4148) (4298:4298:4298))
        (PORT ena (2623:2623:2623) (2540:2540:2540))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (598:598:598) (660:660:660))
        (PORT clrn (4148:4148:4148) (4298:4298:4298))
        (PORT ena (2623:2623:2623) (2540:2540:2540))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (303:303:303))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (PORT ena (3397:3397:3397) (3312:3312:3312))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg21\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (387:387:387) (400:400:400))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (684:684:684) (679:679:679))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4179:4179:4179) (4338:4338:4338))
        (PORT ena (3997:3997:3997) (3872:3872:3872))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT asdata (997:997:997) (976:976:976))
        (PORT clrn (4179:4179:4179) (4338:4338:4338))
        (PORT ena (3997:3997:3997) (3872:3872:3872))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (1396:1396:1396) (1359:1359:1359))
        (PORT clrn (4148:4148:4148) (4298:4298:4298))
        (PORT ena (2623:2623:2623) (2540:2540:2540))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (599:599:599) (661:661:661))
        (PORT clrn (4148:4148:4148) (4298:4298:4298))
        (PORT ena (2623:2623:2623) (2540:2540:2540))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1599:1599:1599) (1531:1531:1531))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4148:4148:4148) (4298:4298:4298))
        (PORT ena (2623:2623:2623) (2540:2540:2540))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (779:779:779) (790:790:790))
        (PORT clrn (4148:4148:4148) (4298:4298:4298))
        (PORT ena (2623:2623:2623) (2540:2540:2540))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (294:294:294))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4510:4510:4510) (4639:4639:4639))
        (PORT ena (3374:3374:3374) (3285:3285:3285))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT asdata (1034:1034:1034) (1022:1022:1022))
        (PORT clrn (4179:4179:4179) (4338:4338:4338))
        (PORT ena (3997:3997:3997) (3872:3872:3872))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (731:731:731) (719:719:719))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4179:4179:4179) (4338:4338:4338))
        (PORT ena (3997:3997:3997) (3872:3872:3872))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT asdata (592:592:592) (650:650:650))
        (PORT clrn (4179:4179:4179) (4338:4338:4338))
        (PORT ena (3997:3997:3997) (3872:3872:3872))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (991:991:991) (956:956:956))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4148:4148:4148) (4298:4298:4298))
        (PORT ena (2623:2623:2623) (2540:2540:2540))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (599:599:599) (663:663:663))
        (PORT clrn (4148:4148:4148) (4298:4298:4298))
        (PORT ena (2623:2623:2623) (2540:2540:2540))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT asdata (1338:1338:1338) (1274:1274:1274))
        (PORT clrn (4179:4179:4179) (4338:4338:4338))
        (PORT ena (3997:3997:3997) (3872:3872:3872))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT asdata (593:593:593) (652:652:652))
        (PORT clrn (4179:4179:4179) (4338:4338:4338))
        (PORT ena (3997:3997:3997) (3872:3872:3872))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (968:968:968) (940:940:940))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4148:4148:4148) (4298:4298:4298))
        (PORT ena (2623:2623:2623) (2540:2540:2540))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (782:782:782) (794:794:794))
        (PORT clrn (4148:4148:4148) (4298:4298:4298))
        (PORT ena (2623:2623:2623) (2540:2540:2540))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1018:1018:1018) (986:986:986))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4148:4148:4148) (4298:4298:4298))
        (PORT ena (2623:2623:2623) (2540:2540:2540))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (782:782:782) (796:796:796))
        (PORT clrn (4148:4148:4148) (4298:4298:4298))
        (PORT ena (2623:2623:2623) (2540:2540:2540))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (716:716:716) (706:706:706))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4179:4179:4179) (4338:4338:4338))
        (PORT ena (3997:3997:3997) (3872:3872:3872))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT asdata (759:759:759) (772:772:772))
        (PORT clrn (4179:4179:4179) (4338:4338:4338))
        (PORT ena (3997:3997:3997) (3872:3872:3872))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (1696:1696:1696) (1639:1639:1639))
        (PORT clrn (4148:4148:4148) (4298:4298:4298))
        (PORT ena (2623:2623:2623) (2540:2540:2540))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg11\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (299:299:299))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4148:4148:4148) (4298:4298:4298))
        (PORT ena (2623:2623:2623) (2540:2540:2540))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT asdata (808:808:808) (816:816:816))
        (PORT clrn (4179:4179:4179) (4338:4338:4338))
        (PORT ena (3997:3997:3997) (3872:3872:3872))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT asdata (988:988:988) (956:956:956))
        (PORT clrn (4179:4179:4179) (4338:4338:4338))
        (PORT ena (3997:3997:3997) (3872:3872:3872))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (697:697:697))
        (PORT datab (258:258:258) (315:315:315))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (742:742:742))
        (PORT datab (259:259:259) (315:315:315))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (448:448:448))
        (PORT datab (715:715:715) (719:719:719))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (323:323:323))
        (PORT datab (706:706:706) (700:700:700))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (722:722:722))
        (PORT datab (691:691:691) (646:646:646))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (323:323:323))
        (PORT datab (783:783:783) (761:761:761))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (704:704:704))
        (PORT datab (778:778:778) (750:750:750))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (648:648:648))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT asdata (1367:1367:1367) (1343:1343:1343))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT asdata (598:598:598) (658:658:658))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (416:416:416) (436:436:436))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT asdata (599:599:599) (662:662:662))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (251:251:251) (303:303:303))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT asdata (611:611:611) (669:669:669))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (261:261:261) (319:319:319))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (PORT ena (2427:2427:2427) (2356:2356:2356))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT asdata (801:801:801) (810:810:810))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT asdata (1115:1115:1115) (1107:1107:1107))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT asdata (1054:1054:1054) (1025:1025:1025))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (270:270:270) (323:323:323))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT asdata (769:769:769) (785:785:785))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT asdata (1291:1291:1291) (1255:1255:1255))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg31\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (295:295:295))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4182:4182:4182) (4335:4335:4335))
        (PORT ena (2388:2388:2388) (2311:2311:2311))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (742:742:742))
        (PORT datab (428:428:428) (389:389:389))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (373:373:373))
        (PORT datab (718:718:718) (708:708:708))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (396:396:396))
        (PORT datab (1051:1051:1051) (987:987:987))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (372:372:372))
        (PORT datab (1007:1007:1007) (968:968:968))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (932:932:932))
        (PORT datab (427:427:427) (387:387:387))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (582:582:582))
        (PORT datab (968:968:968) (924:924:924))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1210:1210:1210))
        (PORT datab (428:428:428) (388:388:388))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (387:387:387))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (325:325:325))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4749:4749:4749) (4866:4866:4866))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4749:4749:4749) (4866:4866:4866))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4749:4749:4749) (4866:4866:4866))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4749:4749:4749) (4866:4866:4866))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4749:4749:4749) (4866:4866:4866))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4749:4749:4749) (4866:4866:4866))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4749:4749:4749) (4866:4866:4866))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4749:4749:4749) (4866:4866:4866))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1573:1573:1573))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4749:4749:4749) (4866:4866:4866))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1571:1571:1571))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4512:4512:4512) (4650:4650:4650))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (753:753:753))
        (PORT datab (658:658:658) (642:642:642))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (661:661:661))
        (PORT datab (711:711:711) (708:708:708))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (730:730:730))
        (PORT datab (475:475:475) (478:478:478))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (948:948:948))
        (PORT datab (682:682:682) (652:652:652))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (711:711:711))
        (PORT datab (476:476:476) (479:479:479))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (732:732:732))
        (PORT datab (475:475:475) (478:478:478))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (927:927:927))
        (PORT datab (446:446:446) (465:465:465))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (669:669:669))
        (PORT datab (736:736:736) (729:729:729))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (663:663:663))
        (PORT datab (778:778:778) (754:754:754))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (655:655:655))
        (PORT datab (471:471:471) (471:471:471))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (993:993:993) (924:924:924))
        (PORT clrn (4199:4199:4199) (4368:4368:4368))
        (PORT sload (1567:1567:1567) (1530:1530:1530))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (358:358:358))
        (PORT datab (282:282:282) (340:340:340))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (346:346:346))
        (PORT datab (290:290:290) (349:349:349))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4456:4456:4456) (4577:4577:4577))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (796:796:796))
        (PORT datab (716:716:716) (714:714:714))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (791:791:791))
        (PORT datab (718:718:718) (717:717:717))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (347:347:347))
        (PORT datab (491:491:491) (491:491:491))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (478:478:478))
        (PORT datab (267:267:267) (326:326:326))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (458:458:458))
        (PORT datab (278:278:278) (335:335:335))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (342:342:342))
        (PORT datab (278:278:278) (335:335:335))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (452:452:452))
        (PORT datab (478:478:478) (479:479:479))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (342:342:342))
        (PORT datab (440:440:440) (459:459:459))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (336:336:336))
        (PORT datab (728:728:728) (693:693:693))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (327:327:327))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (375:375:375))
        (PORT datab (758:758:758) (750:750:750))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (376:376:376))
        (PORT datab (498:498:498) (495:495:495))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (988:988:988))
        (PORT datab (371:371:371) (347:347:347))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (566:566:566))
        (PORT datab (289:289:289) (349:349:349))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (353:353:353))
        (PORT datab (443:443:443) (464:464:464))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (378:378:378))
        (PORT datab (477:477:477) (474:474:474))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1034:1034:1034))
        (PORT datab (613:613:613) (558:558:558))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (359:359:359))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (390:390:390))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (677:677:677))
        (PORT datab (734:734:734) (733:733:733))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (342:342:342))
        (PORT datab (265:265:265) (325:325:325))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (342:342:342))
        (PORT datab (280:280:280) (338:338:338))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (686:686:686))
        (PORT datab (279:279:279) (337:337:337))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (335:335:335))
        (PORT datab (280:280:280) (335:335:335))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (344:344:344))
        (PORT datab (279:279:279) (335:335:335))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (452:452:452))
        (PORT datab (269:269:269) (330:330:330))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (334:334:334))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (669:669:669))
        (PORT datab (1030:1030:1030) (997:997:997))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1074:1074:1074))
        (PORT datab (711:711:711) (649:649:649))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (997:997:997))
        (PORT datab (675:675:675) (633:633:633))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (641:641:641))
        (PORT datab (1022:1022:1022) (992:992:992))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1301:1301:1301))
        (PORT datab (711:711:711) (651:651:651))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1031:1031:1031))
        (PORT datab (692:692:692) (646:646:646))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1029:1029:1029))
        (PORT datab (715:715:715) (656:656:656))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (637:637:637))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (669:669:669))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4456:4456:4456) (4577:4577:4577))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4456:4456:4456) (4577:4577:4577))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4456:4456:4456) (4577:4577:4577))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4456:4456:4456) (4577:4577:4577))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4456:4456:4456) (4577:4577:4577))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4456:4456:4456) (4577:4577:4577))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4456:4456:4456) (4577:4577:4577))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4456:4456:4456) (4577:4577:4577))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4457:4457:4457) (4579:4579:4579))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1582:1582:1582))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4456:4456:4456) (4577:4577:4577))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (738:738:738))
        (PORT datab (959:959:959) (911:911:911))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (894:894:894))
        (PORT datab (707:707:707) (707:707:707))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (730:730:730))
        (PORT datab (784:784:784) (757:757:757))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (748:748:748))
        (PORT datab (754:754:754) (733:733:733))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (758:758:758))
        (PORT datab (995:995:995) (927:927:927))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (724:724:724))
        (PORT datab (741:741:741) (734:734:734))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (750:750:750))
        (PORT datab (972:972:972) (912:912:912))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (704:704:704))
        (PORT datab (987:987:987) (936:936:936))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (697:697:697))
        (PORT datab (920:920:920) (879:879:879))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (739:739:739))
        (PORT datad (660:660:660) (653:653:653))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (979:979:979) (912:912:912))
        (PORT clrn (4423:4423:4423) (4555:4555:4555))
        (PORT sload (1268:1268:1268) (1257:1257:1257))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (460:460:460))
        (PORT datab (735:735:735) (733:733:733))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4444:4444:4444) (4580:4580:4580))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (762:762:762))
        (PORT datab (737:737:737) (736:736:736))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (739:739:739))
        (PORT datab (1021:1021:1021) (976:976:976))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (758:758:758))
        (PORT datab (740:740:740) (739:739:739))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (741:741:741))
        (PORT datab (1017:1017:1017) (972:972:972))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (714:714:714) (684:684:684))
        (PORT clrn (4423:4423:4423) (4555:4555:4555))
        (PORT sload (1268:1268:1268) (1257:1257:1257))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (751:751:751))
        (PORT datab (753:753:753) (753:753:753))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (978:978:978))
        (PORT datab (776:776:776) (756:756:756))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (750:750:750))
        (PORT datab (751:751:751) (750:750:750))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (980:980:980))
        (PORT datab (774:774:774) (754:754:754))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (714:714:714) (684:684:684))
        (PORT clrn (4199:4199:4199) (4368:4368:4368))
        (PORT sload (1567:1567:1567) (1530:1530:1530))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (714:714:714) (692:692:692))
        (PORT clrn (4199:4199:4199) (4368:4368:4368))
        (PORT sload (1567:1567:1567) (1530:1530:1530))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (715:715:715) (695:695:695))
        (PORT clrn (4423:4423:4423) (4555:4555:4555))
        (PORT sload (1268:1268:1268) (1257:1257:1257))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (466:466:466))
        (PORT datab (751:751:751) (731:731:731))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (756:756:756))
        (PORT datab (415:415:415) (433:433:433))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4444:4444:4444) (4580:4580:4580))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4444:4444:4444) (4580:4580:4580))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (755:755:755))
        (PORT datab (718:718:718) (717:717:717))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (758:758:758))
        (PORT datab (717:717:717) (716:716:716))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (549:549:549) (565:565:565))
        (PORT clrn (4423:4423:4423) (4555:4555:4555))
        (PORT sload (1268:1268:1268) (1257:1257:1257))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1418:1418:1418))
        (PORT datab (1239:1239:1239) (1147:1147:1147))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1419:1419:1419))
        (PORT datab (1239:1239:1239) (1147:1147:1147))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (549:549:549) (565:565:565))
        (PORT clrn (4199:4199:4199) (4368:4368:4368))
        (PORT sload (1567:1567:1567) (1530:1530:1530))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (747:747:747))
        (PORT datab (422:422:422) (433:433:433))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4444:4444:4444) (4580:4580:4580))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (326:326:326))
        (PORT datab (429:429:429) (439:439:439))
        (PORT datac (230:230:230) (289:289:289))
        (PORT datad (230:230:230) (283:283:283))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1271:1271:1271))
        (PORT datab (728:728:728) (721:721:721))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (795:795:795))
        (PORT datab (769:769:769) (748:748:748))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (761:761:761))
        (PORT datab (766:766:766) (750:750:750))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1273:1273:1273))
        (PORT datab (731:731:731) (725:725:725))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (791:791:791))
        (PORT datab (766:766:766) (745:745:745))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (764:764:764))
        (PORT datab (769:769:769) (754:754:754))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (715:715:715) (684:684:684))
        (PORT clrn (4199:4199:4199) (4368:4368:4368))
        (PORT sload (1567:1567:1567) (1530:1530:1530))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (719:719:719))
        (PORT datab (753:753:753) (738:738:738))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (732:732:732))
        (PORT datab (1246:1246:1246) (1168:1168:1168))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (738:738:738))
        (PORT datab (794:794:794) (772:772:772))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (718:718:718))
        (PORT datab (752:752:752) (736:736:736))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (733:733:733))
        (PORT datab (1246:1246:1246) (1167:1167:1167))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (740:740:740))
        (PORT datab (797:797:797) (777:777:777))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (715:715:715) (684:684:684))
        (PORT clrn (4423:4423:4423) (4555:4555:4555))
        (PORT sload (1268:1268:1268) (1257:1257:1257))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (548:548:548) (566:566:566))
        (PORT clrn (4423:4423:4423) (4555:4555:4555))
        (PORT sload (1268:1268:1268) (1257:1257:1257))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (548:548:548) (565:565:565))
        (PORT clrn (4199:4199:4199) (4368:4368:4368))
        (PORT sload (1567:1567:1567) (1530:1530:1530))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (956:956:956) (889:889:889))
        (PORT clrn (4199:4199:4199) (4368:4368:4368))
        (PORT sload (1567:1567:1567) (1530:1530:1530))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (715:715:715) (684:684:684))
        (PORT clrn (4423:4423:4423) (4555:4555:4555))
        (PORT sload (1268:1268:1268) (1257:1257:1257))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (439:439:439))
        (PORT datab (760:760:760) (741:741:741))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (710:710:710))
        (PORT datab (661:661:661) (650:650:650))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (465:465:465))
        (PORT datab (767:767:767) (749:749:749))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4444:4444:4444) (4580:4580:4580))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4444:4444:4444) (4580:4580:4580))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (319:319:319))
        (PORT datad (231:231:231) (284:284:284))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4444:4444:4444) (4580:4580:4580))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (770:770:770) (749:749:749))
        (PORT datad (675:675:675) (673:673:673))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (767:767:767) (747:747:747))
        (PORT datad (673:673:673) (671:671:671))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (548:548:548) (566:566:566))
        (PORT clrn (4423:4423:4423) (4555:4555:4555))
        (PORT sload (1268:1268:1268) (1257:1257:1257))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (751:751:751))
        (PORT datab (974:974:974) (921:921:921))
        (IOPATH dataa combout (357:357:357) (378:378:378))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (749:749:749))
        (PORT datab (976:976:976) (924:924:924))
        (IOPATH dataa combout (357:357:357) (378:378:378))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (548:548:548) (566:566:566))
        (PORT clrn (4199:4199:4199) (4368:4368:4368))
        (PORT sload (1567:1567:1567) (1530:1530:1530))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (722:722:722) (723:723:723))
        (PORT datad (388:388:388) (403:403:403))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1581:1581:1581))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4444:4444:4444) (4580:4580:4580))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (240:240:240))
        (PORT datab (220:220:220) (237:237:237))
        (PORT datac (229:229:229) (288:288:288))
        (PORT datad (230:230:230) (282:282:282))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2123:2123:2123))
        (PORT clk (1863:1863:1863) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2546:2546:2546))
        (PORT d[1] (2254:2254:2254) (2149:2149:2149))
        (PORT d[2] (2770:2770:2770) (2536:2536:2536))
        (PORT d[3] (1941:1941:1941) (1879:1879:1879))
        (PORT d[4] (2451:2451:2451) (2306:2306:2306))
        (PORT d[5] (2560:2560:2560) (2429:2429:2429))
        (PORT d[6] (2245:2245:2245) (2144:2144:2144))
        (PORT d[7] (2745:2745:2745) (2491:2491:2491))
        (PORT d[8] (2667:2667:2667) (2512:2512:2512))
        (PORT d[9] (2193:2193:2193) (2080:2080:2080))
        (PORT d[10] (2515:2515:2515) (2288:2288:2288))
        (PORT d[11] (2496:2496:2496) (2350:2350:2350))
        (PORT d[12] (2151:2151:2151) (2022:2022:2022))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (978:978:978) (887:887:887))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1454:1454:1454))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1900:1900:1900))
        (PORT d[0] (1460:1460:1460) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1014:1014:1014) (1010:1010:1010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1567:1567:1567))
        (PORT asdata (3051:3051:3051) (2813:2813:2813))
        (PORT ena (1585:1585:1585) (1515:1515:1515))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode428w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1968:1968:1968) (1874:1874:1874))
        (PORT datac (1649:1649:1649) (1519:1519:1519))
        (PORT datad (2415:2415:2415) (2196:2196:2196))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode428w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (288:288:288))
        (PORT datab (1960:1960:1960) (1863:1863:1863))
        (PORT datac (2422:2422:2422) (2203:2203:2203))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (1878:1878:1878))
        (PORT clk (1866:1866:1866) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (2852:2852:2852))
        (PORT d[1] (2525:2525:2525) (2394:2394:2394))
        (PORT d[2] (2732:2732:2732) (2509:2509:2509))
        (PORT d[3] (2008:2008:2008) (1947:1947:1947))
        (PORT d[4] (2680:2680:2680) (2510:2510:2510))
        (PORT d[5] (2553:2553:2553) (2422:2422:2422))
        (PORT d[6] (2209:2209:2209) (2114:2114:2114))
        (PORT d[7] (3064:3064:3064) (2773:2773:2773))
        (PORT d[8] (2713:2713:2713) (2559:2559:2559))
        (PORT d[9] (2469:2469:2469) (2333:2333:2333))
        (PORT d[10] (2775:2775:2775) (2535:2535:2535))
        (PORT d[11] (2509:2509:2509) (2365:2365:2365))
        (PORT d[12] (2466:2466:2466) (2334:2334:2334))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (883:883:883))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1493:1493:1493))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1903:1903:1903))
        (PORT d[0] (1750:1750:1750) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1017:1017:1017) (1013:1013:1013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode399w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1958:1958:1958) (1861:1861:1861))
        (PORT datac (1641:1641:1641) (1510:1510:1510))
        (PORT datad (2412:2412:2412) (2193:2193:2193))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode399w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1495:1495:1495))
        (PORT datab (1999:1999:1999) (1898:1898:1898))
        (PORT datac (2690:2690:2690) (2453:2453:2453))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (1822:1822:1822))
        (PORT clk (1868:1868:1868) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3090:3090:3090) (2852:2852:2852))
        (PORT d[1] (2508:2508:2508) (2379:2379:2379))
        (PORT d[2] (2736:2736:2736) (2513:2513:2513))
        (PORT d[3] (2021:2021:2021) (1966:1966:1966))
        (PORT d[4] (2714:2714:2714) (2542:2542:2542))
        (PORT d[5] (2271:2271:2271) (2164:2164:2164))
        (PORT d[6] (2228:2228:2228) (2134:2134:2134))
        (PORT d[7] (3082:3082:3082) (2794:2794:2794))
        (PORT d[8] (2720:2720:2720) (2568:2568:2568))
        (PORT d[9] (2520:2520:2520) (2382:2382:2382))
        (PORT d[10] (2819:2819:2819) (2579:2579:2579))
        (PORT d[11] (2516:2516:2516) (2373:2373:2373))
        (PORT d[12] (2184:2184:2184) (2075:2075:2075))
        (PORT clk (1866:1866:1866) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1161:1161:1161))
        (PORT clk (1866:1866:1866) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (987:987:987))
        (PORT clk (1866:1866:1866) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1907:1907:1907))
        (PORT d[0] (1466:1466:1466) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1926:1926:1926))
        (PORT asdata (2321:2321:2321) (2229:2229:2229))
        (PORT ena (1540:1540:1540) (1466:1466:1466))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode420w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1957:1957:1957) (1860:1860:1860))
        (PORT datac (1640:1640:1640) (1509:1509:1509))
        (PORT datad (2412:2412:2412) (2193:2193:2193))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode420w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (289:289:289))
        (PORT datab (1959:1959:1959) (1862:1862:1862))
        (PORT datac (2422:2422:2422) (2203:2203:2203))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1839:1839:1839))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (2845:2845:2845))
        (PORT d[1] (2535:2535:2535) (2407:2407:2407))
        (PORT d[2] (2791:2791:2791) (2559:2559:2559))
        (PORT d[3] (1985:1985:1985) (1929:1929:1929))
        (PORT d[4] (2687:2687:2687) (2517:2517:2517))
        (PORT d[5] (2540:2540:2540) (2406:2406:2406))
        (PORT d[6] (2490:2490:2490) (2373:2373:2373))
        (PORT d[7] (3044:3044:3044) (2759:2759:2759))
        (PORT d[8] (2720:2720:2720) (2567:2567:2567))
        (PORT d[9] (2514:2514:2514) (2376:2376:2376))
        (PORT d[10] (2813:2813:2813) (2573:2573:2573))
        (PORT d[11] (2547:2547:2547) (2401:2401:2401))
        (PORT d[12] (2235:2235:2235) (2120:2120:2120))
        (PORT clk (1866:1866:1866) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1136:1136:1136))
        (PORT clk (1866:1866:1866) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1445:1445:1445))
        (PORT clk (1866:1866:1866) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1906:1906:1906))
        (PORT d[0] (1770:1770:1770) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (629:629:629))
        (PORT datab (3529:3529:3529) (3376:3376:3376))
        (PORT datad (911:911:911) (833:833:833))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (922:922:922))
        (PORT datab (3788:3788:3788) (3578:3578:3578))
        (PORT datac (1206:1206:1206) (1084:1084:1084))
        (PORT datad (186:186:186) (198:198:198))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4242:4242:4242) (3984:3984:3984))
        (PORT datab (496:496:496) (487:487:487))
        (PORT datac (685:685:685) (648:648:648))
        (PORT datad (411:411:411) (393:393:393))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1301:1301:1301))
        (PORT datab (1282:1282:1282) (1199:1199:1199))
        (PORT datac (558:558:558) (495:495:495))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (259:259:259))
        (PORT datab (1090:1090:1090) (1037:1037:1037))
        (PORT datac (1408:1408:1408) (1392:1392:1392))
        (PORT datad (188:188:188) (200:200:200))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (582:582:582) (520:520:520))
        (PORT datad (1595:1595:1595) (1547:1547:1547))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[17\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4127:4127:4127) (3848:3848:3848))
        (PORT datab (491:491:491) (481:481:481))
        (PORT datac (684:684:684) (646:646:646))
        (PORT datad (416:416:416) (398:398:398))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[17\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1586:1586:1586))
        (PORT datac (1588:1588:1588) (1476:1476:1476))
        (PORT datad (593:593:593) (529:529:529))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1424:1424:1424))
        (PORT datab (389:389:389) (369:369:369))
        (PORT datac (1248:1248:1248) (1147:1147:1147))
        (PORT datad (187:187:187) (198:198:198))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[17\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (381:381:381) (354:354:354))
        (PORT datad (1598:1598:1598) (1550:1550:1550))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (423:423:423))
        (PORT datac (214:214:214) (237:237:237))
        (PORT datad (4281:4281:4281) (4077:4077:4077))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1271:1271:1271))
        (PORT datac (1500:1500:1500) (1389:1389:1389))
        (PORT datad (590:590:590) (525:525:525))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1029:1029:1029))
        (PORT datab (389:389:389) (369:369:369))
        (PORT datac (1392:1392:1392) (1373:1373:1373))
        (PORT datad (189:189:189) (202:202:202))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[18\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1643:1643:1643) (1585:1585:1585))
        (PORT datad (586:586:586) (523:523:523))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[19\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4230:4230:4230) (4103:4103:4103))
        (PORT datab (492:492:492) (482:482:482))
        (PORT datac (213:213:213) (236:236:236))
        (PORT datad (642:642:642) (589:589:589))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[19\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1274:1274:1274) (1170:1170:1170))
        (PORT datac (1865:1865:1865) (1679:1679:1679))
        (PORT datad (615:615:615) (540:540:540))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[19\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1026:1026:1026))
        (PORT datab (236:236:236) (253:253:253))
        (PORT datac (1394:1394:1394) (1376:1376:1376))
        (PORT datad (186:186:186) (198:198:198))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[19\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1785:1785:1785) (1662:1662:1662))
        (PORT datad (635:635:635) (563:563:563))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[20\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4221:4221:4221) (3866:3866:3866))
        (PORT datab (491:491:491) (480:480:480))
        (PORT datac (683:683:683) (646:646:646))
        (PORT datad (416:416:416) (398:398:398))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[20\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (991:991:991) (902:902:902))
        (PORT datac (1427:1427:1427) (1301:1301:1301))
        (PORT datad (603:603:603) (534:534:534))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (382:382:382))
        (PORT datab (1095:1095:1095) (1043:1043:1043))
        (PORT datac (1410:1410:1410) (1394:1394:1394))
        (PORT datad (185:185:185) (198:198:198))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[20\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1643:1643:1643) (1586:1586:1586))
        (PORT datad (612:612:612) (534:534:534))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (4291:4291:4291) (4025:4025:4025))
        (PORT datac (685:685:685) (648:648:648))
        (PORT datad (411:411:411) (393:393:393))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (254:254:254))
        (PORT datac (1244:1244:1244) (1160:1160:1160))
        (PORT datad (1437:1437:1437) (1277:1277:1277))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (259:259:259))
        (PORT datab (993:993:993) (911:911:911))
        (PORT datac (1376:1376:1376) (1355:1355:1355))
        (PORT datad (354:354:354) (323:323:323))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[21\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1786:1786:1786) (1660:1660:1660))
        (PORT datad (281:281:281) (338:338:338))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[22\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (626:626:626))
        (PORT datab (4322:4322:4322) (4170:4170:4170))
        (PORT datac (684:684:684) (646:646:646))
        (PORT datad (414:414:414) (396:396:396))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[22\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1220:1220:1220))
        (PORT datac (365:365:365) (344:344:344))
        (PORT datad (1349:1349:1349) (1210:1210:1210))
        (IOPATH dataa combout (319:319:319) (310:310:310))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (558:558:558))
        (PORT datab (1066:1066:1066) (1022:1022:1022))
        (PORT datac (185:185:185) (204:204:204))
        (PORT datad (1395:1395:1395) (1370:1370:1370))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1785:1785:1785) (1662:1662:1662))
        (PORT datad (571:571:571) (509:509:509))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4273:4273:4273) (4012:4012:4012))
        (PORT datab (495:495:495) (485:485:485))
        (PORT datac (685:685:685) (647:647:647))
        (PORT datad (413:413:413) (394:394:394))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1005:1005:1005) (953:953:953))
        (PORT datac (1590:1590:1590) (1478:1478:1478))
        (PORT datad (600:600:600) (534:534:534))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1426:1426:1426))
        (PORT datab (236:236:236) (253:253:253))
        (PORT datac (1251:1251:1251) (1150:1150:1150))
        (PORT datad (186:186:186) (198:198:198))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[23\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1646:1646:1646) (1589:1589:1589))
        (PORT datad (358:358:358) (330:330:330))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1148:1148:1148) (1023:1023:1023))
        (PORT datac (1592:1592:1592) (1480:1480:1480))
        (PORT datad (580:580:580) (511:511:511))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1425:1425:1425))
        (PORT datab (236:236:236) (252:252:252))
        (PORT datac (1251:1251:1251) (1149:1149:1149))
        (PORT datad (186:186:186) (199:199:199))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (615:615:615) (551:551:551))
        (PORT datad (1597:1597:1597) (1548:1548:1548))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[9\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (995:995:995))
        (PORT datac (1591:1591:1591) (1480:1480:1480))
        (PORT datad (595:595:595) (532:532:532))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (997:997:997))
        (PORT datab (236:236:236) (253:253:253))
        (PORT datac (1403:1403:1403) (1389:1389:1389))
        (PORT datad (187:187:187) (200:200:200))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (398:398:398))
        (PORT datad (1598:1598:1598) (1550:1550:1550))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[10\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1282:1282:1282) (1199:1199:1199))
        (PORT datac (560:560:560) (499:499:499))
        (PORT datad (1391:1391:1391) (1237:1237:1237))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (259:259:259))
        (PORT datab (1091:1091:1091) (1038:1038:1038))
        (PORT datac (1408:1408:1408) (1392:1392:1392))
        (PORT datad (187:187:187) (199:199:199))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (692:692:692) (605:605:605))
        (PORT datad (1596:1596:1596) (1548:1548:1548))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (1699:1699:1699) (1503:1503:1503))
        (PORT datac (1346:1346:1346) (1268:1268:1268))
        (PORT datad (581:581:581) (509:509:509))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (259:259:259))
        (PORT datab (1064:1064:1064) (1020:1020:1020))
        (PORT datac (186:186:186) (205:205:205))
        (PORT datad (1396:1396:1396) (1371:1371:1371))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (1743:1743:1743) (1621:1621:1621))
        (PORT datad (609:609:609) (542:542:542))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1284:1284:1284) (1201:1201:1201))
        (PORT datac (1216:1216:1216) (1092:1092:1092))
        (PORT datad (600:600:600) (530:530:530))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (369:369:369))
        (PORT datab (1091:1091:1091) (1039:1039:1039))
        (PORT datac (1407:1407:1407) (1391:1391:1391))
        (PORT datad (186:186:186) (198:198:198))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (804:804:804) (693:693:693))
        (PORT datad (1596:1596:1596) (1548:1548:1548))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1219:1219:1219))
        (PORT datab (1177:1177:1177) (1054:1054:1054))
        (PORT datac (392:392:392) (359:359:359))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (987:987:987))
        (PORT datab (1072:1072:1072) (1030:1030:1030))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (1399:1399:1399) (1374:1374:1374))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (2241:2241:2241) (2069:2069:2069))
        (PORT datad (205:205:205) (219:219:219))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1214:1214:1214))
        (PORT datac (365:365:365) (343:343:343))
        (PORT datad (1491:1491:1491) (1391:1391:1391))
        (IOPATH dataa combout (319:319:319) (310:310:310))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (259:259:259))
        (PORT datab (1069:1069:1069) (1026:1026:1026))
        (PORT datac (185:185:185) (203:203:203))
        (PORT datad (1398:1398:1398) (1373:1373:1373))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (769:769:769))
        (PORT datad (1594:1594:1594) (1545:1545:1545))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[15\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (1161:1161:1161) (1044:1044:1044))
        (PORT datac (1428:1428:1428) (1302:1302:1302))
        (PORT datad (623:623:623) (542:542:542))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (376:376:376))
        (PORT datab (1094:1094:1094) (1041:1041:1041))
        (PORT datac (1410:1410:1410) (1393:1393:1393))
        (PORT datad (186:186:186) (198:198:198))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (596:596:596) (527:527:527))
        (PORT datad (1593:1593:1593) (1544:1544:1544))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[0\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1283:1283:1283) (1200:1200:1200))
        (PORT datac (560:560:560) (498:498:498))
        (PORT datad (1458:1458:1458) (1301:1301:1301))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (259:259:259))
        (PORT datab (1094:1094:1094) (1042:1042:1042))
        (PORT datac (1410:1410:1410) (1393:1393:1393))
        (PORT datad (187:187:187) (198:198:198))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (614:614:614) (549:549:549))
        (PORT datad (1593:1593:1593) (1544:1544:1544))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1657:1657:1657) (1498:1498:1498))
        (PORT datac (1495:1495:1495) (1383:1383:1383))
        (PORT datad (590:590:590) (525:525:525))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1027:1027:1027))
        (PORT datab (236:236:236) (252:252:252))
        (PORT datac (1393:1393:1393) (1374:1374:1374))
        (PORT datad (187:187:187) (198:198:198))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1646:1646:1646) (1588:1588:1588))
        (PORT datad (629:629:629) (552:552:552))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (1370:1370:1370) (1289:1289:1289))
        (PORT datac (1575:1575:1575) (1478:1478:1478))
        (PORT datad (615:615:615) (574:574:574))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1059:1059:1059))
        (PORT datab (391:391:391) (372:372:372))
        (PORT datac (1360:1360:1360) (1340:1340:1340))
        (PORT datad (186:186:186) (197:197:197))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (859:859:859) (774:774:774))
        (PORT datad (1597:1597:1597) (1549:1549:1549))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (1934:1934:1934) (1832:1832:1832))
        (PORT datac (1495:1495:1495) (1384:1384:1384))
        (PORT datad (614:614:614) (539:539:539))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1025:1025:1025))
        (PORT datab (235:235:235) (252:252:252))
        (PORT datac (1395:1395:1395) (1377:1377:1377))
        (PORT datad (187:187:187) (199:199:199))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (2333:2333:2333) (2041:2041:2041))
        (PORT datad (1448:1448:1448) (1321:1321:1321))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[4\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1105:1105:1105))
        (PORT datab (1679:1679:1679) (1494:1494:1494))
        (PORT datac (397:397:397) (368:368:368))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (381:381:381))
        (PORT datab (1064:1064:1064) (1021:1021:1021))
        (PORT datac (185:185:185) (203:203:203))
        (PORT datad (1395:1395:1395) (1370:1370:1370))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (1692:1692:1692) (1499:1499:1499))
        (PORT datad (279:279:279) (337:337:337))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (624:624:624))
        (PORT datab (4293:4293:4293) (4028:4028:4028))
        (PORT datac (838:838:838) (751:751:751))
        (PORT datad (417:417:417) (398:398:398))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1290:1290:1290) (1180:1180:1180))
        (PORT datac (1951:1951:1951) (1845:1845:1845))
        (PORT datad (347:347:347) (320:320:320))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (381:381:381))
        (PORT datab (992:992:992) (910:910:910))
        (PORT datac (1375:1375:1375) (1353:1353:1353))
        (PORT datad (348:348:348) (322:322:322))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (1868:1868:1868) (1639:1639:1639))
        (PORT datad (282:282:282) (339:339:339))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1219:1219:1219))
        (PORT datab (1669:1669:1669) (1488:1488:1488))
        (PORT datac (365:365:365) (343:343:343))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (568:568:568))
        (PORT datab (1071:1071:1071) (1029:1029:1029))
        (PORT datac (1403:1403:1403) (1365:1365:1365))
        (PORT datad (348:348:348) (321:321:321))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (1438:1438:1438) (1340:1340:1340))
        (PORT datad (860:860:860) (768:768:768))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1530:1530:1530))
        (PORT datac (1589:1589:1589) (1478:1478:1478))
        (PORT datad (599:599:599) (534:534:534))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1423:1423:1423))
        (PORT datab (236:236:236) (252:252:252))
        (PORT datac (1249:1249:1249) (1148:1148:1148))
        (PORT datad (187:187:187) (198:198:198))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (1643:1643:1643) (1585:1585:1585))
        (PORT datad (360:360:360) (335:335:335))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
)
