<!DOCTYPE html>
<html lang="en">
  <head>
    <title>Muddasir Attar Portfolio</title>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    
    <link href="https://fonts.googleapis.com/css?family=Poppins:100,200,300,400,500,600,700,800,900" rel="stylesheet">

    <link rel="stylesheet" href="css/open-iconic-bootstrap.min.css">
    <link rel="stylesheet" href="css/animate.css">
    
    <link rel="stylesheet" href="css/owl.carousel.min.css">
    <link rel="stylesheet" href="css/owl.theme.default.min.css">
    <link rel="stylesheet" href="css/magnific-popup.css">

    <link rel="stylesheet" href="css/aos.css">

    <link rel="stylesheet" href="css/ionicons.min.css">
    
    <link rel="stylesheet" href="css/flaticon.css">
    <link rel="stylesheet" href="css/icomoon.css">
    <link rel="stylesheet" href="css/style.css">



<style>

/*======================================
//--//-->   ABOUT
======================================*/

.about-mf .box-shadow-full {
  padding-top: 4rem;
  padding-bottom: 4rem;
}

.about-mf .about-img {
  margin-bottom: 2rem;
}

.about-mf .about-img img {
  margin-left: 10px;
}


.skill-mf .progress {
  /* background-color: #cde1f8; */
  margin: .5rem 0 1.2rem 0;
  border-radius: 0;
  height: .7rem;
}

.skill-mf .progress .progress-bar {
  height: .7rem;
  background-color: #1612ee;
}


/* Animation styles */
#typing-animation {
  position: relative;
  font-size: 30px;
  font-weight: bold;
  color: rgb(255, 255, 255);
  overflow: hidden;
  white-space: nowrap;
  animation: typing 3s steps(20, end) infinite;
}

#typing-animation:before {
  content: "";
  /* position: absolute; */
  top: 0;
  left: 0;
  width: 0;
  height: 100%;
  background-color: #ccc;
  animation: typing-cursor 0.5s ease-in-out infinite;
}

@keyframes typing {
  from {
    width: 0;
  }
  to {
    width: 100%;
  }
}

@keyframes typing-cursor {
  from {
    width: 5px;
  }
  to {
    width: 0;
  }
}


/* project image zoom effect */

.zoom-effect {
  overflow: hidden;
  transition: transform 0.3s ease-out;
}

.zoom-effect:hover {
  transform: scale(1.1);
}


</style>


  </head>
  <body data-spy="scroll" data-target=".site-navbar-target" data-offset="300">
	  
	  
    <nav class="navbar navbar-expand-lg navbar-dark ftco_navbar ftco-navbar-light site-navbar-target" id="ftco-navbar">
	    <div class="container">
	      <a class="navbar-brand" href="index.html">Muddasir Attar</a>
	      <button class="navbar-toggler js-fh5co-nav-toggle fh5co-nav-toggle" type="button" data-toggle="collapse" data-target="#ftco-nav" aria-controls="ftco-nav" aria-expanded="false" aria-label="Toggle navigation">
	        <span class="oi oi-menu"></span> Menu
	      </button>

	      <div class="collapse navbar-collapse" id="ftco-nav">
	        <ul class="navbar-nav nav ml-auto">
	          <li class="nav-item"><a href="#home-section" class="nav-link"><span>Home</span></a></li>
	          <li class="nav-item"><a href="#about-section" class="nav-link"><span>About</span></a></li>
	          <li class="nav-item"><a href="#resume-section" class="nav-link"><span>Resume</span></a></li>
	          <li class="nav-item"><a href="#project-section" class="nav-link"><span>Projects</span></a></li>
	          <li class="nav-item"><a href="#contact-section" class="nav-link"><span>Contact</span></a></li>
	        </ul>
	      </div>
	    </div>
	  </nav>
	  <section id="home-section" class="hero">
		  <div class="home-slider  owl-carousel">
	       <div class="slider-item ">
	      	<div class="overlay"></div>
	         <div class="container">
	          <div class="row d-md-flex no-gutters slider-text align-items-end justify-content-end" data-scrollax-parent="true">
	          	<div class="one-third js-fullheight order-md-last img" style="background-image:url();">
	          	 <div class="overlay"></div>
	          	</div>
		          <div class="one-forth d-flex  align-items-center ftco-animate" data-scrollax=" properties: { translateY: '70%' }">
		          	<div class="text">
		          		<span class="subheading">Hello!</span>
			            <h1 class="mb-4 mt-3">I'm <span>Muddasir Attar</span></h1>

						<!-- Element to contain animated typing -->
						<span id="typing-animation"></span>

						<script>

						// Initialize the typing animation
						const typingAnimationElement = document.getElementById('typing-animation');

						// Create an array of typing text
						const typingTexts = [
						'MS Electrical Engineer  ',
						// 'YouTuber  ',
						// 'Teacher   ',
						];

						// Create a function to display the typing animation for a given text
						function playTypingAnimation(text) {
						// Loop through each character and add it to the element
						for (let i = 0; i < text.length; i++) {
							setTimeout(() => {
							typingAnimationElement.textContent += text[i];
							}, i * 200); // Increase the delay to slow down the typing animation
						}

						// Once the animation is complete, reset the text and start over
						setTimeout(() => {
							typingAnimationElement.textContent = '';
							playTypingAnimation(typingTexts[(typingTexts.indexOf(text) + 1) % typingTexts.length]);
						}, text.length * 200);
						}

						// Start the typing animation loop
						playTypingAnimation(typingTexts[0]);

						</script>

						<br>
						<br>
			            <h2>A RTL Design Engineer</h2>
						<!-- <h2 class="d-flex" style="margin-bottom: 0">With over 5 years of experience</h2> -->
						<!-- <br> -->
			            <!-- <p><a href="https://www.youtube.com/@RishabhMishraOfficial" class="btn btn-primary py-3 px-4">YouTube</a>  -->
							<a href="https://github.com/MuddasirAttar" class="btn btn-white btn-outline-white py-3 px-4">My works</a></p>
		            </div>
		          </div>
	        	</div>
	        </div>
	      </div>
		</div>
    </section>



    <section class="ftco-about img ftco-section ftco-no-pb" id="about-section">
    	<div class="container">
			<div class="row">
				<div class="row d-flex align-items-stretch">
				<!-- <div class="row d-flex"> -->
					<div class="col-md-6 col-lg-5 d-flex">
						<div class="img-about img d-flex align-items-stretch">
							<div class="overlay">
								<div class="row">
									<div class="col-sm-6 col-md-5">
									  <div class="about-img">
										<img src="images/about-me.jpg" class="img-fluid rounded b-shadow-a" alt="">
									  </div>
									</div>
									<!-- Details next to profile image -->
									<div class="col-sm-6 col-md-7">
									  <div class="about-info">
										<p><span class="title-s">Name: </span> <span>Muddasir Attar</span></p>
										<p><span class="title-s">Job Role: </span> <span>RTL Design Engineer</span></p>
										<p><span class="title-s">Experience: </span> <span>1 Year </span></p>
										<p><span class="title-s">Address: </span> <span>Fort Collins, CO</span></p>
									  </div>
									</div>
								  </div>

								<div class="skill-mf">
									<p class="title-s">Skills</p>
									<span>SystemVerilog</span> <span class="pull-right">95%</span>
									<div class="progress">
										<div class="progress-bar" role="progressbar" style="width: 95%;" aria-valuenow="95" aria-valuemin="0"
											aria-valuemax="100"></div>
									</div>
									
									<span>Verilog</span> <span class="pull-right">90%</span>
									<div class="progress">
										<div class="progress-bar" role="progressbar" style="width: 90%" aria-valuenow="90" aria-valuemin="0"
											aria-valuemax="100"></div>
									</div>
									
									<span>PYTHON</span> <span class="pull-right">80%</span>
									<div class="progress">
										<div class="progress-bar" role="progressbar" style="width: 80%" aria-valuenow="80" aria-valuemin="0"
											aria-valuemax="100"></div>
									</div>
									
									<span>C++</span> <span class="pull-right">85%</span>
									<div class="progress">
										<div class="progress-bar" role="progressbar" style="width: 85%" aria-valuenow="85" aria-valuemin="0"
											aria-valuemax="100"></div>
									</div>
									
									<span>TCL</span> <span class="pull-right">90%</span>
									<div class="progress">
										<div class="progress-bar" role="progressbar" style="width: 80%" aria-valuenow="80" aria-valuemin="0"
											aria-valuemax="100"></div>
									</div>
								</div>
							</div>
						</div>
					</div>
					
					<div class="col-md-6 col-lg-7 pl-lg-5 pb-5">
						<div class="row justify-content-start pb-3">
							<div class="col-md-12 heading-section ftco-animate">
								
								<h1 class="big">About</h1>
								<h2 class="mb-4">About Me</h2>
								
								<p>An accomplished Electrical Engineer with an MS from Colorado State University and a B.Tech from DKTE's Engineering Institute, specializing in digital system design, VLSI, and embedded machine learning.  
									With extensive experience in designing and verifying digital components using Verilog and SystemVerilog, and proficiency in tools like Quartus Prime, ModelSim, and Xilinx Vivado, I have successfully led impactful projects and provided effective mentorship.
									As Vice President of COMSA, I managed tech symposiums and mentored numerous projects, showcasing strong leadership and strategic thinking skills.</p>
								<ul class="about-info mt-4 px-md-0 px-2">
									<li class="d-flex"><span>Profile:</span> <span>RTL Design &amp; Verification</span></li>
									<li class="d-flex"><span>Education:</span> <span>MS Electrical Engineering</span></li>
									<li class="d-flex"><span>Language:</span> <span>English, Hindi, Marathi.</span></li>
									<li class="d-flex"><span>Design Skills:</span> <span>Digital Design, Logic Design, Synthesis, FEV, Clock Distribution, CDC, Lint, Directed Test, STA.</span></li>
									<li class="d-flex"><span>Verification Skills:</span> <span>UVM, Testbench Development, Formal Verification, Protocol Verification.</span></li>
									<li class="d-flex"><span>EDA Tools:</span> <span>Quartus Prime, RTL Compiler, Icarus, GHDL, Virtuoso, Assura, Xilinx (Vivado), PrimeTime, EDA playgrounds.</span></li>
									<li class="d-flex"><span>Interest:</span> <span>Traveling, Gaming, Rare Coin Collection.</span></li>
									
								</ul>
							</div>
						</div>


						<div class="counter-wrap ftco-animate d-flex mt-md-3">
							<div class="text">
								<p class="mb-4">
									<span class="number" data-number="15">0</span> <span>+</span>
									<span>&nbsp; Projects completed</span>
								</p>
								<p><a href="https://www.linkedin.com/in/muddasir-attar-bba186190/" class="btn btn-primary py-3 px-3">LinkedIn</a></p>
							</div>
						</div>
					</div>
				</div>
			</div>
		</div>
    </section>



	
    <section class="ftco-section ftco-no-pb" id="resume-section">
    	<div class="container">
    		<div class="row justify-content-center pb-5">
          <div class="col-md-10 heading-section text-center ftco-animate">
          	<h1 class="big big-2">Resume</h1>
            <h2 class="mb-4">Resume</h2>
            <p>Enthusiastic RTL Design Engineer specializing in high-performance digital systems. Skilled in Verilog/System Verilog for digital system design, synthesis, and verification.</p>
          </div>
        </div>

		<div class="row">
			<h1 class="big-4">Experience</h1>
			<div class="underline"></div>
		</div>
		<br>
		
		<div class="row">
				<div class="col-md-6">
					<div class="resume-wrap ftco-animate">
						<span class="date">YU Tech Pvt. Ltd.</span>
						<h2>Trainee Intern</h2>
						<span class="position">JAN'2021-MAR'2022, </span>
						<span class="mt-4">Pune</span>
						<p class="mt-4"> 
							<ul>
								<li>Supported RTL code development in Verilog for digital components, including ALUs, FIFOs, registers, multiplexers, ADCs, and DACs, enhancing logic design skills.</li>
								<li>Assisted in the synthesis of design blocks (Memory Management, Buffer), learning conversion of RTL to gate-level representations.</li>
								<li>Participated in Formal Equivalence Verification (FEV), ensuring integrity between RTL and synthesized netlists.</li>
								<li>Contributed to clock network planning, gaining insights into effective clock distribution strategies.</li>
								<li>Generated directed and constraint-random tests, enhancing the robustness of RTL verification efforts.</li>
								<li>Aided in verification planning and testbench development using SystemVerilog and UVM methodologies.</li>
							</ul>
						</p>
					</div>

				</div>

				<div class="col-md-6">
					<div class="resume-wrap ftco-animate">
						<span class="date">Flextronics</span>
						<h2>Co-Founder</h2>
						<span class="position">JUL'2017-JAN'2021, </span>
						<span class="mt-4">Ichalkaranji</span>
						<p class="mt-4"> 
							<ul>
								<li>Co-Founded a startup providing electronic components to undergraduate students, enhancing their practical learning.</li>
								<li>Provided comprehensive project assistance, enabling successful completion of over 200 mini and mega student projects.</li>
								<li>Fostered robust partnerships with suppliers to ensure a consistent supply of quality components, enhancing project results.</li>
								<li>Cultivated strong team collaboration and customer service skills, ensuring smooth operations and high satisfaction among
									student clients.</li>
							</ul>
						</p>
					</div>

				</div>
			</div>

		<br>
		<br>

		<div class="row">
			<h1 class="big-4">Education</h1>
			<div class="underline"></div>
		</div>
		<br>
		
			<div class="row">
    			<div class="col-md-6">
    				<div class="resume-wrap ftco-animate">
    					<span class="date">2022-2024</span>
    					<h2>MS Electrical Engineering</h2>
    					<span class="position">Colorado State University</span>
    					<p class="mt-4">Grade: 3.2/4.0.</p>
    				</div>
    			</div>

    			<div class="col-md-6">
    				<div class="resume-wrap ftco-animate">
    					<span class="date">2016-2013</span>
    					<h2>B.Tech Electronics and Telicommunications</h2>
    					<span class="position">DKTE Society's Textile & Engineering Institute</span>
    					<p class="mt-4">Grade: First class distinction.</p>
    				</div>
				</div>
    		</div>

    		<div class="row justify-content-center mt-5">
    			<div class="col-md-6 text-center ftco-animate">
    				<p><a href="https://drive.google.com/file/d/1o43iE3wXwQeNSZF1vVxeyp7X_8zGKkn5/view?usp=sharing" class="btn btn-primary py-4 px-5">Download CV</a></p>
    			</div>
    		</div>
    	</div>
    </section>

   

    <section class="ftco-section" id="project-section">
      <div class="container">
        <div class="row justify-content-center mb-5 pb-5">
          <div class="col-md-7 heading-section text-center ftco-animate">
            <h1 class="big big-2">Projects</h1>
            <h2 class="mb-4">Projects</h2>
            <p>Below are the project on RTL Design Using Verilog/SystemVerilog, Quartus Prime,ModelSim,Xilinx Vivado.</p>
          </div>
        </div>
        <div class="row d-flex">
          <div class="col-md-4 d-flex ftco-animate">
          	<div class="blog-entry justify-content-end">
              <a href="#" class="block-20 zoom-effect" style="background-image: url('images/proj_1.jpg');">
              </a>
              <div class="text mt-3 float-right d-block">

                <h3 class="heading"><a href="#">Verilog-Driven Synchronous FIFO Queue Design and Simulation</a></h3>
                <p>Designed a synchronous FIFO in Verilog, facilitating efficient data transfer between circuits operating on different clock domains, achieving sub-2 clock cycle latency for data transfers.</p>
				<p>Implemented dual-port memory for simultaneous read/write, boosting throughput by 50%.</p>
				<p>Developed optimized interfaces with advanced compare logic, eliminating data corruption over 1000+ test cycles.</p>
				<p>Executed comprehensive simulations using ModelSim, creating detailed test benches that validated the FIFO design under various scenarios, successfully handling 5,000+ simulation cycles without errors.</p>
				<p>Utilized Quartus Prime for synthesis and timing analysis, ensuring the design met all critical timing constraints with setup and hold times within 5% of required margins, and reducing logic element usage by 20%.</p>
              </div>
            </div>
          </div>
          <div class="col-md-4 d-flex ftco-animate">
          	<div class="blog-entry justify-content-end">
              <a href="#" class="block-20 zoom-effect" style="background-image: url('images/proj_2.jpg');">
              </a>
              <div class="text mt-3 float-right d-block">

                <h3 class="heading"><a href="#">32-bit Arithmetic Logic Unit (ALU) Design</a></h3>
                <p>Designed a versatile 32-bit ALU in Verilog, capable of performing arithmetic and logical operations.</p>
				<p>Produced a non-pipelined architecture incorporating dual-port memory to facilitate concurrent read/write operations and maximize data throughput.</p>
				<p>Incorporated sophisticated compare logic ensuring accurate pointer management and error-free data transfers under various operational conditions, including edge cases and concurrent operations.</p>
				<p>Executed simulations using Icarus Verilog, developing comprehensive test benches to verify the ALU's functionality under diverse conditions like boundary value analysis and stress testing, enhancing ALU for high performance with stringent timing requirements.</p>
              </div>
            </div>
          </div>
          <div class="col-md-4 d-flex ftco-animate">
          	<div class="blog-entry">
              <a href="#" class="block-20 zoom-effect" style="background-image: url('images/proj_3.jpg');">
              </a>
              <div class="text mt-3 float-right d-block">

                <h3 class="heading"><a href="#">UART Design</a></h3>
                <p>Created efficient UART Tx/Rx modules in Verilog, implementing robust serial protocols for reliable data transmission.</p>
				<p>Executed RTL coding for UART, ensuring compliance with RS-232 standards and optimal baud rates.</p>
				<p>Performed rigorous simulations using ModelSim, utilizing directed tests like baud rate variation and frame error checking, and random tests for stress and noise resilience.</p>
				<p>Optimized logic to enhance performance, reducing silicon footprint by 15% and minimizing power consumption.</p>
				<p>Verified design using Quartus Prime, meeting all critical specifications and performance metrics within 5% timing margins.</p>
              </div>
            </div>
          </div>
        </div>
	<br>
		<!-- added justify-content-center to center align the last two projects -->
		<div class="row d-flex justify-content-center">  
			<div class="col-md-4 d-flex ftco-animate">
				<div class="blog-entry justify-content-end">
				<a href="#" class="block-20 zoom-effect" style="background-image: url('images/proj_4.jpg');">
				</a>
				<div class="text mt-3 float-right d-block">
  
				  <h3 class="heading"><a href="#">PCIe Interface Verification</a></h3>
				  <p>Developed a UVM testbench for PCIe interface, ensuring adherence to specifications and improving verification efficiency.</p>
				  <p>Executed a detailed test plan covering memory reads/writes, configuration space accesses, interrupt handling, and TLP processing.</p>
				  <p>Implemented constrained-random tests for boundary conditions and protocol-specific edge cases, uncovering 6 critical bugs.</p>
				  <p>Enhanced test plan with directed tests for common PCIe operations such as link initialization, flow control, and error reporting, boosting test coverage by 24%.</p>
				  <p>Analyzed simulation results and debugged testbench components, achieving 100% functional coverage for reliable PCIe performance.</p>

				</div>
			  </div>
			</div>
			<div class="col-md-4 d-flex ftco-animate">
				<div class="blog-entry justify-content-end">
				<a href="#" class="block-20 zoom-effect" style="background-image: url('images/proj_5.jpg');">
				</a>
				<div class="text mt-3 float-right d-block">
  
				  <h3 class="heading"><a href="#">AHB Protocol Verification</a></h3>
				  <p>Led AHB verification, enhancing approach through signal analysis and design decomposition, resulting in increase in efficiency.</p>
				  <p>Crafted key components in SystemVerilog, raising test coverage by 35%.</p>
				  <p>Integrated verification components into the overall test environment, improving simulation accuracy for robust memory operations and reducing verification time by 25%, thereby accelerating the development cycle.</p>
				  <p>Verified AHB burst modes, identifying and rectifying design flaws through simulations, leading to a 16% improvement in reliability.</p>
				</div>
			  </div>
			</div>
		 </div>
	  </div>
    </section>

	<section class="ftco-section ftco-no-pt ftco-no-pb ftco-counter img" id="section-counter">
      <!-- <div class="container">
		<div class="row d-md-flex align-items-center">
          <div class="col-md d-flex justify-content-center counter-wrap ftco-animate">
            <div class="block-18">
              <div class="text">
                <strong class="number" data-number="20">0</strong>
                <span>Achievements</span>
              </div>
            </div>
          </div>
          <div class="col-md d-flex justify-content-center counter-wrap ftco-animate">
            <div class="block-18">
              <div class="text">
                <strong class="number" data-number="30">0</strong>
                <span>Projects</span>
              </div>
            </div>
          </div>
          <div class="col-md d-flex justify-content-center counter-wrap ftco-animate">
            <div class="block-18">
              <div class="text">
                <strong class="number" data-number="1000">0</strong>
                <span>Mentored Students</span>
              </div>
            </div>
          </div>
          <div class="col-md d-flex justify-content-center counter-wrap ftco-animate">
            <div class="block-18">
              <div class="text">
                <strong class="number" data-number="500">0</strong>
                <span>Cups of coffee</span>
              </div>
            </div>
          </div>
        </div>
      </div> -->
	
	  <div class="ftco-section ftco-hireme img margin-top" style="background-image: url(images/bg_1.jpg)">
		<div class="row justify-content-center">
			<div class="col-md-7 ftco-animate text-center">
				<h2>More projects on<span> Github  </span></h2>
				<div class="heading">
					<h4>I love to solve Design problems &amp; uncover hidden bugs.</h4>
					<br>
					<p><a href="https://github.com/MuddasirAttar" class="btn btn-primary py-3 px-5">GitHub</a></p>
				</div>
			</div>
		</div>
	</div>
	
</section>



    <section class="ftco-section contact-section ftco-no-pb" id="contact-section">
      <div class="container">
      	<div class="row justify-content-center mb-5 pb-3">
          <div class="col-md-7 heading-section text-center ftco-animate">
            <h1 class="big big-2">Contact</h1>
            <h2 class="mb-4">Contact Me</h2>
            <p>Below are the details to reach out to me!</p>
          </div>
        </div>

        <div class="row d-flex contact-info mb-5">
          <div class="col-md-6 col-lg-3 d-flex ftco-animate">
          	<div class="align-self-stretch box p-4 text-center">
          		<div class="icon d-flex align-items-center justify-content-center">
          			<span class="icon-map-signs"></span>
          		</div>
          		<h3 class="mb-4">Address</h3>
	            <p>Fort Collins, CO</p>
	          </div>
          </div>
          <div class="col-md-6 col-lg-3 d-flex ftco-animate">
          	<div class="align-self-stretch box p-4 text-center">
          		<div class="icon d-flex align-items-center justify-content-center">
          			<span class="icon-phone2"></span>
          		</div>
          		<h3 class="mb-4">Contact Number</h3>
	            <p><a href="tel://0101010101">+ 1 970 402 3290</a></p>
	          </div>
          </div>
          <div class="col-md-6 col-lg-3 d-flex ftco-animate">
          	<div class="align-self-stretch box p-4 text-center">
          		<div class="icon d-flex align-items-center justify-content-center">
          			<span class="icon-paper-plane"></span>
          		</div>
          		<h3 class="mb-4">Email Address</h3>
	            <p><a href="mailto:info@yoursite.com">muddasirattar1999@gmail.com</a></p>
	          </div>
          </div>
          <div class="col-md-6 col-lg-3 d-flex ftco-animate">
          	<div class="align-self-stretch box p-4 text-center">
          		<div class="icon d-flex align-items-center justify-content-center">
          			<span class="icon-globe"></span>
          		</div>
          		<h3 class="mb-4">Download Resume</h3>
	            <p><a href="https://drive.google.com/file/d/1o43iE3wXwQeNSZF1vVxeyp7X_8zGKkn5/view?usp=sharing">resumelink</a></p>
	          </div>
          </div>

		  <div class="container">
			<br>
			<br>
			<div class="row justify-content-center">
				<div class="col-md-7 ftco-animate text-center">
					<h2>Have a<span> Question?  </span> <a href="https://forms.gle/ysLL8WzRcNEDKdmi9" class="btn btn-primary py-3 px-5">Click Here</a> </h2>
				</div>
			</div>
				<br>
					<ul class="ftco-footer-social list-unstyled d-flex justify-content-center align-items-center mb-0">
					  <li class="ftco-animate normal-txt">Find me on  </li>
					  <!-- <li class="ftco-animate"><a href="https://www.youtube.com/@RishabhMishraOfficial"><span class="icon-youtube"></span></a></li> -->
					  <li class="ftco-animate"><a href="https://www.linkedin.com/in/muddasir-attar-bba186190/"><span class="icon-linkedin"></span></a></li>  
					  <li class="ftco-animate"><a href="https://x.com/muddasirattar_7"><span class="icon-twitter"></span></a></li>
					  <li class="ftco-animate"><a href="https://x.com/muddasirattar_7"><span class="icon-facebook"></span></a></li>
				      <li class="ftco-animate"><a href="https://www.instagram.com/muddasir_attar7"><span class="icon-instagram"></span></a></li>
					</ul>
				<br>
		   </div>
   </div>
 </section>


 
	
    <!-- <footer class="ftco-footer ftco-section">
		<div class="container">
		  <div class="row">
			<div class="col-md-12 text-center">
  
			  <p><!-- Link back to Colorlib can't be removed. Template is licensed under CC BY 3.0. -->
	<!-- Copyright &copy;<script>document.write(new Date().getFullYear());</script> All rights reserved | This template is made with <i class="icon-heart color-danger" aria-hidden="true"></i> by <a href="https://colorlib.com" target="_blank">Colorlib</a> -->
	<!-- Link back to Colorlib can't be removed. Template is licensed under CC BY 3.0. --></p>
			<!-- </div>
		  </div>
		</div>
	  </footer> --> -->


  <!-- loader -->
  <div id="ftco-loader" class="show fullscreen"><svg class="circular" width="48px" height="48px"><circle class="path-bg" cx="24" cy="24" r="22" fill="none" stroke-width="4" stroke="#eeeeee"/><circle class="path" cx="24" cy="24" r="22" fill="none" stroke-width="4" stroke-miterlimit="10" stroke="#F96D00"/></svg></div>


  <script src="js/jquery.min.js"></script>
  <script src="js/jquery-migrate-3.0.1.min.js"></script>
  <script src="js/popper.min.js"></script>
  <script src="js/bootstrap.min.js"></script>
  <script src="js/jquery.easing.1.3.js"></script>
  <script src="js/jquery.waypoints.min.js"></script>
  <script src="js/jquery.stellar.min.js"></script>
  <script src="js/owl.carousel.min.js"></script>
  <script src="js/jquery.magnific-popup.min.js"></script>
  <script src="js/aos.js"></script>
  <script src="js/jquery.animateNumber.min.js"></script>
  <script src="js/scrollax.min.js"></script>
  
  <script src="js/main.js"></script>
    
  </body>
</html>