# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1415 \
    name v56_3_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_3_3 \
    op interface \
    ports { v56_3_3_address0 { O 6 vector } v56_3_3_ce0 { O 1 bit } v56_3_3_we0 { O 1 bit } v56_3_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1417 \
    name v56_3_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_3_2 \
    op interface \
    ports { v56_3_2_address0 { O 6 vector } v56_3_2_ce0 { O 1 bit } v56_3_2_we0 { O 1 bit } v56_3_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1418 \
    name v56_3_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_3_1 \
    op interface \
    ports { v56_3_1_address0 { O 6 vector } v56_3_1_ce0 { O 1 bit } v56_3_1_we0 { O 1 bit } v56_3_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1419 \
    name v56_3_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_3_0 \
    op interface \
    ports { v56_3_0_address0 { O 6 vector } v56_3_0_ce0 { O 1 bit } v56_3_0_we0 { O 1 bit } v56_3_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1420 \
    name v56_2_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_2_3 \
    op interface \
    ports { v56_2_3_address0 { O 6 vector } v56_2_3_ce0 { O 1 bit } v56_2_3_we0 { O 1 bit } v56_2_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1421 \
    name v56_2_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_2_2 \
    op interface \
    ports { v56_2_2_address0 { O 6 vector } v56_2_2_ce0 { O 1 bit } v56_2_2_we0 { O 1 bit } v56_2_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1422 \
    name v56_2_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_2_1 \
    op interface \
    ports { v56_2_1_address0 { O 6 vector } v56_2_1_ce0 { O 1 bit } v56_2_1_we0 { O 1 bit } v56_2_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1423 \
    name v56_2_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_2_0 \
    op interface \
    ports { v56_2_0_address0 { O 6 vector } v56_2_0_ce0 { O 1 bit } v56_2_0_we0 { O 1 bit } v56_2_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1424 \
    name v56_1_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_1_3 \
    op interface \
    ports { v56_1_3_address0 { O 6 vector } v56_1_3_ce0 { O 1 bit } v56_1_3_we0 { O 1 bit } v56_1_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1425 \
    name v56_1_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_1_2 \
    op interface \
    ports { v56_1_2_address0 { O 6 vector } v56_1_2_ce0 { O 1 bit } v56_1_2_we0 { O 1 bit } v56_1_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1426 \
    name v56_1_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_1_1 \
    op interface \
    ports { v56_1_1_address0 { O 6 vector } v56_1_1_ce0 { O 1 bit } v56_1_1_we0 { O 1 bit } v56_1_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1427 \
    name v56_1_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_1_0 \
    op interface \
    ports { v56_1_0_address0 { O 6 vector } v56_1_0_ce0 { O 1 bit } v56_1_0_we0 { O 1 bit } v56_1_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1428 \
    name v56_0_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_0_3 \
    op interface \
    ports { v56_0_3_address0 { O 6 vector } v56_0_3_ce0 { O 1 bit } v56_0_3_we0 { O 1 bit } v56_0_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1429 \
    name v56_0_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_0_2 \
    op interface \
    ports { v56_0_2_address0 { O 6 vector } v56_0_2_ce0 { O 1 bit } v56_0_2_we0 { O 1 bit } v56_0_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1430 \
    name v56_0_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_0_1 \
    op interface \
    ports { v56_0_1_address0 { O 6 vector } v56_0_1_ce0 { O 1 bit } v56_0_1_we0 { O 1 bit } v56_0_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1431 \
    name v56_0_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v56_0_0 \
    op interface \
    ports { v56_0_0_address0 { O 6 vector } v56_0_0_ce0 { O 1 bit } v56_0_0_we0 { O 1 bit } v56_0_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v56_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1433 \
    name v54_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v54_0 \
    op interface \
    ports { v54_0_address0 { O 6 vector } v54_0_ce0 { O 1 bit } v54_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v54_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1434 \
    name v54_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v54_1 \
    op interface \
    ports { v54_1_address0 { O 6 vector } v54_1_ce0 { O 1 bit } v54_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v54_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1435 \
    name v54_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v54_2 \
    op interface \
    ports { v54_2_address0 { O 6 vector } v54_2_ce0 { O 1 bit } v54_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v54_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1436 \
    name v54_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v54_3 \
    op interface \
    ports { v54_3_address0 { O 6 vector } v54_3_ce0 { O 1 bit } v54_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v54_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1438 \
    name v55_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v55_0 \
    op interface \
    ports { v55_0_address0 { O 8 vector } v55_0_ce0 { O 1 bit } v55_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v55_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1439 \
    name v55_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v55_1 \
    op interface \
    ports { v55_1_address0 { O 8 vector } v55_1_ce0 { O 1 bit } v55_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v55_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1440 \
    name v55_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v55_2 \
    op interface \
    ports { v55_2_address0 { O 8 vector } v55_2_ce0 { O 1 bit } v55_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v55_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1441 \
    name v55_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v55_3 \
    op interface \
    ports { v55_3_address0 { O 8 vector } v55_3_ce0 { O 1 bit } v55_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v55_3'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1399 \
    name v56_3_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_3_3_load \
    op interface \
    ports { v56_3_3_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1400 \
    name v56_3_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_3_2_load \
    op interface \
    ports { v56_3_2_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1401 \
    name v56_3_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_3_1_load \
    op interface \
    ports { v56_3_1_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1402 \
    name v56_3_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_3_0_load \
    op interface \
    ports { v56_3_0_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1403 \
    name v56_2_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_2_3_load \
    op interface \
    ports { v56_2_3_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1404 \
    name v56_2_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_2_2_load \
    op interface \
    ports { v56_2_2_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1405 \
    name v56_2_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_2_1_load \
    op interface \
    ports { v56_2_1_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1406 \
    name v56_2_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_2_0_load \
    op interface \
    ports { v56_2_0_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1407 \
    name v56_1_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_1_3_load \
    op interface \
    ports { v56_1_3_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1408 \
    name v56_1_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_1_2_load \
    op interface \
    ports { v56_1_2_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1409 \
    name v56_1_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_1_1_load \
    op interface \
    ports { v56_1_1_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1410 \
    name v56_1_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_1_0_load \
    op interface \
    ports { v56_1_0_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1411 \
    name v56_0_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_0_3_load \
    op interface \
    ports { v56_0_3_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1412 \
    name v56_0_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_0_2_load \
    op interface \
    ports { v56_0_2_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1413 \
    name v56_0_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_0_1_load \
    op interface \
    ports { v56_0_1_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1414 \
    name v56_0_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v56_0_0_load \
    op interface \
    ports { v56_0_0_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1416 \
    name empty_100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty_100 \
    op interface \
    ports { empty_100 { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1432 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1437 \
    name zext_ln154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln154 \
    op interface \
    ports { zext_ln154 { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName Bert_layer_flow_control_loop_pipe_sequential_init_U
set CompName Bert_layer_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix Bert_layer_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


