/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/gtwizard_ultrascale_v1_5_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap gtwizard_ultrascale_v1_5_4 /home/feilong/Storages/fpga/000_vivado_sim_linux32/gtwizard_ultrascale_v1_5_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work gtwizard_ultrascale_v1_5_4 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/gtwizard_ultrascale_v1_5_4/.cxl.verilog.gtwizard_ultrascale_v1_5_4.gtwizard_ultrascale_v1_5_4.lin64.cmf
