// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1706\sampleModel1706_5_sub\Mysubsystem_33.v
// Created: 2024-06-10 11:22:36
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_33
// Source Path: sampleModel1706_5_sub/Subsystem/Mysubsystem_33
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_33
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [15:0] Out1;  // uint16


  wire [7:0] cfblk89_const_val_1;  // uint8
  wire [7:0] cfblk89_out1;  // uint8
  wire [7:0] cfblk102_const_val_1;  // uint8
  wire [7:0] cfblk102_out1;  // uint8
  wire [15:0] cfblk123_out1;  // uint16


  assign cfblk89_const_val_1 = 8'b00000000;



  assign cfblk89_out1 = In1 + cfblk89_const_val_1;



  assign cfblk102_const_val_1 = 8'b00000000;



  assign cfblk102_out1 = cfblk89_out1 + cfblk102_const_val_1;



  DotProduct u_cfblk123_inst (.in1(In2),  // uint8
                              .in2(cfblk102_out1),  // uint8
                              .out1(cfblk123_out1)  // uint16
                              );

  assign Out1 = cfblk123_out1;

endmodule  // Mysubsystem_33

