

================================================================
== Vitis HLS Report for 'pu_kernel_1'
================================================================
* Date:           Mon Sep  1 19:26:58 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349  |pu_kernel_1_Pipeline_pu_save_stream_into_pu  |        6|        6|  24.000 ns|  24.000 ns|      6|      6|       no|
        |grp_pu_kernel_1_Pipeline_init_au_fu_359                 |pu_kernel_1_Pipeline_init_au                 |    61280|    61280|   0.245 ms|   0.245 ms|  61280|  61280|       no|
        |grp_dfm_fu_364                                          |dfm                                          |        ?|        ?|          ?|          ?|      ?|      ?|       no|
        |grp_pu_comp_fu_376                                      |pu_comp                                      |        ?|        ?|          ?|          ?|      ?|      ?|       no|
        |grp_pu_kernel_1_Pipeline_VITIS_LOOP_190_3_fu_386        |pu_kernel_1_Pipeline_VITIS_LOOP_190_3        |        ?|        ?|          ?|          ?|      ?|      ?|       no|
        |grp_pu_kernel_1_Pipeline_VITIS_LOOP_185_2_fu_393        |pu_kernel_1_Pipeline_VITIS_LOOP_185_2        |        ?|        ?|          ?|          ?|      ?|      ?|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_175_1  |        ?|        ?|         ?|          -|          -|     2|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       45|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    11|     1891|     1544|    -|
|Memory               |       64|     -|      132|      138|    0|
|Multiplexer          |        -|     -|        -|      689|    -|
|Register             |        -|     -|      283|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       64|    11|     2306|     2416|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |grp_dfm_fu_364                                          |dfm                                          |        0|   3|  496|  550|    0|
    |grp_pu_comp_fu_376                                      |pu_comp                                      |        0|   4|  366|  258|    0|
    |grp_pu_kernel_1_Pipeline_VITIS_LOOP_185_2_fu_393        |pu_kernel_1_Pipeline_VITIS_LOOP_185_2        |        0|   4|  939|  522|    0|
    |grp_pu_kernel_1_Pipeline_VITIS_LOOP_190_3_fu_386        |pu_kernel_1_Pipeline_VITIS_LOOP_190_3        |        0|   0|   63|   94|    0|
    |grp_pu_kernel_1_Pipeline_init_au_fu_359                 |pu_kernel_1_Pipeline_init_au                 |        0|   0|   18|   63|    0|
    |grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349  |pu_kernel_1_Pipeline_pu_save_stream_into_pu  |        0|   0|    9|   57|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                             |        0|  11| 1891| 1544|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |    Memory    |               Module               | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |AU0_U         |pu_kernel_1_AU0_RAM_AUTO_1R1W       |       16|   0|   0|    0|  61278|   32|     1|      1960896|
    |resA_U        |pu_kernel_1_resA_RAM_AUTO_1R1W      |       16|   0|   0|    0|  61278|   32|     1|      1960896|
    |resB_U        |pu_kernel_1_resA_RAM_AUTO_1R1W      |       16|   0|   0|    0|  61278|   32|     1|      1960896|
    |tile_ref_U    |pu_kernel_1_tile_ref_RAM_AUTO_1R1W  |        0|   2|   3|    0|      4|    1|     1|            4|
    |Dbuf_U        |pu_kernel_Dbuf_RAM_2P_BRAM_1R1W     |       16|   0|   0|    0|  61278|   32|     1|      1960896|
    |p_ref_U       |pu_kernel_p_ref_RAM_AUTO_1R1W       |        0|   2|   3|    0|      4|    1|     1|            4|
    |p_v_value_U   |pu_kernel_p_v_value_RAM_AUTO_1R1W   |        0|  32|  33|    0|      4|   32|     1|          128|
    |p_v_y_U       |pu_kernel_p_v_value_RAM_AUTO_1R1W   |        0|  32|  33|    0|      4|   32|     1|          128|
    |tile_value_U  |pu_kernel_tile_value_RAM_AUTO_1R1W  |        0|  32|  33|    0|      4|   32|     1|          128|
    |tile_y_U      |pu_kernel_tile_value_RAM_AUTO_1R1W  |        0|  32|  33|    0|      4|   32|     1|          128|
    +--------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total         |                                    |       64| 132| 138|    0| 245136|  258|    10|      7844104|
    +--------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln175_fu_559_p2               |         +|   0|  0|   9|           2|           1|
    |ap_block_state14_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln175_fu_553_p2              |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln184_fu_598_p2              |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |or_ln179_fu_582_p2                |        or|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  45|          41|          40|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |AU0_address0            |  20|          4|   16|         64|
    |AU0_ce0                 |  20|          4|    1|          4|
    |AU0_ce1                 |   9|          2|    1|          2|
    |AU0_d0                  |  20|          4|   32|        128|
    |AU0_we0                 |  20|          4|    1|          4|
    |Dbuf_ce0                |   9|          2|    1|          2|
    |Dbuf_ce1                |   9|          2|    1|          2|
    |Dbuf_we1                |   9|          2|    1|          2|
    |ap_NS_fsm               |  65|         15|    1|         15|
    |ap_done                 |   9|          2|    1|          2|
    |grp_pu_comp_fu_376_a_y  |  14|          3|   16|         48|
    |i_4_fu_120              |   9|          2|    2|          4|
    |m_axi_gmem4_ARVALID     |   9|          2|    1|          2|
    |m_axi_gmem4_RREADY      |   9|          2|    1|          2|
    |p_ref_address0          |  20|          4|    2|          8|
    |p_ref_address1          |  14|          3|    2|          6|
    |p_ref_ce0               |  14|          3|    1|          3|
    |p_ref_d0                |  14|          3|    1|          3|
    |p_ref_d1                |  14|          3|    1|          3|
    |p_v_value_address0      |  20|          4|    2|          8|
    |p_v_value_address1      |  14|          3|    2|          6|
    |p_v_value_ce0           |  14|          3|    1|          3|
    |p_v_value_d0            |  14|          3|   32|         96|
    |p_v_value_d1            |  14|          3|   32|         96|
    |p_v_y_address0          |  20|          4|    2|          8|
    |p_v_y_address1          |  14|          3|    2|          6|
    |p_v_y_ce0               |  14|          3|    1|          3|
    |p_v_y_d0                |  14|          3|   32|         96|
    |p_v_y_d1                |  14|          3|   32|         96|
    |resA_address0           |  20|          4|   16|         64|
    |resA_ce0                |  20|          4|    1|          4|
    |resA_we0                |   9|          2|    1|          2|
    |resB_address0           |  14|          3|   16|         48|
    |resB_ce0                |  14|          3|    1|          3|
    |resB_we0                |   9|          2|    1|          2|
    |s_12_blk_n              |   9|          2|    1|          2|
    |tile_ref_address0       |  14|          3|    2|          6|
    |tile_ref_ce0            |  14|          3|    1|          3|
    |tile_ref_we0            |   9|          2|    1|          2|
    |tile_value_address0     |  20|          4|    2|          8|
    |tile_value_ce0          |  14|          3|    1|          3|
    |tile_value_we0          |   9|          2|    1|          2|
    |tile_y_address0         |  26|          5|    2|         10|
    |tile_y_ce0              |  20|          4|    1|          4|
    |tile_y_we0              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 689|        146|  270|        887|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln175_reg_660                                                    |   2|   0|    2|          0|
    |ap_CS_fsm                                                            |  14|   0|   14|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |empty_53_reg_685                                                     |  16|   0|   16|          0|
    |empty_54_reg_700                                                     |  16|   0|   16|          0|
    |grp_dfm_fu_364_ap_start_reg                                          |   1|   0|    1|          0|
    |grp_pu_comp_fu_376_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_pu_kernel_1_Pipeline_VITIS_LOOP_185_2_fu_393_ap_start_reg        |   1|   0|    1|          0|
    |grp_pu_kernel_1_Pipeline_VITIS_LOOP_190_3_fu_386_ap_start_reg        |   1|   0|    1|          0|
    |grp_pu_kernel_1_Pipeline_init_au_fu_359_ap_start_reg                 |   1|   0|    1|          0|
    |grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_349_ap_start_reg  |   1|   0|    1|          0|
    |i_4_fu_120                                                           |   2|   0|    2|          0|
    |icmp_ln184_reg_705                                                   |   1|   0|    1|          0|
    |reg_401                                                              |  32|   0|   32|          0|
    |shl_ln178_reg_665                                                    |   1|   0|    2|          1|
    |tile_y_load_reg_680                                                  |  32|   0|   32|          0|
    |tmp_8_reg_634                                                        |   1|   0|    1|          0|
    |tmp_9_reg_639                                                        |   1|   0|    1|          0|
    |trunc_ln151_10_reg_629                                               |  32|   0|   32|          0|
    |trunc_ln151_7_reg_614                                                |  32|   0|   32|          0|
    |trunc_ln151_8_reg_619                                                |  32|   0|   32|          0|
    |trunc_ln151_9_reg_624                                                |  32|   0|   32|          0|
    |trunc_ln_reg_649                                                     |  30|   0|   30|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 283|   0|  284|          1|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|   pu_kernel.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|   pu_kernel.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|   pu_kernel.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|   pu_kernel.1|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|   pu_kernel.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|   pu_kernel.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|   pu_kernel.1|  return value|
|s_12_dout             |   in|  388|     ap_fifo|          s_12|       pointer|
|s_12_num_data_valid   |   in|    5|     ap_fifo|          s_12|       pointer|
|s_12_fifo_cap         |   in|    5|     ap_fifo|          s_12|       pointer|
|s_12_empty_n          |   in|    1|     ap_fifo|          s_12|       pointer|
|s_12_read             |  out|    1|     ap_fifo|          s_12|       pointer|
|m_axi_gmem4_AWVALID   |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREADY   |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWADDR    |  out|   64|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWID      |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLEN     |  out|   32|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWSIZE    |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWBURST   |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLOCK    |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWCACHE   |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWPROT    |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWQOS     |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREGION  |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWUSER    |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WVALID    |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WREADY    |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WDATA     |  out|   32|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WSTRB     |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WLAST     |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WID       |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WUSER     |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARVALID   |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREADY   |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARADDR    |  out|   64|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARID      |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLEN     |  out|   32|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARSIZE    |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARBURST   |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLOCK    |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARCACHE   |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARPROT    |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARQOS     |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREGION  |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARUSER    |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RVALID    |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RREADY    |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RDATA     |   in|   32|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RLAST     |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RID       |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RFIFONUM  |   in|    9|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RUSER     |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RRESP     |   in|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BVALID    |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BREADY    |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BRESP     |   in|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BID       |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BUSER     |   in|    1|       m_axi|         gmem4|       pointer|
|B2                    |   in|   64|     ap_none|            B2|        scalar|
|K                     |   in|   32|     ap_none|             K|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

