{"Source Block": ["oh/src/mio/hdl/mtx.v@52:62@HdlIdDef", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tfifo_access;\t\t// From fifo of oh_fifo_cdc.v\n   wire [PW-1:0]\tfifo_packet;\t\t// From fifo of oh_fifo_cdc.v\n   wire\t\t\tfifo_wait;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tio_access;\t\t// From par2ser of oh_par2ser.v\n   wire [2*NMIO-1:0]\tio_packet;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tio_wait;\t\t// From mtx_io of mtx_io.v\n   // End of automatics\n\n   //########################################\n   //# SYNCHRONIZATION FIFO\n"], "Clone Blocks": [["oh/src/mio/hdl/mtx.v@48:58", "  \n   // End of automatics\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tfifo_access;\t\t// From fifo of oh_fifo_cdc.v\n   wire [PW-1:0]\tfifo_packet;\t\t// From fifo of oh_fifo_cdc.v\n   wire\t\t\tfifo_wait;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tio_access;\t\t// From par2ser of oh_par2ser.v\n   wire [2*NMIO-1:0]\tio_packet;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tio_wait;\t\t// From mtx_io of mtx_io.v\n"], ["oh/src/mio/hdl/mtx.v@53:63", "   wire\t\t\tfifo_access;\t\t// From fifo of oh_fifo_cdc.v\n   wire [PW-1:0]\tfifo_packet;\t\t// From fifo of oh_fifo_cdc.v\n   wire\t\t\tfifo_wait;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tio_access;\t\t// From par2ser of oh_par2ser.v\n   wire [2*NMIO-1:0]\tio_packet;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tio_wait;\t\t// From mtx_io of mtx_io.v\n   // End of automatics\n\n   //########################################\n   //# SYNCHRONIZATION FIFO\n   //########################################\n"], ["oh/src/mio/hdl/mtx.v@51:61", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tfifo_access;\t\t// From fifo of oh_fifo_cdc.v\n   wire [PW-1:0]\tfifo_packet;\t\t// From fifo of oh_fifo_cdc.v\n   wire\t\t\tfifo_wait;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tio_access;\t\t// From par2ser of oh_par2ser.v\n   wire [2*NMIO-1:0]\tio_packet;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tio_wait;\t\t// From mtx_io of mtx_io.v\n   // End of automatics\n\n   //########################################\n"], ["oh/src/mio/hdl/mrx.v@50:60", "   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tfifo_access;\t\t// From mrx_protocol of mrx_protocol.v\n   wire [PW-1:0]\tfifo_packet;\t\t// From mrx_protocol of mrx_protocol.v\n   wire\t\t\tio_access;\t\t// From mrx_io of mrx_io.v\n   wire [2*NMIO-1:0]\tio_packet;\t\t// From mrx_io of mrx_io.v\n   // End of automatics\n\n\n   //########################################\n"], ["oh/src/elink/hdl/erx.v@80:90", "   wire\t\t\trxrr_fifo_access;\t// From erx_core of erx_core.v\n   wire [PW-1:0]\trxrr_fifo_packet;\t// From erx_core of erx_core.v\n   wire\t\t\trxrr_fifo_wait;\t\t// From erx_fifo of erx_fifo.v\n   wire\t\t\trxwr_fifo_access;\t// From erx_core of erx_core.v\n   wire [PW-1:0]\trxwr_fifo_packet;\t// From erx_core of erx_core.v\n   wire\t\t\trxwr_fifo_wait;\t\t// From erx_fifo of erx_fifo.v\n   // End of automatics\n\n   /***********************************************************/\n   /*CLOCK/RESET                                              */\n   /***********************************************************/\n"], ["oh/src/mio/hdl/mrx.v@48:58", "\n   /*AUTOOUTPUT*/\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tfifo_access;\t\t// From mrx_protocol of mrx_protocol.v\n   wire [PW-1:0]\tfifo_packet;\t\t// From mrx_protocol of mrx_protocol.v\n   wire\t\t\tio_access;\t\t// From mrx_io of mrx_io.v\n   wire [2*NMIO-1:0]\tio_packet;\t\t// From mrx_io of mrx_io.v\n   // End of automatics\n\n"], ["oh/src/mio/hdl/mtx.v@50:60", "   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tfifo_access;\t\t// From fifo of oh_fifo_cdc.v\n   wire [PW-1:0]\tfifo_packet;\t\t// From fifo of oh_fifo_cdc.v\n   wire\t\t\tfifo_wait;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tio_access;\t\t// From par2ser of oh_par2ser.v\n   wire [2*NMIO-1:0]\tio_packet;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tio_wait;\t\t// From mtx_io of mtx_io.v\n   // End of automatics\n\n"], ["oh/src/mio/hdl/mrx.v@49:59", "   /*AUTOOUTPUT*/\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tfifo_access;\t\t// From mrx_protocol of mrx_protocol.v\n   wire [PW-1:0]\tfifo_packet;\t\t// From mrx_protocol of mrx_protocol.v\n   wire\t\t\tio_access;\t\t// From mrx_io of mrx_io.v\n   wire [2*NMIO-1:0]\tio_packet;\t\t// From mrx_io of mrx_io.v\n   // End of automatics\n\n\n"], ["oh/src/mio/hdl/mrx.v@51:61", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tfifo_access;\t\t// From mrx_protocol of mrx_protocol.v\n   wire [PW-1:0]\tfifo_packet;\t\t// From mrx_protocol of mrx_protocol.v\n   wire\t\t\tio_access;\t\t// From mrx_io of mrx_io.v\n   wire [2*NMIO-1:0]\tio_packet;\t\t// From mrx_io of mrx_io.v\n   // End of automatics\n\n\n   //########################################\n   //# SYNCHRONIZATION FIFO\n"], ["oh/src/mio/hdl/mtx.v@49:59", "   // End of automatics\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tfifo_access;\t\t// From fifo of oh_fifo_cdc.v\n   wire [PW-1:0]\tfifo_packet;\t\t// From fifo of oh_fifo_cdc.v\n   wire\t\t\tfifo_wait;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tio_access;\t\t// From par2ser of oh_par2ser.v\n   wire [2*NMIO-1:0]\tio_packet;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tio_wait;\t\t// From mtx_io of mtx_io.v\n   // End of automatics\n"]], "Diff Content": {"Delete": [[57, "   wire [2*NMIO-1:0]\tio_packet;\t\t// From par2ser of oh_par2ser.v\n"]], "Add": [[57, "   wire [63:0]\t\tio_packet;\t\t// From mtx_fifo of mtx_fifo.v\n"], [57, "   wire [7:0]\t\tio_valid;\t\t// From mtx_fifo of mtx_fifo.v\n"]]}}