
Gyroscope.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e28  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ec4  08008fd8  08008fd8  00018fd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ae9c  0800ae9c  00020258  2**0
                  CONTENTS
  4 .ARM          00000008  0800ae9c  0800ae9c  0001ae9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aea4  0800aea4  00020258  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aea4  0800aea4  0001aea4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aea8  0800aea8  0001aea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000258  20000000  0800aeac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020258  2**0
                  CONTENTS
 10 .bss          000003b8  20000258  20000258  00020258  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000610  20000610  00020258  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011985  00000000  00000000  00020288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f70  00000000  00000000  00031c0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010b0  00000000  00000000  00034b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f28  00000000  00000000  00035c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026a34  00000000  00000000  00036b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013d00  00000000  00000000  0005d58c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e07d1  00000000  00000000  0007128c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00151a5d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005534  00000000  00000000  00151ab0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000258 	.word	0x20000258
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008fc0 	.word	0x08008fc0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000025c 	.word	0x2000025c
 80001ec:	08008fc0 	.word	0x08008fc0

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b974 	b.w	8000ec8 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468e      	mov	lr, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14d      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4694      	mov	ip, r2
 8000c0a:	d969      	bls.n	8000ce0 <__udivmoddi4+0xe8>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b152      	cbz	r2, 8000c28 <__udivmoddi4+0x30>
 8000c12:	fa01 f302 	lsl.w	r3, r1, r2
 8000c16:	f1c2 0120 	rsb	r1, r2, #32
 8000c1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c22:	ea41 0e03 	orr.w	lr, r1, r3
 8000c26:	4094      	lsls	r4, r2
 8000c28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c2c:	0c21      	lsrs	r1, r4, #16
 8000c2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c32:	fa1f f78c 	uxth.w	r7, ip
 8000c36:	fb08 e316 	mls	r3, r8, r6, lr
 8000c3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c3e:	fb06 f107 	mul.w	r1, r6, r7
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c4e:	f080 811f 	bcs.w	8000e90 <__udivmoddi4+0x298>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 811c 	bls.w	8000e90 <__udivmoddi4+0x298>
 8000c58:	3e02      	subs	r6, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a5b      	subs	r3, r3, r1
 8000c5e:	b2a4      	uxth	r4, r4
 8000c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c64:	fb08 3310 	mls	r3, r8, r0, r3
 8000c68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6c:	fb00 f707 	mul.w	r7, r0, r7
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x92>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7c:	f080 810a 	bcs.w	8000e94 <__udivmoddi4+0x29c>
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	f240 8107 	bls.w	8000e94 <__udivmoddi4+0x29c>
 8000c86:	4464      	add	r4, ip
 8000c88:	3802      	subs	r0, #2
 8000c8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c8e:	1be4      	subs	r4, r4, r7
 8000c90:	2600      	movs	r6, #0
 8000c92:	b11d      	cbz	r5, 8000c9c <__udivmoddi4+0xa4>
 8000c94:	40d4      	lsrs	r4, r2
 8000c96:	2300      	movs	r3, #0
 8000c98:	e9c5 4300 	strd	r4, r3, [r5]
 8000c9c:	4631      	mov	r1, r6
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0xc2>
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	f000 80ef 	beq.w	8000e8a <__udivmoddi4+0x292>
 8000cac:	2600      	movs	r6, #0
 8000cae:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	4631      	mov	r1, r6
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	fab3 f683 	clz	r6, r3
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	d14a      	bne.n	8000d58 <__udivmoddi4+0x160>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d302      	bcc.n	8000ccc <__udivmoddi4+0xd4>
 8000cc6:	4282      	cmp	r2, r0
 8000cc8:	f200 80f9 	bhi.w	8000ebe <__udivmoddi4+0x2c6>
 8000ccc:	1a84      	subs	r4, r0, r2
 8000cce:	eb61 0303 	sbc.w	r3, r1, r3
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	469e      	mov	lr, r3
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d0e0      	beq.n	8000c9c <__udivmoddi4+0xa4>
 8000cda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cde:	e7dd      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000ce0:	b902      	cbnz	r2, 8000ce4 <__udivmoddi4+0xec>
 8000ce2:	deff      	udf	#255	; 0xff
 8000ce4:	fab2 f282 	clz	r2, r2
 8000ce8:	2a00      	cmp	r2, #0
 8000cea:	f040 8092 	bne.w	8000e12 <__udivmoddi4+0x21a>
 8000cee:	eba1 010c 	sub.w	r1, r1, ip
 8000cf2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf6:	fa1f fe8c 	uxth.w	lr, ip
 8000cfa:	2601      	movs	r6, #1
 8000cfc:	0c20      	lsrs	r0, r4, #16
 8000cfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d02:	fb07 1113 	mls	r1, r7, r3, r1
 8000d06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d0a:	fb0e f003 	mul.w	r0, lr, r3
 8000d0e:	4288      	cmp	r0, r1
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x12c>
 8000d12:	eb1c 0101 	adds.w	r1, ip, r1
 8000d16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x12a>
 8000d1c:	4288      	cmp	r0, r1
 8000d1e:	f200 80cb 	bhi.w	8000eb8 <__udivmoddi4+0x2c0>
 8000d22:	4643      	mov	r3, r8
 8000d24:	1a09      	subs	r1, r1, r0
 8000d26:	b2a4      	uxth	r4, r4
 8000d28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d34:	fb0e fe00 	mul.w	lr, lr, r0
 8000d38:	45a6      	cmp	lr, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x156>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d44:	d202      	bcs.n	8000d4c <__udivmoddi4+0x154>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f200 80bb 	bhi.w	8000ec2 <__udivmoddi4+0x2ca>
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	eba4 040e 	sub.w	r4, r4, lr
 8000d52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d56:	e79c      	b.n	8000c92 <__udivmoddi4+0x9a>
 8000d58:	f1c6 0720 	rsb	r7, r6, #32
 8000d5c:	40b3      	lsls	r3, r6
 8000d5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d66:	fa20 f407 	lsr.w	r4, r0, r7
 8000d6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d6e:	431c      	orrs	r4, r3
 8000d70:	40f9      	lsrs	r1, r7
 8000d72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d76:	fa00 f306 	lsl.w	r3, r0, r6
 8000d7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d7e:	0c20      	lsrs	r0, r4, #16
 8000d80:	fa1f fe8c 	uxth.w	lr, ip
 8000d84:	fb09 1118 	mls	r1, r9, r8, r1
 8000d88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d90:	4288      	cmp	r0, r1
 8000d92:	fa02 f206 	lsl.w	r2, r2, r6
 8000d96:	d90b      	bls.n	8000db0 <__udivmoddi4+0x1b8>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da0:	f080 8088 	bcs.w	8000eb4 <__udivmoddi4+0x2bc>
 8000da4:	4288      	cmp	r0, r1
 8000da6:	f240 8085 	bls.w	8000eb4 <__udivmoddi4+0x2bc>
 8000daa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dae:	4461      	add	r1, ip
 8000db0:	1a09      	subs	r1, r1, r0
 8000db2:	b2a4      	uxth	r4, r4
 8000db4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000db8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dbc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dc0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc4:	458e      	cmp	lr, r1
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x1e2>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd0:	d26c      	bcs.n	8000eac <__udivmoddi4+0x2b4>
 8000dd2:	458e      	cmp	lr, r1
 8000dd4:	d96a      	bls.n	8000eac <__udivmoddi4+0x2b4>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	4461      	add	r1, ip
 8000dda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dde:	fba0 9402 	umull	r9, r4, r0, r2
 8000de2:	eba1 010e 	sub.w	r1, r1, lr
 8000de6:	42a1      	cmp	r1, r4
 8000de8:	46c8      	mov	r8, r9
 8000dea:	46a6      	mov	lr, r4
 8000dec:	d356      	bcc.n	8000e9c <__udivmoddi4+0x2a4>
 8000dee:	d053      	beq.n	8000e98 <__udivmoddi4+0x2a0>
 8000df0:	b15d      	cbz	r5, 8000e0a <__udivmoddi4+0x212>
 8000df2:	ebb3 0208 	subs.w	r2, r3, r8
 8000df6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dfa:	fa01 f707 	lsl.w	r7, r1, r7
 8000dfe:	fa22 f306 	lsr.w	r3, r2, r6
 8000e02:	40f1      	lsrs	r1, r6
 8000e04:	431f      	orrs	r7, r3
 8000e06:	e9c5 7100 	strd	r7, r1, [r5]
 8000e0a:	2600      	movs	r6, #0
 8000e0c:	4631      	mov	r1, r6
 8000e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e12:	f1c2 0320 	rsb	r3, r2, #32
 8000e16:	40d8      	lsrs	r0, r3
 8000e18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e20:	4091      	lsls	r1, r2
 8000e22:	4301      	orrs	r1, r0
 8000e24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e28:	fa1f fe8c 	uxth.w	lr, ip
 8000e2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e30:	fb07 3610 	mls	r6, r7, r0, r3
 8000e34:	0c0b      	lsrs	r3, r1, #16
 8000e36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e3e:	429e      	cmp	r6, r3
 8000e40:	fa04 f402 	lsl.w	r4, r4, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x260>
 8000e46:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4e:	d22f      	bcs.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e50:	429e      	cmp	r6, r3
 8000e52:	d92d      	bls.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e54:	3802      	subs	r0, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1b9b      	subs	r3, r3, r6
 8000e5a:	b289      	uxth	r1, r1
 8000e5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e60:	fb07 3316 	mls	r3, r7, r6, r3
 8000e64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e68:	fb06 f30e 	mul.w	r3, r6, lr
 8000e6c:	428b      	cmp	r3, r1
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x28a>
 8000e70:	eb1c 0101 	adds.w	r1, ip, r1
 8000e74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e78:	d216      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d914      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7e:	3e02      	subs	r6, #2
 8000e80:	4461      	add	r1, ip
 8000e82:	1ac9      	subs	r1, r1, r3
 8000e84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e88:	e738      	b.n	8000cfc <__udivmoddi4+0x104>
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e705      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e3      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6f8      	b.n	8000c8a <__udivmoddi4+0x92>
 8000e98:	454b      	cmp	r3, r9
 8000e9a:	d2a9      	bcs.n	8000df0 <__udivmoddi4+0x1f8>
 8000e9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7a3      	b.n	8000df0 <__udivmoddi4+0x1f8>
 8000ea8:	4646      	mov	r6, r8
 8000eaa:	e7ea      	b.n	8000e82 <__udivmoddi4+0x28a>
 8000eac:	4620      	mov	r0, r4
 8000eae:	e794      	b.n	8000dda <__udivmoddi4+0x1e2>
 8000eb0:	4640      	mov	r0, r8
 8000eb2:	e7d1      	b.n	8000e58 <__udivmoddi4+0x260>
 8000eb4:	46d0      	mov	r8, sl
 8000eb6:	e77b      	b.n	8000db0 <__udivmoddi4+0x1b8>
 8000eb8:	3b02      	subs	r3, #2
 8000eba:	4461      	add	r1, ip
 8000ebc:	e732      	b.n	8000d24 <__udivmoddi4+0x12c>
 8000ebe:	4630      	mov	r0, r6
 8000ec0:	e709      	b.n	8000cd6 <__udivmoddi4+0xde>
 8000ec2:	4464      	add	r4, ip
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	e742      	b.n	8000d4e <__udivmoddi4+0x156>

08000ec8 <__aeabi_idiv0>:
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop

08000ecc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed0:	f001 fff2 	bl	8002eb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ed4:	f000 f85e 	bl	8000f94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed8:	f000 f902 	bl	80010e0 <MX_GPIO_Init>
  MX_SPI5_Init();
 8000edc:	f000 f8ca 	bl	8001074 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8000ee0:	f001 f988 	bl	80021f4 <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(1, SDRAM_DEVICE_ADDR);
 8000ee4:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8000ee8:	2001      	movs	r0, #1
 8000eea:	f001 fa05 	bl	80022f8 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(1); BSP_LCD_DisplayOn();
 8000eee:	2001      	movs	r0, #1
 8000ef0:	f001 fa66 	bl	80023c0 <BSP_LCD_SelectLayer>
 8000ef4:	f001 fc18 	bl	8002728 <BSP_LCD_DisplayOn>
  BSP_LCD_Clear(LCD_COLOR_BLUE);
 8000ef8:	4820      	ldr	r0, [pc, #128]	; (8000f7c <main+0xb0>)
 8000efa:	f001 fad3 	bl	80024a4 <BSP_LCD_Clear>
  BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 8000efe:	481f      	ldr	r0, [pc, #124]	; (8000f7c <main+0xb0>)
 8000f00:	f001 fa86 	bl	8002410 <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000f04:	f04f 30ff 	mov.w	r0, #4294967295
 8000f08:	f001 fa6a 	bl	80023e0 <BSP_LCD_SetTextColor>

  BSP_GYRO_Init();
 8000f0c:	f001 f8f8 	bl	8002100 <BSP_GYRO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  BSP_GYRO_GetXYZ(valxyz);
 8000f10:	481b      	ldr	r0, [pc, #108]	; (8000f80 <main+0xb4>)
 8000f12:	f001 f95b 	bl	80021cc <BSP_GYRO_GetXYZ>
	  sprintf(buffer,"x:%f",valxyz[0]);
 8000f16:	4b1a      	ldr	r3, [pc, #104]	; (8000f80 <main+0xb4>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff fb24 	bl	8000568 <__aeabi_f2d>
 8000f20:	4602      	mov	r2, r0
 8000f22:	460b      	mov	r3, r1
 8000f24:	4917      	ldr	r1, [pc, #92]	; (8000f84 <main+0xb8>)
 8000f26:	4818      	ldr	r0, [pc, #96]	; (8000f88 <main+0xbc>)
 8000f28:	f005 fdd2 	bl	8006ad0 <siprintf>
	  BSP_LCD_DisplayStringAtLine(2,buffer);
 8000f2c:	4916      	ldr	r1, [pc, #88]	; (8000f88 <main+0xbc>)
 8000f2e:	2002      	movs	r0, #2
 8000f30:	f001 fbe2 	bl	80026f8 <BSP_LCD_DisplayStringAtLine>
	  sprintf(buffer,"y:%f",valxyz[1]);
 8000f34:	4b12      	ldr	r3, [pc, #72]	; (8000f80 <main+0xb4>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff fb15 	bl	8000568 <__aeabi_f2d>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	460b      	mov	r3, r1
 8000f42:	4912      	ldr	r1, [pc, #72]	; (8000f8c <main+0xc0>)
 8000f44:	4810      	ldr	r0, [pc, #64]	; (8000f88 <main+0xbc>)
 8000f46:	f005 fdc3 	bl	8006ad0 <siprintf>
	  BSP_LCD_DisplayStringAtLine(3,buffer);
 8000f4a:	490f      	ldr	r1, [pc, #60]	; (8000f88 <main+0xbc>)
 8000f4c:	2003      	movs	r0, #3
 8000f4e:	f001 fbd3 	bl	80026f8 <BSP_LCD_DisplayStringAtLine>
	  sprintf(buffer,"z:%f",valxyz[2]);
 8000f52:	4b0b      	ldr	r3, [pc, #44]	; (8000f80 <main+0xb4>)
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff fb06 	bl	8000568 <__aeabi_f2d>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	460b      	mov	r3, r1
 8000f60:	490b      	ldr	r1, [pc, #44]	; (8000f90 <main+0xc4>)
 8000f62:	4809      	ldr	r0, [pc, #36]	; (8000f88 <main+0xbc>)
 8000f64:	f005 fdb4 	bl	8006ad0 <siprintf>
	  BSP_LCD_DisplayStringAtLine(4,buffer);
 8000f68:	4907      	ldr	r1, [pc, #28]	; (8000f88 <main+0xbc>)
 8000f6a:	2004      	movs	r0, #4
 8000f6c:	f001 fbc4 	bl	80026f8 <BSP_LCD_DisplayStringAtLine>
	  HAL_Delay(1000);
 8000f70:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f74:	f002 f812 	bl	8002f9c <HAL_Delay>
	  BSP_GYRO_GetXYZ(valxyz);
 8000f78:	e7ca      	b.n	8000f10 <main+0x44>
 8000f7a:	bf00      	nop
 8000f7c:	ff0000ff 	.word	0xff0000ff
 8000f80:	200002cc 	.word	0x200002cc
 8000f84:	08008fd8 	.word	0x08008fd8
 8000f88:	200002d8 	.word	0x200002d8
 8000f8c:	08008fe0 	.word	0x08008fe0
 8000f90:	08008fe8 	.word	0x08008fe8

08000f94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b094      	sub	sp, #80	; 0x50
 8000f98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f9a:	f107 0320 	add.w	r3, r7, #32
 8000f9e:	2230      	movs	r2, #48	; 0x30
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f005 f922 	bl	80061ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa8:	f107 030c 	add.w	r3, r7, #12
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb8:	2300      	movs	r3, #0
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	4b2b      	ldr	r3, [pc, #172]	; (800106c <SystemClock_Config+0xd8>)
 8000fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc0:	4a2a      	ldr	r2, [pc, #168]	; (800106c <SystemClock_Config+0xd8>)
 8000fc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fc6:	6413      	str	r3, [r2, #64]	; 0x40
 8000fc8:	4b28      	ldr	r3, [pc, #160]	; (800106c <SystemClock_Config+0xd8>)
 8000fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fd0:	60bb      	str	r3, [r7, #8]
 8000fd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	4b25      	ldr	r3, [pc, #148]	; (8001070 <SystemClock_Config+0xdc>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a24      	ldr	r2, [pc, #144]	; (8001070 <SystemClock_Config+0xdc>)
 8000fde:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fe2:	6013      	str	r3, [r2, #0]
 8000fe4:	4b22      	ldr	r3, [pc, #136]	; (8001070 <SystemClock_Config+0xdc>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ff8:	2310      	movs	r3, #16
 8000ffa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001000:	2300      	movs	r3, #0
 8001002:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001004:	2308      	movs	r3, #8
 8001006:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001008:	23b4      	movs	r3, #180	; 0xb4
 800100a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800100c:	2302      	movs	r3, #2
 800100e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001010:	2304      	movs	r3, #4
 8001012:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001014:	f107 0320 	add.w	r3, r7, #32
 8001018:	4618      	mov	r0, r3
 800101a:	f003 fb45 	bl	80046a8 <HAL_RCC_OscConfig>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001024:	f000 f884 	bl	8001130 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001028:	f003 faee 	bl	8004608 <HAL_PWREx_EnableOverDrive>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001032:	f000 f87d 	bl	8001130 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001036:	230f      	movs	r3, #15
 8001038:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800103a:	2302      	movs	r3, #2
 800103c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800103e:	2300      	movs	r3, #0
 8001040:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001042:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001046:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001048:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800104c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800104e:	f107 030c 	add.w	r3, r7, #12
 8001052:	2105      	movs	r1, #5
 8001054:	4618      	mov	r0, r3
 8001056:	f003 fd9f 	bl	8004b98 <HAL_RCC_ClockConfig>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001060:	f000 f866 	bl	8001130 <Error_Handler>
  }
}
 8001064:	bf00      	nop
 8001066:	3750      	adds	r7, #80	; 0x50
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40023800 	.word	0x40023800
 8001070:	40007000 	.word	0x40007000

08001074 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001078:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <MX_SPI5_Init+0x64>)
 800107a:	4a18      	ldr	r2, [pc, #96]	; (80010dc <MX_SPI5_Init+0x68>)
 800107c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800107e:	4b16      	ldr	r3, [pc, #88]	; (80010d8 <MX_SPI5_Init+0x64>)
 8001080:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001084:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001086:	4b14      	ldr	r3, [pc, #80]	; (80010d8 <MX_SPI5_Init+0x64>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800108c:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <MX_SPI5_Init+0x64>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001092:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <MX_SPI5_Init+0x64>)
 8001094:	2200      	movs	r2, #0
 8001096:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001098:	4b0f      	ldr	r3, [pc, #60]	; (80010d8 <MX_SPI5_Init+0x64>)
 800109a:	2200      	movs	r2, #0
 800109c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800109e:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <MX_SPI5_Init+0x64>)
 80010a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010a4:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80010a6:	4b0c      	ldr	r3, [pc, #48]	; (80010d8 <MX_SPI5_Init+0x64>)
 80010a8:	2218      	movs	r2, #24
 80010aa:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010ac:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <MX_SPI5_Init+0x64>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80010b2:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <MX_SPI5_Init+0x64>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010b8:	4b07      	ldr	r3, [pc, #28]	; (80010d8 <MX_SPI5_Init+0x64>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80010be:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <MX_SPI5_Init+0x64>)
 80010c0:	220a      	movs	r2, #10
 80010c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80010c4:	4804      	ldr	r0, [pc, #16]	; (80010d8 <MX_SPI5_Init+0x64>)
 80010c6:	f004 f96e 	bl	80053a6 <HAL_SPI_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80010d0:	f000 f82e 	bl	8001130 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000274 	.word	0x20000274
 80010dc:	40015000 	.word	0x40015000

080010e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	607b      	str	r3, [r7, #4]
 80010ea:	4b10      	ldr	r3, [pc, #64]	; (800112c <MX_GPIO_Init+0x4c>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	4a0f      	ldr	r2, [pc, #60]	; (800112c <MX_GPIO_Init+0x4c>)
 80010f0:	f043 0320 	orr.w	r3, r3, #32
 80010f4:	6313      	str	r3, [r2, #48]	; 0x30
 80010f6:	4b0d      	ldr	r3, [pc, #52]	; (800112c <MX_GPIO_Init+0x4c>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	f003 0320 	and.w	r3, r3, #32
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	603b      	str	r3, [r7, #0]
 8001106:	4b09      	ldr	r3, [pc, #36]	; (800112c <MX_GPIO_Init+0x4c>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	4a08      	ldr	r2, [pc, #32]	; (800112c <MX_GPIO_Init+0x4c>)
 800110c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001110:	6313      	str	r3, [r2, #48]	; 0x30
 8001112:	4b06      	ldr	r3, [pc, #24]	; (800112c <MX_GPIO_Init+0x4c>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800111a:	603b      	str	r3, [r7, #0]
 800111c:	683b      	ldr	r3, [r7, #0]

}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	40023800 	.word	0x40023800

08001130 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001134:	b672      	cpsid	i
}
 8001136:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001138:	e7fe      	b.n	8001138 <Error_Handler+0x8>
	...

0800113c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	607b      	str	r3, [r7, #4]
 8001146:	4b10      	ldr	r3, [pc, #64]	; (8001188 <HAL_MspInit+0x4c>)
 8001148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800114a:	4a0f      	ldr	r2, [pc, #60]	; (8001188 <HAL_MspInit+0x4c>)
 800114c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001150:	6453      	str	r3, [r2, #68]	; 0x44
 8001152:	4b0d      	ldr	r3, [pc, #52]	; (8001188 <HAL_MspInit+0x4c>)
 8001154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001156:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800115a:	607b      	str	r3, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	603b      	str	r3, [r7, #0]
 8001162:	4b09      	ldr	r3, [pc, #36]	; (8001188 <HAL_MspInit+0x4c>)
 8001164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001166:	4a08      	ldr	r2, [pc, #32]	; (8001188 <HAL_MspInit+0x4c>)
 8001168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800116c:	6413      	str	r3, [r2, #64]	; 0x40
 800116e:	4b06      	ldr	r3, [pc, #24]	; (8001188 <HAL_MspInit+0x4c>)
 8001170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001176:	603b      	str	r3, [r7, #0]
 8001178:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800117a:	bf00      	nop
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	40023800 	.word	0x40023800

0800118c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08a      	sub	sp, #40	; 0x28
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001194:	f107 0314 	add.w	r3, r7, #20
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]
 80011a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a19      	ldr	r2, [pc, #100]	; (8001210 <HAL_SPI_MspInit+0x84>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d12c      	bne.n	8001208 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	613b      	str	r3, [r7, #16]
 80011b2:	4b18      	ldr	r3, [pc, #96]	; (8001214 <HAL_SPI_MspInit+0x88>)
 80011b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011b6:	4a17      	ldr	r2, [pc, #92]	; (8001214 <HAL_SPI_MspInit+0x88>)
 80011b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80011bc:	6453      	str	r3, [r2, #68]	; 0x44
 80011be:	4b15      	ldr	r3, [pc, #84]	; (8001214 <HAL_SPI_MspInit+0x88>)
 80011c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011c6:	613b      	str	r3, [r7, #16]
 80011c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	60fb      	str	r3, [r7, #12]
 80011ce:	4b11      	ldr	r3, [pc, #68]	; (8001214 <HAL_SPI_MspInit+0x88>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	4a10      	ldr	r2, [pc, #64]	; (8001214 <HAL_SPI_MspInit+0x88>)
 80011d4:	f043 0320 	orr.w	r3, r3, #32
 80011d8:	6313      	str	r3, [r2, #48]	; 0x30
 80011da:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <HAL_SPI_MspInit+0x88>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	f003 0320 	and.w	r3, r3, #32
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80011e6:	f44f 7360 	mov.w	r3, #896	; 0x380
 80011ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ec:	2302      	movs	r3, #2
 80011ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f4:	2303      	movs	r3, #3
 80011f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80011f8:	2305      	movs	r3, #5
 80011fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011fc:	f107 0314 	add.w	r3, r7, #20
 8001200:	4619      	mov	r1, r3
 8001202:	4805      	ldr	r0, [pc, #20]	; (8001218 <HAL_SPI_MspInit+0x8c>)
 8001204:	f002 fc54 	bl	8003ab0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8001208:	bf00      	nop
 800120a:	3728      	adds	r7, #40	; 0x28
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	40015000 	.word	0x40015000
 8001214:	40023800 	.word	0x40023800
 8001218:	40021400 	.word	0x40021400

0800121c <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a08      	ldr	r2, [pc, #32]	; (800124c <HAL_SPI_MspDeInit+0x30>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d10a      	bne.n	8001244 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 800122e:	4b08      	ldr	r3, [pc, #32]	; (8001250 <HAL_SPI_MspDeInit+0x34>)
 8001230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001232:	4a07      	ldr	r2, [pc, #28]	; (8001250 <HAL_SPI_MspDeInit+0x34>)
 8001234:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001238:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 800123a:	f44f 7160 	mov.w	r1, #896	; 0x380
 800123e:	4805      	ldr	r0, [pc, #20]	; (8001254 <HAL_SPI_MspDeInit+0x38>)
 8001240:	f002 fde2 	bl	8003e08 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8001244:	bf00      	nop
 8001246:	3708      	adds	r7, #8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40015000 	.word	0x40015000
 8001250:	40023800 	.word	0x40023800
 8001254:	40021400 	.word	0x40021400

08001258 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800125c:	e7fe      	b.n	800125c <NMI_Handler+0x4>

0800125e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800125e:	b480      	push	{r7}
 8001260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001262:	e7fe      	b.n	8001262 <HardFault_Handler+0x4>

08001264 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001268:	e7fe      	b.n	8001268 <MemManage_Handler+0x4>

0800126a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800126a:	b480      	push	{r7}
 800126c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800126e:	e7fe      	b.n	800126e <BusFault_Handler+0x4>

08001270 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001274:	e7fe      	b.n	8001274 <UsageFault_Handler+0x4>

08001276 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001276:	b480      	push	{r7}
 8001278:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800127a:	bf00      	nop
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr

08001284 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr

08001292 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001292:	b480      	push	{r7}
 8001294:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001296:	bf00      	nop
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012a4:	f001 fe5a 	bl	8002f5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}

080012ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
	return 1;
 80012b0:	2301      	movs	r3, #1
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr

080012bc <_kill>:

int _kill(int pid, int sig)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80012c6:	f004 ff67 	bl	8006198 <__errno>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2216      	movs	r2, #22
 80012ce:	601a      	str	r2, [r3, #0]
	return -1;
 80012d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <_exit>:

void _exit (int status)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80012e4:	f04f 31ff 	mov.w	r1, #4294967295
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f7ff ffe7 	bl	80012bc <_kill>
	while (1) {}		/* Make sure we hang here */
 80012ee:	e7fe      	b.n	80012ee <_exit+0x12>

080012f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012fc:	2300      	movs	r3, #0
 80012fe:	617b      	str	r3, [r7, #20]
 8001300:	e00a      	b.n	8001318 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001302:	f3af 8000 	nop.w
 8001306:	4601      	mov	r1, r0
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	1c5a      	adds	r2, r3, #1
 800130c:	60ba      	str	r2, [r7, #8]
 800130e:	b2ca      	uxtb	r2, r1
 8001310:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	3301      	adds	r3, #1
 8001316:	617b      	str	r3, [r7, #20]
 8001318:	697a      	ldr	r2, [r7, #20]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	429a      	cmp	r2, r3
 800131e:	dbf0      	blt.n	8001302 <_read+0x12>
	}

return len;
 8001320:	687b      	ldr	r3, [r7, #4]
}
 8001322:	4618      	mov	r0, r3
 8001324:	3718      	adds	r7, #24
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	b086      	sub	sp, #24
 800132e:	af00      	add	r7, sp, #0
 8001330:	60f8      	str	r0, [r7, #12]
 8001332:	60b9      	str	r1, [r7, #8]
 8001334:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001336:	2300      	movs	r3, #0
 8001338:	617b      	str	r3, [r7, #20]
 800133a:	e009      	b.n	8001350 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	1c5a      	adds	r2, r3, #1
 8001340:	60ba      	str	r2, [r7, #8]
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	4618      	mov	r0, r3
 8001346:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	3301      	adds	r3, #1
 800134e:	617b      	str	r3, [r7, #20]
 8001350:	697a      	ldr	r2, [r7, #20]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	429a      	cmp	r2, r3
 8001356:	dbf1      	blt.n	800133c <_write+0x12>
	}
	return len;
 8001358:	687b      	ldr	r3, [r7, #4]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3718      	adds	r7, #24
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <_close>:

int _close(int file)
{
 8001362:	b480      	push	{r7}
 8001364:	b083      	sub	sp, #12
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
	return -1;
 800136a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800136e:	4618      	mov	r0, r3
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800137a:	b480      	push	{r7}
 800137c:	b083      	sub	sp, #12
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
 8001382:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800138a:	605a      	str	r2, [r3, #4]
	return 0;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr

0800139a <_isatty>:

int _isatty(int file)
{
 800139a:	b480      	push	{r7}
 800139c:	b083      	sub	sp, #12
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
	return 1;
 80013a2:	2301      	movs	r3, #1
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
	return 0;
 80013bc:	2300      	movs	r3, #0
}
 80013be:	4618      	mov	r0, r3
 80013c0:	3714      	adds	r7, #20
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
	...

080013cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013d4:	4a14      	ldr	r2, [pc, #80]	; (8001428 <_sbrk+0x5c>)
 80013d6:	4b15      	ldr	r3, [pc, #84]	; (800142c <_sbrk+0x60>)
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013e0:	4b13      	ldr	r3, [pc, #76]	; (8001430 <_sbrk+0x64>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d102      	bne.n	80013ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013e8:	4b11      	ldr	r3, [pc, #68]	; (8001430 <_sbrk+0x64>)
 80013ea:	4a12      	ldr	r2, [pc, #72]	; (8001434 <_sbrk+0x68>)
 80013ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ee:	4b10      	ldr	r3, [pc, #64]	; (8001430 <_sbrk+0x64>)
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4413      	add	r3, r2
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d207      	bcs.n	800140c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013fc:	f004 fecc 	bl	8006198 <__errno>
 8001400:	4603      	mov	r3, r0
 8001402:	220c      	movs	r2, #12
 8001404:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001406:	f04f 33ff 	mov.w	r3, #4294967295
 800140a:	e009      	b.n	8001420 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800140c:	4b08      	ldr	r3, [pc, #32]	; (8001430 <_sbrk+0x64>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001412:	4b07      	ldr	r3, [pc, #28]	; (8001430 <_sbrk+0x64>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4413      	add	r3, r2
 800141a:	4a05      	ldr	r2, [pc, #20]	; (8001430 <_sbrk+0x64>)
 800141c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800141e:	68fb      	ldr	r3, [r7, #12]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3718      	adds	r7, #24
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20030000 	.word	0x20030000
 800142c:	00000400 	.word	0x00000400
 8001430:	200003a0 	.word	0x200003a0
 8001434:	20000610 	.word	0x20000610

08001438 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800143c:	4b06      	ldr	r3, [pc, #24]	; (8001458 <SystemInit+0x20>)
 800143e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001442:	4a05      	ldr	r2, [pc, #20]	; (8001458 <SystemInit+0x20>)
 8001444:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001448:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	e000ed00 	.word	0xe000ed00

0800145c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800145c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001494 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001460:	480d      	ldr	r0, [pc, #52]	; (8001498 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001462:	490e      	ldr	r1, [pc, #56]	; (800149c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001464:	4a0e      	ldr	r2, [pc, #56]	; (80014a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001468:	e002      	b.n	8001470 <LoopCopyDataInit>

0800146a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800146a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800146c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800146e:	3304      	adds	r3, #4

08001470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001474:	d3f9      	bcc.n	800146a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001476:	4a0b      	ldr	r2, [pc, #44]	; (80014a4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001478:	4c0b      	ldr	r4, [pc, #44]	; (80014a8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800147a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800147c:	e001      	b.n	8001482 <LoopFillZerobss>

0800147e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800147e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001480:	3204      	adds	r2, #4

08001482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001484:	d3fb      	bcc.n	800147e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001486:	f7ff ffd7 	bl	8001438 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800148a:	f004 fe8b 	bl	80061a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800148e:	f7ff fd1d 	bl	8000ecc <main>
  bx  lr    
 8001492:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001494:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001498:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800149c:	20000258 	.word	0x20000258
  ldr r2, =_sidata
 80014a0:	0800aeac 	.word	0x0800aeac
  ldr r2, =_sbss
 80014a4:	20000258 	.word	0x20000258
  ldr r4, =_ebss
 80014a8:	20000610 	.word	0x20000610

080014ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014ac:	e7fe      	b.n	80014ac <ADC_IRQHandler>

080014ae <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 80014b2:	f000 fc73 	bl	8001d9c <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 80014b6:	20ca      	movs	r0, #202	; 0xca
 80014b8:	f000 f95d 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 80014bc:	20c3      	movs	r0, #195	; 0xc3
 80014be:	f000 f967 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 80014c2:	2008      	movs	r0, #8
 80014c4:	f000 f964 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 80014c8:	2050      	movs	r0, #80	; 0x50
 80014ca:	f000 f961 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 80014ce:	20cf      	movs	r0, #207	; 0xcf
 80014d0:	f000 f951 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80014d4:	2000      	movs	r0, #0
 80014d6:	f000 f95b 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 80014da:	20c1      	movs	r0, #193	; 0xc1
 80014dc:	f000 f958 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 80014e0:	2030      	movs	r0, #48	; 0x30
 80014e2:	f000 f955 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 80014e6:	20ed      	movs	r0, #237	; 0xed
 80014e8:	f000 f945 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 80014ec:	2064      	movs	r0, #100	; 0x64
 80014ee:	f000 f94f 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 80014f2:	2003      	movs	r0, #3
 80014f4:	f000 f94c 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 80014f8:	2012      	movs	r0, #18
 80014fa:	f000 f949 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 80014fe:	2081      	movs	r0, #129	; 0x81
 8001500:	f000 f946 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001504:	20e8      	movs	r0, #232	; 0xe8
 8001506:	f000 f936 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 800150a:	2085      	movs	r0, #133	; 0x85
 800150c:	f000 f940 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001510:	2000      	movs	r0, #0
 8001512:	f000 f93d 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001516:	2078      	movs	r0, #120	; 0x78
 8001518:	f000 f93a 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 800151c:	20cb      	movs	r0, #203	; 0xcb
 800151e:	f000 f92a 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001522:	2039      	movs	r0, #57	; 0x39
 8001524:	f000 f934 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001528:	202c      	movs	r0, #44	; 0x2c
 800152a:	f000 f931 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800152e:	2000      	movs	r0, #0
 8001530:	f000 f92e 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001534:	2034      	movs	r0, #52	; 0x34
 8001536:	f000 f92b 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 800153a:	2002      	movs	r0, #2
 800153c:	f000 f928 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001540:	20f7      	movs	r0, #247	; 0xf7
 8001542:	f000 f918 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8001546:	2020      	movs	r0, #32
 8001548:	f000 f922 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 800154c:	20ea      	movs	r0, #234	; 0xea
 800154e:	f000 f912 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001552:	2000      	movs	r0, #0
 8001554:	f000 f91c 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001558:	2000      	movs	r0, #0
 800155a:	f000 f919 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 800155e:	20b1      	movs	r0, #177	; 0xb1
 8001560:	f000 f909 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001564:	2000      	movs	r0, #0
 8001566:	f000 f913 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 800156a:	201b      	movs	r0, #27
 800156c:	f000 f910 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001570:	20b6      	movs	r0, #182	; 0xb6
 8001572:	f000 f900 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001576:	200a      	movs	r0, #10
 8001578:	f000 f90a 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 800157c:	20a2      	movs	r0, #162	; 0xa2
 800157e:	f000 f907 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001582:	20c0      	movs	r0, #192	; 0xc0
 8001584:	f000 f8f7 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001588:	2010      	movs	r0, #16
 800158a:	f000 f901 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 800158e:	20c1      	movs	r0, #193	; 0xc1
 8001590:	f000 f8f1 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001594:	2010      	movs	r0, #16
 8001596:	f000 f8fb 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 800159a:	20c5      	movs	r0, #197	; 0xc5
 800159c:	f000 f8eb 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 80015a0:	2045      	movs	r0, #69	; 0x45
 80015a2:	f000 f8f5 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 80015a6:	2015      	movs	r0, #21
 80015a8:	f000 f8f2 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 80015ac:	20c7      	movs	r0, #199	; 0xc7
 80015ae:	f000 f8e2 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 80015b2:	2090      	movs	r0, #144	; 0x90
 80015b4:	f000 f8ec 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 80015b8:	2036      	movs	r0, #54	; 0x36
 80015ba:	f000 f8dc 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 80015be:	20c8      	movs	r0, #200	; 0xc8
 80015c0:	f000 f8e6 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 80015c4:	20f2      	movs	r0, #242	; 0xf2
 80015c6:	f000 f8d6 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80015ca:	2000      	movs	r0, #0
 80015cc:	f000 f8e0 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 80015d0:	20b0      	movs	r0, #176	; 0xb0
 80015d2:	f000 f8d0 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 80015d6:	20c2      	movs	r0, #194	; 0xc2
 80015d8:	f000 f8da 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80015dc:	20b6      	movs	r0, #182	; 0xb6
 80015de:	f000 f8ca 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80015e2:	200a      	movs	r0, #10
 80015e4:	f000 f8d4 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 80015e8:	20a7      	movs	r0, #167	; 0xa7
 80015ea:	f000 f8d1 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 80015ee:	2027      	movs	r0, #39	; 0x27
 80015f0:	f000 f8ce 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 80015f4:	2004      	movs	r0, #4
 80015f6:	f000 f8cb 	bl	8001790 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 80015fa:	202a      	movs	r0, #42	; 0x2a
 80015fc:	f000 f8bb 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001600:	2000      	movs	r0, #0
 8001602:	f000 f8c5 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001606:	2000      	movs	r0, #0
 8001608:	f000 f8c2 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800160c:	2000      	movs	r0, #0
 800160e:	f000 f8bf 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001612:	20ef      	movs	r0, #239	; 0xef
 8001614:	f000 f8bc 	bl	8001790 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001618:	202b      	movs	r0, #43	; 0x2b
 800161a:	f000 f8ac 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800161e:	2000      	movs	r0, #0
 8001620:	f000 f8b6 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001624:	2000      	movs	r0, #0
 8001626:	f000 f8b3 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 800162a:	2001      	movs	r0, #1
 800162c:	f000 f8b0 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001630:	203f      	movs	r0, #63	; 0x3f
 8001632:	f000 f8ad 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8001636:	20f6      	movs	r0, #246	; 0xf6
 8001638:	f000 f89d 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 800163c:	2001      	movs	r0, #1
 800163e:	f000 f8a7 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001642:	2000      	movs	r0, #0
 8001644:	f000 f8a4 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8001648:	2006      	movs	r0, #6
 800164a:	f000 f8a1 	bl	8001790 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 800164e:	202c      	movs	r0, #44	; 0x2c
 8001650:	f000 f891 	bl	8001776 <ili9341_WriteReg>
  LCD_Delay(200);
 8001654:	20c8      	movs	r0, #200	; 0xc8
 8001656:	f000 fc8f 	bl	8001f78 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 800165a:	2026      	movs	r0, #38	; 0x26
 800165c:	f000 f88b 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001660:	2001      	movs	r0, #1
 8001662:	f000 f895 	bl	8001790 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8001666:	20e0      	movs	r0, #224	; 0xe0
 8001668:	f000 f885 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 800166c:	200f      	movs	r0, #15
 800166e:	f000 f88f 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8001672:	2029      	movs	r0, #41	; 0x29
 8001674:	f000 f88c 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001678:	2024      	movs	r0, #36	; 0x24
 800167a:	f000 f889 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 800167e:	200c      	movs	r0, #12
 8001680:	f000 f886 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001684:	200e      	movs	r0, #14
 8001686:	f000 f883 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 800168a:	2009      	movs	r0, #9
 800168c:	f000 f880 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001690:	204e      	movs	r0, #78	; 0x4e
 8001692:	f000 f87d 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001696:	2078      	movs	r0, #120	; 0x78
 8001698:	f000 f87a 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 800169c:	203c      	movs	r0, #60	; 0x3c
 800169e:	f000 f877 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80016a2:	2009      	movs	r0, #9
 80016a4:	f000 f874 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 80016a8:	2013      	movs	r0, #19
 80016aa:	f000 f871 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80016ae:	2005      	movs	r0, #5
 80016b0:	f000 f86e 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 80016b4:	2017      	movs	r0, #23
 80016b6:	f000 f86b 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80016ba:	2011      	movs	r0, #17
 80016bc:	f000 f868 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80016c0:	2000      	movs	r0, #0
 80016c2:	f000 f865 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 80016c6:	20e1      	movs	r0, #225	; 0xe1
 80016c8:	f000 f855 	bl	8001776 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80016cc:	2000      	movs	r0, #0
 80016ce:	f000 f85f 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 80016d2:	2016      	movs	r0, #22
 80016d4:	f000 f85c 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80016d8:	201b      	movs	r0, #27
 80016da:	f000 f859 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 80016de:	2004      	movs	r0, #4
 80016e0:	f000 f856 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80016e4:	2011      	movs	r0, #17
 80016e6:	f000 f853 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 80016ea:	2007      	movs	r0, #7
 80016ec:	f000 f850 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 80016f0:	2031      	movs	r0, #49	; 0x31
 80016f2:	f000 f84d 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 80016f6:	2033      	movs	r0, #51	; 0x33
 80016f8:	f000 f84a 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 80016fc:	2042      	movs	r0, #66	; 0x42
 80016fe:	f000 f847 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001702:	2005      	movs	r0, #5
 8001704:	f000 f844 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001708:	200c      	movs	r0, #12
 800170a:	f000 f841 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 800170e:	200a      	movs	r0, #10
 8001710:	f000 f83e 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001714:	2028      	movs	r0, #40	; 0x28
 8001716:	f000 f83b 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 800171a:	202f      	movs	r0, #47	; 0x2f
 800171c:	f000 f838 	bl	8001790 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001720:	200f      	movs	r0, #15
 8001722:	f000 f835 	bl	8001790 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8001726:	2011      	movs	r0, #17
 8001728:	f000 f825 	bl	8001776 <ili9341_WriteReg>
  LCD_Delay(200);
 800172c:	20c8      	movs	r0, #200	; 0xc8
 800172e:	f000 fc23 	bl	8001f78 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001732:	2029      	movs	r0, #41	; 0x29
 8001734:	f000 f81f 	bl	8001776 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8001738:	202c      	movs	r0, #44	; 0x2c
 800173a:	f000 f81c 	bl	8001776 <ili9341_WriteReg>
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}

08001742 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8001746:	f000 fb29 	bl	8001d9c <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 800174a:	2103      	movs	r1, #3
 800174c:	20d3      	movs	r0, #211	; 0xd3
 800174e:	f000 f82c 	bl	80017aa <ili9341_ReadData>
 8001752:	4603      	mov	r3, r0
 8001754:	b29b      	uxth	r3, r3
}
 8001756:	4618      	mov	r0, r3
 8001758:	bd80      	pop	{r7, pc}

0800175a <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 800175e:	2029      	movs	r0, #41	; 0x29
 8001760:	f000 f809 	bl	8001776 <ili9341_WriteReg>
}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}

08001768 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 800176c:	2028      	movs	r0, #40	; 0x28
 800176e:	f000 f802 	bl	8001776 <ili9341_WriteReg>
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}

08001776 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	b082      	sub	sp, #8
 800177a:	af00      	add	r7, sp, #0
 800177c:	4603      	mov	r3, r0
 800177e:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	4618      	mov	r0, r3
 8001784:	f000 fba4 	bl	8001ed0 <LCD_IO_WriteReg>
}
 8001788:	bf00      	nop
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 800179a:	88fb      	ldrh	r3, [r7, #6]
 800179c:	4618      	mov	r0, r3
 800179e:	f000 fb75 	bl	8001e8c <LCD_IO_WriteData>
}
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	4603      	mov	r3, r0
 80017b2:	460a      	mov	r2, r1
 80017b4:	80fb      	strh	r3, [r7, #6]
 80017b6:	4613      	mov	r3, r2
 80017b8:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 80017ba:	797a      	ldrb	r2, [r7, #5]
 80017bc:	88fb      	ldrh	r3, [r7, #6]
 80017be:	4611      	mov	r1, r2
 80017c0:	4618      	mov	r0, r3
 80017c2:	f000 fba7 	bl	8001f14 <LCD_IO_ReadData>
 80017c6:	4603      	mov	r3, r0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 80017d4:	23f0      	movs	r3, #240	; 0xf0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 80017e4:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr

080017f2 <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b084      	sub	sp, #16
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	4603      	mov	r3, r0
 80017fa:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80017fc:	2300      	movs	r3, #0
 80017fe:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8001800:	f000 fbc6 	bl	8001f90 <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001804:	88fb      	ldrh	r3, [r7, #6]
 8001806:	b2db      	uxtb	r3, r3
 8001808:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 800180a:	f107 030f 	add.w	r3, r7, #15
 800180e:	2201      	movs	r2, #1
 8001810:	2120      	movs	r1, #32
 8001812:	4618      	mov	r0, r3
 8001814:	f000 fc08 	bl	8002028 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8001818:	88fb      	ldrh	r3, [r7, #6]
 800181a:	0a1b      	lsrs	r3, r3, #8
 800181c:	b29b      	uxth	r3, r3
 800181e:	b2db      	uxtb	r3, r3
 8001820:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8001822:	f107 030f 	add.w	r3, r7, #15
 8001826:	2201      	movs	r2, #1
 8001828:	2123      	movs	r1, #35	; 0x23
 800182a:	4618      	mov	r0, r3
 800182c:	f000 fbfc 	bl	8002028 <GYRO_IO_Write>
}
 8001830:	bf00      	nop
 8001832:	3710      	adds	r7, #16
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}

08001838 <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	b082      	sub	sp, #8
 800184a:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 800184c:	f000 fba0 	bl	8001f90 <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 8001850:	1dfb      	adds	r3, r7, #7
 8001852:	2201      	movs	r2, #1
 8001854:	210f      	movs	r1, #15
 8001856:	4618      	mov	r0, r3
 8001858:	f000 fc18 	bl	800208c <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 800185c:	79fb      	ldrb	r3, [r7, #7]
}
 800185e:	4618      	mov	r0, r3
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b082      	sub	sp, #8
 800186a:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800186c:	1dfb      	adds	r3, r7, #7
 800186e:	2201      	movs	r2, #1
 8001870:	2124      	movs	r1, #36	; 0x24
 8001872:	4618      	mov	r0, r3
 8001874:	f000 fc0a 	bl	800208c <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8001878:	79fb      	ldrb	r3, [r7, #7]
 800187a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800187e:	b2db      	uxtb	r3, r3
 8001880:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001882:	1dfb      	adds	r3, r7, #7
 8001884:	2201      	movs	r2, #1
 8001886:	2124      	movs	r1, #36	; 0x24
 8001888:	4618      	mov	r0, r3
 800188a:	f000 fbcd 	bl	8002028 <GYRO_IO_Write>
}
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 8001896:	b580      	push	{r7, lr}
 8001898:	b084      	sub	sp, #16
 800189a:	af00      	add	r7, sp, #0
 800189c:	4603      	mov	r3, r0
 800189e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80018a0:	2300      	movs	r3, #0
 80018a2:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 80018a4:	88fb      	ldrh	r3, [r7, #6]
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 80018aa:	f107 030f 	add.w	r3, r7, #15
 80018ae:	2201      	movs	r2, #1
 80018b0:	2120      	movs	r1, #32
 80018b2:	4618      	mov	r0, r3
 80018b4:	f000 fbb8 	bl	8002028 <GYRO_IO_Write>
}
 80018b8:	bf00      	nop
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 80018ca:	2300      	movs	r3, #0
 80018cc:	73fb      	strb	r3, [r7, #15]
 80018ce:	2300      	movs	r3, #0
 80018d0:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 80018d2:	f107 030f 	add.w	r3, r7, #15
 80018d6:	2201      	movs	r2, #1
 80018d8:	2130      	movs	r1, #48	; 0x30
 80018da:	4618      	mov	r0, r3
 80018dc:	f000 fbd6 	bl	800208c <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 80018e0:	f107 030e 	add.w	r3, r7, #14
 80018e4:	2201      	movs	r2, #1
 80018e6:	2122      	movs	r1, #34	; 0x22
 80018e8:	4618      	mov	r0, r3
 80018ea:	f000 fbcf 	bl	800208c <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
 80018f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 80018f8:	88fb      	ldrh	r3, [r7, #6]
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	121b      	asrs	r3, r3, #8
 80018fe:	b25a      	sxtb	r2, r3
 8001900:	7bfb      	ldrb	r3, [r7, #15]
 8001902:	b25b      	sxtb	r3, r3
 8001904:	4313      	orrs	r3, r2
 8001906:	b25b      	sxtb	r3, r3
 8001908:	b2db      	uxtb	r3, r3
 800190a:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 800190c:	7bbb      	ldrb	r3, [r7, #14]
 800190e:	f023 0320 	bic.w	r3, r3, #32
 8001912:	b2db      	uxtb	r3, r3
 8001914:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 8001916:	88fb      	ldrh	r3, [r7, #6]
 8001918:	b2da      	uxtb	r2, r3
 800191a:	7bbb      	ldrb	r3, [r7, #14]
 800191c:	4313      	orrs	r3, r2
 800191e:	b2db      	uxtb	r3, r3
 8001920:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8001922:	f107 030f 	add.w	r3, r7, #15
 8001926:	2201      	movs	r2, #1
 8001928:	2130      	movs	r1, #48	; 0x30
 800192a:	4618      	mov	r0, r3
 800192c:	f000 fb7c 	bl	8002028 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8001930:	f107 030e 	add.w	r3, r7, #14
 8001934:	2201      	movs	r2, #1
 8001936:	2122      	movs	r1, #34	; 0x22
 8001938:	4618      	mov	r0, r3
 800193a:	f000 fb75 	bl	8002028 <GYRO_IO_Write>
}
 800193e:	bf00      	nop
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8001946:	b580      	push	{r7, lr}
 8001948:	b084      	sub	sp, #16
 800194a:	af00      	add	r7, sp, #0
 800194c:	4603      	mov	r3, r0
 800194e:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001950:	f107 030f 	add.w	r3, r7, #15
 8001954:	2201      	movs	r2, #1
 8001956:	2122      	movs	r1, #34	; 0x22
 8001958:	4618      	mov	r0, r3
 800195a:	f000 fb97 	bl	800208c <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d10a      	bne.n	800197a <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 8001964:	7bfb      	ldrb	r3, [r7, #15]
 8001966:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800196a:	b2db      	uxtb	r3, r3
 800196c:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 800196e:	7bfb      	ldrb	r3, [r7, #15]
 8001970:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001974:	b2db      	uxtb	r3, r3
 8001976:	73fb      	strb	r3, [r7, #15]
 8001978:	e00c      	b.n	8001994 <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d109      	bne.n	8001994 <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 8001980:	7bfb      	ldrb	r3, [r7, #15]
 8001982:	f023 0308 	bic.w	r3, r3, #8
 8001986:	b2db      	uxtb	r3, r3
 8001988:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 800198a:	7bfb      	ldrb	r3, [r7, #15]
 800198c:	f043 0308 	orr.w	r3, r3, #8
 8001990:	b2db      	uxtb	r3, r3
 8001992:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001994:	f107 030f 	add.w	r3, r7, #15
 8001998:	2201      	movs	r2, #1
 800199a:	2122      	movs	r1, #34	; 0x22
 800199c:	4618      	mov	r0, r3
 800199e:	f000 fb43 	bl	8002028 <GYRO_IO_Write>
}
 80019a2:	bf00      	nop
 80019a4:	3710      	adds	r7, #16
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b084      	sub	sp, #16
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	4603      	mov	r3, r0
 80019b2:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80019b4:	f107 030f 	add.w	r3, r7, #15
 80019b8:	2201      	movs	r2, #1
 80019ba:	2122      	movs	r1, #34	; 0x22
 80019bc:	4618      	mov	r0, r3
 80019be:	f000 fb65 	bl	800208c <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d107      	bne.n	80019d8 <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
 80019ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 80019d2:	7bfb      	ldrb	r3, [r7, #15]
 80019d4:	73fb      	strb	r3, [r7, #15]
 80019d6:	e009      	b.n	80019ec <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 80019d8:	79fb      	ldrb	r3, [r7, #7]
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d106      	bne.n	80019ec <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 80019de:	7bfb      	ldrb	r3, [r7, #15]
 80019e0:	f023 0308 	bic.w	r3, r3, #8
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
 80019ea:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80019ec:	f107 030f 	add.w	r3, r7, #15
 80019f0:	2201      	movs	r2, #1
 80019f2:	2122      	movs	r1, #34	; 0x22
 80019f4:	4618      	mov	r0, r3
 80019f6:	f000 fb17 	bl	8002028 <GYRO_IO_Write>
}
 80019fa:	bf00      	nop
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b084      	sub	sp, #16
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	4603      	mov	r3, r0
 8001a0a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8001a0c:	f107 030f 	add.w	r3, r7, #15
 8001a10:	2201      	movs	r2, #1
 8001a12:	2121      	movs	r1, #33	; 0x21
 8001a14:	4618      	mov	r0, r3
 8001a16:	f000 fb39 	bl	800208c <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
 8001a1c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 8001a24:	7bfa      	ldrb	r2, [r7, #15]
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8001a2e:	f107 030f 	add.w	r3, r7, #15
 8001a32:	2201      	movs	r2, #1
 8001a34:	2121      	movs	r1, #33	; 0x21
 8001a36:	4618      	mov	r0, r3
 8001a38:	f000 faf6 	bl	8002028 <GYRO_IO_Write>
}
 8001a3c:	bf00      	nop
 8001a3e:	3710      	adds	r7, #16
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001a4e:	f107 030f 	add.w	r3, r7, #15
 8001a52:	2201      	movs	r2, #1
 8001a54:	2124      	movs	r1, #36	; 0x24
 8001a56:	4618      	mov	r0, r3
 8001a58:	f000 fb18 	bl	800208c <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	f023 0310 	bic.w	r3, r3, #16
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8001a66:	7bfa      	ldrb	r2, [r7, #15]
 8001a68:	79fb      	ldrb	r3, [r7, #7]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001a70:	f107 030f 	add.w	r3, r7, #15
 8001a74:	2201      	movs	r2, #1
 8001a76:	2124      	movs	r1, #36	; 0x24
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f000 fad5 	bl	8002028 <GYRO_IO_Write>
}
 8001a7e:	bf00      	nop
 8001a80:	3710      	adds	r7, #16
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
	...

08001a88 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b08a      	sub	sp, #40	; 0x28
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 8001a90:	2300      	movs	r3, #0
 8001a92:	61bb      	str	r3, [r7, #24]
 8001a94:	2300      	movs	r3, #0
 8001a96:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 8001a98:	f107 0310 	add.w	r3, r7, #16
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 8001aa6:	f04f 0300 	mov.w	r3, #0
 8001aaa:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8001ab0:	f107 030f 	add.w	r3, r7, #15
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	2123      	movs	r1, #35	; 0x23
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f000 fae7 	bl	800208c <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8001abe:	f107 0318 	add.w	r3, r7, #24
 8001ac2:	2206      	movs	r2, #6
 8001ac4:	2128      	movs	r1, #40	; 0x28
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f000 fae0 	bl	800208c <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8001acc:	7bfb      	ldrb	r3, [r7, #15]
 8001ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d123      	bne.n	8001b1e <L3GD20_ReadXYZAngRate+0x96>
  {
    for(i=0; i<3; i++)
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	623b      	str	r3, [r7, #32]
 8001ada:	e01c      	b.n	8001b16 <L3GD20_ReadXYZAngRate+0x8e>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8001adc:	6a3b      	ldr	r3, [r7, #32]
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	3328      	adds	r3, #40	; 0x28
 8001ae4:	443b      	add	r3, r7
 8001ae6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	021b      	lsls	r3, r3, #8
 8001aee:	b29a      	uxth	r2, r3
 8001af0:	6a3b      	ldr	r3, [r7, #32]
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	3328      	adds	r3, #40	; 0x28
 8001af6:	443b      	add	r3, r7
 8001af8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	4413      	add	r3, r2
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	b21a      	sxth	r2, r3
 8001b04:	6a3b      	ldr	r3, [r7, #32]
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	3328      	adds	r3, #40	; 0x28
 8001b0a:	443b      	add	r3, r7
 8001b0c:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8001b10:	6a3b      	ldr	r3, [r7, #32]
 8001b12:	3301      	adds	r3, #1
 8001b14:	623b      	str	r3, [r7, #32]
 8001b16:	6a3b      	ldr	r3, [r7, #32]
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	dddf      	ble.n	8001adc <L3GD20_ReadXYZAngRate+0x54>
 8001b1c:	e022      	b.n	8001b64 <L3GD20_ReadXYZAngRate+0xdc>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 8001b1e:	2300      	movs	r3, #0
 8001b20:	623b      	str	r3, [r7, #32]
 8001b22:	e01c      	b.n	8001b5e <L3GD20_ReadXYZAngRate+0xd6>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8001b24:	6a3b      	ldr	r3, [r7, #32]
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	3328      	adds	r3, #40	; 0x28
 8001b2a:	443b      	add	r3, r7
 8001b2c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	021b      	lsls	r3, r3, #8
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	6a3b      	ldr	r3, [r7, #32]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	3328      	adds	r3, #40	; 0x28
 8001b3e:	443b      	add	r3, r7
 8001b40:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	4413      	add	r3, r2
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	b21a      	sxth	r2, r3
 8001b4c:	6a3b      	ldr	r3, [r7, #32]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	3328      	adds	r3, #40	; 0x28
 8001b52:	443b      	add	r3, r7
 8001b54:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8001b58:	6a3b      	ldr	r3, [r7, #32]
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	623b      	str	r3, [r7, #32]
 8001b5e:	6a3b      	ldr	r3, [r7, #32]
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	dddf      	ble.n	8001b24 <L3GD20_ReadXYZAngRate+0x9c>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8001b64:	7bfb      	ldrb	r3, [r7, #15]
 8001b66:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001b6a:	2b20      	cmp	r3, #32
 8001b6c:	d00c      	beq.n	8001b88 <L3GD20_ReadXYZAngRate+0x100>
 8001b6e:	2b20      	cmp	r3, #32
 8001b70:	dc0d      	bgt.n	8001b8e <L3GD20_ReadXYZAngRate+0x106>
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d002      	beq.n	8001b7c <L3GD20_ReadXYZAngRate+0xf4>
 8001b76:	2b10      	cmp	r3, #16
 8001b78:	d003      	beq.n	8001b82 <L3GD20_ReadXYZAngRate+0xfa>
 8001b7a:	e008      	b.n	8001b8e <L3GD20_ReadXYZAngRate+0x106>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 8001b7c:	4b15      	ldr	r3, [pc, #84]	; (8001bd4 <L3GD20_ReadXYZAngRate+0x14c>)
 8001b7e:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001b80:	e005      	b.n	8001b8e <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 8001b82:	4b15      	ldr	r3, [pc, #84]	; (8001bd8 <L3GD20_ReadXYZAngRate+0x150>)
 8001b84:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001b86:	e002      	b.n	8001b8e <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8001b88:	4b14      	ldr	r3, [pc, #80]	; (8001bdc <L3GD20_ReadXYZAngRate+0x154>)
 8001b8a:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001b8c:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 8001b8e:	2300      	movs	r3, #0
 8001b90:	623b      	str	r3, [r7, #32]
 8001b92:	e016      	b.n	8001bc2 <L3GD20_ReadXYZAngRate+0x13a>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8001b94:	6a3b      	ldr	r3, [r7, #32]
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	3328      	adds	r3, #40	; 0x28
 8001b9a:	443b      	add	r3, r7
 8001b9c:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8001ba0:	ee07 3a90 	vmov	s15, r3
 8001ba4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ba8:	6a3b      	ldr	r3, [r7, #32]
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	4413      	add	r3, r2
 8001bb0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001bb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bb8:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8001bbc:	6a3b      	ldr	r3, [r7, #32]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	623b      	str	r3, [r7, #32]
 8001bc2:	6a3b      	ldr	r3, [r7, #32]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	dde5      	ble.n	8001b94 <L3GD20_ReadXYZAngRate+0x10c>
  }
}
 8001bc8:	bf00      	nop
 8001bca:	bf00      	nop
 8001bcc:	3728      	adds	r7, #40	; 0x28
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	410c0000 	.word	0x410c0000
 8001bd8:	418c0000 	.word	0x418c0000
 8001bdc:	428c0000 	.word	0x428c0000

08001be0 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001be4:	4819      	ldr	r0, [pc, #100]	; (8001c4c <SPIx_Init+0x6c>)
 8001be6:	f004 f87e 	bl	8005ce6 <HAL_SPI_GetState>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d12b      	bne.n	8001c48 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8001bf0:	4b16      	ldr	r3, [pc, #88]	; (8001c4c <SPIx_Init+0x6c>)
 8001bf2:	4a17      	ldr	r2, [pc, #92]	; (8001c50 <SPIx_Init+0x70>)
 8001bf4:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001bf6:	4b15      	ldr	r3, [pc, #84]	; (8001c4c <SPIx_Init+0x6c>)
 8001bf8:	2218      	movs	r2, #24
 8001bfa:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001bfc:	4b13      	ldr	r3, [pc, #76]	; (8001c4c <SPIx_Init+0x6c>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001c02:	4b12      	ldr	r3, [pc, #72]	; (8001c4c <SPIx_Init+0x6c>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001c08:	4b10      	ldr	r3, [pc, #64]	; (8001c4c <SPIx_Init+0x6c>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001c0e:	4b0f      	ldr	r3, [pc, #60]	; (8001c4c <SPIx_Init+0x6c>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001c14:	4b0d      	ldr	r3, [pc, #52]	; (8001c4c <SPIx_Init+0x6c>)
 8001c16:	2207      	movs	r2, #7
 8001c18:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001c1a:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <SPIx_Init+0x6c>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001c20:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <SPIx_Init+0x6c>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001c26:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <SPIx_Init+0x6c>)
 8001c28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c2c:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001c2e:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <SPIx_Init+0x6c>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001c34:	4b05      	ldr	r3, [pc, #20]	; (8001c4c <SPIx_Init+0x6c>)
 8001c36:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c3a:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8001c3c:	4803      	ldr	r0, [pc, #12]	; (8001c4c <SPIx_Init+0x6c>)
 8001c3e:	f000 f873 	bl	8001d28 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001c42:	4802      	ldr	r0, [pc, #8]	; (8001c4c <SPIx_Init+0x6c>)
 8001c44:	f003 fbaf 	bl	80053a6 <HAL_SPI_Init>
  } 
}
 8001c48:	bf00      	nop
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	200003a4 	.word	0x200003a4
 8001c50:	40015000 	.word	0x40015000

08001c54 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	b29a      	uxth	r2, r3
 8001c66:	4b09      	ldr	r3, [pc, #36]	; (8001c8c <SPIx_Read+0x38>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f107 0108 	add.w	r1, r7, #8
 8001c6e:	4808      	ldr	r0, [pc, #32]	; (8001c90 <SPIx_Read+0x3c>)
 8001c70:	f003 fd86 	bl	8005780 <HAL_SPI_Receive>
 8001c74:	4603      	mov	r3, r0
 8001c76:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001c7e:	f000 f847 	bl	8001d10 <SPIx_Error>
  }
  
  return readvalue;
 8001c82:	68bb      	ldr	r3, [r7, #8]
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3710      	adds	r7, #16
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	20000070 	.word	0x20000070
 8001c90:	200003a4 	.word	0x200003a4

08001c94 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8001ca2:	4b09      	ldr	r3, [pc, #36]	; (8001cc8 <SPIx_Write+0x34>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	1db9      	adds	r1, r7, #6
 8001ca8:	2201      	movs	r2, #1
 8001caa:	4808      	ldr	r0, [pc, #32]	; (8001ccc <SPIx_Write+0x38>)
 8001cac:	f003 fc2c 	bl	8005508 <HAL_SPI_Transmit>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001cb4:	7bfb      	ldrb	r3, [r7, #15]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001cba:	f000 f829 	bl	8001d10 <SPIx_Error>
  }
}
 8001cbe:	bf00      	nop
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000070 	.word	0x20000070
 8001ccc:	200003a4 	.word	0x200003a4

08001cd0 <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte: Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af02      	add	r7, sp, #8
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte = 0;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	73fb      	strb	r3, [r7, #15]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 8001cde:	4b0a      	ldr	r3, [pc, #40]	; (8001d08 <SPIx_WriteRead+0x38>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f107 020f 	add.w	r2, r7, #15
 8001ce6:	1df9      	adds	r1, r7, #7
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	2301      	movs	r3, #1
 8001cec:	4807      	ldr	r0, [pc, #28]	; (8001d0c <SPIx_WriteRead+0x3c>)
 8001cee:	f003 fe58 	bl	80059a2 <HAL_SPI_TransmitReceive>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <SPIx_WriteRead+0x2c>
  {
    SPIx_Error();
 8001cf8:	f000 f80a 	bl	8001d10 <SPIx_Error>
  }
  
  return receivedbyte;
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	20000070 	.word	0x20000070
 8001d0c:	200003a4 	.word	0x200003a4

08001d10 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001d14:	4803      	ldr	r0, [pc, #12]	; (8001d24 <SPIx_Error+0x14>)
 8001d16:	f003 fbcf 	bl	80054b8 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8001d1a:	f7ff ff61 	bl	8001be0 <SPIx_Init>
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	200003a4 	.word	0x200003a4

08001d28 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b08a      	sub	sp, #40	; 0x28
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8001d30:	2300      	movs	r3, #0
 8001d32:	613b      	str	r3, [r7, #16]
 8001d34:	4b17      	ldr	r3, [pc, #92]	; (8001d94 <SPIx_MspInit+0x6c>)
 8001d36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d38:	4a16      	ldr	r2, [pc, #88]	; (8001d94 <SPIx_MspInit+0x6c>)
 8001d3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001d3e:	6453      	str	r3, [r2, #68]	; 0x44
 8001d40:	4b14      	ldr	r3, [pc, #80]	; (8001d94 <SPIx_MspInit+0x6c>)
 8001d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d48:	613b      	str	r3, [r7, #16]
 8001d4a:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	4b10      	ldr	r3, [pc, #64]	; (8001d94 <SPIx_MspInit+0x6c>)
 8001d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d54:	4a0f      	ldr	r2, [pc, #60]	; (8001d94 <SPIx_MspInit+0x6c>)
 8001d56:	f043 0320 	orr.w	r3, r3, #32
 8001d5a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5c:	4b0d      	ldr	r3, [pc, #52]	; (8001d94 <SPIx_MspInit+0x6c>)
 8001d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d60:	f003 0320 	and.w	r3, r3, #32
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001d68:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001d6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001d6e:	2302      	movs	r3, #2
 8001d70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001d72:	2302      	movs	r3, #2
 8001d74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001d76:	2301      	movs	r3, #1
 8001d78:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001d7a:	2305      	movs	r3, #5
 8001d7c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8001d7e:	f107 0314 	add.w	r3, r7, #20
 8001d82:	4619      	mov	r1, r3
 8001d84:	4804      	ldr	r0, [pc, #16]	; (8001d98 <SPIx_MspInit+0x70>)
 8001d86:	f001 fe93 	bl	8003ab0 <HAL_GPIO_Init>
}
 8001d8a:	bf00      	nop
 8001d8c:	3728      	adds	r7, #40	; 0x28
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800
 8001d98:	40021400 	.word	0x40021400

08001d9c <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b088      	sub	sp, #32
 8001da0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8001da2:	4b36      	ldr	r3, [pc, #216]	; (8001e7c <LCD_IO_Init+0xe0>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d164      	bne.n	8001e74 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8001daa:	4b34      	ldr	r3, [pc, #208]	; (8001e7c <LCD_IO_Init+0xe0>)
 8001dac:	2201      	movs	r2, #1
 8001dae:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001db0:	2300      	movs	r3, #0
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	4b32      	ldr	r3, [pc, #200]	; (8001e80 <LCD_IO_Init+0xe4>)
 8001db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db8:	4a31      	ldr	r2, [pc, #196]	; (8001e80 <LCD_IO_Init+0xe4>)
 8001dba:	f043 0308 	orr.w	r3, r3, #8
 8001dbe:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc0:	4b2f      	ldr	r3, [pc, #188]	; (8001e80 <LCD_IO_Init+0xe4>)
 8001dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc4:	f003 0308 	and.w	r3, r3, #8
 8001dc8:	60bb      	str	r3, [r7, #8]
 8001dca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001dcc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001dd0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001dde:	f107 030c 	add.w	r3, r7, #12
 8001de2:	4619      	mov	r1, r3
 8001de4:	4827      	ldr	r0, [pc, #156]	; (8001e84 <LCD_IO_Init+0xe8>)
 8001de6:	f001 fe63 	bl	8003ab0 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	607b      	str	r3, [r7, #4]
 8001dee:	4b24      	ldr	r3, [pc, #144]	; (8001e80 <LCD_IO_Init+0xe4>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	4a23      	ldr	r2, [pc, #140]	; (8001e80 <LCD_IO_Init+0xe4>)
 8001df4:	f043 0308 	orr.w	r3, r3, #8
 8001df8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfa:	4b21      	ldr	r3, [pc, #132]	; (8001e80 <LCD_IO_Init+0xe4>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfe:	f003 0308 	and.w	r3, r3, #8
 8001e02:	607b      	str	r3, [r7, #4]
 8001e04:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001e06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e0a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001e14:	2302      	movs	r3, #2
 8001e16:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001e18:	f107 030c 	add.w	r3, r7, #12
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4819      	ldr	r0, [pc, #100]	; (8001e84 <LCD_IO_Init+0xe8>)
 8001e20:	f001 fe46 	bl	8003ab0 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001e24:	2300      	movs	r3, #0
 8001e26:	603b      	str	r3, [r7, #0]
 8001e28:	4b15      	ldr	r3, [pc, #84]	; (8001e80 <LCD_IO_Init+0xe4>)
 8001e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2c:	4a14      	ldr	r2, [pc, #80]	; (8001e80 <LCD_IO_Init+0xe4>)
 8001e2e:	f043 0304 	orr.w	r3, r3, #4
 8001e32:	6313      	str	r3, [r2, #48]	; 0x30
 8001e34:	4b12      	ldr	r3, [pc, #72]	; (8001e80 <LCD_IO_Init+0xe4>)
 8001e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e38:	f003 0304 	and.w	r3, r3, #4
 8001e3c:	603b      	str	r3, [r7, #0]
 8001e3e:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001e40:	2304      	movs	r3, #4
 8001e42:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001e44:	2301      	movs	r3, #1
 8001e46:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001e50:	f107 030c 	add.w	r3, r7, #12
 8001e54:	4619      	mov	r1, r3
 8001e56:	480c      	ldr	r0, [pc, #48]	; (8001e88 <LCD_IO_Init+0xec>)
 8001e58:	f001 fe2a 	bl	8003ab0 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	2104      	movs	r1, #4
 8001e60:	4809      	ldr	r0, [pc, #36]	; (8001e88 <LCD_IO_Init+0xec>)
 8001e62:	f002 f8dd 	bl	8004020 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001e66:	2201      	movs	r2, #1
 8001e68:	2104      	movs	r1, #4
 8001e6a:	4807      	ldr	r0, [pc, #28]	; (8001e88 <LCD_IO_Init+0xec>)
 8001e6c:	f002 f8d8 	bl	8004020 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8001e70:	f7ff feb6 	bl	8001be0 <SPIx_Init>
  }
}
 8001e74:	bf00      	nop
 8001e76:	3720      	adds	r7, #32
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	200003fc 	.word	0x200003fc
 8001e80:	40023800 	.word	0x40023800
 8001e84:	40020c00 	.word	0x40020c00
 8001e88:	40020800 	.word	0x40020800

08001e8c <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001e96:	2201      	movs	r2, #1
 8001e98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e9c:	480a      	ldr	r0, [pc, #40]	; (8001ec8 <LCD_IO_WriteData+0x3c>)
 8001e9e:	f002 f8bf 	bl	8004020 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	2104      	movs	r1, #4
 8001ea6:	4809      	ldr	r0, [pc, #36]	; (8001ecc <LCD_IO_WriteData+0x40>)
 8001ea8:	f002 f8ba 	bl	8004020 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8001eac:	88fb      	ldrh	r3, [r7, #6]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff fef0 	bl	8001c94 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	2104      	movs	r1, #4
 8001eb8:	4804      	ldr	r0, [pc, #16]	; (8001ecc <LCD_IO_WriteData+0x40>)
 8001eba:	f002 f8b1 	bl	8004020 <HAL_GPIO_WritePin>
}
 8001ebe:	bf00      	nop
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40020c00 	.word	0x40020c00
 8001ecc:	40020800 	.word	0x40020800

08001ed0 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001eda:	2200      	movs	r2, #0
 8001edc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ee0:	480a      	ldr	r0, [pc, #40]	; (8001f0c <LCD_IO_WriteReg+0x3c>)
 8001ee2:	f002 f89d 	bl	8004020 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	2104      	movs	r1, #4
 8001eea:	4809      	ldr	r0, [pc, #36]	; (8001f10 <LCD_IO_WriteReg+0x40>)
 8001eec:	f002 f898 	bl	8004020 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8001ef0:	79fb      	ldrb	r3, [r7, #7]
 8001ef2:	b29b      	uxth	r3, r3
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff fecd 	bl	8001c94 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001efa:	2201      	movs	r2, #1
 8001efc:	2104      	movs	r1, #4
 8001efe:	4804      	ldr	r0, [pc, #16]	; (8001f10 <LCD_IO_WriteReg+0x40>)
 8001f00:	f002 f88e 	bl	8004020 <HAL_GPIO_WritePin>
}
 8001f04:	bf00      	nop
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40020c00 	.word	0x40020c00
 8001f10:	40020800 	.word	0x40020800

08001f14 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	460a      	mov	r2, r1
 8001f1e:	80fb      	strh	r3, [r7, #6]
 8001f20:	4613      	mov	r3, r2
 8001f22:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8001f24:	2300      	movs	r3, #0
 8001f26:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8001f28:	2200      	movs	r2, #0
 8001f2a:	2104      	movs	r1, #4
 8001f2c:	4810      	ldr	r0, [pc, #64]	; (8001f70 <LCD_IO_ReadData+0x5c>)
 8001f2e:	f002 f877 	bl	8004020 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001f32:	2200      	movs	r2, #0
 8001f34:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f38:	480e      	ldr	r0, [pc, #56]	; (8001f74 <LCD_IO_ReadData+0x60>)
 8001f3a:	f002 f871 	bl	8004020 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8001f3e:	88fb      	ldrh	r3, [r7, #6]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff fea7 	bl	8001c94 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8001f46:	797b      	ldrb	r3, [r7, #5]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff fe83 	bl	8001c54 <SPIx_Read>
 8001f4e:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001f50:	2201      	movs	r2, #1
 8001f52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f56:	4807      	ldr	r0, [pc, #28]	; (8001f74 <LCD_IO_ReadData+0x60>)
 8001f58:	f002 f862 	bl	8004020 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	2104      	movs	r1, #4
 8001f60:	4803      	ldr	r0, [pc, #12]	; (8001f70 <LCD_IO_ReadData+0x5c>)
 8001f62:	f002 f85d 	bl	8004020 <HAL_GPIO_WritePin>
  
  return readvalue;
 8001f66:	68fb      	ldr	r3, [r7, #12]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3710      	adds	r7, #16
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	40020800 	.word	0x40020800
 8001f74:	40020c00 	.word	0x40020c00

08001f78 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f001 f80b 	bl	8002f9c <HAL_Delay>
}
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
	...

08001f90 <GYRO_IO_Init>:

/**
  * @brief  Configures the Gyroscope SPI interface.
  */
void GYRO_IO_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b088      	sub	sp, #32
 8001f94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------*/
  /* Enable CS GPIO clock and Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8001f96:	2300      	movs	r3, #0
 8001f98:	60bb      	str	r3, [r7, #8]
 8001f9a:	4b20      	ldr	r3, [pc, #128]	; (800201c <GYRO_IO_Init+0x8c>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9e:	4a1f      	ldr	r2, [pc, #124]	; (800201c <GYRO_IO_Init+0x8c>)
 8001fa0:	f043 0304 	orr.w	r3, r3, #4
 8001fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa6:	4b1d      	ldr	r3, [pc, #116]	; (800201c <GYRO_IO_Init+0x8c>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001faa:	f003 0304 	and.w	r3, r3, #4
 8001fae:	60bb      	str	r3, [r7, #8]
 8001fb0:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 8001fc2:	f107 030c 	add.w	r3, r7, #12
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	4815      	ldr	r0, [pc, #84]	; (8002020 <GYRO_IO_Init+0x90>)
 8001fca:	f001 fd71 	bl	8003ab0 <HAL_GPIO_Init>
  
  /* Deselect: Chip Select high */
  GYRO_CS_HIGH();
 8001fce:	2201      	movs	r2, #1
 8001fd0:	2102      	movs	r1, #2
 8001fd2:	4813      	ldr	r0, [pc, #76]	; (8002020 <GYRO_IO_Init+0x90>)
 8001fd4:	f002 f824 	bl	8004020 <HAL_GPIO_WritePin>
  
  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8001fd8:	2300      	movs	r3, #0
 8001fda:	607b      	str	r3, [r7, #4]
 8001fdc:	4b0f      	ldr	r3, [pc, #60]	; (800201c <GYRO_IO_Init+0x8c>)
 8001fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe0:	4a0e      	ldr	r2, [pc, #56]	; (800201c <GYRO_IO_Init+0x8c>)
 8001fe2:	f043 0301 	orr.w	r3, r3, #1
 8001fe6:	6313      	str	r3, [r2, #48]	; 0x30
 8001fe8:	4b0c      	ldr	r3, [pc, #48]	; (800201c <GYRO_IO_Init+0x8c>)
 8001fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fec:	f003 0301 	and.w	r3, r3, #1
 8001ff0:	607b      	str	r3, [r7, #4]
 8001ff2:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 8001ff4:	2306      	movs	r3, #6
 8001ff6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 8002000:	2300      	movs	r3, #0
 8002002:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8002004:	f107 030c 	add.w	r3, r7, #12
 8002008:	4619      	mov	r1, r3
 800200a:	4806      	ldr	r0, [pc, #24]	; (8002024 <GYRO_IO_Init+0x94>)
 800200c:	f001 fd50 	bl	8003ab0 <HAL_GPIO_Init>

  SPIx_Init();
 8002010:	f7ff fde6 	bl	8001be0 <SPIx_Init>
}
 8002014:	bf00      	nop
 8002016:	3720      	adds	r7, #32
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40023800 	.word	0x40023800
 8002020:	40020800 	.word	0x40020800
 8002024:	40020000 	.word	0x40020000

08002028 <GYRO_IO_Write>:
  * @param  pBuffer: Pointer to the buffer containing the data to be written to the Gyroscope.
  * @param  WriteAddr: Gyroscope's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	460b      	mov	r3, r1
 8002032:	70fb      	strb	r3, [r7, #3]
 8002034:	4613      	mov	r3, r2
 8002036:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8002038:	883b      	ldrh	r3, [r7, #0]
 800203a:	2b01      	cmp	r3, #1
 800203c:	d903      	bls.n	8002046 <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 800203e:	78fb      	ldrb	r3, [r7, #3]
 8002040:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002044:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8002046:	2200      	movs	r2, #0
 8002048:	2102      	movs	r1, #2
 800204a:	480f      	ldr	r0, [pc, #60]	; (8002088 <GYRO_IO_Write+0x60>)
 800204c:	f001 ffe8 	bl	8004020 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 8002050:	78fb      	ldrb	r3, [r7, #3]
 8002052:	4618      	mov	r0, r3
 8002054:	f7ff fe3c 	bl	8001cd0 <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8002058:	e00a      	b.n	8002070 <GYRO_IO_Write+0x48>
  {
    SPIx_WriteRead(*pBuffer);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f7ff fe36 	bl	8001cd0 <SPIx_WriteRead>
    NumByteToWrite--;
 8002064:	883b      	ldrh	r3, [r7, #0]
 8002066:	3b01      	subs	r3, #1
 8002068:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	3301      	adds	r3, #1
 800206e:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 8002070:	883b      	ldrh	r3, [r7, #0]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d1f1      	bne.n	800205a <GYRO_IO_Write+0x32>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8002076:	2201      	movs	r2, #1
 8002078:	2102      	movs	r1, #2
 800207a:	4803      	ldr	r0, [pc, #12]	; (8002088 <GYRO_IO_Write+0x60>)
 800207c:	f001 ffd0 	bl	8004020 <HAL_GPIO_WritePin>
}
 8002080:	bf00      	nop
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40020800 	.word	0x40020800

0800208c <GYRO_IO_Read>:
  * @param  pBuffer: Pointer to the buffer that receives the data read from the Gyroscope.
  * @param  ReadAddr: Gyroscope's internal address to read from.
  * @param  NumByteToRead: Number of bytes to read from the Gyroscope.
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	460b      	mov	r3, r1
 8002096:	70fb      	strb	r3, [r7, #3]
 8002098:	4613      	mov	r3, r2
 800209a:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 800209c:	883b      	ldrh	r3, [r7, #0]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d904      	bls.n	80020ac <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 80020a2:	78fb      	ldrb	r3, [r7, #3]
 80020a4:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80020a8:	70fb      	strb	r3, [r7, #3]
 80020aa:	e003      	b.n	80020b4 <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 80020ac:	78fb      	ldrb	r3, [r7, #3]
 80020ae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80020b2:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80020b4:	2200      	movs	r2, #0
 80020b6:	2102      	movs	r1, #2
 80020b8:	4810      	ldr	r0, [pc, #64]	; (80020fc <GYRO_IO_Read+0x70>)
 80020ba:	f001 ffb1 	bl	8004020 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 80020be:	78fb      	ldrb	r3, [r7, #3]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff fe05 	bl	8001cd0 <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 80020c6:	e00c      	b.n	80020e2 <GYRO_IO_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to Gyroscope (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 80020c8:	2000      	movs	r0, #0
 80020ca:	f7ff fe01 	bl	8001cd0 <SPIx_WriteRead>
 80020ce:	4603      	mov	r3, r0
 80020d0:	461a      	mov	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 80020d6:	883b      	ldrh	r3, [r7, #0]
 80020d8:	3b01      	subs	r3, #1
 80020da:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	3301      	adds	r3, #1
 80020e0:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 80020e2:	883b      	ldrh	r3, [r7, #0]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1ef      	bne.n	80020c8 <GYRO_IO_Read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80020e8:	2201      	movs	r2, #1
 80020ea:	2102      	movs	r1, #2
 80020ec:	4803      	ldr	r0, [pc, #12]	; (80020fc <GYRO_IO_Read+0x70>)
 80020ee:	f001 ff97 	bl	8004020 <HAL_GPIO_WritePin>
}  
 80020f2:	bf00      	nop
 80020f4:	3708      	adds	r7, #8
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	40020800 	.word	0x40020800

08002100 <BSP_GYRO_Init>:
/**
  * @brief  Set gyroscope Initialization.
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{  
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 800210a:	2300      	movs	r3, #0
 800210c:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef         Gyro_InitStructure;
  GYRO_FilterConfigTypeDef Gyro_FilterStructure = {0,0};
 800210e:	2300      	movs	r3, #0
 8002110:	703b      	strb	r3, [r7, #0]
 8002112:	2300      	movs	r3, #0
 8002114:	707b      	strb	r3, [r7, #1]

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 8002116:	4b2b      	ldr	r3, [pc, #172]	; (80021c4 <BSP_GYRO_Init+0xc4>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	4798      	blx	r3
 800211c:	4603      	mov	r3, r0
 800211e:	2bd4      	cmp	r3, #212	; 0xd4
 8002120:	d005      	beq.n	800212e <BSP_GYRO_Init+0x2e>
 8002122:	4b28      	ldr	r3, [pc, #160]	; (80021c4 <BSP_GYRO_Init+0xc4>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	4798      	blx	r3
 8002128:	4603      	mov	r3, r0
 800212a:	2bd5      	cmp	r3, #213	; 0xd5
 800212c:	d145      	bne.n	80021ba <BSP_GYRO_Init+0xba>
  {	
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 800212e:	4b26      	ldr	r3, [pc, #152]	; (80021c8 <BSP_GYRO_Init+0xc8>)
 8002130:	4a24      	ldr	r2, [pc, #144]	; (80021c4 <BSP_GYRO_Init+0xc4>)
 8002132:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the gyroscope structure */
    Gyro_InitStructure.Power_Mode       = L3GD20_MODE_ACTIVE;
 8002134:	2308      	movs	r3, #8
 8002136:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = L3GD20_OUTPUT_DATARATE_1;
 8002138:	2300      	movs	r3, #0
 800213a:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = L3GD20_AXES_ENABLE;
 800213c:	2307      	movs	r3, #7
 800213e:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = L3GD20_BANDWIDTH_4;
 8002140:	2330      	movs	r3, #48	; 0x30
 8002142:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 8002144:	2300      	movs	r3, #0
 8002146:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = L3GD20_BLE_LSB;
 8002148:	2300      	movs	r3, #0
 800214a:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = L3GD20_FULLSCALE_500;
 800214c:	2310      	movs	r3, #16
 800214e:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8002150:	793a      	ldrb	r2, [r7, #4]
 8002152:	797b      	ldrb	r3, [r7, #5]
 8002154:	4313      	orrs	r3, r2
 8002156:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8002158:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 800215a:	4313      	orrs	r3, r2
 800215c:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 800215e:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8002160:	4313      	orrs	r3, r2
 8002162:	b2db      	uxtb	r3, r3
 8002164:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8002166:	7a3a      	ldrb	r2, [r7, #8]
 8002168:	7a7b      	ldrb	r3, [r7, #9]
 800216a:	4313      	orrs	r3, r2
 800216c:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 800216e:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8002170:	4313      	orrs	r3, r2
 8002172:	b2db      	uxtb	r3, r3
 8002174:	b29b      	uxth	r3, r3
 8002176:	021b      	lsls	r3, r3, #8
 8002178:	b29a      	uxth	r2, r3
 800217a:	89bb      	ldrh	r3, [r7, #12]
 800217c:	4313      	orrs	r3, r2
 800217e:	81bb      	strh	r3, [r7, #12]
    
    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 8002180:	4b11      	ldr	r3, [pc, #68]	; (80021c8 <BSP_GYRO_Init+0xc8>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	89ba      	ldrh	r2, [r7, #12]
 8002188:	4610      	mov	r0, r2
 800218a:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = L3GD20_HPM_NORMAL_MODE_RES;
 800218c:	2300      	movs	r3, #0
 800218e:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 8002190:	2300      	movs	r3, #0
 8002192:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8002194:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 8002196:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8002198:	4313      	orrs	r3, r2
 800219a:	b2db      	uxtb	r3, r3
 800219c:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl) ;
 800219e:	4b0a      	ldr	r3, [pc, #40]	; (80021c8 <BSP_GYRO_Init+0xc8>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a4:	89ba      	ldrh	r2, [r7, #12]
 80021a6:	b2d2      	uxtb	r2, r2
 80021a8:	4610      	mov	r0, r2
 80021aa:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 80021ac:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <BSP_GYRO_Init+0xc8>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b2:	2010      	movs	r0, #16
 80021b4:	4798      	blx	r3

    ret = GYRO_OK;
 80021b6:	2300      	movs	r3, #0
 80021b8:	73fb      	strb	r3, [r7, #15]
    GyroscopeDrv->FilterCmd(I3G4250D_HIGHPASSFILTER_ENABLE);

    ret = GYRO_OK;
  }
#endif /* USE_STM32F429I_DISCOVERY_REVD */
  return ret;
 80021ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3710      	adds	r7, #16
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	2000003c 	.word	0x2000003c
 80021c8:	20000400 	.word	0x20000400

080021cc <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float *pfData)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv->GetXYZ!= NULL)
 80021d4:	4b06      	ldr	r3, [pc, #24]	; (80021f0 <BSP_GYRO_GetXYZ+0x24>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d004      	beq.n	80021e8 <BSP_GYRO_GetXYZ+0x1c>
  {
    GyroscopeDrv->GetXYZ(pfData);
 80021de:	4b04      	ldr	r3, [pc, #16]	; (80021f0 <BSP_GYRO_GetXYZ+0x24>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	4798      	blx	r3
  }
}
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	20000400 	.word	0x20000400

080021f4 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 80021f8:	4b2d      	ldr	r3, [pc, #180]	; (80022b0 <BSP_LCD_Init+0xbc>)
 80021fa:	4a2e      	ldr	r2, [pc, #184]	; (80022b4 <BSP_LCD_Init+0xc0>)
 80021fc:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 80021fe:	4b2c      	ldr	r3, [pc, #176]	; (80022b0 <BSP_LCD_Init+0xbc>)
 8002200:	2209      	movs	r2, #9
 8002202:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8002204:	4b2a      	ldr	r3, [pc, #168]	; (80022b0 <BSP_LCD_Init+0xbc>)
 8002206:	2201      	movs	r2, #1
 8002208:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 800220a:	4b29      	ldr	r3, [pc, #164]	; (80022b0 <BSP_LCD_Init+0xbc>)
 800220c:	221d      	movs	r2, #29
 800220e:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8002210:	4b27      	ldr	r3, [pc, #156]	; (80022b0 <BSP_LCD_Init+0xbc>)
 8002212:	2203      	movs	r2, #3
 8002214:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8002216:	4b26      	ldr	r3, [pc, #152]	; (80022b0 <BSP_LCD_Init+0xbc>)
 8002218:	f240 120d 	movw	r2, #269	; 0x10d
 800221c:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 800221e:	4b24      	ldr	r3, [pc, #144]	; (80022b0 <BSP_LCD_Init+0xbc>)
 8002220:	f240 1243 	movw	r2, #323	; 0x143
 8002224:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8002226:	4b22      	ldr	r3, [pc, #136]	; (80022b0 <BSP_LCD_Init+0xbc>)
 8002228:	f240 1217 	movw	r2, #279	; 0x117
 800222c:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 800222e:	4b20      	ldr	r3, [pc, #128]	; (80022b0 <BSP_LCD_Init+0xbc>)
 8002230:	f240 1247 	movw	r2, #327	; 0x147
 8002234:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8002236:	4b1e      	ldr	r3, [pc, #120]	; (80022b0 <BSP_LCD_Init+0xbc>)
 8002238:	2200      	movs	r2, #0
 800223a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 800223e:	4b1c      	ldr	r3, [pc, #112]	; (80022b0 <BSP_LCD_Init+0xbc>)
 8002240:	2200      	movs	r2, #0
 8002242:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8002246:	4b1a      	ldr	r3, [pc, #104]	; (80022b0 <BSP_LCD_Init+0xbc>)
 8002248:	2200      	movs	r2, #0
 800224a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800224e:	4b1a      	ldr	r3, [pc, #104]	; (80022b8 <BSP_LCD_Init+0xc4>)
 8002250:	2208      	movs	r2, #8
 8002252:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002254:	4b18      	ldr	r3, [pc, #96]	; (80022b8 <BSP_LCD_Init+0xc4>)
 8002256:	22c0      	movs	r2, #192	; 0xc0
 8002258:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800225a:	4b17      	ldr	r3, [pc, #92]	; (80022b8 <BSP_LCD_Init+0xc4>)
 800225c:	2204      	movs	r2, #4
 800225e:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002260:	4b15      	ldr	r3, [pc, #84]	; (80022b8 <BSP_LCD_Init+0xc4>)
 8002262:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002266:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8002268:	4813      	ldr	r0, [pc, #76]	; (80022b8 <BSP_LCD_Init+0xc4>)
 800226a:	f002 fe41 	bl	8004ef0 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800226e:	4b10      	ldr	r3, [pc, #64]	; (80022b0 <BSP_LCD_Init+0xbc>)
 8002270:	2200      	movs	r2, #0
 8002272:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002274:	4b0e      	ldr	r3, [pc, #56]	; (80022b0 <BSP_LCD_Init+0xbc>)
 8002276:	2200      	movs	r2, #0
 8002278:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800227a:	4b0d      	ldr	r3, [pc, #52]	; (80022b0 <BSP_LCD_Init+0xbc>)
 800227c:	2200      	movs	r2, #0
 800227e:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002280:	4b0b      	ldr	r3, [pc, #44]	; (80022b0 <BSP_LCD_Init+0xbc>)
 8002282:	2200      	movs	r2, #0
 8002284:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8002286:	f000 fa5f 	bl	8002748 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 800228a:	4809      	ldr	r0, [pc, #36]	; (80022b0 <BSP_LCD_Init+0xbc>)
 800228c:	f001 fee2 	bl	8004054 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8002290:	4b0a      	ldr	r3, [pc, #40]	; (80022bc <BSP_LCD_Init+0xc8>)
 8002292:	4a0b      	ldr	r2, [pc, #44]	; (80022c0 <BSP_LCD_Init+0xcc>)
 8002294:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 8002296:	4b09      	ldr	r3, [pc, #36]	; (80022bc <BSP_LCD_Init+0xc8>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 800229e:	f000 fc41 	bl	8002b24 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80022a2:	4808      	ldr	r0, [pc, #32]	; (80022c4 <BSP_LCD_Init+0xd0>)
 80022a4:	f000 f8ce 	bl	8002444 <BSP_LCD_SetFont>

  return LCD_OK;
 80022a8:	2300      	movs	r3, #0
}  
 80022aa:	4618      	mov	r0, r3
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20000404 	.word	0x20000404
 80022b4:	40016800 	.word	0x40016800
 80022b8:	200004ec 	.word	0x200004ec
 80022bc:	20000538 	.word	0x20000538
 80022c0:	20000004 	.word	0x20000004
 80022c4:	20000074 	.word	0x20000074

080022c8 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 80022cc:	4b03      	ldr	r3, [pc, #12]	; (80022dc <BSP_LCD_GetXSize+0x14>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d2:	4798      	blx	r3
 80022d4:	4603      	mov	r3, r0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	20000538 	.word	0x20000538

080022e0 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 80022e4:	4b03      	ldr	r3, [pc, #12]	; (80022f4 <BSP_LCD_GetYSize+0x14>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ea:	4798      	blx	r3
 80022ec:	4603      	mov	r3, r0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000538 	.word	0x20000538

080022f8 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b090      	sub	sp, #64	; 0x40
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	4603      	mov	r3, r0
 8002300:	6039      	str	r1, [r7, #0]
 8002302:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002304:	2300      	movs	r3, #0
 8002306:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002308:	f7ff ffde 	bl	80022c8 <BSP_LCD_GetXSize>
 800230c:	4603      	mov	r3, r0
 800230e:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002310:	2300      	movs	r3, #0
 8002312:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002314:	f7ff ffe4 	bl	80022e0 <BSP_LCD_GetYSize>
 8002318:	4603      	mov	r3, r0
 800231a:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800231c:	2300      	movs	r3, #0
 800231e:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8002324:	23ff      	movs	r3, #255	; 0xff
 8002326:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002328:	2300      	movs	r3, #0
 800232a:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 800232c:	2300      	movs	r3, #0
 800232e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8002332:	2300      	movs	r3, #0
 8002334:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8002338:	2300      	movs	r3, #0
 800233a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800233e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002342:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002344:	2307      	movs	r3, #7
 8002346:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002348:	f7ff ffbe 	bl	80022c8 <BSP_LCD_GetXSize>
 800234c:	4603      	mov	r3, r0
 800234e:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002350:	f7ff ffc6 	bl	80022e0 <BSP_LCD_GetYSize>
 8002354:	4603      	mov	r3, r0
 8002356:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8002358:	88fa      	ldrh	r2, [r7, #6]
 800235a:	f107 030c 	add.w	r3, r7, #12
 800235e:	4619      	mov	r1, r3
 8002360:	4814      	ldr	r0, [pc, #80]	; (80023b4 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002362:	f001 ff51 	bl	8004208 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002366:	88fa      	ldrh	r2, [r7, #6]
 8002368:	4913      	ldr	r1, [pc, #76]	; (80023b8 <BSP_LCD_LayerDefaultInit+0xc0>)
 800236a:	4613      	mov	r3, r2
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	4413      	add	r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	440b      	add	r3, r1
 8002374:	3304      	adds	r3, #4
 8002376:	f04f 32ff 	mov.w	r2, #4294967295
 800237a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 800237c:	88fa      	ldrh	r2, [r7, #6]
 800237e:	490e      	ldr	r1, [pc, #56]	; (80023b8 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002380:	4613      	mov	r3, r2
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	4413      	add	r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	440b      	add	r3, r1
 800238a:	3308      	adds	r3, #8
 800238c:	4a0b      	ldr	r2, [pc, #44]	; (80023bc <BSP_LCD_LayerDefaultInit+0xc4>)
 800238e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002390:	88fa      	ldrh	r2, [r7, #6]
 8002392:	4909      	ldr	r1, [pc, #36]	; (80023b8 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002394:	4613      	mov	r3, r2
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	4413      	add	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	440b      	add	r3, r1
 800239e:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80023a2:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80023a4:	4803      	ldr	r0, [pc, #12]	; (80023b4 <BSP_LCD_LayerDefaultInit+0xbc>)
 80023a6:	f001 ff6d 	bl	8004284 <HAL_LTDC_EnableDither>
}
 80023aa:	bf00      	nop
 80023ac:	3740      	adds	r7, #64	; 0x40
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	20000404 	.word	0x20000404
 80023b8:	20000520 	.word	0x20000520
 80023bc:	20000074 	.word	0x20000074

080023c0 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80023c8:	4a04      	ldr	r2, [pc, #16]	; (80023dc <BSP_LCD_SelectLayer+0x1c>)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6013      	str	r3, [r2, #0]
}
 80023ce:	bf00      	nop
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	2000051c 	.word	0x2000051c

080023e0 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80023e8:	4b07      	ldr	r3, [pc, #28]	; (8002408 <BSP_LCD_SetTextColor+0x28>)
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	4907      	ldr	r1, [pc, #28]	; (800240c <BSP_LCD_SetTextColor+0x2c>)
 80023ee:	4613      	mov	r3, r2
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	4413      	add	r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	440b      	add	r3, r1
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	601a      	str	r2, [r3, #0]
}
 80023fc:	bf00      	nop
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr
 8002408:	2000051c 	.word	0x2000051c
 800240c:	20000520 	.word	0x20000520

08002410 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002418:	4b08      	ldr	r3, [pc, #32]	; (800243c <BSP_LCD_SetBackColor+0x2c>)
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	4908      	ldr	r1, [pc, #32]	; (8002440 <BSP_LCD_SetBackColor+0x30>)
 800241e:	4613      	mov	r3, r2
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	4413      	add	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	440b      	add	r3, r1
 8002428:	3304      	adds	r3, #4
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	601a      	str	r2, [r3, #0]
}
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	2000051c 	.word	0x2000051c
 8002440:	20000520 	.word	0x20000520

08002444 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 800244c:	4b08      	ldr	r3, [pc, #32]	; (8002470 <BSP_LCD_SetFont+0x2c>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	4908      	ldr	r1, [pc, #32]	; (8002474 <BSP_LCD_SetFont+0x30>)
 8002452:	4613      	mov	r3, r2
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	4413      	add	r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	440b      	add	r3, r1
 800245c:	3308      	adds	r3, #8
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	601a      	str	r2, [r3, #0]
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	2000051c 	.word	0x2000051c
 8002474:	20000520 	.word	0x20000520

08002478 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the Text Font.
  * @retval Layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 800247c:	4b07      	ldr	r3, [pc, #28]	; (800249c <BSP_LCD_GetFont+0x24>)
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	4907      	ldr	r1, [pc, #28]	; (80024a0 <BSP_LCD_GetFont+0x28>)
 8002482:	4613      	mov	r3, r2
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	4413      	add	r3, r2
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	440b      	add	r3, r1
 800248c:	3308      	adds	r3, #8
 800248e:	681b      	ldr	r3, [r3, #0]
}
 8002490:	4618      	mov	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	2000051c 	.word	0x2000051c
 80024a0:	20000520 	.word	0x20000520

080024a4 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 80024a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af02      	add	r7, sp, #8
 80024aa:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80024ac:	4b0f      	ldr	r3, [pc, #60]	; (80024ec <BSP_LCD_Clear+0x48>)
 80024ae:	681c      	ldr	r4, [r3, #0]
 80024b0:	4b0e      	ldr	r3, [pc, #56]	; (80024ec <BSP_LCD_Clear+0x48>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a0e      	ldr	r2, [pc, #56]	; (80024f0 <BSP_LCD_Clear+0x4c>)
 80024b6:	2134      	movs	r1, #52	; 0x34
 80024b8:	fb01 f303 	mul.w	r3, r1, r3
 80024bc:	4413      	add	r3, r2
 80024be:	335c      	adds	r3, #92	; 0x5c
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	461e      	mov	r6, r3
 80024c4:	f7ff ff00 	bl	80022c8 <BSP_LCD_GetXSize>
 80024c8:	4605      	mov	r5, r0
 80024ca:	f7ff ff09 	bl	80022e0 <BSP_LCD_GetYSize>
 80024ce:	4602      	mov	r2, r0
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	9301      	str	r3, [sp, #4]
 80024d4:	2300      	movs	r3, #0
 80024d6:	9300      	str	r3, [sp, #0]
 80024d8:	4613      	mov	r3, r2
 80024da:	462a      	mov	r2, r5
 80024dc:	4631      	mov	r1, r6
 80024de:	4620      	mov	r0, r4
 80024e0:	f000 fae8 	bl	8002ab4 <FillBuffer>
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024ec:	2000051c 	.word	0x2000051c
 80024f0:	20000404 	.word	0x20000404

080024f4 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80024f4:	b590      	push	{r4, r7, lr}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	80fb      	strh	r3, [r7, #6]
 80024fe:	460b      	mov	r3, r1
 8002500:	80bb      	strh	r3, [r7, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002506:	4b1b      	ldr	r3, [pc, #108]	; (8002574 <BSP_LCD_DisplayChar+0x80>)
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	491b      	ldr	r1, [pc, #108]	; (8002578 <BSP_LCD_DisplayChar+0x84>)
 800250c:	4613      	mov	r3, r2
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	4413      	add	r3, r2
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	440b      	add	r3, r1
 8002516:	3308      	adds	r3, #8
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	6819      	ldr	r1, [r3, #0]
 800251c:	78fb      	ldrb	r3, [r7, #3]
 800251e:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002522:	4b14      	ldr	r3, [pc, #80]	; (8002574 <BSP_LCD_DisplayChar+0x80>)
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	4c14      	ldr	r4, [pc, #80]	; (8002578 <BSP_LCD_DisplayChar+0x84>)
 8002528:	4613      	mov	r3, r2
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	4413      	add	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	4423      	add	r3, r4
 8002532:	3308      	adds	r3, #8
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002538:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800253c:	4b0d      	ldr	r3, [pc, #52]	; (8002574 <BSP_LCD_DisplayChar+0x80>)
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	4c0d      	ldr	r4, [pc, #52]	; (8002578 <BSP_LCD_DisplayChar+0x84>)
 8002542:	4613      	mov	r3, r2
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	4413      	add	r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4423      	add	r3, r4
 800254c:	3308      	adds	r3, #8
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	889b      	ldrh	r3, [r3, #4]
 8002552:	3307      	adds	r3, #7
 8002554:	2b00      	cmp	r3, #0
 8002556:	da00      	bge.n	800255a <BSP_LCD_DisplayChar+0x66>
 8002558:	3307      	adds	r3, #7
 800255a:	10db      	asrs	r3, r3, #3
 800255c:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002560:	18ca      	adds	r2, r1, r3
 8002562:	88b9      	ldrh	r1, [r7, #4]
 8002564:	88fb      	ldrh	r3, [r7, #6]
 8002566:	4618      	mov	r0, r3
 8002568:	f000 f9ea 	bl	8002940 <DrawChar>
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	bd90      	pop	{r4, r7, pc}
 8002574:	2000051c 	.word	0x2000051c
 8002578:	20000520 	.word	0x20000520

0800257c <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 800257c:	b5b0      	push	{r4, r5, r7, lr}
 800257e:	b088      	sub	sp, #32
 8002580:	af00      	add	r7, sp, #0
 8002582:	60ba      	str	r2, [r7, #8]
 8002584:	461a      	mov	r2, r3
 8002586:	4603      	mov	r3, r0
 8002588:	81fb      	strh	r3, [r7, #14]
 800258a:	460b      	mov	r3, r1
 800258c:	81bb      	strh	r3, [r7, #12]
 800258e:	4613      	mov	r3, r2
 8002590:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8002592:	2301      	movs	r3, #1
 8002594:	83fb      	strh	r3, [r7, #30]
 8002596:	2300      	movs	r3, #0
 8002598:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 800259a:	2300      	movs	r3, #0
 800259c:	61bb      	str	r3, [r7, #24]
 800259e:	2300      	movs	r3, #0
 80025a0:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 80025a6:	e002      	b.n	80025ae <BSP_LCD_DisplayStringAt+0x32>
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	3301      	adds	r3, #1
 80025ac:	61bb      	str	r3, [r7, #24]
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	1c5a      	adds	r2, r3, #1
 80025b2:	617a      	str	r2, [r7, #20]
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1f6      	bne.n	80025a8 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80025ba:	f7ff fe85 	bl	80022c8 <BSP_LCD_GetXSize>
 80025be:	4601      	mov	r1, r0
 80025c0:	4b4b      	ldr	r3, [pc, #300]	; (80026f0 <BSP_LCD_DisplayStringAt+0x174>)
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	484b      	ldr	r0, [pc, #300]	; (80026f4 <BSP_LCD_DisplayStringAt+0x178>)
 80025c6:	4613      	mov	r3, r2
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	4413      	add	r3, r2
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	4403      	add	r3, r0
 80025d0:	3308      	adds	r3, #8
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	889b      	ldrh	r3, [r3, #4]
 80025d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80025da:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 80025dc:	79fb      	ldrb	r3, [r7, #7]
 80025de:	2b03      	cmp	r3, #3
 80025e0:	d01c      	beq.n	800261c <BSP_LCD_DisplayStringAt+0xa0>
 80025e2:	2b03      	cmp	r3, #3
 80025e4:	dc33      	bgt.n	800264e <BSP_LCD_DisplayStringAt+0xd2>
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d002      	beq.n	80025f0 <BSP_LCD_DisplayStringAt+0x74>
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d019      	beq.n	8002622 <BSP_LCD_DisplayStringAt+0xa6>
 80025ee:	e02e      	b.n	800264e <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80025f0:	693a      	ldr	r2, [r7, #16]
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	1ad1      	subs	r1, r2, r3
 80025f6:	4b3e      	ldr	r3, [pc, #248]	; (80026f0 <BSP_LCD_DisplayStringAt+0x174>)
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	483e      	ldr	r0, [pc, #248]	; (80026f4 <BSP_LCD_DisplayStringAt+0x178>)
 80025fc:	4613      	mov	r3, r2
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	4413      	add	r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	4403      	add	r3, r0
 8002606:	3308      	adds	r3, #8
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	889b      	ldrh	r3, [r3, #4]
 800260c:	fb01 f303 	mul.w	r3, r1, r3
 8002610:	085b      	lsrs	r3, r3, #1
 8002612:	b29a      	uxth	r2, r3
 8002614:	89fb      	ldrh	r3, [r7, #14]
 8002616:	4413      	add	r3, r2
 8002618:	83fb      	strh	r3, [r7, #30]
      break;
 800261a:	e01b      	b.n	8002654 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 800261c:	89fb      	ldrh	r3, [r7, #14]
 800261e:	83fb      	strh	r3, [r7, #30]
      break;
 8002620:	e018      	b.n	8002654 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	b299      	uxth	r1, r3
 800262a:	4b31      	ldr	r3, [pc, #196]	; (80026f0 <BSP_LCD_DisplayStringAt+0x174>)
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	4831      	ldr	r0, [pc, #196]	; (80026f4 <BSP_LCD_DisplayStringAt+0x178>)
 8002630:	4613      	mov	r3, r2
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	4413      	add	r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	4403      	add	r3, r0
 800263a:	3308      	adds	r3, #8
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	889b      	ldrh	r3, [r3, #4]
 8002640:	fb11 f303 	smulbb	r3, r1, r3
 8002644:	b29a      	uxth	r2, r3
 8002646:	89fb      	ldrh	r3, [r7, #14]
 8002648:	4413      	add	r3, r2
 800264a:	83fb      	strh	r3, [r7, #30]
      break;
 800264c:	e002      	b.n	8002654 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 800264e:	89fb      	ldrh	r3, [r7, #14]
 8002650:	83fb      	strh	r3, [r7, #30]
      break;
 8002652:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002654:	e01a      	b.n	800268c <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	781a      	ldrb	r2, [r3, #0]
 800265a:	89b9      	ldrh	r1, [r7, #12]
 800265c:	8bfb      	ldrh	r3, [r7, #30]
 800265e:	4618      	mov	r0, r3
 8002660:	f7ff ff48 	bl	80024f4 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8002664:	4b22      	ldr	r3, [pc, #136]	; (80026f0 <BSP_LCD_DisplayStringAt+0x174>)
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	4922      	ldr	r1, [pc, #136]	; (80026f4 <BSP_LCD_DisplayStringAt+0x178>)
 800266a:	4613      	mov	r3, r2
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	4413      	add	r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	440b      	add	r3, r1
 8002674:	3308      	adds	r3, #8
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	889a      	ldrh	r2, [r3, #4]
 800267a:	8bfb      	ldrh	r3, [r7, #30]
 800267c:	4413      	add	r3, r2
 800267e:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	3301      	adds	r3, #1
 8002684:	60bb      	str	r3, [r7, #8]
    i++;
 8002686:	8bbb      	ldrh	r3, [r7, #28]
 8002688:	3301      	adds	r3, #1
 800268a:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	bf14      	ite	ne
 8002694:	2301      	movne	r3, #1
 8002696:	2300      	moveq	r3, #0
 8002698:	b2dc      	uxtb	r4, r3
 800269a:	f7ff fe15 	bl	80022c8 <BSP_LCD_GetXSize>
 800269e:	8bb9      	ldrh	r1, [r7, #28]
 80026a0:	4b13      	ldr	r3, [pc, #76]	; (80026f0 <BSP_LCD_DisplayStringAt+0x174>)
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	4d13      	ldr	r5, [pc, #76]	; (80026f4 <BSP_LCD_DisplayStringAt+0x178>)
 80026a6:	4613      	mov	r3, r2
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	4413      	add	r3, r2
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	442b      	add	r3, r5
 80026b0:	3308      	adds	r3, #8
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	889b      	ldrh	r3, [r3, #4]
 80026b6:	fb01 f303 	mul.w	r3, r1, r3
 80026ba:	1ac3      	subs	r3, r0, r3
 80026bc:	b299      	uxth	r1, r3
 80026be:	4b0c      	ldr	r3, [pc, #48]	; (80026f0 <BSP_LCD_DisplayStringAt+0x174>)
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	480c      	ldr	r0, [pc, #48]	; (80026f4 <BSP_LCD_DisplayStringAt+0x178>)
 80026c4:	4613      	mov	r3, r2
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	4413      	add	r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	4403      	add	r3, r0
 80026ce:	3308      	adds	r3, #8
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	889b      	ldrh	r3, [r3, #4]
 80026d4:	4299      	cmp	r1, r3
 80026d6:	bf2c      	ite	cs
 80026d8:	2301      	movcs	r3, #1
 80026da:	2300      	movcc	r3, #0
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	4023      	ands	r3, r4
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1b7      	bne.n	8002656 <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 80026e6:	bf00      	nop
 80026e8:	bf00      	nop
 80026ea:	3720      	adds	r7, #32
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bdb0      	pop	{r4, r5, r7, pc}
 80026f0:	2000051c 	.word	0x2000051c
 80026f4:	20000520 	.word	0x20000520

080026f8 <BSP_LCD_DisplayStringAtLine>:
  * @brief  Displays a maximum of 20 char on the LCD.
  * @param  Line: the Line where to display the character shape
  * @param  ptr: pointer to string to display on LCD
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	6039      	str	r1, [r7, #0]
 8002702:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8002704:	f7ff feb8 	bl	8002478 <BSP_LCD_GetFont>
 8002708:	4603      	mov	r3, r0
 800270a:	88db      	ldrh	r3, [r3, #6]
 800270c:	88fa      	ldrh	r2, [r7, #6]
 800270e:	fb12 f303 	smulbb	r3, r2, r3
 8002712:	b299      	uxth	r1, r3
 8002714:	2303      	movs	r3, #3
 8002716:	683a      	ldr	r2, [r7, #0]
 8002718:	2000      	movs	r0, #0
 800271a:	f7ff ff2f 	bl	800257c <BSP_LCD_DisplayStringAt>
}
 800271e:	bf00      	nop
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
	...

08002728 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 800272c:	4b05      	ldr	r3, [pc, #20]	; (8002744 <BSP_LCD_DisplayOn+0x1c>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d003      	beq.n	800273e <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8002736:	4b03      	ldr	r3, [pc, #12]	; (8002744 <BSP_LCD_DisplayOn+0x1c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	4798      	blx	r3
  }
}
 800273e:	bf00      	nop
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	20000538 	.word	0x20000538

08002748 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b08e      	sub	sp, #56	; 0x38
 800274c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	623b      	str	r3, [r7, #32]
 8002752:	4b61      	ldr	r3, [pc, #388]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 8002754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002756:	4a60      	ldr	r2, [pc, #384]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 8002758:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800275c:	6453      	str	r3, [r2, #68]	; 0x44
 800275e:	4b5e      	ldr	r3, [pc, #376]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 8002760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002762:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002766:	623b      	str	r3, [r7, #32]
 8002768:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 800276a:	2300      	movs	r3, #0
 800276c:	61fb      	str	r3, [r7, #28]
 800276e:	4b5a      	ldr	r3, [pc, #360]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002772:	4a59      	ldr	r2, [pc, #356]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 8002774:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002778:	6313      	str	r3, [r2, #48]	; 0x30
 800277a:	4b57      	ldr	r3, [pc, #348]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002782:	61fb      	str	r3, [r7, #28]
 8002784:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	61bb      	str	r3, [r7, #24]
 800278a:	4b53      	ldr	r3, [pc, #332]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278e:	4a52      	ldr	r2, [pc, #328]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 8002790:	f043 0301 	orr.w	r3, r3, #1
 8002794:	6313      	str	r3, [r2, #48]	; 0x30
 8002796:	4b50      	ldr	r3, [pc, #320]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	61bb      	str	r3, [r7, #24]
 80027a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027a2:	2300      	movs	r3, #0
 80027a4:	617b      	str	r3, [r7, #20]
 80027a6:	4b4c      	ldr	r3, [pc, #304]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027aa:	4a4b      	ldr	r2, [pc, #300]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 80027ac:	f043 0302 	orr.w	r3, r3, #2
 80027b0:	6313      	str	r3, [r2, #48]	; 0x30
 80027b2:	4b49      	ldr	r3, [pc, #292]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	617b      	str	r3, [r7, #20]
 80027bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	613b      	str	r3, [r7, #16]
 80027c2:	4b45      	ldr	r3, [pc, #276]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c6:	4a44      	ldr	r2, [pc, #272]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 80027c8:	f043 0304 	orr.w	r3, r3, #4
 80027cc:	6313      	str	r3, [r2, #48]	; 0x30
 80027ce:	4b42      	ldr	r3, [pc, #264]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d2:	f003 0304 	and.w	r3, r3, #4
 80027d6:	613b      	str	r3, [r7, #16]
 80027d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027da:	2300      	movs	r3, #0
 80027dc:	60fb      	str	r3, [r7, #12]
 80027de:	4b3e      	ldr	r3, [pc, #248]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e2:	4a3d      	ldr	r2, [pc, #244]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 80027e4:	f043 0308 	orr.w	r3, r3, #8
 80027e8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ea:	4b3b      	ldr	r3, [pc, #236]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ee:	f003 0308 	and.w	r3, r3, #8
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80027f6:	2300      	movs	r3, #0
 80027f8:	60bb      	str	r3, [r7, #8]
 80027fa:	4b37      	ldr	r3, [pc, #220]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 80027fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fe:	4a36      	ldr	r2, [pc, #216]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 8002800:	f043 0320 	orr.w	r3, r3, #32
 8002804:	6313      	str	r3, [r2, #48]	; 0x30
 8002806:	4b34      	ldr	r3, [pc, #208]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280a:	f003 0320 	and.w	r3, r3, #32
 800280e:	60bb      	str	r3, [r7, #8]
 8002810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	607b      	str	r3, [r7, #4]
 8002816:	4b30      	ldr	r3, [pc, #192]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281a:	4a2f      	ldr	r2, [pc, #188]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 800281c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002820:	6313      	str	r3, [r2, #48]	; 0x30
 8002822:	4b2d      	ldr	r3, [pc, #180]	; (80028d8 <BSP_LCD_MspInit+0x190>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002826:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800282a:	607b      	str	r3, [r7, #4]
 800282c:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800282e:	f641 0358 	movw	r3, #6232	; 0x1858
 8002832:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002834:	2302      	movs	r3, #2
 8002836:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002838:	2300      	movs	r3, #0
 800283a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800283c:	2302      	movs	r3, #2
 800283e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8002840:	230e      	movs	r3, #14
 8002842:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002844:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002848:	4619      	mov	r1, r3
 800284a:	4824      	ldr	r0, [pc, #144]	; (80028dc <BSP_LCD_MspInit+0x194>)
 800284c:	f001 f930 	bl	8003ab0 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002850:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002854:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002856:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800285a:	4619      	mov	r1, r3
 800285c:	4820      	ldr	r0, [pc, #128]	; (80028e0 <BSP_LCD_MspInit+0x198>)
 800285e:	f001 f927 	bl	8003ab0 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8002862:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8002866:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002868:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800286c:	4619      	mov	r1, r3
 800286e:	481d      	ldr	r0, [pc, #116]	; (80028e4 <BSP_LCD_MspInit+0x19c>)
 8002870:	f001 f91e 	bl	8003ab0 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002874:	2348      	movs	r3, #72	; 0x48
 8002876:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002878:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800287c:	4619      	mov	r1, r3
 800287e:	481a      	ldr	r0, [pc, #104]	; (80028e8 <BSP_LCD_MspInit+0x1a0>)
 8002880:	f001 f916 	bl	8003ab0 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002884:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002888:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 800288a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800288e:	4619      	mov	r1, r3
 8002890:	4816      	ldr	r0, [pc, #88]	; (80028ec <BSP_LCD_MspInit+0x1a4>)
 8002892:	f001 f90d 	bl	8003ab0 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8002896:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 800289a:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800289c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028a0:	4619      	mov	r1, r3
 80028a2:	4813      	ldr	r0, [pc, #76]	; (80028f0 <BSP_LCD_MspInit+0x1a8>)
 80028a4:	f001 f904 	bl	8003ab0 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80028a8:	2303      	movs	r3, #3
 80028aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80028ac:	2309      	movs	r3, #9
 80028ae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80028b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028b4:	4619      	mov	r1, r3
 80028b6:	480a      	ldr	r0, [pc, #40]	; (80028e0 <BSP_LCD_MspInit+0x198>)
 80028b8:	f001 f8fa 	bl	8003ab0 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80028bc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80028c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80028c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028c6:	4619      	mov	r1, r3
 80028c8:	4809      	ldr	r0, [pc, #36]	; (80028f0 <BSP_LCD_MspInit+0x1a8>)
 80028ca:	f001 f8f1 	bl	8003ab0 <HAL_GPIO_Init>
}
 80028ce:	bf00      	nop
 80028d0:	3738      	adds	r7, #56	; 0x38
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	40023800 	.word	0x40023800
 80028dc:	40020000 	.word	0x40020000
 80028e0:	40020400 	.word	0x40020400
 80028e4:	40020800 	.word	0x40020800
 80028e8:	40020c00 	.word	0x40020c00
 80028ec:	40021400 	.word	0x40021400
 80028f0:	40021800 	.word	0x40021800

080028f4 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80028f4:	b5b0      	push	{r4, r5, r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	4603      	mov	r3, r0
 80028fc:	603a      	str	r2, [r7, #0]
 80028fe:	80fb      	strh	r3, [r7, #6]
 8002900:	460b      	mov	r3, r1
 8002902:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002904:	4b0c      	ldr	r3, [pc, #48]	; (8002938 <BSP_LCD_DrawPixel+0x44>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a0c      	ldr	r2, [pc, #48]	; (800293c <BSP_LCD_DrawPixel+0x48>)
 800290a:	2134      	movs	r1, #52	; 0x34
 800290c:	fb01 f303 	mul.w	r3, r1, r3
 8002910:	4413      	add	r3, r2
 8002912:	335c      	adds	r3, #92	; 0x5c
 8002914:	681c      	ldr	r4, [r3, #0]
 8002916:	88bd      	ldrh	r5, [r7, #4]
 8002918:	f7ff fcd6 	bl	80022c8 <BSP_LCD_GetXSize>
 800291c:	4603      	mov	r3, r0
 800291e:	fb03 f205 	mul.w	r2, r3, r5
 8002922:	88fb      	ldrh	r3, [r7, #6]
 8002924:	4413      	add	r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	4423      	add	r3, r4
 800292a:	461a      	mov	r2, r3
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	6013      	str	r3, [r2, #0]
}
 8002930:	bf00      	nop
 8002932:	3708      	adds	r7, #8
 8002934:	46bd      	mov	sp, r7
 8002936:	bdb0      	pop	{r4, r5, r7, pc}
 8002938:	2000051c 	.word	0x2000051c
 800293c:	20000404 	.word	0x20000404

08002940 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b088      	sub	sp, #32
 8002944:	af00      	add	r7, sp, #0
 8002946:	4603      	mov	r3, r0
 8002948:	603a      	str	r2, [r7, #0]
 800294a:	80fb      	strh	r3, [r7, #6]
 800294c:	460b      	mov	r3, r1
 800294e:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002950:	2300      	movs	r3, #0
 8002952:	61fb      	str	r3, [r7, #28]
 8002954:	2300      	movs	r3, #0
 8002956:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8002958:	2300      	movs	r3, #0
 800295a:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 800295c:	4b53      	ldr	r3, [pc, #332]	; (8002aac <DrawChar+0x16c>)
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	4953      	ldr	r1, [pc, #332]	; (8002ab0 <DrawChar+0x170>)
 8002962:	4613      	mov	r3, r2
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	4413      	add	r3, r2
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	440b      	add	r3, r1
 800296c:	3308      	adds	r3, #8
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	88db      	ldrh	r3, [r3, #6]
 8002972:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002974:	4b4d      	ldr	r3, [pc, #308]	; (8002aac <DrawChar+0x16c>)
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	494d      	ldr	r1, [pc, #308]	; (8002ab0 <DrawChar+0x170>)
 800297a:	4613      	mov	r3, r2
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	4413      	add	r3, r2
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	440b      	add	r3, r1
 8002984:	3308      	adds	r3, #8
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	889b      	ldrh	r3, [r3, #4]
 800298a:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 800298c:	8a3b      	ldrh	r3, [r7, #16]
 800298e:	3307      	adds	r3, #7
 8002990:	2b00      	cmp	r3, #0
 8002992:	da00      	bge.n	8002996 <DrawChar+0x56>
 8002994:	3307      	adds	r3, #7
 8002996:	10db      	asrs	r3, r3, #3
 8002998:	b2db      	uxtb	r3, r3
 800299a:	00db      	lsls	r3, r3, #3
 800299c:	b2da      	uxtb	r2, r3
 800299e:	8a3b      	ldrh	r3, [r7, #16]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 80029a6:	2300      	movs	r3, #0
 80029a8:	61fb      	str	r3, [r7, #28]
 80029aa:	e076      	b.n	8002a9a <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80029ac:	8a3b      	ldrh	r3, [r7, #16]
 80029ae:	3307      	adds	r3, #7
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	da00      	bge.n	80029b6 <DrawChar+0x76>
 80029b4:	3307      	adds	r3, #7
 80029b6:	10db      	asrs	r3, r3, #3
 80029b8:	461a      	mov	r2, r3
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	fb02 f303 	mul.w	r3, r2, r3
 80029c0:	683a      	ldr	r2, [r7, #0]
 80029c2:	4413      	add	r3, r2
 80029c4:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 80029c6:	8a3b      	ldrh	r3, [r7, #16]
 80029c8:	3307      	adds	r3, #7
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	da00      	bge.n	80029d0 <DrawChar+0x90>
 80029ce:	3307      	adds	r3, #7
 80029d0:	10db      	asrs	r3, r3, #3
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d002      	beq.n	80029dc <DrawChar+0x9c>
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d004      	beq.n	80029e4 <DrawChar+0xa4>
 80029da:	e00c      	b.n	80029f6 <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	617b      	str	r3, [r7, #20]
      break;
 80029e2:	e016      	b.n	8002a12 <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	021b      	lsls	r3, r3, #8
 80029ea:	68ba      	ldr	r2, [r7, #8]
 80029ec:	3201      	adds	r2, #1
 80029ee:	7812      	ldrb	r2, [r2, #0]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	617b      	str	r3, [r7, #20]
      break;
 80029f4:	e00d      	b.n	8002a12 <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	041a      	lsls	r2, r3, #16
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	3301      	adds	r3, #1
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	021b      	lsls	r3, r3, #8
 8002a04:	4313      	orrs	r3, r2
 8002a06:	68ba      	ldr	r2, [r7, #8]
 8002a08:	3202      	adds	r2, #2
 8002a0a:	7812      	ldrb	r2, [r2, #0]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	617b      	str	r3, [r7, #20]
      break;
 8002a10:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8002a12:	2300      	movs	r3, #0
 8002a14:	61bb      	str	r3, [r7, #24]
 8002a16:	e036      	b.n	8002a86 <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8002a18:	8a3a      	ldrh	r2, [r7, #16]
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	1ad2      	subs	r2, r2, r3
 8002a1e:	7bfb      	ldrb	r3, [r7, #15]
 8002a20:	4413      	add	r3, r2
 8002a22:	3b01      	subs	r3, #1
 8002a24:	2201      	movs	r2, #1
 8002a26:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	4013      	ands	r3, r2
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d012      	beq.n	8002a5a <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	88fb      	ldrh	r3, [r7, #6]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	b298      	uxth	r0, r3
 8002a3e:	4b1b      	ldr	r3, [pc, #108]	; (8002aac <DrawChar+0x16c>)
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	491b      	ldr	r1, [pc, #108]	; (8002ab0 <DrawChar+0x170>)
 8002a44:	4613      	mov	r3, r2
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	4413      	add	r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	440b      	add	r3, r1
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	88bb      	ldrh	r3, [r7, #4]
 8002a52:	4619      	mov	r1, r3
 8002a54:	f7ff ff4e 	bl	80028f4 <BSP_LCD_DrawPixel>
 8002a58:	e012      	b.n	8002a80 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002a5a:	69bb      	ldr	r3, [r7, #24]
 8002a5c:	b29a      	uxth	r2, r3
 8002a5e:	88fb      	ldrh	r3, [r7, #6]
 8002a60:	4413      	add	r3, r2
 8002a62:	b298      	uxth	r0, r3
 8002a64:	4b11      	ldr	r3, [pc, #68]	; (8002aac <DrawChar+0x16c>)
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	4911      	ldr	r1, [pc, #68]	; (8002ab0 <DrawChar+0x170>)
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	4413      	add	r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	440b      	add	r3, r1
 8002a74:	3304      	adds	r3, #4
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	88bb      	ldrh	r3, [r7, #4]
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	f7ff ff3a 	bl	80028f4 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	3301      	adds	r3, #1
 8002a84:	61bb      	str	r3, [r7, #24]
 8002a86:	8a3b      	ldrh	r3, [r7, #16]
 8002a88:	69ba      	ldr	r2, [r7, #24]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d3c4      	bcc.n	8002a18 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8002a8e:	88bb      	ldrh	r3, [r7, #4]
 8002a90:	3301      	adds	r3, #1
 8002a92:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	3301      	adds	r3, #1
 8002a98:	61fb      	str	r3, [r7, #28]
 8002a9a:	8a7b      	ldrh	r3, [r7, #18]
 8002a9c:	69fa      	ldr	r2, [r7, #28]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d384      	bcc.n	80029ac <DrawChar+0x6c>
  }
}
 8002aa2:	bf00      	nop
 8002aa4:	bf00      	nop
 8002aa6:	3720      	adds	r7, #32
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	2000051c 	.word	0x2000051c
 8002ab0:	20000520 	.word	0x20000520

08002ab4 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af02      	add	r7, sp, #8
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
 8002ac0:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8002ac2:	4b16      	ldr	r3, [pc, #88]	; (8002b1c <FillBuffer+0x68>)
 8002ac4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002ac8:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002aca:	4b14      	ldr	r3, [pc, #80]	; (8002b1c <FillBuffer+0x68>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8002ad0:	4a12      	ldr	r2, [pc, #72]	; (8002b1c <FillBuffer+0x68>)
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8002ad6:	4b11      	ldr	r3, [pc, #68]	; (8002b1c <FillBuffer+0x68>)
 8002ad8:	4a11      	ldr	r2, [pc, #68]	; (8002b20 <FillBuffer+0x6c>)
 8002ada:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8002adc:	480f      	ldr	r0, [pc, #60]	; (8002b1c <FillBuffer+0x68>)
 8002ade:	f000 fd51 	bl	8003584 <HAL_DMA2D_Init>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d115      	bne.n	8002b14 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8002ae8:	68f9      	ldr	r1, [r7, #12]
 8002aea:	480c      	ldr	r0, [pc, #48]	; (8002b1c <FillBuffer+0x68>)
 8002aec:	f000 feb2 	bl	8003854 <HAL_DMA2D_ConfigLayer>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d10e      	bne.n	8002b14 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	9300      	str	r3, [sp, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	69f9      	ldr	r1, [r7, #28]
 8002b00:	4806      	ldr	r0, [pc, #24]	; (8002b1c <FillBuffer+0x68>)
 8002b02:	f000 fd92 	bl	800362a <HAL_DMA2D_Start>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d103      	bne.n	8002b14 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8002b0c:	210a      	movs	r1, #10
 8002b0e:	4803      	ldr	r0, [pc, #12]	; (8002b1c <FillBuffer+0x68>)
 8002b10:	f000 fdb6 	bl	8003680 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8002b14:	bf00      	nop
 8002b16:	3710      	adds	r7, #16
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	200004ac 	.word	0x200004ac
 8002b20:	4002b000 	.word	0x4002b000

08002b24 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002b28:	4b29      	ldr	r3, [pc, #164]	; (8002bd0 <BSP_SDRAM_Init+0xac>)
 8002b2a:	4a2a      	ldr	r2, [pc, #168]	; (8002bd4 <BSP_SDRAM_Init+0xb0>)
 8002b2c:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8002b2e:	4b2a      	ldr	r3, [pc, #168]	; (8002bd8 <BSP_SDRAM_Init+0xb4>)
 8002b30:	2202      	movs	r2, #2
 8002b32:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8002b34:	4b28      	ldr	r3, [pc, #160]	; (8002bd8 <BSP_SDRAM_Init+0xb4>)
 8002b36:	2207      	movs	r2, #7
 8002b38:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8002b3a:	4b27      	ldr	r3, [pc, #156]	; (8002bd8 <BSP_SDRAM_Init+0xb4>)
 8002b3c:	2204      	movs	r2, #4
 8002b3e:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8002b40:	4b25      	ldr	r3, [pc, #148]	; (8002bd8 <BSP_SDRAM_Init+0xb4>)
 8002b42:	2207      	movs	r2, #7
 8002b44:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8002b46:	4b24      	ldr	r3, [pc, #144]	; (8002bd8 <BSP_SDRAM_Init+0xb4>)
 8002b48:	2202      	movs	r2, #2
 8002b4a:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8002b4c:	4b22      	ldr	r3, [pc, #136]	; (8002bd8 <BSP_SDRAM_Init+0xb4>)
 8002b4e:	2202      	movs	r2, #2
 8002b50:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8002b52:	4b21      	ldr	r3, [pc, #132]	; (8002bd8 <BSP_SDRAM_Init+0xb4>)
 8002b54:	2202      	movs	r2, #2
 8002b56:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8002b58:	4b1d      	ldr	r3, [pc, #116]	; (8002bd0 <BSP_SDRAM_Init+0xac>)
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002b5e:	4b1c      	ldr	r3, [pc, #112]	; (8002bd0 <BSP_SDRAM_Init+0xac>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002b64:	4b1a      	ldr	r3, [pc, #104]	; (8002bd0 <BSP_SDRAM_Init+0xac>)
 8002b66:	2204      	movs	r2, #4
 8002b68:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002b6a:	4b19      	ldr	r3, [pc, #100]	; (8002bd0 <BSP_SDRAM_Init+0xac>)
 8002b6c:	2210      	movs	r2, #16
 8002b6e:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002b70:	4b17      	ldr	r3, [pc, #92]	; (8002bd0 <BSP_SDRAM_Init+0xac>)
 8002b72:	2240      	movs	r2, #64	; 0x40
 8002b74:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8002b76:	4b16      	ldr	r3, [pc, #88]	; (8002bd0 <BSP_SDRAM_Init+0xac>)
 8002b78:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002b7c:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002b7e:	4b14      	ldr	r3, [pc, #80]	; (8002bd0 <BSP_SDRAM_Init+0xac>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002b84:	4b12      	ldr	r3, [pc, #72]	; (8002bd0 <BSP_SDRAM_Init+0xac>)
 8002b86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b8a:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002b8c:	4b10      	ldr	r3, [pc, #64]	; (8002bd0 <BSP_SDRAM_Init+0xac>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8002b92:	4b0f      	ldr	r3, [pc, #60]	; (8002bd0 <BSP_SDRAM_Init+0xac>)
 8002b94:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b98:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8002b9a:	2100      	movs	r1, #0
 8002b9c:	480c      	ldr	r0, [pc, #48]	; (8002bd0 <BSP_SDRAM_Init+0xac>)
 8002b9e:	f000 f87f 	bl	8002ca0 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8002ba2:	490d      	ldr	r1, [pc, #52]	; (8002bd8 <BSP_SDRAM_Init+0xb4>)
 8002ba4:	480a      	ldr	r0, [pc, #40]	; (8002bd0 <BSP_SDRAM_Init+0xac>)
 8002ba6:	f002 fb63 	bl	8005270 <HAL_SDRAM_Init>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d003      	beq.n	8002bb8 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002bb0:	4b0a      	ldr	r3, [pc, #40]	; (8002bdc <BSP_SDRAM_Init+0xb8>)
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	701a      	strb	r2, [r3, #0]
 8002bb6:	e002      	b.n	8002bbe <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002bb8:	4b08      	ldr	r3, [pc, #32]	; (8002bdc <BSP_SDRAM_Init+0xb8>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002bbe:	f240 506a 	movw	r0, #1386	; 0x56a
 8002bc2:	f000 f80d 	bl	8002be0 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8002bc6:	4b05      	ldr	r3, [pc, #20]	; (8002bdc <BSP_SDRAM_Init+0xb8>)
 8002bc8:	781b      	ldrb	r3, [r3, #0]
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	2000053c 	.word	0x2000053c
 8002bd4:	a0000140 	.word	0xa0000140
 8002bd8:	20000570 	.word	0x20000570
 8002bdc:	2000007c 	.word	0x2000007c

08002be0 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8002be8:	2300      	movs	r3, #0
 8002bea:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8002bec:	4b2a      	ldr	r3, [pc, #168]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002bee:	2201      	movs	r2, #1
 8002bf0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002bf2:	4b29      	ldr	r3, [pc, #164]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002bf4:	2208      	movs	r2, #8
 8002bf6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002bf8:	4b27      	ldr	r3, [pc, #156]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002bfe:	4b26      	ldr	r3, [pc, #152]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002c04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c08:	4923      	ldr	r1, [pc, #140]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c0a:	4824      	ldr	r0, [pc, #144]	; (8002c9c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002c0c:	f002 fb6e 	bl	80052ec <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002c10:	2001      	movs	r0, #1
 8002c12:	f000 f9c3 	bl	8002f9c <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8002c16:	4b20      	ldr	r3, [pc, #128]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c18:	2202      	movs	r2, #2
 8002c1a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002c1c:	4b1e      	ldr	r3, [pc, #120]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c1e:	2208      	movs	r2, #8
 8002c20:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002c22:	4b1d      	ldr	r3, [pc, #116]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c24:	2201      	movs	r2, #1
 8002c26:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002c28:	4b1b      	ldr	r3, [pc, #108]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8002c2e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c32:	4919      	ldr	r1, [pc, #100]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c34:	4819      	ldr	r0, [pc, #100]	; (8002c9c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002c36:	f002 fb59 	bl	80052ec <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002c3a:	4b17      	ldr	r3, [pc, #92]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c3c:	2203      	movs	r2, #3
 8002c3e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002c40:	4b15      	ldr	r3, [pc, #84]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c42:	2208      	movs	r2, #8
 8002c44:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8002c46:	4b14      	ldr	r3, [pc, #80]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c48:	2204      	movs	r2, #4
 8002c4a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002c4c:	4b12      	ldr	r3, [pc, #72]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002c52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c56:	4910      	ldr	r1, [pc, #64]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c58:	4810      	ldr	r0, [pc, #64]	; (8002c9c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002c5a:	f002 fb47 	bl	80052ec <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8002c5e:	f44f 730c 	mov.w	r3, #560	; 0x230
 8002c62:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8002c64:	4b0c      	ldr	r3, [pc, #48]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c66:	2204      	movs	r2, #4
 8002c68:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002c6a:	4b0b      	ldr	r3, [pc, #44]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c6c:	2208      	movs	r2, #8
 8002c6e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002c70:	4b09      	ldr	r3, [pc, #36]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c72:	2201      	movs	r2, #1
 8002c74:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	4a07      	ldr	r2, [pc, #28]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c7a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002c7c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c80:	4905      	ldr	r1, [pc, #20]	; (8002c98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c82:	4806      	ldr	r0, [pc, #24]	; (8002c9c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002c84:	f002 fb32 	bl	80052ec <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8002c88:	6879      	ldr	r1, [r7, #4]
 8002c8a:	4804      	ldr	r0, [pc, #16]	; (8002c9c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002c8c:	f002 fb63 	bl	8005356 <HAL_SDRAM_ProgramRefreshRate>
}
 8002c90:	bf00      	nop
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	2000058c 	.word	0x2000058c
 8002c9c:	2000053c 	.word	0x2000053c

08002ca0 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b090      	sub	sp, #64	; 0x40
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 80ec 	beq.w	8002e8a <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cb6:	4b77      	ldr	r3, [pc, #476]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cba:	4a76      	ldr	r2, [pc, #472]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002cbc:	f043 0301 	orr.w	r3, r3, #1
 8002cc0:	6393      	str	r3, [r2, #56]	; 0x38
 8002cc2:	4b74      	ldr	r3, [pc, #464]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	627b      	str	r3, [r7, #36]	; 0x24
 8002cd2:	4b70      	ldr	r3, [pc, #448]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd6:	4a6f      	ldr	r2, [pc, #444]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002cd8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8002cde:	4b6d      	ldr	r3, [pc, #436]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ce6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	623b      	str	r3, [r7, #32]
 8002cee:	4b69      	ldr	r3, [pc, #420]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf2:	4a68      	ldr	r2, [pc, #416]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002cf4:	f043 0302 	orr.w	r3, r3, #2
 8002cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cfa:	4b66      	ldr	r3, [pc, #408]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	623b      	str	r3, [r7, #32]
 8002d04:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	61fb      	str	r3, [r7, #28]
 8002d0a:	4b62      	ldr	r3, [pc, #392]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0e:	4a61      	ldr	r2, [pc, #388]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d10:	f043 0304 	orr.w	r3, r3, #4
 8002d14:	6313      	str	r3, [r2, #48]	; 0x30
 8002d16:	4b5f      	ldr	r3, [pc, #380]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1a:	f003 0304 	and.w	r3, r3, #4
 8002d1e:	61fb      	str	r3, [r7, #28]
 8002d20:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	61bb      	str	r3, [r7, #24]
 8002d26:	4b5b      	ldr	r3, [pc, #364]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2a:	4a5a      	ldr	r2, [pc, #360]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d2c:	f043 0308 	orr.w	r3, r3, #8
 8002d30:	6313      	str	r3, [r2, #48]	; 0x30
 8002d32:	4b58      	ldr	r3, [pc, #352]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d36:	f003 0308 	and.w	r3, r3, #8
 8002d3a:	61bb      	str	r3, [r7, #24]
 8002d3c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	617b      	str	r3, [r7, #20]
 8002d42:	4b54      	ldr	r3, [pc, #336]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	4a53      	ldr	r2, [pc, #332]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d48:	f043 0310 	orr.w	r3, r3, #16
 8002d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d4e:	4b51      	ldr	r3, [pc, #324]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	f003 0310 	and.w	r3, r3, #16
 8002d56:	617b      	str	r3, [r7, #20]
 8002d58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	613b      	str	r3, [r7, #16]
 8002d5e:	4b4d      	ldr	r3, [pc, #308]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d62:	4a4c      	ldr	r2, [pc, #304]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d64:	f043 0320 	orr.w	r3, r3, #32
 8002d68:	6313      	str	r3, [r2, #48]	; 0x30
 8002d6a:	4b4a      	ldr	r3, [pc, #296]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6e:	f003 0320 	and.w	r3, r3, #32
 8002d72:	613b      	str	r3, [r7, #16]
 8002d74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	60fb      	str	r3, [r7, #12]
 8002d7a:	4b46      	ldr	r3, [pc, #280]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7e:	4a45      	ldr	r2, [pc, #276]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d84:	6313      	str	r3, [r2, #48]	; 0x30
 8002d86:	4b43      	ldr	r3, [pc, #268]	; (8002e94 <BSP_SDRAM_MspInit+0x1f4>)
 8002d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8002d92:	2302      	movs	r3, #2
 8002d94:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002d96:	2302      	movs	r3, #2
 8002d98:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8002d9e:	230c      	movs	r3, #12
 8002da0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8002da2:	2360      	movs	r3, #96	; 0x60
 8002da4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8002da6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002daa:	4619      	mov	r1, r3
 8002dac:	483a      	ldr	r0, [pc, #232]	; (8002e98 <BSP_SDRAM_MspInit+0x1f8>)
 8002dae:	f000 fe7f 	bl	8003ab0 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8002db2:	2301      	movs	r3, #1
 8002db4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8002db6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002dba:	4619      	mov	r1, r3
 8002dbc:	4837      	ldr	r0, [pc, #220]	; (8002e9c <BSP_SDRAM_MspInit+0x1fc>)
 8002dbe:	f000 fe77 	bl	8003ab0 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8002dc2:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002dc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002dcc:	4619      	mov	r1, r3
 8002dce:	4834      	ldr	r0, [pc, #208]	; (8002ea0 <BSP_SDRAM_MspInit+0x200>)
 8002dd0:	f000 fe6e 	bl	8003ab0 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8002dd4:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8002dda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002dde:	4619      	mov	r1, r3
 8002de0:	4830      	ldr	r0, [pc, #192]	; (8002ea4 <BSP_SDRAM_MspInit+0x204>)
 8002de2:	f000 fe65 	bl	8003ab0 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8002de6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002dea:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002dec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002df0:	4619      	mov	r1, r3
 8002df2:	482d      	ldr	r0, [pc, #180]	; (8002ea8 <BSP_SDRAM_MspInit+0x208>)
 8002df4:	f000 fe5c 	bl	8003ab0 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8002df8:	f248 1333 	movw	r3, #33075	; 0x8133
 8002dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002dfe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002e02:	4619      	mov	r1, r3
 8002e04:	4829      	ldr	r0, [pc, #164]	; (8002eac <BSP_SDRAM_MspInit+0x20c>)
 8002e06:	f000 fe53 	bl	8003ab0 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8002e0a:	4b29      	ldr	r3, [pc, #164]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002e10:	4b27      	ldr	r3, [pc, #156]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e12:	2280      	movs	r2, #128	; 0x80
 8002e14:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8002e16:	4b26      	ldr	r3, [pc, #152]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e1c:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8002e1e:	4b24      	ldr	r3, [pc, #144]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e24:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002e26:	4b22      	ldr	r3, [pc, #136]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e28:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e2c:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002e2e:	4b20      	ldr	r3, [pc, #128]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e30:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002e34:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8002e36:	4b1e      	ldr	r3, [pc, #120]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002e3c:	4b1c      	ldr	r3, [pc, #112]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e3e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002e42:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8002e44:	4b1a      	ldr	r3, [pc, #104]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002e4a:	4b19      	ldr	r3, [pc, #100]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e4c:	2203      	movs	r2, #3
 8002e4e:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002e50:	4b17      	ldr	r3, [pc, #92]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8002e56:	4b16      	ldr	r3, [pc, #88]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8002e5c:	4b14      	ldr	r3, [pc, #80]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e5e:	4a15      	ldr	r2, [pc, #84]	; (8002eb4 <BSP_SDRAM_MspInit+0x214>)
 8002e60:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a12      	ldr	r2, [pc, #72]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e66:	631a      	str	r2, [r3, #48]	; 0x30
 8002e68:	4a11      	ldr	r2, [pc, #68]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8002e6e:	4810      	ldr	r0, [pc, #64]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e70:	f000 fa78 	bl	8003364 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8002e74:	480e      	ldr	r0, [pc, #56]	; (8002eb0 <BSP_SDRAM_MspInit+0x210>)
 8002e76:	f000 f9c7 	bl	8003208 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	210f      	movs	r1, #15
 8002e7e:	2038      	movs	r0, #56	; 0x38
 8002e80:	f000 f98b 	bl	800319a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002e84:	2038      	movs	r0, #56	; 0x38
 8002e86:	f000 f9a4 	bl	80031d2 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8002e8a:	bf00      	nop
 8002e8c:	3740      	adds	r7, #64	; 0x40
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40023800 	.word	0x40023800
 8002e98:	40020400 	.word	0x40020400
 8002e9c:	40020800 	.word	0x40020800
 8002ea0:	40020c00 	.word	0x40020c00
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	40021400 	.word	0x40021400
 8002eac:	40021800 	.word	0x40021800
 8002eb0:	2000059c 	.word	0x2000059c
 8002eb4:	40026410 	.word	0x40026410

08002eb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ebc:	4b0e      	ldr	r3, [pc, #56]	; (8002ef8 <HAL_Init+0x40>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a0d      	ldr	r2, [pc, #52]	; (8002ef8 <HAL_Init+0x40>)
 8002ec2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ec6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ec8:	4b0b      	ldr	r3, [pc, #44]	; (8002ef8 <HAL_Init+0x40>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a0a      	ldr	r2, [pc, #40]	; (8002ef8 <HAL_Init+0x40>)
 8002ece:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ed2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ed4:	4b08      	ldr	r3, [pc, #32]	; (8002ef8 <HAL_Init+0x40>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a07      	ldr	r2, [pc, #28]	; (8002ef8 <HAL_Init+0x40>)
 8002eda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ede:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ee0:	2003      	movs	r0, #3
 8002ee2:	f000 f94f 	bl	8003184 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ee6:	200f      	movs	r0, #15
 8002ee8:	f000 f808 	bl	8002efc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002eec:	f7fe f926 	bl	800113c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ef0:	2300      	movs	r3, #0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	40023c00 	.word	0x40023c00

08002efc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f04:	4b12      	ldr	r3, [pc, #72]	; (8002f50 <HAL_InitTick+0x54>)
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	4b12      	ldr	r3, [pc, #72]	; (8002f54 <HAL_InitTick+0x58>)
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f12:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f000 f967 	bl	80031ee <HAL_SYSTICK_Config>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e00e      	b.n	8002f48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2b0f      	cmp	r3, #15
 8002f2e:	d80a      	bhi.n	8002f46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f30:	2200      	movs	r2, #0
 8002f32:	6879      	ldr	r1, [r7, #4]
 8002f34:	f04f 30ff 	mov.w	r0, #4294967295
 8002f38:	f000 f92f 	bl	800319a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f3c:	4a06      	ldr	r2, [pc, #24]	; (8002f58 <HAL_InitTick+0x5c>)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f42:	2300      	movs	r3, #0
 8002f44:	e000      	b.n	8002f48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3708      	adds	r7, #8
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	20000000 	.word	0x20000000
 8002f54:	20000084 	.word	0x20000084
 8002f58:	20000080 	.word	0x20000080

08002f5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f60:	4b06      	ldr	r3, [pc, #24]	; (8002f7c <HAL_IncTick+0x20>)
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	461a      	mov	r2, r3
 8002f66:	4b06      	ldr	r3, [pc, #24]	; (8002f80 <HAL_IncTick+0x24>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	4a04      	ldr	r2, [pc, #16]	; (8002f80 <HAL_IncTick+0x24>)
 8002f6e:	6013      	str	r3, [r2, #0]
}
 8002f70:	bf00      	nop
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	20000084 	.word	0x20000084
 8002f80:	200005fc 	.word	0x200005fc

08002f84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  return uwTick;
 8002f88:	4b03      	ldr	r3, [pc, #12]	; (8002f98 <HAL_GetTick+0x14>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	200005fc 	.word	0x200005fc

08002f9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fa4:	f7ff ffee 	bl	8002f84 <HAL_GetTick>
 8002fa8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb4:	d005      	beq.n	8002fc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fb6:	4b0a      	ldr	r3, [pc, #40]	; (8002fe0 <HAL_Delay+0x44>)
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	461a      	mov	r2, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	4413      	add	r3, r2
 8002fc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002fc2:	bf00      	nop
 8002fc4:	f7ff ffde 	bl	8002f84 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d8f7      	bhi.n	8002fc4 <HAL_Delay+0x28>
  {
  }
}
 8002fd4:	bf00      	nop
 8002fd6:	bf00      	nop
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	20000084 	.word	0x20000084

08002fe4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f003 0307 	and.w	r3, r3, #7
 8002ff2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ff4:	4b0c      	ldr	r3, [pc, #48]	; (8003028 <__NVIC_SetPriorityGrouping+0x44>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ffa:	68ba      	ldr	r2, [r7, #8]
 8002ffc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003000:	4013      	ands	r3, r2
 8003002:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800300c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003010:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003014:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003016:	4a04      	ldr	r2, [pc, #16]	; (8003028 <__NVIC_SetPriorityGrouping+0x44>)
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	60d3      	str	r3, [r2, #12]
}
 800301c:	bf00      	nop
 800301e:	3714      	adds	r7, #20
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	e000ed00 	.word	0xe000ed00

0800302c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003030:	4b04      	ldr	r3, [pc, #16]	; (8003044 <__NVIC_GetPriorityGrouping+0x18>)
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	0a1b      	lsrs	r3, r3, #8
 8003036:	f003 0307 	and.w	r3, r3, #7
}
 800303a:	4618      	mov	r0, r3
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr
 8003044:	e000ed00 	.word	0xe000ed00

08003048 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003056:	2b00      	cmp	r3, #0
 8003058:	db0b      	blt.n	8003072 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	f003 021f 	and.w	r2, r3, #31
 8003060:	4907      	ldr	r1, [pc, #28]	; (8003080 <__NVIC_EnableIRQ+0x38>)
 8003062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003066:	095b      	lsrs	r3, r3, #5
 8003068:	2001      	movs	r0, #1
 800306a:	fa00 f202 	lsl.w	r2, r0, r2
 800306e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	e000e100 	.word	0xe000e100

08003084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	4603      	mov	r3, r0
 800308c:	6039      	str	r1, [r7, #0]
 800308e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003094:	2b00      	cmp	r3, #0
 8003096:	db0a      	blt.n	80030ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	b2da      	uxtb	r2, r3
 800309c:	490c      	ldr	r1, [pc, #48]	; (80030d0 <__NVIC_SetPriority+0x4c>)
 800309e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a2:	0112      	lsls	r2, r2, #4
 80030a4:	b2d2      	uxtb	r2, r2
 80030a6:	440b      	add	r3, r1
 80030a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030ac:	e00a      	b.n	80030c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	b2da      	uxtb	r2, r3
 80030b2:	4908      	ldr	r1, [pc, #32]	; (80030d4 <__NVIC_SetPriority+0x50>)
 80030b4:	79fb      	ldrb	r3, [r7, #7]
 80030b6:	f003 030f 	and.w	r3, r3, #15
 80030ba:	3b04      	subs	r3, #4
 80030bc:	0112      	lsls	r2, r2, #4
 80030be:	b2d2      	uxtb	r2, r2
 80030c0:	440b      	add	r3, r1
 80030c2:	761a      	strb	r2, [r3, #24]
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr
 80030d0:	e000e100 	.word	0xe000e100
 80030d4:	e000ed00 	.word	0xe000ed00

080030d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030d8:	b480      	push	{r7}
 80030da:	b089      	sub	sp, #36	; 0x24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f003 0307 	and.w	r3, r3, #7
 80030ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	f1c3 0307 	rsb	r3, r3, #7
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	bf28      	it	cs
 80030f6:	2304      	movcs	r3, #4
 80030f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	3304      	adds	r3, #4
 80030fe:	2b06      	cmp	r3, #6
 8003100:	d902      	bls.n	8003108 <NVIC_EncodePriority+0x30>
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	3b03      	subs	r3, #3
 8003106:	e000      	b.n	800310a <NVIC_EncodePriority+0x32>
 8003108:	2300      	movs	r3, #0
 800310a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800310c:	f04f 32ff 	mov.w	r2, #4294967295
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	fa02 f303 	lsl.w	r3, r2, r3
 8003116:	43da      	mvns	r2, r3
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	401a      	ands	r2, r3
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003120:	f04f 31ff 	mov.w	r1, #4294967295
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	fa01 f303 	lsl.w	r3, r1, r3
 800312a:	43d9      	mvns	r1, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003130:	4313      	orrs	r3, r2
         );
}
 8003132:	4618      	mov	r0, r3
 8003134:	3724      	adds	r7, #36	; 0x24
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
	...

08003140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	3b01      	subs	r3, #1
 800314c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003150:	d301      	bcc.n	8003156 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003152:	2301      	movs	r3, #1
 8003154:	e00f      	b.n	8003176 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003156:	4a0a      	ldr	r2, [pc, #40]	; (8003180 <SysTick_Config+0x40>)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	3b01      	subs	r3, #1
 800315c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800315e:	210f      	movs	r1, #15
 8003160:	f04f 30ff 	mov.w	r0, #4294967295
 8003164:	f7ff ff8e 	bl	8003084 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003168:	4b05      	ldr	r3, [pc, #20]	; (8003180 <SysTick_Config+0x40>)
 800316a:	2200      	movs	r2, #0
 800316c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800316e:	4b04      	ldr	r3, [pc, #16]	; (8003180 <SysTick_Config+0x40>)
 8003170:	2207      	movs	r2, #7
 8003172:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	e000e010 	.word	0xe000e010

08003184 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f7ff ff29 	bl	8002fe4 <__NVIC_SetPriorityGrouping>
}
 8003192:	bf00      	nop
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800319a:	b580      	push	{r7, lr}
 800319c:	b086      	sub	sp, #24
 800319e:	af00      	add	r7, sp, #0
 80031a0:	4603      	mov	r3, r0
 80031a2:	60b9      	str	r1, [r7, #8]
 80031a4:	607a      	str	r2, [r7, #4]
 80031a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031ac:	f7ff ff3e 	bl	800302c <__NVIC_GetPriorityGrouping>
 80031b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	68b9      	ldr	r1, [r7, #8]
 80031b6:	6978      	ldr	r0, [r7, #20]
 80031b8:	f7ff ff8e 	bl	80030d8 <NVIC_EncodePriority>
 80031bc:	4602      	mov	r2, r0
 80031be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031c2:	4611      	mov	r1, r2
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff ff5d 	bl	8003084 <__NVIC_SetPriority>
}
 80031ca:	bf00      	nop
 80031cc:	3718      	adds	r7, #24
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b082      	sub	sp, #8
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	4603      	mov	r3, r0
 80031da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff ff31 	bl	8003048 <__NVIC_EnableIRQ>
}
 80031e6:	bf00      	nop
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b082      	sub	sp, #8
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f7ff ffa2 	bl	8003140 <SysTick_Config>
 80031fc:	4603      	mov	r3, r0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
	...

08003208 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003210:	2300      	movs	r3, #0
 8003212:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003214:	f7ff feb6 	bl	8002f84 <HAL_GetTick>
 8003218:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d101      	bne.n	8003224 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e099      	b.n	8003358 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2202      	movs	r2, #2
 8003228:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f022 0201 	bic.w	r2, r2, #1
 8003242:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003244:	e00f      	b.n	8003266 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003246:	f7ff fe9d 	bl	8002f84 <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	2b05      	cmp	r3, #5
 8003252:	d908      	bls.n	8003266 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2220      	movs	r2, #32
 8003258:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2203      	movs	r2, #3
 800325e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e078      	b.n	8003358 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0301 	and.w	r3, r3, #1
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1e8      	bne.n	8003246 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800327c:	697a      	ldr	r2, [r7, #20]
 800327e:	4b38      	ldr	r3, [pc, #224]	; (8003360 <HAL_DMA_Init+0x158>)
 8003280:	4013      	ands	r3, r2
 8003282:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685a      	ldr	r2, [r3, #4]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003292:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800329e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	699b      	ldr	r3, [r3, #24]
 80032a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032bc:	2b04      	cmp	r3, #4
 80032be:	d107      	bne.n	80032d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c8:	4313      	orrs	r3, r2
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	f023 0307 	bic.w	r3, r3, #7
 80032e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ec:	697a      	ldr	r2, [r7, #20]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f6:	2b04      	cmp	r3, #4
 80032f8:	d117      	bne.n	800332a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032fe:	697a      	ldr	r2, [r7, #20]
 8003300:	4313      	orrs	r3, r2
 8003302:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003308:	2b00      	cmp	r3, #0
 800330a:	d00e      	beq.n	800332a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f000 f8bd 	bl	800348c <DMA_CheckFifoParam>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d008      	beq.n	800332a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2240      	movs	r2, #64	; 0x40
 800331c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003326:	2301      	movs	r3, #1
 8003328:	e016      	b.n	8003358 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	697a      	ldr	r2, [r7, #20]
 8003330:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f874 	bl	8003420 <DMA_CalcBaseAndBitshift>
 8003338:	4603      	mov	r3, r0
 800333a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003340:	223f      	movs	r2, #63	; 0x3f
 8003342:	409a      	lsls	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	3718      	adds	r7, #24
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}
 8003360:	f010803f 	.word	0xf010803f

08003364 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d101      	bne.n	8003376 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e050      	b.n	8003418 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2b02      	cmp	r3, #2
 8003380:	d101      	bne.n	8003386 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003382:	2302      	movs	r3, #2
 8003384:	e048      	b.n	8003418 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f022 0201 	bic.w	r2, r2, #1
 8003394:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2200      	movs	r2, #0
 800339c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2200      	movs	r2, #0
 80033a4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	2200      	movs	r2, #0
 80033ac:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2200      	movs	r2, #0
 80033b4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2200      	movs	r2, #0
 80033bc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2221      	movs	r2, #33	; 0x21
 80033c4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 f82a 	bl	8003420 <DMA_CalcBaseAndBitshift>
 80033cc:	4603      	mov	r3, r0
 80033ce:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2200      	movs	r2, #0
 80033e0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033f8:	223f      	movs	r2, #63	; 0x3f
 80033fa:	409a      	lsls	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003416:	2300      	movs	r3, #0
}
 8003418:	4618      	mov	r0, r3
 800341a:	3710      	adds	r7, #16
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	b2db      	uxtb	r3, r3
 800342e:	3b10      	subs	r3, #16
 8003430:	4a14      	ldr	r2, [pc, #80]	; (8003484 <DMA_CalcBaseAndBitshift+0x64>)
 8003432:	fba2 2303 	umull	r2, r3, r2, r3
 8003436:	091b      	lsrs	r3, r3, #4
 8003438:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800343a:	4a13      	ldr	r2, [pc, #76]	; (8003488 <DMA_CalcBaseAndBitshift+0x68>)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	4413      	add	r3, r2
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	461a      	mov	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2b03      	cmp	r3, #3
 800344c:	d909      	bls.n	8003462 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003456:	f023 0303 	bic.w	r3, r3, #3
 800345a:	1d1a      	adds	r2, r3, #4
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	659a      	str	r2, [r3, #88]	; 0x58
 8003460:	e007      	b.n	8003472 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800346a:	f023 0303 	bic.w	r3, r3, #3
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003476:	4618      	mov	r0, r3
 8003478:	3714      	adds	r7, #20
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	aaaaaaab 	.word	0xaaaaaaab
 8003488:	0800aab8 	.word	0x0800aab8

0800348c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003494:	2300      	movs	r3, #0
 8003496:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800349c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d11f      	bne.n	80034e6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	2b03      	cmp	r3, #3
 80034aa:	d856      	bhi.n	800355a <DMA_CheckFifoParam+0xce>
 80034ac:	a201      	add	r2, pc, #4	; (adr r2, 80034b4 <DMA_CheckFifoParam+0x28>)
 80034ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034b2:	bf00      	nop
 80034b4:	080034c5 	.word	0x080034c5
 80034b8:	080034d7 	.word	0x080034d7
 80034bc:	080034c5 	.word	0x080034c5
 80034c0:	0800355b 	.word	0x0800355b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d046      	beq.n	800355e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034d4:	e043      	b.n	800355e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034da:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034de:	d140      	bne.n	8003562 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034e4:	e03d      	b.n	8003562 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	699b      	ldr	r3, [r3, #24]
 80034ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034ee:	d121      	bne.n	8003534 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	2b03      	cmp	r3, #3
 80034f4:	d837      	bhi.n	8003566 <DMA_CheckFifoParam+0xda>
 80034f6:	a201      	add	r2, pc, #4	; (adr r2, 80034fc <DMA_CheckFifoParam+0x70>)
 80034f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034fc:	0800350d 	.word	0x0800350d
 8003500:	08003513 	.word	0x08003513
 8003504:	0800350d 	.word	0x0800350d
 8003508:	08003525 	.word	0x08003525
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	73fb      	strb	r3, [r7, #15]
      break;
 8003510:	e030      	b.n	8003574 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003516:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d025      	beq.n	800356a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003522:	e022      	b.n	800356a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003528:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800352c:	d11f      	bne.n	800356e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003532:	e01c      	b.n	800356e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	2b02      	cmp	r3, #2
 8003538:	d903      	bls.n	8003542 <DMA_CheckFifoParam+0xb6>
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	2b03      	cmp	r3, #3
 800353e:	d003      	beq.n	8003548 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003540:	e018      	b.n	8003574 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	73fb      	strb	r3, [r7, #15]
      break;
 8003546:	e015      	b.n	8003574 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800354c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00e      	beq.n	8003572 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	73fb      	strb	r3, [r7, #15]
      break;
 8003558:	e00b      	b.n	8003572 <DMA_CheckFifoParam+0xe6>
      break;
 800355a:	bf00      	nop
 800355c:	e00a      	b.n	8003574 <DMA_CheckFifoParam+0xe8>
      break;
 800355e:	bf00      	nop
 8003560:	e008      	b.n	8003574 <DMA_CheckFifoParam+0xe8>
      break;
 8003562:	bf00      	nop
 8003564:	e006      	b.n	8003574 <DMA_CheckFifoParam+0xe8>
      break;
 8003566:	bf00      	nop
 8003568:	e004      	b.n	8003574 <DMA_CheckFifoParam+0xe8>
      break;
 800356a:	bf00      	nop
 800356c:	e002      	b.n	8003574 <DMA_CheckFifoParam+0xe8>
      break;   
 800356e:	bf00      	nop
 8003570:	e000      	b.n	8003574 <DMA_CheckFifoParam+0xe8>
      break;
 8003572:	bf00      	nop
    }
  } 
  
  return status; 
 8003574:	7bfb      	ldrb	r3, [r7, #15]
}
 8003576:	4618      	mov	r0, r3
 8003578:	3714      	adds	r7, #20
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop

08003584 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e03b      	b.n	800360e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d106      	bne.n	80035b0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f000 f833 	bl	8003616 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2202      	movs	r2, #2
 80035b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685a      	ldr	r2, [r3, #4]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	430a      	orrs	r2, r1
 80035cc:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035d4:	f023 0107 	bic.w	r1, r3, #7
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	689a      	ldr	r2, [r3, #8]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	430a      	orrs	r2, r1
 80035e2:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ea:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80035ee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	68d1      	ldr	r1, [r2, #12]
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	6812      	ldr	r2, [r2, #0]
 80035fa:	430b      	orrs	r3, r1
 80035fc:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 8003616:	b480      	push	{r7}
 8003618:	b083      	sub	sp, #12
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 800361e:	bf00      	nop
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr

0800362a <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b086      	sub	sp, #24
 800362e:	af02      	add	r7, sp, #8
 8003630:	60f8      	str	r0, [r7, #12]
 8003632:	60b9      	str	r1, [r7, #8]
 8003634:	607a      	str	r2, [r7, #4]
 8003636:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800363e:	2b01      	cmp	r3, #1
 8003640:	d101      	bne.n	8003646 <HAL_DMA2D_Start+0x1c>
 8003642:	2302      	movs	r3, #2
 8003644:	e018      	b.n	8003678 <HAL_DMA2D_Start+0x4e>
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2201      	movs	r2, #1
 800364a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2202      	movs	r2, #2
 8003652:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003656:	69bb      	ldr	r3, [r7, #24]
 8003658:	9300      	str	r3, [sp, #0]
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	68b9      	ldr	r1, [r7, #8]
 8003660:	68f8      	ldr	r0, [r7, #12]
 8003662:	f000 f989 	bl	8003978 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f042 0201 	orr.w	r2, r2, #1
 8003674:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800368a:	2300      	movs	r3, #0
 800368c:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0301 	and.w	r3, r3, #1
 8003698:	2b00      	cmp	r3, #0
 800369a:	d056      	beq.n	800374a <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800369c:	f7ff fc72 	bl	8002f84 <HAL_GetTick>
 80036a0:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80036a2:	e04b      	b.n	800373c <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d023      	beq.n	80036fe <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f003 0320 	and.w	r3, r3, #32
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d005      	beq.n	80036cc <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036c4:	f043 0202 	orr.w	r2, r3, #2
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d005      	beq.n	80036e2 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036da:	f043 0201 	orr.w	r2, r3, #1
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2221      	movs	r2, #33	; 0x21
 80036e8:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2204      	movs	r2, #4
 80036ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e0a5      	b.n	800384a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003704:	d01a      	beq.n	800373c <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003706:	f7ff fc3d 	bl	8002f84 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	683a      	ldr	r2, [r7, #0]
 8003712:	429a      	cmp	r2, r3
 8003714:	d302      	bcc.n	800371c <HAL_DMA2D_PollForTransfer+0x9c>
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d10f      	bne.n	800373c <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003720:	f043 0220 	orr.w	r2, r3, #32
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2203      	movs	r2, #3
 800372c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e086      	b.n	800384a <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	2b00      	cmp	r3, #0
 8003748:	d0ac      	beq.n	80036a4 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	69db      	ldr	r3, [r3, #28]
 8003750:	f003 0320 	and.w	r3, r3, #32
 8003754:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375c:	f003 0320 	and.w	r3, r3, #32
 8003760:	693a      	ldr	r2, [r7, #16]
 8003762:	4313      	orrs	r3, r2
 8003764:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d061      	beq.n	8003830 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800376c:	f7ff fc0a 	bl	8002f84 <HAL_GetTick>
 8003770:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003772:	e056      	b.n	8003822 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8003782:	2b00      	cmp	r3, #0
 8003784:	d02e      	beq.n	80037e4 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f003 0308 	and.w	r3, r3, #8
 800378c:	2b00      	cmp	r3, #0
 800378e:	d005      	beq.n	800379c <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003794:	f043 0204 	orr.w	r2, r3, #4
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f003 0320 	and.w	r3, r3, #32
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d005      	beq.n	80037b2 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037aa:	f043 0202 	orr.w	r2, r3, #2
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f003 0301 	and.w	r3, r3, #1
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d005      	beq.n	80037c8 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037c0:	f043 0201 	orr.w	r2, r3, #1
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2229      	movs	r2, #41	; 0x29
 80037ce:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2204      	movs	r2, #4
 80037d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e032      	b.n	800384a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ea:	d01a      	beq.n	8003822 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80037ec:	f7ff fbca 	bl	8002f84 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d302      	bcc.n	8003802 <HAL_DMA2D_PollForTransfer+0x182>
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d10f      	bne.n	8003822 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003806:	f043 0220 	orr.w	r2, r3, #32
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2203      	movs	r2, #3
 8003812:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e013      	b.n	800384a <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f003 0310 	and.w	r3, r3, #16
 800382c:	2b00      	cmp	r3, #0
 800382e:	d0a1      	beq.n	8003774 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2212      	movs	r2, #18
 8003836:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3718      	adds	r7, #24
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
	...

08003854 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003854:	b480      	push	{r7}
 8003856:	b087      	sub	sp, #28
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800386c:	2b01      	cmp	r3, #1
 800386e:	d101      	bne.n	8003874 <HAL_DMA2D_ConfigLayer+0x20>
 8003870:	2302      	movs	r3, #2
 8003872:	e079      	b.n	8003968 <HAL_DMA2D_ConfigLayer+0x114>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2202      	movs	r2, #2
 8003880:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	011b      	lsls	r3, r3, #4
 8003888:	3318      	adds	r3, #24
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	4413      	add	r3, r2
 800388e:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	685a      	ldr	r2, [r3, #4]
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	041b      	lsls	r3, r3, #16
 800389a:	4313      	orrs	r3, r2
 800389c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800389e:	4b35      	ldr	r3, [pc, #212]	; (8003974 <HAL_DMA2D_ConfigLayer+0x120>)
 80038a0:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	2b0a      	cmp	r3, #10
 80038a8:	d003      	beq.n	80038b2 <HAL_DMA2D_ConfigLayer+0x5e>
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	2b09      	cmp	r3, #9
 80038b0:	d107      	bne.n	80038c2 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	4313      	orrs	r3, r2
 80038be:	617b      	str	r3, [r7, #20]
 80038c0:	e005      	b.n	80038ce <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	061b      	lsls	r3, r3, #24
 80038c8:	697a      	ldr	r2, [r7, #20]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d120      	bne.n	8003916 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	43db      	mvns	r3, r3
 80038de:	ea02 0103 	and.w	r1, r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	430a      	orrs	r2, r1
 80038ea:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	6812      	ldr	r2, [r2, #0]
 80038f4:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	2b0a      	cmp	r3, #10
 80038fc:	d003      	beq.n	8003906 <HAL_DMA2D_ConfigLayer+0xb2>
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	2b09      	cmp	r3, #9
 8003904:	d127      	bne.n	8003956 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	68da      	ldr	r2, [r3, #12]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003912:	629a      	str	r2, [r3, #40]	; 0x28
 8003914:	e01f      	b.n	8003956 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	69da      	ldr	r2, [r3, #28]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	43db      	mvns	r3, r3
 8003920:	ea02 0103 	and.w	r1, r2, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	697a      	ldr	r2, [r7, #20]
 800392a:	430a      	orrs	r2, r1
 800392c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	693a      	ldr	r2, [r7, #16]
 8003934:	6812      	ldr	r2, [r2, #0]
 8003936:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	2b0a      	cmp	r3, #10
 800393e:	d003      	beq.n	8003948 <HAL_DMA2D_ConfigLayer+0xf4>
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	2b09      	cmp	r3, #9
 8003946:	d106      	bne.n	8003956 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	68da      	ldr	r2, [r3, #12]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003954:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2201      	movs	r2, #1
 800395a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	371c      	adds	r7, #28
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr
 8003974:	ff03000f 	.word	0xff03000f

08003978 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8003978:	b480      	push	{r7}
 800397a:	b08b      	sub	sp, #44	; 0x2c
 800397c:	af00      	add	r7, sp, #0
 800397e:	60f8      	str	r0, [r7, #12]
 8003980:	60b9      	str	r1, [r7, #8]
 8003982:	607a      	str	r2, [r7, #4]
 8003984:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800398c:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	041a      	lsls	r2, r3, #16
 8003994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003996:	431a      	orrs	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	430a      	orrs	r2, r1
 800399e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80039b0:	d174      	bne.n	8003a9c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80039b8:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80039c0:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80039c8:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d108      	bne.n	80039ea <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	431a      	orrs	r2, r3
 80039de:	6a3b      	ldr	r3, [r7, #32]
 80039e0:	4313      	orrs	r3, r2
 80039e2:	697a      	ldr	r2, [r7, #20]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	627b      	str	r3, [r7, #36]	; 0x24
 80039e8:	e053      	b.n	8003a92 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d106      	bne.n	8003a00 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80039f2:	69ba      	ldr	r2, [r7, #24]
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	697a      	ldr	r2, [r7, #20]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	627b      	str	r3, [r7, #36]	; 0x24
 80039fe:	e048      	b.n	8003a92 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d111      	bne.n	8003a2c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	0cdb      	lsrs	r3, r3, #19
 8003a0c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003a0e:	69bb      	ldr	r3, [r7, #24]
 8003a10:	0a9b      	lsrs	r3, r3, #10
 8003a12:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	08db      	lsrs	r3, r3, #3
 8003a18:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003a1a:	69bb      	ldr	r3, [r7, #24]
 8003a1c:	015a      	lsls	r2, r3, #5
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	02db      	lsls	r3, r3, #11
 8003a22:	4313      	orrs	r3, r2
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	627b      	str	r3, [r7, #36]	; 0x24
 8003a2a:	e032      	b.n	8003a92 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	2b03      	cmp	r3, #3
 8003a32:	d117      	bne.n	8003a64 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003a34:	6a3b      	ldr	r3, [r7, #32]
 8003a36:	0fdb      	lsrs	r3, r3, #31
 8003a38:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	0cdb      	lsrs	r3, r3, #19
 8003a3e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	0adb      	lsrs	r3, r3, #11
 8003a44:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	08db      	lsrs	r3, r3, #3
 8003a4a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	015a      	lsls	r2, r3, #5
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	029b      	lsls	r3, r3, #10
 8003a54:	431a      	orrs	r2, r3
 8003a56:	6a3b      	ldr	r3, [r7, #32]
 8003a58:	03db      	lsls	r3, r3, #15
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	697a      	ldr	r2, [r7, #20]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	627b      	str	r3, [r7, #36]	; 0x24
 8003a62:	e016      	b.n	8003a92 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003a64:	6a3b      	ldr	r3, [r7, #32]
 8003a66:	0f1b      	lsrs	r3, r3, #28
 8003a68:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	0d1b      	lsrs	r3, r3, #20
 8003a6e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	0b1b      	lsrs	r3, r3, #12
 8003a74:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	091b      	lsrs	r3, r3, #4
 8003a7a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	011a      	lsls	r2, r3, #4
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	021b      	lsls	r3, r3, #8
 8003a84:	431a      	orrs	r2, r3
 8003a86:	6a3b      	ldr	r3, [r7, #32]
 8003a88:	031b      	lsls	r3, r3, #12
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a98:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003a9a:	e003      	b.n	8003aa4 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	68ba      	ldr	r2, [r7, #8]
 8003aa2:	60da      	str	r2, [r3, #12]
}
 8003aa4:	bf00      	nop
 8003aa6:	372c      	adds	r7, #44	; 0x2c
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b089      	sub	sp, #36	; 0x24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003aba:	2300      	movs	r3, #0
 8003abc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	61fb      	str	r3, [r7, #28]
 8003aca:	e177      	b.n	8003dbc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003acc:	2201      	movs	r2, #1
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	4013      	ands	r3, r2
 8003ade:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	f040 8166 	bne.w	8003db6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f003 0303 	and.w	r3, r3, #3
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d005      	beq.n	8003b02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d130      	bne.n	8003b64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	2203      	movs	r2, #3
 8003b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b12:	43db      	mvns	r3, r3
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	4013      	ands	r3, r2
 8003b18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	68da      	ldr	r2, [r3, #12]
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	fa02 f303 	lsl.w	r3, r2, r3
 8003b26:	69ba      	ldr	r2, [r7, #24]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	69ba      	ldr	r2, [r7, #24]
 8003b30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b38:	2201      	movs	r2, #1
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b40:	43db      	mvns	r3, r3
 8003b42:	69ba      	ldr	r2, [r7, #24]
 8003b44:	4013      	ands	r3, r2
 8003b46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	091b      	lsrs	r3, r3, #4
 8003b4e:	f003 0201 	and.w	r2, r3, #1
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	fa02 f303 	lsl.w	r3, r2, r3
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	69ba      	ldr	r2, [r7, #24]
 8003b62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f003 0303 	and.w	r3, r3, #3
 8003b6c:	2b03      	cmp	r3, #3
 8003b6e:	d017      	beq.n	8003ba0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	005b      	lsls	r3, r3, #1
 8003b7a:	2203      	movs	r2, #3
 8003b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b80:	43db      	mvns	r3, r3
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	4013      	ands	r3, r2
 8003b86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	689a      	ldr	r2, [r3, #8]
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	005b      	lsls	r3, r3, #1
 8003b90:	fa02 f303 	lsl.w	r3, r2, r3
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	69ba      	ldr	r2, [r7, #24]
 8003b9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f003 0303 	and.w	r3, r3, #3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d123      	bne.n	8003bf4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	08da      	lsrs	r2, r3, #3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	3208      	adds	r2, #8
 8003bb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	220f      	movs	r2, #15
 8003bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc8:	43db      	mvns	r3, r3
 8003bca:	69ba      	ldr	r2, [r7, #24]
 8003bcc:	4013      	ands	r3, r2
 8003bce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	691a      	ldr	r2, [r3, #16]
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	f003 0307 	and.w	r3, r3, #7
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	08da      	lsrs	r2, r3, #3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	3208      	adds	r2, #8
 8003bee:	69b9      	ldr	r1, [r7, #24]
 8003bf0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	005b      	lsls	r3, r3, #1
 8003bfe:	2203      	movs	r2, #3
 8003c00:	fa02 f303 	lsl.w	r3, r2, r3
 8003c04:	43db      	mvns	r3, r3
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	4013      	ands	r3, r2
 8003c0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f003 0203 	and.w	r2, r3, #3
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	005b      	lsls	r3, r3, #1
 8003c18:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f000 80c0 	beq.w	8003db6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c36:	2300      	movs	r3, #0
 8003c38:	60fb      	str	r3, [r7, #12]
 8003c3a:	4b66      	ldr	r3, [pc, #408]	; (8003dd4 <HAL_GPIO_Init+0x324>)
 8003c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c3e:	4a65      	ldr	r2, [pc, #404]	; (8003dd4 <HAL_GPIO_Init+0x324>)
 8003c40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c44:	6453      	str	r3, [r2, #68]	; 0x44
 8003c46:	4b63      	ldr	r3, [pc, #396]	; (8003dd4 <HAL_GPIO_Init+0x324>)
 8003c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c4e:	60fb      	str	r3, [r7, #12]
 8003c50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c52:	4a61      	ldr	r2, [pc, #388]	; (8003dd8 <HAL_GPIO_Init+0x328>)
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	089b      	lsrs	r3, r3, #2
 8003c58:	3302      	adds	r3, #2
 8003c5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	f003 0303 	and.w	r3, r3, #3
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	220f      	movs	r2, #15
 8003c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6e:	43db      	mvns	r3, r3
 8003c70:	69ba      	ldr	r2, [r7, #24]
 8003c72:	4013      	ands	r3, r2
 8003c74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a58      	ldr	r2, [pc, #352]	; (8003ddc <HAL_GPIO_Init+0x32c>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d037      	beq.n	8003cee <HAL_GPIO_Init+0x23e>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4a57      	ldr	r2, [pc, #348]	; (8003de0 <HAL_GPIO_Init+0x330>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d031      	beq.n	8003cea <HAL_GPIO_Init+0x23a>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a56      	ldr	r2, [pc, #344]	; (8003de4 <HAL_GPIO_Init+0x334>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d02b      	beq.n	8003ce6 <HAL_GPIO_Init+0x236>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a55      	ldr	r2, [pc, #340]	; (8003de8 <HAL_GPIO_Init+0x338>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d025      	beq.n	8003ce2 <HAL_GPIO_Init+0x232>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a54      	ldr	r2, [pc, #336]	; (8003dec <HAL_GPIO_Init+0x33c>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d01f      	beq.n	8003cde <HAL_GPIO_Init+0x22e>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a53      	ldr	r2, [pc, #332]	; (8003df0 <HAL_GPIO_Init+0x340>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d019      	beq.n	8003cda <HAL_GPIO_Init+0x22a>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	4a52      	ldr	r2, [pc, #328]	; (8003df4 <HAL_GPIO_Init+0x344>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d013      	beq.n	8003cd6 <HAL_GPIO_Init+0x226>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a51      	ldr	r2, [pc, #324]	; (8003df8 <HAL_GPIO_Init+0x348>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d00d      	beq.n	8003cd2 <HAL_GPIO_Init+0x222>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a50      	ldr	r2, [pc, #320]	; (8003dfc <HAL_GPIO_Init+0x34c>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d007      	beq.n	8003cce <HAL_GPIO_Init+0x21e>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a4f      	ldr	r2, [pc, #316]	; (8003e00 <HAL_GPIO_Init+0x350>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d101      	bne.n	8003cca <HAL_GPIO_Init+0x21a>
 8003cc6:	2309      	movs	r3, #9
 8003cc8:	e012      	b.n	8003cf0 <HAL_GPIO_Init+0x240>
 8003cca:	230a      	movs	r3, #10
 8003ccc:	e010      	b.n	8003cf0 <HAL_GPIO_Init+0x240>
 8003cce:	2308      	movs	r3, #8
 8003cd0:	e00e      	b.n	8003cf0 <HAL_GPIO_Init+0x240>
 8003cd2:	2307      	movs	r3, #7
 8003cd4:	e00c      	b.n	8003cf0 <HAL_GPIO_Init+0x240>
 8003cd6:	2306      	movs	r3, #6
 8003cd8:	e00a      	b.n	8003cf0 <HAL_GPIO_Init+0x240>
 8003cda:	2305      	movs	r3, #5
 8003cdc:	e008      	b.n	8003cf0 <HAL_GPIO_Init+0x240>
 8003cde:	2304      	movs	r3, #4
 8003ce0:	e006      	b.n	8003cf0 <HAL_GPIO_Init+0x240>
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e004      	b.n	8003cf0 <HAL_GPIO_Init+0x240>
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	e002      	b.n	8003cf0 <HAL_GPIO_Init+0x240>
 8003cea:	2301      	movs	r3, #1
 8003cec:	e000      	b.n	8003cf0 <HAL_GPIO_Init+0x240>
 8003cee:	2300      	movs	r3, #0
 8003cf0:	69fa      	ldr	r2, [r7, #28]
 8003cf2:	f002 0203 	and.w	r2, r2, #3
 8003cf6:	0092      	lsls	r2, r2, #2
 8003cf8:	4093      	lsls	r3, r2
 8003cfa:	69ba      	ldr	r2, [r7, #24]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d00:	4935      	ldr	r1, [pc, #212]	; (8003dd8 <HAL_GPIO_Init+0x328>)
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	089b      	lsrs	r3, r3, #2
 8003d06:	3302      	adds	r3, #2
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d0e:	4b3d      	ldr	r3, [pc, #244]	; (8003e04 <HAL_GPIO_Init+0x354>)
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	43db      	mvns	r3, r3
 8003d18:	69ba      	ldr	r2, [r7, #24]
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d003      	beq.n	8003d32 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003d2a:	69ba      	ldr	r2, [r7, #24]
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d32:	4a34      	ldr	r2, [pc, #208]	; (8003e04 <HAL_GPIO_Init+0x354>)
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d38:	4b32      	ldr	r3, [pc, #200]	; (8003e04 <HAL_GPIO_Init+0x354>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	43db      	mvns	r3, r3
 8003d42:	69ba      	ldr	r2, [r7, #24]
 8003d44:	4013      	ands	r3, r2
 8003d46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d003      	beq.n	8003d5c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d5c:	4a29      	ldr	r2, [pc, #164]	; (8003e04 <HAL_GPIO_Init+0x354>)
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d62:	4b28      	ldr	r3, [pc, #160]	; (8003e04 <HAL_GPIO_Init+0x354>)
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	43db      	mvns	r3, r3
 8003d6c:	69ba      	ldr	r2, [r7, #24]
 8003d6e:	4013      	ands	r3, r2
 8003d70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d003      	beq.n	8003d86 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d86:	4a1f      	ldr	r2, [pc, #124]	; (8003e04 <HAL_GPIO_Init+0x354>)
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d8c:	4b1d      	ldr	r3, [pc, #116]	; (8003e04 <HAL_GPIO_Init+0x354>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	43db      	mvns	r3, r3
 8003d96:	69ba      	ldr	r2, [r7, #24]
 8003d98:	4013      	ands	r3, r2
 8003d9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d003      	beq.n	8003db0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003db0:	4a14      	ldr	r2, [pc, #80]	; (8003e04 <HAL_GPIO_Init+0x354>)
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	3301      	adds	r3, #1
 8003dba:	61fb      	str	r3, [r7, #28]
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	2b0f      	cmp	r3, #15
 8003dc0:	f67f ae84 	bls.w	8003acc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003dc4:	bf00      	nop
 8003dc6:	bf00      	nop
 8003dc8:	3724      	adds	r7, #36	; 0x24
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	40023800 	.word	0x40023800
 8003dd8:	40013800 	.word	0x40013800
 8003ddc:	40020000 	.word	0x40020000
 8003de0:	40020400 	.word	0x40020400
 8003de4:	40020800 	.word	0x40020800
 8003de8:	40020c00 	.word	0x40020c00
 8003dec:	40021000 	.word	0x40021000
 8003df0:	40021400 	.word	0x40021400
 8003df4:	40021800 	.word	0x40021800
 8003df8:	40021c00 	.word	0x40021c00
 8003dfc:	40022000 	.word	0x40022000
 8003e00:	40022400 	.word	0x40022400
 8003e04:	40013c00 	.word	0x40013c00

08003e08 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b087      	sub	sp, #28
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e12:	2300      	movs	r3, #0
 8003e14:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003e16:	2300      	movs	r3, #0
 8003e18:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e1e:	2300      	movs	r3, #0
 8003e20:	617b      	str	r3, [r7, #20]
 8003e22:	e0d9      	b.n	8003fd8 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e24:	2201      	movs	r2, #1
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	4013      	ands	r3, r2
 8003e34:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	f040 80c9 	bne.w	8003fd2 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003e40:	4a6b      	ldr	r2, [pc, #428]	; (8003ff0 <HAL_GPIO_DeInit+0x1e8>)
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	089b      	lsrs	r3, r3, #2
 8003e46:	3302      	adds	r3, #2
 8003e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e4c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	f003 0303 	and.w	r3, r3, #3
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	220f      	movs	r2, #15
 8003e58:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5c:	68ba      	ldr	r2, [r7, #8]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a63      	ldr	r2, [pc, #396]	; (8003ff4 <HAL_GPIO_DeInit+0x1ec>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d037      	beq.n	8003eda <HAL_GPIO_DeInit+0xd2>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a62      	ldr	r2, [pc, #392]	; (8003ff8 <HAL_GPIO_DeInit+0x1f0>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d031      	beq.n	8003ed6 <HAL_GPIO_DeInit+0xce>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a61      	ldr	r2, [pc, #388]	; (8003ffc <HAL_GPIO_DeInit+0x1f4>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d02b      	beq.n	8003ed2 <HAL_GPIO_DeInit+0xca>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a60      	ldr	r2, [pc, #384]	; (8004000 <HAL_GPIO_DeInit+0x1f8>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d025      	beq.n	8003ece <HAL_GPIO_DeInit+0xc6>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a5f      	ldr	r2, [pc, #380]	; (8004004 <HAL_GPIO_DeInit+0x1fc>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d01f      	beq.n	8003eca <HAL_GPIO_DeInit+0xc2>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a5e      	ldr	r2, [pc, #376]	; (8004008 <HAL_GPIO_DeInit+0x200>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d019      	beq.n	8003ec6 <HAL_GPIO_DeInit+0xbe>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a5d      	ldr	r2, [pc, #372]	; (800400c <HAL_GPIO_DeInit+0x204>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d013      	beq.n	8003ec2 <HAL_GPIO_DeInit+0xba>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a5c      	ldr	r2, [pc, #368]	; (8004010 <HAL_GPIO_DeInit+0x208>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d00d      	beq.n	8003ebe <HAL_GPIO_DeInit+0xb6>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a5b      	ldr	r2, [pc, #364]	; (8004014 <HAL_GPIO_DeInit+0x20c>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d007      	beq.n	8003eba <HAL_GPIO_DeInit+0xb2>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a5a      	ldr	r2, [pc, #360]	; (8004018 <HAL_GPIO_DeInit+0x210>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d101      	bne.n	8003eb6 <HAL_GPIO_DeInit+0xae>
 8003eb2:	2309      	movs	r3, #9
 8003eb4:	e012      	b.n	8003edc <HAL_GPIO_DeInit+0xd4>
 8003eb6:	230a      	movs	r3, #10
 8003eb8:	e010      	b.n	8003edc <HAL_GPIO_DeInit+0xd4>
 8003eba:	2308      	movs	r3, #8
 8003ebc:	e00e      	b.n	8003edc <HAL_GPIO_DeInit+0xd4>
 8003ebe:	2307      	movs	r3, #7
 8003ec0:	e00c      	b.n	8003edc <HAL_GPIO_DeInit+0xd4>
 8003ec2:	2306      	movs	r3, #6
 8003ec4:	e00a      	b.n	8003edc <HAL_GPIO_DeInit+0xd4>
 8003ec6:	2305      	movs	r3, #5
 8003ec8:	e008      	b.n	8003edc <HAL_GPIO_DeInit+0xd4>
 8003eca:	2304      	movs	r3, #4
 8003ecc:	e006      	b.n	8003edc <HAL_GPIO_DeInit+0xd4>
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e004      	b.n	8003edc <HAL_GPIO_DeInit+0xd4>
 8003ed2:	2302      	movs	r3, #2
 8003ed4:	e002      	b.n	8003edc <HAL_GPIO_DeInit+0xd4>
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e000      	b.n	8003edc <HAL_GPIO_DeInit+0xd4>
 8003eda:	2300      	movs	r3, #0
 8003edc:	697a      	ldr	r2, [r7, #20]
 8003ede:	f002 0203 	and.w	r2, r2, #3
 8003ee2:	0092      	lsls	r2, r2, #2
 8003ee4:	4093      	lsls	r3, r2
 8003ee6:	68ba      	ldr	r2, [r7, #8]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d132      	bne.n	8003f52 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003eec:	4b4b      	ldr	r3, [pc, #300]	; (800401c <HAL_GPIO_DeInit+0x214>)
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	43db      	mvns	r3, r3
 8003ef4:	4949      	ldr	r1, [pc, #292]	; (800401c <HAL_GPIO_DeInit+0x214>)
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003efa:	4b48      	ldr	r3, [pc, #288]	; (800401c <HAL_GPIO_DeInit+0x214>)
 8003efc:	685a      	ldr	r2, [r3, #4]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	43db      	mvns	r3, r3
 8003f02:	4946      	ldr	r1, [pc, #280]	; (800401c <HAL_GPIO_DeInit+0x214>)
 8003f04:	4013      	ands	r3, r2
 8003f06:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003f08:	4b44      	ldr	r3, [pc, #272]	; (800401c <HAL_GPIO_DeInit+0x214>)
 8003f0a:	68da      	ldr	r2, [r3, #12]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	43db      	mvns	r3, r3
 8003f10:	4942      	ldr	r1, [pc, #264]	; (800401c <HAL_GPIO_DeInit+0x214>)
 8003f12:	4013      	ands	r3, r2
 8003f14:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003f16:	4b41      	ldr	r3, [pc, #260]	; (800401c <HAL_GPIO_DeInit+0x214>)
 8003f18:	689a      	ldr	r2, [r3, #8]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	43db      	mvns	r3, r3
 8003f1e:	493f      	ldr	r1, [pc, #252]	; (800401c <HAL_GPIO_DeInit+0x214>)
 8003f20:	4013      	ands	r3, r2
 8003f22:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	f003 0303 	and.w	r3, r3, #3
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	220f      	movs	r2, #15
 8003f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f32:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003f34:	4a2e      	ldr	r2, [pc, #184]	; (8003ff0 <HAL_GPIO_DeInit+0x1e8>)
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	089b      	lsrs	r3, r3, #2
 8003f3a:	3302      	adds	r3, #2
 8003f3c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	43da      	mvns	r2, r3
 8003f44:	482a      	ldr	r0, [pc, #168]	; (8003ff0 <HAL_GPIO_DeInit+0x1e8>)
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	089b      	lsrs	r3, r3, #2
 8003f4a:	400a      	ands	r2, r1
 8003f4c:	3302      	adds	r3, #2
 8003f4e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	005b      	lsls	r3, r3, #1
 8003f5a:	2103      	movs	r1, #3
 8003f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f60:	43db      	mvns	r3, r3
 8003f62:	401a      	ands	r2, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	08da      	lsrs	r2, r3, #3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	3208      	adds	r2, #8
 8003f70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	f003 0307 	and.w	r3, r3, #7
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	220f      	movs	r2, #15
 8003f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f82:	43db      	mvns	r3, r3
 8003f84:	697a      	ldr	r2, [r7, #20]
 8003f86:	08d2      	lsrs	r2, r2, #3
 8003f88:	4019      	ands	r1, r3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	3208      	adds	r2, #8
 8003f8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	68da      	ldr	r2, [r3, #12]
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	005b      	lsls	r3, r3, #1
 8003f9a:	2103      	movs	r1, #3
 8003f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003fa0:	43db      	mvns	r3, r3
 8003fa2:	401a      	ands	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	685a      	ldr	r2, [r3, #4]
 8003fac:	2101      	movs	r1, #1
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fb4:	43db      	mvns	r3, r3
 8003fb6:	401a      	ands	r2, r3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689a      	ldr	r2, [r3, #8]
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	005b      	lsls	r3, r3, #1
 8003fc4:	2103      	movs	r1, #3
 8003fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8003fca:	43db      	mvns	r3, r3
 8003fcc:	401a      	ands	r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	617b      	str	r3, [r7, #20]
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	2b0f      	cmp	r3, #15
 8003fdc:	f67f af22 	bls.w	8003e24 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003fe0:	bf00      	nop
 8003fe2:	bf00      	nop
 8003fe4:	371c      	adds	r7, #28
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop
 8003ff0:	40013800 	.word	0x40013800
 8003ff4:	40020000 	.word	0x40020000
 8003ff8:	40020400 	.word	0x40020400
 8003ffc:	40020800 	.word	0x40020800
 8004000:	40020c00 	.word	0x40020c00
 8004004:	40021000 	.word	0x40021000
 8004008:	40021400 	.word	0x40021400
 800400c:	40021800 	.word	0x40021800
 8004010:	40021c00 	.word	0x40021c00
 8004014:	40022000 	.word	0x40022000
 8004018:	40022400 	.word	0x40022400
 800401c:	40013c00 	.word	0x40013c00

08004020 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	460b      	mov	r3, r1
 800402a:	807b      	strh	r3, [r7, #2]
 800402c:	4613      	mov	r3, r2
 800402e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004030:	787b      	ldrb	r3, [r7, #1]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d003      	beq.n	800403e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004036:	887a      	ldrh	r2, [r7, #2]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800403c:	e003      	b.n	8004046 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800403e:	887b      	ldrh	r3, [r7, #2]
 8004040:	041a      	lsls	r2, r3, #16
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	619a      	str	r2, [r3, #24]
}
 8004046:	bf00      	nop
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
	...

08004054 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e0bf      	b.n	80041e6 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800406c:	b2db      	uxtb	r3, r3
 800406e:	2b00      	cmp	r3, #0
 8004070:	d106      	bne.n	8004080 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 f8ba 	bl	80041f4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2202      	movs	r2, #2
 8004084:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	699a      	ldr	r2, [r3, #24]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004096:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	6999      	ldr	r1, [r3, #24]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	685a      	ldr	r2, [r3, #4]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80040ac:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	430a      	orrs	r2, r1
 80040ba:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	6899      	ldr	r1, [r3, #8]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	4b4a      	ldr	r3, [pc, #296]	; (80041f0 <HAL_LTDC_Init+0x19c>)
 80040c8:	400b      	ands	r3, r1
 80040ca:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	695b      	ldr	r3, [r3, #20]
 80040d0:	041b      	lsls	r3, r3, #16
 80040d2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	6899      	ldr	r1, [r3, #8]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	699a      	ldr	r2, [r3, #24]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	431a      	orrs	r2, r3
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	430a      	orrs	r2, r1
 80040e8:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68d9      	ldr	r1, [r3, #12]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	4b3e      	ldr	r3, [pc, #248]	; (80041f0 <HAL_LTDC_Init+0x19c>)
 80040f6:	400b      	ands	r3, r1
 80040f8:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	69db      	ldr	r3, [r3, #28]
 80040fe:	041b      	lsls	r3, r3, #16
 8004100:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68d9      	ldr	r1, [r3, #12]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a1a      	ldr	r2, [r3, #32]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	431a      	orrs	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	430a      	orrs	r2, r1
 8004116:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	6919      	ldr	r1, [r3, #16]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	4b33      	ldr	r3, [pc, #204]	; (80041f0 <HAL_LTDC_Init+0x19c>)
 8004124:	400b      	ands	r3, r1
 8004126:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412c:	041b      	lsls	r3, r3, #16
 800412e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	6919      	ldr	r1, [r3, #16]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	431a      	orrs	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	430a      	orrs	r2, r1
 8004144:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	6959      	ldr	r1, [r3, #20]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	4b27      	ldr	r3, [pc, #156]	; (80041f0 <HAL_LTDC_Init+0x19c>)
 8004152:	400b      	ands	r3, r1
 8004154:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415a:	041b      	lsls	r3, r3, #16
 800415c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	6959      	ldr	r1, [r3, #20]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	431a      	orrs	r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	430a      	orrs	r2, r1
 8004172:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800417a:	021b      	lsls	r3, r3, #8
 800417c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8004184:	041b      	lsls	r3, r3, #16
 8004186:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8004196:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800419e:	68ba      	ldr	r2, [r7, #8]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	687a      	ldr	r2, [r7, #4]
 80041a6:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80041aa:	431a      	orrs	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	430a      	orrs	r2, r1
 80041b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f042 0206 	orr.w	r2, r2, #6
 80041c2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	699a      	ldr	r2, [r3, #24]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f042 0201 	orr.w	r2, r2, #1
 80041d2:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	f000f800 	.word	0xf000f800

080041f4 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004208:	b5b0      	push	{r4, r5, r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	60b9      	str	r1, [r7, #8]
 8004212:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800421a:	2b01      	cmp	r3, #1
 800421c:	d101      	bne.n	8004222 <HAL_LTDC_ConfigLayer+0x1a>
 800421e:	2302      	movs	r3, #2
 8004220:	e02c      	b.n	800427c <HAL_LTDC_ConfigLayer+0x74>
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2202      	movs	r2, #2
 800422e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004232:	68fa      	ldr	r2, [r7, #12]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2134      	movs	r1, #52	; 0x34
 8004238:	fb01 f303 	mul.w	r3, r1, r3
 800423c:	4413      	add	r3, r2
 800423e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	4614      	mov	r4, r2
 8004246:	461d      	mov	r5, r3
 8004248:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800424a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800424c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800424e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004250:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004252:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004254:	682b      	ldr	r3, [r5, #0]
 8004256:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	68b9      	ldr	r1, [r7, #8]
 800425c:	68f8      	ldr	r0, [r7, #12]
 800425e:	f000 f83b 	bl	80042d8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2201      	movs	r2, #1
 8004268:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2201      	movs	r2, #1
 800426e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bdb0      	pop	{r4, r5, r7, pc}

08004284 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8004292:	2b01      	cmp	r3, #1
 8004294:	d101      	bne.n	800429a <HAL_LTDC_EnableDither+0x16>
 8004296:	2302      	movs	r3, #2
 8004298:	e016      	b.n	80042c8 <HAL_LTDC_EnableDither+0x44>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2202      	movs	r2, #2
 80042a6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80042aa:	4b0a      	ldr	r3, [pc, #40]	; (80042d4 <HAL_LTDC_EnableDither+0x50>)
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	4a09      	ldr	r2, [pc, #36]	; (80042d4 <HAL_LTDC_EnableDither+0x50>)
 80042b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042b4:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2201      	movs	r2, #1
 80042ba:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80042c6:	2300      	movs	r3, #0
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr
 80042d4:	40016800 	.word	0x40016800

080042d8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80042d8:	b480      	push	{r7}
 80042da:	b089      	sub	sp, #36	; 0x24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	60f8      	str	r0, [r7, #12]
 80042e0:	60b9      	str	r1, [r7, #8]
 80042e2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	0c1b      	lsrs	r3, r3, #16
 80042f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042f4:	4413      	add	r3, r2
 80042f6:	041b      	lsls	r3, r3, #16
 80042f8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	461a      	mov	r2, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	01db      	lsls	r3, r3, #7
 8004304:	4413      	add	r3, r2
 8004306:	3384      	adds	r3, #132	; 0x84
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	6812      	ldr	r2, [r2, #0]
 800430e:	4611      	mov	r1, r2
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	01d2      	lsls	r2, r2, #7
 8004314:	440a      	add	r2, r1
 8004316:	3284      	adds	r2, #132	; 0x84
 8004318:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800431c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	0c1b      	lsrs	r3, r3, #16
 800432a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800432e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004330:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4619      	mov	r1, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	01db      	lsls	r3, r3, #7
 800433c:	440b      	add	r3, r1
 800433e:	3384      	adds	r3, #132	; 0x84
 8004340:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004346:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	68da      	ldr	r2, [r3, #12]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004356:	4413      	add	r3, r2
 8004358:	041b      	lsls	r3, r3, #16
 800435a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	461a      	mov	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	01db      	lsls	r3, r3, #7
 8004366:	4413      	add	r3, r2
 8004368:	3384      	adds	r3, #132	; 0x84
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	6812      	ldr	r2, [r2, #0]
 8004370:	4611      	mov	r1, r2
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	01d2      	lsls	r2, r2, #7
 8004376:	440a      	add	r2, r1
 8004378:	3284      	adds	r2, #132	; 0x84
 800437a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800437e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	689a      	ldr	r2, [r3, #8]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800438e:	4413      	add	r3, r2
 8004390:	1c5a      	adds	r2, r3, #1
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4619      	mov	r1, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	01db      	lsls	r3, r3, #7
 800439c:	440b      	add	r3, r1
 800439e:	3384      	adds	r3, #132	; 0x84
 80043a0:	4619      	mov	r1, r3
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	461a      	mov	r2, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	01db      	lsls	r3, r3, #7
 80043b2:	4413      	add	r3, r2
 80043b4:	3384      	adds	r3, #132	; 0x84
 80043b6:	691b      	ldr	r3, [r3, #16]
 80043b8:	68fa      	ldr	r2, [r7, #12]
 80043ba:	6812      	ldr	r2, [r2, #0]
 80043bc:	4611      	mov	r1, r2
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	01d2      	lsls	r2, r2, #7
 80043c2:	440a      	add	r2, r1
 80043c4:	3284      	adds	r2, #132	; 0x84
 80043c6:	f023 0307 	bic.w	r3, r3, #7
 80043ca:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	461a      	mov	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	01db      	lsls	r3, r3, #7
 80043d6:	4413      	add	r3, r2
 80043d8:	3384      	adds	r3, #132	; 0x84
 80043da:	461a      	mov	r2, r3
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	691b      	ldr	r3, [r3, #16]
 80043e0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80043e8:	021b      	lsls	r3, r3, #8
 80043ea:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80043f2:	041b      	lsls	r3, r3, #16
 80043f4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	699b      	ldr	r3, [r3, #24]
 80043fa:	061b      	lsls	r3, r3, #24
 80043fc:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	461a      	mov	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	01db      	lsls	r3, r3, #7
 8004408:	4413      	add	r3, r2
 800440a:	3384      	adds	r3, #132	; 0x84
 800440c:	699b      	ldr	r3, [r3, #24]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	461a      	mov	r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	01db      	lsls	r3, r3, #7
 8004418:	4413      	add	r3, r2
 800441a:	3384      	adds	r3, #132	; 0x84
 800441c:	461a      	mov	r2, r3
 800441e:	2300      	movs	r3, #0
 8004420:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004428:	461a      	mov	r2, r3
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	431a      	orrs	r2, r3
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	431a      	orrs	r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4619      	mov	r1, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	01db      	lsls	r3, r3, #7
 800443c:	440b      	add	r3, r1
 800443e:	3384      	adds	r3, #132	; 0x84
 8004440:	4619      	mov	r1, r3
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	4313      	orrs	r3, r2
 8004446:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	461a      	mov	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	01db      	lsls	r3, r3, #7
 8004452:	4413      	add	r3, r2
 8004454:	3384      	adds	r3, #132	; 0x84
 8004456:	695b      	ldr	r3, [r3, #20]
 8004458:	68fa      	ldr	r2, [r7, #12]
 800445a:	6812      	ldr	r2, [r2, #0]
 800445c:	4611      	mov	r1, r2
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	01d2      	lsls	r2, r2, #7
 8004462:	440a      	add	r2, r1
 8004464:	3284      	adds	r2, #132	; 0x84
 8004466:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800446a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	461a      	mov	r2, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	01db      	lsls	r3, r3, #7
 8004476:	4413      	add	r3, r2
 8004478:	3384      	adds	r3, #132	; 0x84
 800447a:	461a      	mov	r2, r3
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	695b      	ldr	r3, [r3, #20]
 8004480:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	461a      	mov	r2, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	01db      	lsls	r3, r3, #7
 800448c:	4413      	add	r3, r2
 800448e:	3384      	adds	r3, #132	; 0x84
 8004490:	69db      	ldr	r3, [r3, #28]
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	6812      	ldr	r2, [r2, #0]
 8004496:	4611      	mov	r1, r2
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	01d2      	lsls	r2, r2, #7
 800449c:	440a      	add	r2, r1
 800449e:	3284      	adds	r2, #132	; 0x84
 80044a0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80044a4:	f023 0307 	bic.w	r3, r3, #7
 80044a8:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	69da      	ldr	r2, [r3, #28]
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	6a1b      	ldr	r3, [r3, #32]
 80044b2:	68f9      	ldr	r1, [r7, #12]
 80044b4:	6809      	ldr	r1, [r1, #0]
 80044b6:	4608      	mov	r0, r1
 80044b8:	6879      	ldr	r1, [r7, #4]
 80044ba:	01c9      	lsls	r1, r1, #7
 80044bc:	4401      	add	r1, r0
 80044be:	3184      	adds	r1, #132	; 0x84
 80044c0:	4313      	orrs	r3, r2
 80044c2:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	461a      	mov	r2, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	01db      	lsls	r3, r3, #7
 80044ce:	4413      	add	r3, r2
 80044d0:	3384      	adds	r3, #132	; 0x84
 80044d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	461a      	mov	r2, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	01db      	lsls	r3, r3, #7
 80044de:	4413      	add	r3, r2
 80044e0:	3384      	adds	r3, #132	; 0x84
 80044e2:	461a      	mov	r2, r3
 80044e4:	2300      	movs	r3, #0
 80044e6:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	461a      	mov	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	01db      	lsls	r3, r3, #7
 80044f2:	4413      	add	r3, r2
 80044f4:	3384      	adds	r3, #132	; 0x84
 80044f6:	461a      	mov	r2, r3
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fc:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d102      	bne.n	800450c <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004506:	2304      	movs	r3, #4
 8004508:	61fb      	str	r3, [r7, #28]
 800450a:	e01b      	b.n	8004544 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	2b01      	cmp	r3, #1
 8004512:	d102      	bne.n	800451a <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004514:	2303      	movs	r3, #3
 8004516:	61fb      	str	r3, [r7, #28]
 8004518:	e014      	b.n	8004544 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	2b04      	cmp	r3, #4
 8004520:	d00b      	beq.n	800453a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004526:	2b02      	cmp	r3, #2
 8004528:	d007      	beq.n	800453a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800452e:	2b03      	cmp	r3, #3
 8004530:	d003      	beq.n	800453a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004536:	2b07      	cmp	r3, #7
 8004538:	d102      	bne.n	8004540 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800453a:	2302      	movs	r3, #2
 800453c:	61fb      	str	r3, [r7, #28]
 800453e:	e001      	b.n	8004544 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004540:	2301      	movs	r3, #1
 8004542:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	461a      	mov	r2, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	01db      	lsls	r3, r3, #7
 800454e:	4413      	add	r3, r2
 8004550:	3384      	adds	r3, #132	; 0x84
 8004552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004554:	68fa      	ldr	r2, [r7, #12]
 8004556:	6812      	ldr	r2, [r2, #0]
 8004558:	4611      	mov	r1, r2
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	01d2      	lsls	r2, r2, #7
 800455e:	440a      	add	r2, r1
 8004560:	3284      	adds	r2, #132	; 0x84
 8004562:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8004566:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800456c:	69fa      	ldr	r2, [r7, #28]
 800456e:	fb02 f303 	mul.w	r3, r2, r3
 8004572:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	6859      	ldr	r1, [r3, #4]
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	1acb      	subs	r3, r1, r3
 800457e:	69f9      	ldr	r1, [r7, #28]
 8004580:	fb01 f303 	mul.w	r3, r1, r3
 8004584:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004586:	68f9      	ldr	r1, [r7, #12]
 8004588:	6809      	ldr	r1, [r1, #0]
 800458a:	4608      	mov	r0, r1
 800458c:	6879      	ldr	r1, [r7, #4]
 800458e:	01c9      	lsls	r1, r1, #7
 8004590:	4401      	add	r1, r0
 8004592:	3184      	adds	r1, #132	; 0x84
 8004594:	4313      	orrs	r3, r2
 8004596:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	461a      	mov	r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	01db      	lsls	r3, r3, #7
 80045a2:	4413      	add	r3, r2
 80045a4:	3384      	adds	r3, #132	; 0x84
 80045a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	6812      	ldr	r2, [r2, #0]
 80045ac:	4611      	mov	r1, r2
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	01d2      	lsls	r2, r2, #7
 80045b2:	440a      	add	r2, r1
 80045b4:	3284      	adds	r2, #132	; 0x84
 80045b6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80045ba:	f023 0307 	bic.w	r3, r3, #7
 80045be:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	461a      	mov	r2, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	01db      	lsls	r3, r3, #7
 80045ca:	4413      	add	r3, r2
 80045cc:	3384      	adds	r3, #132	; 0x84
 80045ce:	461a      	mov	r2, r3
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d4:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	461a      	mov	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	01db      	lsls	r3, r3, #7
 80045e0:	4413      	add	r3, r2
 80045e2:	3384      	adds	r3, #132	; 0x84
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68fa      	ldr	r2, [r7, #12]
 80045e8:	6812      	ldr	r2, [r2, #0]
 80045ea:	4611      	mov	r1, r2
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	01d2      	lsls	r2, r2, #7
 80045f0:	440a      	add	r2, r1
 80045f2:	3284      	adds	r2, #132	; 0x84
 80045f4:	f043 0301 	orr.w	r3, r3, #1
 80045f8:	6013      	str	r3, [r2, #0]
}
 80045fa:	bf00      	nop
 80045fc:	3724      	adds	r7, #36	; 0x24
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
	...

08004608 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800460e:	2300      	movs	r3, #0
 8004610:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004612:	2300      	movs	r3, #0
 8004614:	603b      	str	r3, [r7, #0]
 8004616:	4b20      	ldr	r3, [pc, #128]	; (8004698 <HAL_PWREx_EnableOverDrive+0x90>)
 8004618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461a:	4a1f      	ldr	r2, [pc, #124]	; (8004698 <HAL_PWREx_EnableOverDrive+0x90>)
 800461c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004620:	6413      	str	r3, [r2, #64]	; 0x40
 8004622:	4b1d      	ldr	r3, [pc, #116]	; (8004698 <HAL_PWREx_EnableOverDrive+0x90>)
 8004624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800462a:	603b      	str	r3, [r7, #0]
 800462c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800462e:	4b1b      	ldr	r3, [pc, #108]	; (800469c <HAL_PWREx_EnableOverDrive+0x94>)
 8004630:	2201      	movs	r2, #1
 8004632:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004634:	f7fe fca6 	bl	8002f84 <HAL_GetTick>
 8004638:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800463a:	e009      	b.n	8004650 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800463c:	f7fe fca2 	bl	8002f84 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800464a:	d901      	bls.n	8004650 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	e01f      	b.n	8004690 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004650:	4b13      	ldr	r3, [pc, #76]	; (80046a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004658:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800465c:	d1ee      	bne.n	800463c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800465e:	4b11      	ldr	r3, [pc, #68]	; (80046a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004660:	2201      	movs	r2, #1
 8004662:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004664:	f7fe fc8e 	bl	8002f84 <HAL_GetTick>
 8004668:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800466a:	e009      	b.n	8004680 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800466c:	f7fe fc8a 	bl	8002f84 <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800467a:	d901      	bls.n	8004680 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	e007      	b.n	8004690 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004680:	4b07      	ldr	r3, [pc, #28]	; (80046a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004688:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800468c:	d1ee      	bne.n	800466c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800468e:	2300      	movs	r3, #0
}
 8004690:	4618      	mov	r0, r3
 8004692:	3708      	adds	r7, #8
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	40023800 	.word	0x40023800
 800469c:	420e0040 	.word	0x420e0040
 80046a0:	40007000 	.word	0x40007000
 80046a4:	420e0044 	.word	0x420e0044

080046a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b086      	sub	sp, #24
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e267      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d075      	beq.n	80047b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046c6:	4b88      	ldr	r3, [pc, #544]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	f003 030c 	and.w	r3, r3, #12
 80046ce:	2b04      	cmp	r3, #4
 80046d0:	d00c      	beq.n	80046ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046d2:	4b85      	ldr	r3, [pc, #532]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046da:	2b08      	cmp	r3, #8
 80046dc:	d112      	bne.n	8004704 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046de:	4b82      	ldr	r3, [pc, #520]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046ea:	d10b      	bne.n	8004704 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046ec:	4b7e      	ldr	r3, [pc, #504]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d05b      	beq.n	80047b0 <HAL_RCC_OscConfig+0x108>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d157      	bne.n	80047b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e242      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800470c:	d106      	bne.n	800471c <HAL_RCC_OscConfig+0x74>
 800470e:	4b76      	ldr	r3, [pc, #472]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a75      	ldr	r2, [pc, #468]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 8004714:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004718:	6013      	str	r3, [r2, #0]
 800471a:	e01d      	b.n	8004758 <HAL_RCC_OscConfig+0xb0>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004724:	d10c      	bne.n	8004740 <HAL_RCC_OscConfig+0x98>
 8004726:	4b70      	ldr	r3, [pc, #448]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a6f      	ldr	r2, [pc, #444]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 800472c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004730:	6013      	str	r3, [r2, #0]
 8004732:	4b6d      	ldr	r3, [pc, #436]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a6c      	ldr	r2, [pc, #432]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 8004738:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800473c:	6013      	str	r3, [r2, #0]
 800473e:	e00b      	b.n	8004758 <HAL_RCC_OscConfig+0xb0>
 8004740:	4b69      	ldr	r3, [pc, #420]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a68      	ldr	r2, [pc, #416]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 8004746:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800474a:	6013      	str	r3, [r2, #0]
 800474c:	4b66      	ldr	r3, [pc, #408]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a65      	ldr	r2, [pc, #404]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 8004752:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004756:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d013      	beq.n	8004788 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004760:	f7fe fc10 	bl	8002f84 <HAL_GetTick>
 8004764:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004766:	e008      	b.n	800477a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004768:	f7fe fc0c 	bl	8002f84 <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	2b64      	cmp	r3, #100	; 0x64
 8004774:	d901      	bls.n	800477a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e207      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800477a:	4b5b      	ldr	r3, [pc, #364]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004782:	2b00      	cmp	r3, #0
 8004784:	d0f0      	beq.n	8004768 <HAL_RCC_OscConfig+0xc0>
 8004786:	e014      	b.n	80047b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004788:	f7fe fbfc 	bl	8002f84 <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800478e:	e008      	b.n	80047a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004790:	f7fe fbf8 	bl	8002f84 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b64      	cmp	r3, #100	; 0x64
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e1f3      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047a2:	4b51      	ldr	r3, [pc, #324]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1f0      	bne.n	8004790 <HAL_RCC_OscConfig+0xe8>
 80047ae:	e000      	b.n	80047b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0302 	and.w	r3, r3, #2
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d063      	beq.n	8004886 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047be:	4b4a      	ldr	r3, [pc, #296]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f003 030c 	and.w	r3, r3, #12
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00b      	beq.n	80047e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047ca:	4b47      	ldr	r3, [pc, #284]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047d2:	2b08      	cmp	r3, #8
 80047d4:	d11c      	bne.n	8004810 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047d6:	4b44      	ldr	r3, [pc, #272]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d116      	bne.n	8004810 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047e2:	4b41      	ldr	r3, [pc, #260]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 0302 	and.w	r3, r3, #2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d005      	beq.n	80047fa <HAL_RCC_OscConfig+0x152>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d001      	beq.n	80047fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e1c7      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047fa:	4b3b      	ldr	r3, [pc, #236]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	691b      	ldr	r3, [r3, #16]
 8004806:	00db      	lsls	r3, r3, #3
 8004808:	4937      	ldr	r1, [pc, #220]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 800480a:	4313      	orrs	r3, r2
 800480c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800480e:	e03a      	b.n	8004886 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d020      	beq.n	800485a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004818:	4b34      	ldr	r3, [pc, #208]	; (80048ec <HAL_RCC_OscConfig+0x244>)
 800481a:	2201      	movs	r2, #1
 800481c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800481e:	f7fe fbb1 	bl	8002f84 <HAL_GetTick>
 8004822:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004824:	e008      	b.n	8004838 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004826:	f7fe fbad 	bl	8002f84 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b02      	cmp	r3, #2
 8004832:	d901      	bls.n	8004838 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e1a8      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004838:	4b2b      	ldr	r3, [pc, #172]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 0302 	and.w	r3, r3, #2
 8004840:	2b00      	cmp	r3, #0
 8004842:	d0f0      	beq.n	8004826 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004844:	4b28      	ldr	r3, [pc, #160]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	691b      	ldr	r3, [r3, #16]
 8004850:	00db      	lsls	r3, r3, #3
 8004852:	4925      	ldr	r1, [pc, #148]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 8004854:	4313      	orrs	r3, r2
 8004856:	600b      	str	r3, [r1, #0]
 8004858:	e015      	b.n	8004886 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800485a:	4b24      	ldr	r3, [pc, #144]	; (80048ec <HAL_RCC_OscConfig+0x244>)
 800485c:	2200      	movs	r2, #0
 800485e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004860:	f7fe fb90 	bl	8002f84 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004866:	e008      	b.n	800487a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004868:	f7fe fb8c 	bl	8002f84 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b02      	cmp	r3, #2
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e187      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800487a:	4b1b      	ldr	r3, [pc, #108]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0302 	and.w	r3, r3, #2
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1f0      	bne.n	8004868 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0308 	and.w	r3, r3, #8
 800488e:	2b00      	cmp	r3, #0
 8004890:	d036      	beq.n	8004900 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d016      	beq.n	80048c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800489a:	4b15      	ldr	r3, [pc, #84]	; (80048f0 <HAL_RCC_OscConfig+0x248>)
 800489c:	2201      	movs	r2, #1
 800489e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048a0:	f7fe fb70 	bl	8002f84 <HAL_GetTick>
 80048a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048a6:	e008      	b.n	80048ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048a8:	f7fe fb6c 	bl	8002f84 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d901      	bls.n	80048ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e167      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ba:	4b0b      	ldr	r3, [pc, #44]	; (80048e8 <HAL_RCC_OscConfig+0x240>)
 80048bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048be:	f003 0302 	and.w	r3, r3, #2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d0f0      	beq.n	80048a8 <HAL_RCC_OscConfig+0x200>
 80048c6:	e01b      	b.n	8004900 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048c8:	4b09      	ldr	r3, [pc, #36]	; (80048f0 <HAL_RCC_OscConfig+0x248>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048ce:	f7fe fb59 	bl	8002f84 <HAL_GetTick>
 80048d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048d4:	e00e      	b.n	80048f4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048d6:	f7fe fb55 	bl	8002f84 <HAL_GetTick>
 80048da:	4602      	mov	r2, r0
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d907      	bls.n	80048f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e150      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
 80048e8:	40023800 	.word	0x40023800
 80048ec:	42470000 	.word	0x42470000
 80048f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048f4:	4b88      	ldr	r3, [pc, #544]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 80048f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d1ea      	bne.n	80048d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0304 	and.w	r3, r3, #4
 8004908:	2b00      	cmp	r3, #0
 800490a:	f000 8097 	beq.w	8004a3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800490e:	2300      	movs	r3, #0
 8004910:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004912:	4b81      	ldr	r3, [pc, #516]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 8004914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d10f      	bne.n	800493e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800491e:	2300      	movs	r3, #0
 8004920:	60bb      	str	r3, [r7, #8]
 8004922:	4b7d      	ldr	r3, [pc, #500]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 8004924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004926:	4a7c      	ldr	r2, [pc, #496]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 8004928:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800492c:	6413      	str	r3, [r2, #64]	; 0x40
 800492e:	4b7a      	ldr	r3, [pc, #488]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 8004930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004936:	60bb      	str	r3, [r7, #8]
 8004938:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800493a:	2301      	movs	r3, #1
 800493c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800493e:	4b77      	ldr	r3, [pc, #476]	; (8004b1c <HAL_RCC_OscConfig+0x474>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004946:	2b00      	cmp	r3, #0
 8004948:	d118      	bne.n	800497c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800494a:	4b74      	ldr	r3, [pc, #464]	; (8004b1c <HAL_RCC_OscConfig+0x474>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a73      	ldr	r2, [pc, #460]	; (8004b1c <HAL_RCC_OscConfig+0x474>)
 8004950:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004954:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004956:	f7fe fb15 	bl	8002f84 <HAL_GetTick>
 800495a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800495c:	e008      	b.n	8004970 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800495e:	f7fe fb11 	bl	8002f84 <HAL_GetTick>
 8004962:	4602      	mov	r2, r0
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	2b02      	cmp	r3, #2
 800496a:	d901      	bls.n	8004970 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800496c:	2303      	movs	r3, #3
 800496e:	e10c      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004970:	4b6a      	ldr	r3, [pc, #424]	; (8004b1c <HAL_RCC_OscConfig+0x474>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004978:	2b00      	cmp	r3, #0
 800497a:	d0f0      	beq.n	800495e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	2b01      	cmp	r3, #1
 8004982:	d106      	bne.n	8004992 <HAL_RCC_OscConfig+0x2ea>
 8004984:	4b64      	ldr	r3, [pc, #400]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 8004986:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004988:	4a63      	ldr	r2, [pc, #396]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 800498a:	f043 0301 	orr.w	r3, r3, #1
 800498e:	6713      	str	r3, [r2, #112]	; 0x70
 8004990:	e01c      	b.n	80049cc <HAL_RCC_OscConfig+0x324>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	2b05      	cmp	r3, #5
 8004998:	d10c      	bne.n	80049b4 <HAL_RCC_OscConfig+0x30c>
 800499a:	4b5f      	ldr	r3, [pc, #380]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 800499c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800499e:	4a5e      	ldr	r2, [pc, #376]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 80049a0:	f043 0304 	orr.w	r3, r3, #4
 80049a4:	6713      	str	r3, [r2, #112]	; 0x70
 80049a6:	4b5c      	ldr	r3, [pc, #368]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 80049a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049aa:	4a5b      	ldr	r2, [pc, #364]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 80049ac:	f043 0301 	orr.w	r3, r3, #1
 80049b0:	6713      	str	r3, [r2, #112]	; 0x70
 80049b2:	e00b      	b.n	80049cc <HAL_RCC_OscConfig+0x324>
 80049b4:	4b58      	ldr	r3, [pc, #352]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 80049b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049b8:	4a57      	ldr	r2, [pc, #348]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 80049ba:	f023 0301 	bic.w	r3, r3, #1
 80049be:	6713      	str	r3, [r2, #112]	; 0x70
 80049c0:	4b55      	ldr	r3, [pc, #340]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 80049c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049c4:	4a54      	ldr	r2, [pc, #336]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 80049c6:	f023 0304 	bic.w	r3, r3, #4
 80049ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d015      	beq.n	8004a00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049d4:	f7fe fad6 	bl	8002f84 <HAL_GetTick>
 80049d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049da:	e00a      	b.n	80049f2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049dc:	f7fe fad2 	bl	8002f84 <HAL_GetTick>
 80049e0:	4602      	mov	r2, r0
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d901      	bls.n	80049f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e0cb      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049f2:	4b49      	ldr	r3, [pc, #292]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 80049f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d0ee      	beq.n	80049dc <HAL_RCC_OscConfig+0x334>
 80049fe:	e014      	b.n	8004a2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a00:	f7fe fac0 	bl	8002f84 <HAL_GetTick>
 8004a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a06:	e00a      	b.n	8004a1e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a08:	f7fe fabc 	bl	8002f84 <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d901      	bls.n	8004a1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e0b5      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a1e:	4b3e      	ldr	r3, [pc, #248]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 8004a20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d1ee      	bne.n	8004a08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a2a:	7dfb      	ldrb	r3, [r7, #23]
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d105      	bne.n	8004a3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a30:	4b39      	ldr	r3, [pc, #228]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 8004a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a34:	4a38      	ldr	r2, [pc, #224]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 8004a36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a3a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	f000 80a1 	beq.w	8004b88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a46:	4b34      	ldr	r3, [pc, #208]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 030c 	and.w	r3, r3, #12
 8004a4e:	2b08      	cmp	r3, #8
 8004a50:	d05c      	beq.n	8004b0c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d141      	bne.n	8004ade <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a5a:	4b31      	ldr	r3, [pc, #196]	; (8004b20 <HAL_RCC_OscConfig+0x478>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a60:	f7fe fa90 	bl	8002f84 <HAL_GetTick>
 8004a64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a66:	e008      	b.n	8004a7a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a68:	f7fe fa8c 	bl	8002f84 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d901      	bls.n	8004a7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e087      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a7a:	4b27      	ldr	r3, [pc, #156]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1f0      	bne.n	8004a68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	69da      	ldr	r2, [r3, #28]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a1b      	ldr	r3, [r3, #32]
 8004a8e:	431a      	orrs	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a94:	019b      	lsls	r3, r3, #6
 8004a96:	431a      	orrs	r2, r3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a9c:	085b      	lsrs	r3, r3, #1
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	041b      	lsls	r3, r3, #16
 8004aa2:	431a      	orrs	r2, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa8:	061b      	lsls	r3, r3, #24
 8004aaa:	491b      	ldr	r1, [pc, #108]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 8004aac:	4313      	orrs	r3, r2
 8004aae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ab0:	4b1b      	ldr	r3, [pc, #108]	; (8004b20 <HAL_RCC_OscConfig+0x478>)
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ab6:	f7fe fa65 	bl	8002f84 <HAL_GetTick>
 8004aba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004abc:	e008      	b.n	8004ad0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004abe:	f7fe fa61 	bl	8002f84 <HAL_GetTick>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d901      	bls.n	8004ad0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004acc:	2303      	movs	r3, #3
 8004ace:	e05c      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ad0:	4b11      	ldr	r3, [pc, #68]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d0f0      	beq.n	8004abe <HAL_RCC_OscConfig+0x416>
 8004adc:	e054      	b.n	8004b88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ade:	4b10      	ldr	r3, [pc, #64]	; (8004b20 <HAL_RCC_OscConfig+0x478>)
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae4:	f7fe fa4e 	bl	8002f84 <HAL_GetTick>
 8004ae8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aea:	e008      	b.n	8004afe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004aec:	f7fe fa4a 	bl	8002f84 <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d901      	bls.n	8004afe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e045      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004afe:	4b06      	ldr	r3, [pc, #24]	; (8004b18 <HAL_RCC_OscConfig+0x470>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d1f0      	bne.n	8004aec <HAL_RCC_OscConfig+0x444>
 8004b0a:	e03d      	b.n	8004b88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	699b      	ldr	r3, [r3, #24]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d107      	bne.n	8004b24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e038      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
 8004b18:	40023800 	.word	0x40023800
 8004b1c:	40007000 	.word	0x40007000
 8004b20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b24:	4b1b      	ldr	r3, [pc, #108]	; (8004b94 <HAL_RCC_OscConfig+0x4ec>)
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d028      	beq.n	8004b84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d121      	bne.n	8004b84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d11a      	bne.n	8004b84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b4e:	68fa      	ldr	r2, [r7, #12]
 8004b50:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b54:	4013      	ands	r3, r2
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d111      	bne.n	8004b84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b6a:	085b      	lsrs	r3, r3, #1
 8004b6c:	3b01      	subs	r3, #1
 8004b6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d107      	bne.n	8004b84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d001      	beq.n	8004b88 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e000      	b.n	8004b8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004b88:	2300      	movs	r3, #0
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3718      	adds	r7, #24
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	40023800 	.word	0x40023800

08004b98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d101      	bne.n	8004bac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e0cc      	b.n	8004d46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004bac:	4b68      	ldr	r3, [pc, #416]	; (8004d50 <HAL_RCC_ClockConfig+0x1b8>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 030f 	and.w	r3, r3, #15
 8004bb4:	683a      	ldr	r2, [r7, #0]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d90c      	bls.n	8004bd4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bba:	4b65      	ldr	r3, [pc, #404]	; (8004d50 <HAL_RCC_ClockConfig+0x1b8>)
 8004bbc:	683a      	ldr	r2, [r7, #0]
 8004bbe:	b2d2      	uxtb	r2, r2
 8004bc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bc2:	4b63      	ldr	r3, [pc, #396]	; (8004d50 <HAL_RCC_ClockConfig+0x1b8>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 030f 	and.w	r3, r3, #15
 8004bca:	683a      	ldr	r2, [r7, #0]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d001      	beq.n	8004bd4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e0b8      	b.n	8004d46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0302 	and.w	r3, r3, #2
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d020      	beq.n	8004c22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0304 	and.w	r3, r3, #4
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d005      	beq.n	8004bf8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bec:	4b59      	ldr	r3, [pc, #356]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	4a58      	ldr	r2, [pc, #352]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004bf6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 0308 	and.w	r3, r3, #8
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d005      	beq.n	8004c10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c04:	4b53      	ldr	r3, [pc, #332]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	4a52      	ldr	r2, [pc, #328]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c0a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c10:	4b50      	ldr	r3, [pc, #320]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	494d      	ldr	r1, [pc, #308]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0301 	and.w	r3, r3, #1
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d044      	beq.n	8004cb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d107      	bne.n	8004c46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c36:	4b47      	ldr	r3, [pc, #284]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d119      	bne.n	8004c76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e07f      	b.n	8004d46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	2b02      	cmp	r3, #2
 8004c4c:	d003      	beq.n	8004c56 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c52:	2b03      	cmp	r3, #3
 8004c54:	d107      	bne.n	8004c66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c56:	4b3f      	ldr	r3, [pc, #252]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d109      	bne.n	8004c76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e06f      	b.n	8004d46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c66:	4b3b      	ldr	r3, [pc, #236]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0302 	and.w	r3, r3, #2
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d101      	bne.n	8004c76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e067      	b.n	8004d46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c76:	4b37      	ldr	r3, [pc, #220]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f023 0203 	bic.w	r2, r3, #3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	4934      	ldr	r1, [pc, #208]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c84:	4313      	orrs	r3, r2
 8004c86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c88:	f7fe f97c 	bl	8002f84 <HAL_GetTick>
 8004c8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c8e:	e00a      	b.n	8004ca6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c90:	f7fe f978 	bl	8002f84 <HAL_GetTick>
 8004c94:	4602      	mov	r2, r0
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d901      	bls.n	8004ca6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e04f      	b.n	8004d46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ca6:	4b2b      	ldr	r3, [pc, #172]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	f003 020c 	and.w	r2, r3, #12
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d1eb      	bne.n	8004c90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004cb8:	4b25      	ldr	r3, [pc, #148]	; (8004d50 <HAL_RCC_ClockConfig+0x1b8>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 030f 	and.w	r3, r3, #15
 8004cc0:	683a      	ldr	r2, [r7, #0]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d20c      	bcs.n	8004ce0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cc6:	4b22      	ldr	r3, [pc, #136]	; (8004d50 <HAL_RCC_ClockConfig+0x1b8>)
 8004cc8:	683a      	ldr	r2, [r7, #0]
 8004cca:	b2d2      	uxtb	r2, r2
 8004ccc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cce:	4b20      	ldr	r3, [pc, #128]	; (8004d50 <HAL_RCC_ClockConfig+0x1b8>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 030f 	and.w	r3, r3, #15
 8004cd6:	683a      	ldr	r2, [r7, #0]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d001      	beq.n	8004ce0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	e032      	b.n	8004d46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0304 	and.w	r3, r3, #4
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d008      	beq.n	8004cfe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cec:	4b19      	ldr	r3, [pc, #100]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	4916      	ldr	r1, [pc, #88]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 0308 	and.w	r3, r3, #8
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d009      	beq.n	8004d1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d0a:	4b12      	ldr	r3, [pc, #72]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	691b      	ldr	r3, [r3, #16]
 8004d16:	00db      	lsls	r3, r3, #3
 8004d18:	490e      	ldr	r1, [pc, #56]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d1e:	f000 f821 	bl	8004d64 <HAL_RCC_GetSysClockFreq>
 8004d22:	4602      	mov	r2, r0
 8004d24:	4b0b      	ldr	r3, [pc, #44]	; (8004d54 <HAL_RCC_ClockConfig+0x1bc>)
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	091b      	lsrs	r3, r3, #4
 8004d2a:	f003 030f 	and.w	r3, r3, #15
 8004d2e:	490a      	ldr	r1, [pc, #40]	; (8004d58 <HAL_RCC_ClockConfig+0x1c0>)
 8004d30:	5ccb      	ldrb	r3, [r1, r3]
 8004d32:	fa22 f303 	lsr.w	r3, r2, r3
 8004d36:	4a09      	ldr	r2, [pc, #36]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004d38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004d3a:	4b09      	ldr	r3, [pc, #36]	; (8004d60 <HAL_RCC_ClockConfig+0x1c8>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f7fe f8dc 	bl	8002efc <HAL_InitTick>

  return HAL_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3710      	adds	r7, #16
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	40023c00 	.word	0x40023c00
 8004d54:	40023800 	.word	0x40023800
 8004d58:	08008ff0 	.word	0x08008ff0
 8004d5c:	20000000 	.word	0x20000000
 8004d60:	20000080 	.word	0x20000080

08004d64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d68:	b090      	sub	sp, #64	; 0x40
 8004d6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	637b      	str	r3, [r7, #52]	; 0x34
 8004d70:	2300      	movs	r3, #0
 8004d72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d74:	2300      	movs	r3, #0
 8004d76:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d7c:	4b59      	ldr	r3, [pc, #356]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	f003 030c 	and.w	r3, r3, #12
 8004d84:	2b08      	cmp	r3, #8
 8004d86:	d00d      	beq.n	8004da4 <HAL_RCC_GetSysClockFreq+0x40>
 8004d88:	2b08      	cmp	r3, #8
 8004d8a:	f200 80a1 	bhi.w	8004ed0 <HAL_RCC_GetSysClockFreq+0x16c>
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d002      	beq.n	8004d98 <HAL_RCC_GetSysClockFreq+0x34>
 8004d92:	2b04      	cmp	r3, #4
 8004d94:	d003      	beq.n	8004d9e <HAL_RCC_GetSysClockFreq+0x3a>
 8004d96:	e09b      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d98:	4b53      	ldr	r3, [pc, #332]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0x184>)
 8004d9a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004d9c:	e09b      	b.n	8004ed6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d9e:	4b53      	ldr	r3, [pc, #332]	; (8004eec <HAL_RCC_GetSysClockFreq+0x188>)
 8004da0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004da2:	e098      	b.n	8004ed6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004da4:	4b4f      	ldr	r3, [pc, #316]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004dac:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004dae:	4b4d      	ldr	r3, [pc, #308]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d028      	beq.n	8004e0c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dba:	4b4a      	ldr	r3, [pc, #296]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	099b      	lsrs	r3, r3, #6
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	623b      	str	r3, [r7, #32]
 8004dc4:	627a      	str	r2, [r7, #36]	; 0x24
 8004dc6:	6a3b      	ldr	r3, [r7, #32]
 8004dc8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004dcc:	2100      	movs	r1, #0
 8004dce:	4b47      	ldr	r3, [pc, #284]	; (8004eec <HAL_RCC_GetSysClockFreq+0x188>)
 8004dd0:	fb03 f201 	mul.w	r2, r3, r1
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	fb00 f303 	mul.w	r3, r0, r3
 8004dda:	4413      	add	r3, r2
 8004ddc:	4a43      	ldr	r2, [pc, #268]	; (8004eec <HAL_RCC_GetSysClockFreq+0x188>)
 8004dde:	fba0 1202 	umull	r1, r2, r0, r2
 8004de2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004de4:	460a      	mov	r2, r1
 8004de6:	62ba      	str	r2, [r7, #40]	; 0x28
 8004de8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004dea:	4413      	add	r3, r2
 8004dec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004dee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004df0:	2200      	movs	r2, #0
 8004df2:	61bb      	str	r3, [r7, #24]
 8004df4:	61fa      	str	r2, [r7, #28]
 8004df6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004dfa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004dfe:	f7fb fee3 	bl	8000bc8 <__aeabi_uldivmod>
 8004e02:	4602      	mov	r2, r0
 8004e04:	460b      	mov	r3, r1
 8004e06:	4613      	mov	r3, r2
 8004e08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e0a:	e053      	b.n	8004eb4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e0c:	4b35      	ldr	r3, [pc, #212]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	099b      	lsrs	r3, r3, #6
 8004e12:	2200      	movs	r2, #0
 8004e14:	613b      	str	r3, [r7, #16]
 8004e16:	617a      	str	r2, [r7, #20]
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004e1e:	f04f 0b00 	mov.w	fp, #0
 8004e22:	4652      	mov	r2, sl
 8004e24:	465b      	mov	r3, fp
 8004e26:	f04f 0000 	mov.w	r0, #0
 8004e2a:	f04f 0100 	mov.w	r1, #0
 8004e2e:	0159      	lsls	r1, r3, #5
 8004e30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e34:	0150      	lsls	r0, r2, #5
 8004e36:	4602      	mov	r2, r0
 8004e38:	460b      	mov	r3, r1
 8004e3a:	ebb2 080a 	subs.w	r8, r2, sl
 8004e3e:	eb63 090b 	sbc.w	r9, r3, fp
 8004e42:	f04f 0200 	mov.w	r2, #0
 8004e46:	f04f 0300 	mov.w	r3, #0
 8004e4a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004e4e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004e52:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004e56:	ebb2 0408 	subs.w	r4, r2, r8
 8004e5a:	eb63 0509 	sbc.w	r5, r3, r9
 8004e5e:	f04f 0200 	mov.w	r2, #0
 8004e62:	f04f 0300 	mov.w	r3, #0
 8004e66:	00eb      	lsls	r3, r5, #3
 8004e68:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e6c:	00e2      	lsls	r2, r4, #3
 8004e6e:	4614      	mov	r4, r2
 8004e70:	461d      	mov	r5, r3
 8004e72:	eb14 030a 	adds.w	r3, r4, sl
 8004e76:	603b      	str	r3, [r7, #0]
 8004e78:	eb45 030b 	adc.w	r3, r5, fp
 8004e7c:	607b      	str	r3, [r7, #4]
 8004e7e:	f04f 0200 	mov.w	r2, #0
 8004e82:	f04f 0300 	mov.w	r3, #0
 8004e86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e8a:	4629      	mov	r1, r5
 8004e8c:	028b      	lsls	r3, r1, #10
 8004e8e:	4621      	mov	r1, r4
 8004e90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e94:	4621      	mov	r1, r4
 8004e96:	028a      	lsls	r2, r1, #10
 8004e98:	4610      	mov	r0, r2
 8004e9a:	4619      	mov	r1, r3
 8004e9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	60bb      	str	r3, [r7, #8]
 8004ea2:	60fa      	str	r2, [r7, #12]
 8004ea4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ea8:	f7fb fe8e 	bl	8000bc8 <__aeabi_uldivmod>
 8004eac:	4602      	mov	r2, r0
 8004eae:	460b      	mov	r3, r1
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004eb4:	4b0b      	ldr	r3, [pc, #44]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	0c1b      	lsrs	r3, r3, #16
 8004eba:	f003 0303 	and.w	r3, r3, #3
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	005b      	lsls	r3, r3, #1
 8004ec2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004ec4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ecc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004ece:	e002      	b.n	8004ed6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ed0:	4b05      	ldr	r3, [pc, #20]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0x184>)
 8004ed2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004ed4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3740      	adds	r7, #64	; 0x40
 8004edc:	46bd      	mov	sp, r7
 8004ede:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ee2:	bf00      	nop
 8004ee4:	40023800 	.word	0x40023800
 8004ee8:	00f42400 	.word	0x00f42400
 8004eec:	017d7840 	.word	0x017d7840

08004ef0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b086      	sub	sp, #24
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004efc:	2300      	movs	r3, #0
 8004efe:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0301 	and.w	r3, r3, #1
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d10b      	bne.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d105      	bne.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d075      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004f24:	4b91      	ldr	r3, [pc, #580]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f2a:	f7fe f82b 	bl	8002f84 <HAL_GetTick>
 8004f2e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f30:	e008      	b.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004f32:	f7fe f827 	bl	8002f84 <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	2b02      	cmp	r3, #2
 8004f3e:	d901      	bls.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f40:	2303      	movs	r3, #3
 8004f42:	e189      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f44:	4b8a      	ldr	r3, [pc, #552]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d1f0      	bne.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d009      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	019a      	lsls	r2, r3, #6
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	071b      	lsls	r3, r3, #28
 8004f68:	4981      	ldr	r1, [pc, #516]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0302 	and.w	r3, r3, #2
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d01f      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004f7c:	4b7c      	ldr	r3, [pc, #496]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f82:	0f1b      	lsrs	r3, r3, #28
 8004f84:	f003 0307 	and.w	r3, r3, #7
 8004f88:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	019a      	lsls	r2, r3, #6
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	061b      	lsls	r3, r3, #24
 8004f96:	431a      	orrs	r2, r3
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	071b      	lsls	r3, r3, #28
 8004f9c:	4974      	ldr	r1, [pc, #464]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004fa4:	4b72      	ldr	r3, [pc, #456]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004faa:	f023 021f 	bic.w	r2, r3, #31
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	69db      	ldr	r3, [r3, #28]
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	496e      	ldr	r1, [pc, #440]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00d      	beq.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	019a      	lsls	r2, r3, #6
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	061b      	lsls	r3, r3, #24
 8004fd4:	431a      	orrs	r2, r3
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	071b      	lsls	r3, r3, #28
 8004fdc:	4964      	ldr	r1, [pc, #400]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004fe4:	4b61      	ldr	r3, [pc, #388]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004fea:	f7fd ffcb 	bl	8002f84 <HAL_GetTick>
 8004fee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ff0:	e008      	b.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004ff2:	f7fd ffc7 	bl	8002f84 <HAL_GetTick>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	1ad3      	subs	r3, r2, r3
 8004ffc:	2b02      	cmp	r3, #2
 8004ffe:	d901      	bls.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005000:	2303      	movs	r3, #3
 8005002:	e129      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005004:	4b5a      	ldr	r3, [pc, #360]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800500c:	2b00      	cmp	r3, #0
 800500e:	d0f0      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0304 	and.w	r3, r3, #4
 8005018:	2b00      	cmp	r3, #0
 800501a:	d105      	bne.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005024:	2b00      	cmp	r3, #0
 8005026:	d079      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005028:	4b52      	ldr	r3, [pc, #328]	; (8005174 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800502a:	2200      	movs	r2, #0
 800502c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800502e:	f7fd ffa9 	bl	8002f84 <HAL_GetTick>
 8005032:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005034:	e008      	b.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005036:	f7fd ffa5 	bl	8002f84 <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	2b02      	cmp	r3, #2
 8005042:	d901      	bls.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e107      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005048:	4b49      	ldr	r3, [pc, #292]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005050:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005054:	d0ef      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 0304 	and.w	r3, r3, #4
 800505e:	2b00      	cmp	r3, #0
 8005060:	d020      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005062:	4b43      	ldr	r3, [pc, #268]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005068:	0f1b      	lsrs	r3, r3, #28
 800506a:	f003 0307 	and.w	r3, r3, #7
 800506e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	691b      	ldr	r3, [r3, #16]
 8005074:	019a      	lsls	r2, r3, #6
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	695b      	ldr	r3, [r3, #20]
 800507a:	061b      	lsls	r3, r3, #24
 800507c:	431a      	orrs	r2, r3
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	071b      	lsls	r3, r3, #28
 8005082:	493b      	ldr	r1, [pc, #236]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005084:	4313      	orrs	r3, r2
 8005086:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800508a:	4b39      	ldr	r3, [pc, #228]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800508c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005090:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6a1b      	ldr	r3, [r3, #32]
 8005098:	3b01      	subs	r3, #1
 800509a:	021b      	lsls	r3, r3, #8
 800509c:	4934      	ldr	r1, [pc, #208]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0308 	and.w	r3, r3, #8
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d01e      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80050b0:	4b2f      	ldr	r3, [pc, #188]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80050b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050b6:	0e1b      	lsrs	r3, r3, #24
 80050b8:	f003 030f 	and.w	r3, r3, #15
 80050bc:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	691b      	ldr	r3, [r3, #16]
 80050c2:	019a      	lsls	r2, r3, #6
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	061b      	lsls	r3, r3, #24
 80050c8:	431a      	orrs	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	071b      	lsls	r3, r3, #28
 80050d0:	4927      	ldr	r1, [pc, #156]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80050d2:	4313      	orrs	r3, r2
 80050d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80050d8:	4b25      	ldr	r3, [pc, #148]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80050da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050de:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e6:	4922      	ldr	r1, [pc, #136]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80050ee:	4b21      	ldr	r3, [pc, #132]	; (8005174 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80050f0:	2201      	movs	r2, #1
 80050f2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80050f4:	f7fd ff46 	bl	8002f84 <HAL_GetTick>
 80050f8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80050fa:	e008      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80050fc:	f7fd ff42 	bl	8002f84 <HAL_GetTick>
 8005100:	4602      	mov	r2, r0
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	2b02      	cmp	r3, #2
 8005108:	d901      	bls.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800510a:	2303      	movs	r3, #3
 800510c:	e0a4      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800510e:	4b18      	ldr	r3, [pc, #96]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005116:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800511a:	d1ef      	bne.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0320 	and.w	r3, r3, #32
 8005124:	2b00      	cmp	r3, #0
 8005126:	f000 808b 	beq.w	8005240 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800512a:	2300      	movs	r3, #0
 800512c:	60fb      	str	r3, [r7, #12]
 800512e:	4b10      	ldr	r3, [pc, #64]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005132:	4a0f      	ldr	r2, [pc, #60]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005134:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005138:	6413      	str	r3, [r2, #64]	; 0x40
 800513a:	4b0d      	ldr	r3, [pc, #52]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800513c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005142:	60fb      	str	r3, [r7, #12]
 8005144:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005146:	4b0c      	ldr	r3, [pc, #48]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a0b      	ldr	r2, [pc, #44]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800514c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005150:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005152:	f7fd ff17 	bl	8002f84 <HAL_GetTick>
 8005156:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005158:	e010      	b.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800515a:	f7fd ff13 	bl	8002f84 <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	2b02      	cmp	r3, #2
 8005166:	d909      	bls.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e075      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800516c:	42470068 	.word	0x42470068
 8005170:	40023800 	.word	0x40023800
 8005174:	42470070 	.word	0x42470070
 8005178:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800517c:	4b38      	ldr	r3, [pc, #224]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005184:	2b00      	cmp	r3, #0
 8005186:	d0e8      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005188:	4b36      	ldr	r3, [pc, #216]	; (8005264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800518a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800518c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005190:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d02f      	beq.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800519c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051a0:	693a      	ldr	r2, [r7, #16]
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d028      	beq.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80051a6:	4b2f      	ldr	r3, [pc, #188]	; (8005264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80051a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051ae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80051b0:	4b2d      	ldr	r3, [pc, #180]	; (8005268 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80051b2:	2201      	movs	r2, #1
 80051b4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80051b6:	4b2c      	ldr	r3, [pc, #176]	; (8005268 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80051bc:	4a29      	ldr	r2, [pc, #164]	; (8005264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80051c2:	4b28      	ldr	r3, [pc, #160]	; (8005264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80051c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051c6:	f003 0301 	and.w	r3, r3, #1
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d114      	bne.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80051ce:	f7fd fed9 	bl	8002f84 <HAL_GetTick>
 80051d2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051d4:	e00a      	b.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051d6:	f7fd fed5 	bl	8002f84 <HAL_GetTick>
 80051da:	4602      	mov	r2, r0
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d901      	bls.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80051e8:	2303      	movs	r3, #3
 80051ea:	e035      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051ec:	4b1d      	ldr	r3, [pc, #116]	; (8005264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80051ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d0ee      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005200:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005204:	d10d      	bne.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005206:	4b17      	ldr	r3, [pc, #92]	; (8005264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005212:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005216:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800521a:	4912      	ldr	r1, [pc, #72]	; (8005264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800521c:	4313      	orrs	r3, r2
 800521e:	608b      	str	r3, [r1, #8]
 8005220:	e005      	b.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005222:	4b10      	ldr	r3, [pc, #64]	; (8005264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	4a0f      	ldr	r2, [pc, #60]	; (8005264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005228:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800522c:	6093      	str	r3, [r2, #8]
 800522e:	4b0d      	ldr	r3, [pc, #52]	; (8005264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005230:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005236:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800523a:	490a      	ldr	r1, [pc, #40]	; (8005264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800523c:	4313      	orrs	r3, r2
 800523e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0310 	and.w	r3, r3, #16
 8005248:	2b00      	cmp	r3, #0
 800524a:	d004      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8005252:	4b06      	ldr	r3, [pc, #24]	; (800526c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005254:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3718      	adds	r7, #24
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}
 8005260:	40007000 	.word	0x40007000
 8005264:	40023800 	.word	0x40023800
 8005268:	42470e40 	.word	0x42470e40
 800526c:	424711e0 	.word	0x424711e0

08005270 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d101      	bne.n	8005284 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e025      	b.n	80052d0 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	d106      	bne.n	800529e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f000 f81d 	bl	80052d8 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2202      	movs	r2, #2
 80052a2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	3304      	adds	r3, #4
 80052ae:	4619      	mov	r1, r3
 80052b0:	4610      	mov	r0, r2
 80052b2:	f000 fe57 	bl	8005f64 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6818      	ldr	r0, [r3, #0]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	461a      	mov	r2, r3
 80052c0:	6839      	ldr	r1, [r7, #0]
 80052c2:	f000 feac 	bl	800601e <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2201      	movs	r2, #1
 80052ca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80052ce:	2300      	movs	r3, #0
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3708      	adds	r7, #8
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 80052e0:	bf00      	nop
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b086      	sub	sp, #24
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80052fe:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8005300:	7dfb      	ldrb	r3, [r7, #23]
 8005302:	2b02      	cmp	r3, #2
 8005304:	d101      	bne.n	800530a <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8005306:	2302      	movs	r3, #2
 8005308:	e021      	b.n	800534e <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800530a:	7dfb      	ldrb	r3, [r7, #23]
 800530c:	2b01      	cmp	r3, #1
 800530e:	d002      	beq.n	8005316 <HAL_SDRAM_SendCommand+0x2a>
 8005310:	7dfb      	ldrb	r3, [r7, #23]
 8005312:	2b05      	cmp	r3, #5
 8005314:	d118      	bne.n	8005348 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2202      	movs	r2, #2
 800531a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	687a      	ldr	r2, [r7, #4]
 8005324:	68b9      	ldr	r1, [r7, #8]
 8005326:	4618      	mov	r0, r3
 8005328:	f000 fee2 	bl	80060f0 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2b02      	cmp	r3, #2
 8005332:	d104      	bne.n	800533e <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2205      	movs	r2, #5
 8005338:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800533c:	e006      	b.n	800534c <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8005346:	e001      	b.n	800534c <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e000      	b.n	800534e <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3718      	adds	r7, #24
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8005356:	b580      	push	{r7, lr}
 8005358:	b082      	sub	sp, #8
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
 800535e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005366:	b2db      	uxtb	r3, r3
 8005368:	2b02      	cmp	r3, #2
 800536a:	d101      	bne.n	8005370 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800536c:	2302      	movs	r3, #2
 800536e:	e016      	b.n	800539e <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005376:	b2db      	uxtb	r3, r3
 8005378:	2b01      	cmp	r3, #1
 800537a:	d10f      	bne.n	800539c <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2202      	movs	r2, #2
 8005380:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	6839      	ldr	r1, [r7, #0]
 800538a:	4618      	mov	r0, r3
 800538c:	f000 feed 	bl	800616a <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8005398:	2300      	movs	r3, #0
 800539a:	e000      	b.n	800539e <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3708      	adds	r7, #8
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}

080053a6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b082      	sub	sp, #8
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d101      	bne.n	80053b8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e07b      	b.n	80054b0 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d108      	bne.n	80053d2 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053c8:	d009      	beq.n	80053de <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	61da      	str	r2, [r3, #28]
 80053d0:	e005      	b.n	80053de <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2200      	movs	r2, #0
 80053dc:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d106      	bne.n	80053fe <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f7fb fec7 	bl	800118c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2202      	movs	r2, #2
 8005402:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005414:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005426:	431a      	orrs	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005430:	431a      	orrs	r2, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	691b      	ldr	r3, [r3, #16]
 8005436:	f003 0302 	and.w	r3, r3, #2
 800543a:	431a      	orrs	r2, r3
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	695b      	ldr	r3, [r3, #20]
 8005440:	f003 0301 	and.w	r3, r3, #1
 8005444:	431a      	orrs	r2, r3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800544e:	431a      	orrs	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	69db      	ldr	r3, [r3, #28]
 8005454:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005458:	431a      	orrs	r2, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a1b      	ldr	r3, [r3, #32]
 800545e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005462:	ea42 0103 	orr.w	r1, r2, r3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800546a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	430a      	orrs	r2, r1
 8005474:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	699b      	ldr	r3, [r3, #24]
 800547a:	0c1b      	lsrs	r3, r3, #16
 800547c:	f003 0104 	and.w	r1, r3, #4
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005484:	f003 0210 	and.w	r2, r3, #16
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	430a      	orrs	r2, r1
 800548e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	69da      	ldr	r2, [r3, #28]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800549e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2201      	movs	r2, #1
 80054aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3708      	adds	r7, #8
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e01a      	b.n	8005500 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2202      	movs	r2, #2
 80054ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054e0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f7fb fe9a 	bl	800121c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2200      	movs	r2, #0
 80054ec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80054fe:	2300      	movs	r3, #0
}
 8005500:	4618      	mov	r0, r3
 8005502:	3708      	adds	r7, #8
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}

08005508 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b088      	sub	sp, #32
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	603b      	str	r3, [r7, #0]
 8005514:	4613      	mov	r3, r2
 8005516:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005518:	2300      	movs	r3, #0
 800551a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005522:	2b01      	cmp	r3, #1
 8005524:	d101      	bne.n	800552a <HAL_SPI_Transmit+0x22>
 8005526:	2302      	movs	r3, #2
 8005528:	e126      	b.n	8005778 <HAL_SPI_Transmit+0x270>
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2201      	movs	r2, #1
 800552e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005532:	f7fd fd27 	bl	8002f84 <HAL_GetTick>
 8005536:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005538:	88fb      	ldrh	r3, [r7, #6]
 800553a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005542:	b2db      	uxtb	r3, r3
 8005544:	2b01      	cmp	r3, #1
 8005546:	d002      	beq.n	800554e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005548:	2302      	movs	r3, #2
 800554a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800554c:	e10b      	b.n	8005766 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d002      	beq.n	800555a <HAL_SPI_Transmit+0x52>
 8005554:	88fb      	ldrh	r3, [r7, #6]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d102      	bne.n	8005560 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800555e:	e102      	b.n	8005766 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2203      	movs	r2, #3
 8005564:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	68ba      	ldr	r2, [r7, #8]
 8005572:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	88fa      	ldrh	r2, [r7, #6]
 8005578:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	88fa      	ldrh	r2, [r7, #6]
 800557e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2200      	movs	r2, #0
 8005584:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2200      	movs	r2, #0
 8005590:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2200      	movs	r2, #0
 8005596:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2200      	movs	r2, #0
 800559c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	689b      	ldr	r3, [r3, #8]
 80055a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055a6:	d10f      	bne.n	80055c8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80055c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055d2:	2b40      	cmp	r3, #64	; 0x40
 80055d4:	d007      	beq.n	80055e6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055ee:	d14b      	bne.n	8005688 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d002      	beq.n	80055fe <HAL_SPI_Transmit+0xf6>
 80055f8:	8afb      	ldrh	r3, [r7, #22]
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d13e      	bne.n	800567c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005602:	881a      	ldrh	r2, [r3, #0]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800560e:	1c9a      	adds	r2, r3, #2
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005618:	b29b      	uxth	r3, r3
 800561a:	3b01      	subs	r3, #1
 800561c:	b29a      	uxth	r2, r3
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005622:	e02b      	b.n	800567c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	f003 0302 	and.w	r3, r3, #2
 800562e:	2b02      	cmp	r3, #2
 8005630:	d112      	bne.n	8005658 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005636:	881a      	ldrh	r2, [r3, #0]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005642:	1c9a      	adds	r2, r3, #2
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800564c:	b29b      	uxth	r3, r3
 800564e:	3b01      	subs	r3, #1
 8005650:	b29a      	uxth	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	86da      	strh	r2, [r3, #54]	; 0x36
 8005656:	e011      	b.n	800567c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005658:	f7fd fc94 	bl	8002f84 <HAL_GetTick>
 800565c:	4602      	mov	r2, r0
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	683a      	ldr	r2, [r7, #0]
 8005664:	429a      	cmp	r2, r3
 8005666:	d803      	bhi.n	8005670 <HAL_SPI_Transmit+0x168>
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800566e:	d102      	bne.n	8005676 <HAL_SPI_Transmit+0x16e>
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d102      	bne.n	800567c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	77fb      	strb	r3, [r7, #31]
          goto error;
 800567a:	e074      	b.n	8005766 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005680:	b29b      	uxth	r3, r3
 8005682:	2b00      	cmp	r3, #0
 8005684:	d1ce      	bne.n	8005624 <HAL_SPI_Transmit+0x11c>
 8005686:	e04c      	b.n	8005722 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d002      	beq.n	8005696 <HAL_SPI_Transmit+0x18e>
 8005690:	8afb      	ldrh	r3, [r7, #22]
 8005692:	2b01      	cmp	r3, #1
 8005694:	d140      	bne.n	8005718 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	330c      	adds	r3, #12
 80056a0:	7812      	ldrb	r2, [r2, #0]
 80056a2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056a8:	1c5a      	adds	r2, r3, #1
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	3b01      	subs	r3, #1
 80056b6:	b29a      	uxth	r2, r3
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80056bc:	e02c      	b.n	8005718 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f003 0302 	and.w	r3, r3, #2
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	d113      	bne.n	80056f4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	330c      	adds	r3, #12
 80056d6:	7812      	ldrb	r2, [r2, #0]
 80056d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056de:	1c5a      	adds	r2, r3, #1
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	3b01      	subs	r3, #1
 80056ec:	b29a      	uxth	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	86da      	strh	r2, [r3, #54]	; 0x36
 80056f2:	e011      	b.n	8005718 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056f4:	f7fd fc46 	bl	8002f84 <HAL_GetTick>
 80056f8:	4602      	mov	r2, r0
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	683a      	ldr	r2, [r7, #0]
 8005700:	429a      	cmp	r2, r3
 8005702:	d803      	bhi.n	800570c <HAL_SPI_Transmit+0x204>
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800570a:	d102      	bne.n	8005712 <HAL_SPI_Transmit+0x20a>
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d102      	bne.n	8005718 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005716:	e026      	b.n	8005766 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800571c:	b29b      	uxth	r3, r3
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1cd      	bne.n	80056be <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005722:	69ba      	ldr	r2, [r7, #24]
 8005724:	6839      	ldr	r1, [r7, #0]
 8005726:	68f8      	ldr	r0, [r7, #12]
 8005728:	f000 fbda 	bl	8005ee0 <SPI_EndRxTxTransaction>
 800572c:	4603      	mov	r3, r0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d002      	beq.n	8005738 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2220      	movs	r2, #32
 8005736:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d10a      	bne.n	8005756 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005740:	2300      	movs	r3, #0
 8005742:	613b      	str	r3, [r7, #16]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	613b      	str	r3, [r7, #16]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	613b      	str	r3, [r7, #16]
 8005754:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800575a:	2b00      	cmp	r3, #0
 800575c:	d002      	beq.n	8005764 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	77fb      	strb	r3, [r7, #31]
 8005762:	e000      	b.n	8005766 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005764:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005776:	7ffb      	ldrb	r3, [r7, #31]
}
 8005778:	4618      	mov	r0, r3
 800577a:	3720      	adds	r7, #32
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}

08005780 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b088      	sub	sp, #32
 8005784:	af02      	add	r7, sp, #8
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	603b      	str	r3, [r7, #0]
 800578c:	4613      	mov	r3, r2
 800578e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005790:	2300      	movs	r3, #0
 8005792:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800579c:	d112      	bne.n	80057c4 <HAL_SPI_Receive+0x44>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10e      	bne.n	80057c4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2204      	movs	r2, #4
 80057aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80057ae:	88fa      	ldrh	r2, [r7, #6]
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	4613      	mov	r3, r2
 80057b6:	68ba      	ldr	r2, [r7, #8]
 80057b8:	68b9      	ldr	r1, [r7, #8]
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f000 f8f1 	bl	80059a2 <HAL_SPI_TransmitReceive>
 80057c0:	4603      	mov	r3, r0
 80057c2:	e0ea      	b.n	800599a <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d101      	bne.n	80057d2 <HAL_SPI_Receive+0x52>
 80057ce:	2302      	movs	r3, #2
 80057d0:	e0e3      	b.n	800599a <HAL_SPI_Receive+0x21a>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2201      	movs	r2, #1
 80057d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80057da:	f7fd fbd3 	bl	8002f84 <HAL_GetTick>
 80057de:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d002      	beq.n	80057f2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80057ec:	2302      	movs	r3, #2
 80057ee:	75fb      	strb	r3, [r7, #23]
    goto error;
 80057f0:	e0ca      	b.n	8005988 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d002      	beq.n	80057fe <HAL_SPI_Receive+0x7e>
 80057f8:	88fb      	ldrh	r3, [r7, #6]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d102      	bne.n	8005804 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005802:	e0c1      	b.n	8005988 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2204      	movs	r2, #4
 8005808:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2200      	movs	r2, #0
 8005810:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	68ba      	ldr	r2, [r7, #8]
 8005816:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	88fa      	ldrh	r2, [r7, #6]
 800581c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	88fa      	ldrh	r2, [r7, #6]
 8005822:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2200      	movs	r2, #0
 8005834:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800584a:	d10f      	bne.n	800586c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800585a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800586a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005876:	2b40      	cmp	r3, #64	; 0x40
 8005878:	d007      	beq.n	800588a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005888:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	68db      	ldr	r3, [r3, #12]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d162      	bne.n	8005958 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005892:	e02e      	b.n	80058f2 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	f003 0301 	and.w	r3, r3, #1
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d115      	bne.n	80058ce <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f103 020c 	add.w	r2, r3, #12
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ae:	7812      	ldrb	r2, [r2, #0]
 80058b0:	b2d2      	uxtb	r2, r2
 80058b2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b8:	1c5a      	adds	r2, r3, #1
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	3b01      	subs	r3, #1
 80058c6:	b29a      	uxth	r2, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 80058cc:	e011      	b.n	80058f2 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058ce:	f7fd fb59 	bl	8002f84 <HAL_GetTick>
 80058d2:	4602      	mov	r2, r0
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	683a      	ldr	r2, [r7, #0]
 80058da:	429a      	cmp	r2, r3
 80058dc:	d803      	bhi.n	80058e6 <HAL_SPI_Receive+0x166>
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e4:	d102      	bne.n	80058ec <HAL_SPI_Receive+0x16c>
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d102      	bne.n	80058f2 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80058ec:	2303      	movs	r3, #3
 80058ee:	75fb      	strb	r3, [r7, #23]
          goto error;
 80058f0:	e04a      	b.n	8005988 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1cb      	bne.n	8005894 <HAL_SPI_Receive+0x114>
 80058fc:	e031      	b.n	8005962 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	f003 0301 	and.w	r3, r3, #1
 8005908:	2b01      	cmp	r3, #1
 800590a:	d113      	bne.n	8005934 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	68da      	ldr	r2, [r3, #12]
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005916:	b292      	uxth	r2, r2
 8005918:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800591e:	1c9a      	adds	r2, r3, #2
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005928:	b29b      	uxth	r3, r3
 800592a:	3b01      	subs	r3, #1
 800592c:	b29a      	uxth	r2, r3
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005932:	e011      	b.n	8005958 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005934:	f7fd fb26 	bl	8002f84 <HAL_GetTick>
 8005938:	4602      	mov	r2, r0
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	683a      	ldr	r2, [r7, #0]
 8005940:	429a      	cmp	r2, r3
 8005942:	d803      	bhi.n	800594c <HAL_SPI_Receive+0x1cc>
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800594a:	d102      	bne.n	8005952 <HAL_SPI_Receive+0x1d2>
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d102      	bne.n	8005958 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005952:	2303      	movs	r3, #3
 8005954:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005956:	e017      	b.n	8005988 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800595c:	b29b      	uxth	r3, r3
 800595e:	2b00      	cmp	r3, #0
 8005960:	d1cd      	bne.n	80058fe <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005962:	693a      	ldr	r2, [r7, #16]
 8005964:	6839      	ldr	r1, [r7, #0]
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	f000 fa54 	bl	8005e14 <SPI_EndRxTransaction>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d002      	beq.n	8005978 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2220      	movs	r2, #32
 8005976:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800597c:	2b00      	cmp	r3, #0
 800597e:	d002      	beq.n	8005986 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	75fb      	strb	r3, [r7, #23]
 8005984:	e000      	b.n	8005988 <HAL_SPI_Receive+0x208>
  }

error :
 8005986:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005998:	7dfb      	ldrb	r3, [r7, #23]
}
 800599a:	4618      	mov	r0, r3
 800599c:	3718      	adds	r7, #24
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}

080059a2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80059a2:	b580      	push	{r7, lr}
 80059a4:	b08c      	sub	sp, #48	; 0x30
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	60f8      	str	r0, [r7, #12]
 80059aa:	60b9      	str	r1, [r7, #8]
 80059ac:	607a      	str	r2, [r7, #4]
 80059ae:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80059b0:	2301      	movs	r3, #1
 80059b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80059b4:	2300      	movs	r3, #0
 80059b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d101      	bne.n	80059c8 <HAL_SPI_TransmitReceive+0x26>
 80059c4:	2302      	movs	r3, #2
 80059c6:	e18a      	b.n	8005cde <HAL_SPI_TransmitReceive+0x33c>
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059d0:	f7fd fad8 	bl	8002f84 <HAL_GetTick>
 80059d4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80059e6:	887b      	ldrh	r3, [r7, #2]
 80059e8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80059ea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d00f      	beq.n	8005a12 <HAL_SPI_TransmitReceive+0x70>
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059f8:	d107      	bne.n	8005a0a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d103      	bne.n	8005a0a <HAL_SPI_TransmitReceive+0x68>
 8005a02:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005a06:	2b04      	cmp	r3, #4
 8005a08:	d003      	beq.n	8005a12 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005a0a:	2302      	movs	r3, #2
 8005a0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005a10:	e15b      	b.n	8005cca <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d005      	beq.n	8005a24 <HAL_SPI_TransmitReceive+0x82>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d002      	beq.n	8005a24 <HAL_SPI_TransmitReceive+0x82>
 8005a1e:	887b      	ldrh	r3, [r7, #2]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d103      	bne.n	8005a2c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005a2a:	e14e      	b.n	8005cca <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	2b04      	cmp	r3, #4
 8005a36:	d003      	beq.n	8005a40 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2205      	movs	r2, #5
 8005a3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2200      	movs	r2, #0
 8005a44:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	887a      	ldrh	r2, [r7, #2]
 8005a50:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	887a      	ldrh	r2, [r7, #2]
 8005a56:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	68ba      	ldr	r2, [r7, #8]
 8005a5c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	887a      	ldrh	r2, [r7, #2]
 8005a62:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	887a      	ldrh	r2, [r7, #2]
 8005a68:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a80:	2b40      	cmp	r3, #64	; 0x40
 8005a82:	d007      	beq.n	8005a94 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a92:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a9c:	d178      	bne.n	8005b90 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d002      	beq.n	8005aac <HAL_SPI_TransmitReceive+0x10a>
 8005aa6:	8b7b      	ldrh	r3, [r7, #26]
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d166      	bne.n	8005b7a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab0:	881a      	ldrh	r2, [r3, #0]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005abc:	1c9a      	adds	r2, r3, #2
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ac6:	b29b      	uxth	r3, r3
 8005ac8:	3b01      	subs	r3, #1
 8005aca:	b29a      	uxth	r2, r3
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ad0:	e053      	b.n	8005b7a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	f003 0302 	and.w	r3, r3, #2
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	d11b      	bne.n	8005b18 <HAL_SPI_TransmitReceive+0x176>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d016      	beq.n	8005b18 <HAL_SPI_TransmitReceive+0x176>
 8005aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d113      	bne.n	8005b18 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005af4:	881a      	ldrh	r2, [r3, #0]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b00:	1c9a      	adds	r2, r3, #2
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	3b01      	subs	r3, #1
 8005b0e:	b29a      	uxth	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b14:	2300      	movs	r3, #0
 8005b16:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	f003 0301 	and.w	r3, r3, #1
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d119      	bne.n	8005b5a <HAL_SPI_TransmitReceive+0x1b8>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d014      	beq.n	8005b5a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68da      	ldr	r2, [r3, #12]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b3a:	b292      	uxth	r2, r2
 8005b3c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b42:	1c9a      	adds	r2, r3, #2
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b56:	2301      	movs	r3, #1
 8005b58:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005b5a:	f7fd fa13 	bl	8002f84 <HAL_GetTick>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d807      	bhi.n	8005b7a <HAL_SPI_TransmitReceive+0x1d8>
 8005b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b70:	d003      	beq.n	8005b7a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005b78:	e0a7      	b.n	8005cca <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d1a6      	bne.n	8005ad2 <HAL_SPI_TransmitReceive+0x130>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1a1      	bne.n	8005ad2 <HAL_SPI_TransmitReceive+0x130>
 8005b8e:	e07c      	b.n	8005c8a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d002      	beq.n	8005b9e <HAL_SPI_TransmitReceive+0x1fc>
 8005b98:	8b7b      	ldrh	r3, [r7, #26]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d16b      	bne.n	8005c76 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	330c      	adds	r3, #12
 8005ba8:	7812      	ldrb	r2, [r2, #0]
 8005baa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb0:	1c5a      	adds	r2, r3, #1
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	b29a      	uxth	r2, r3
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bc4:	e057      	b.n	8005c76 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f003 0302 	and.w	r3, r3, #2
 8005bd0:	2b02      	cmp	r3, #2
 8005bd2:	d11c      	bne.n	8005c0e <HAL_SPI_TransmitReceive+0x26c>
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d017      	beq.n	8005c0e <HAL_SPI_TransmitReceive+0x26c>
 8005bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d114      	bne.n	8005c0e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	330c      	adds	r3, #12
 8005bee:	7812      	ldrb	r2, [r2, #0]
 8005bf0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf6:	1c5a      	adds	r2, r3, #1
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	3b01      	subs	r3, #1
 8005c04:	b29a      	uxth	r2, r3
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	f003 0301 	and.w	r3, r3, #1
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d119      	bne.n	8005c50 <HAL_SPI_TransmitReceive+0x2ae>
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d014      	beq.n	8005c50 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	68da      	ldr	r2, [r3, #12]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c30:	b2d2      	uxtb	r2, r2
 8005c32:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c38:	1c5a      	adds	r2, r3, #1
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	3b01      	subs	r3, #1
 8005c46:	b29a      	uxth	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005c50:	f7fd f998 	bl	8002f84 <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d803      	bhi.n	8005c68 <HAL_SPI_TransmitReceive+0x2c6>
 8005c60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c66:	d102      	bne.n	8005c6e <HAL_SPI_TransmitReceive+0x2cc>
 8005c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d103      	bne.n	8005c76 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005c6e:	2303      	movs	r3, #3
 8005c70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005c74:	e029      	b.n	8005cca <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d1a2      	bne.n	8005bc6 <HAL_SPI_TransmitReceive+0x224>
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d19d      	bne.n	8005bc6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c8c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005c8e:	68f8      	ldr	r0, [r7, #12]
 8005c90:	f000 f926 	bl	8005ee0 <SPI_EndRxTxTransaction>
 8005c94:	4603      	mov	r3, r0
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d006      	beq.n	8005ca8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2220      	movs	r2, #32
 8005ca4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005ca6:	e010      	b.n	8005cca <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10b      	bne.n	8005cc8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	617b      	str	r3, [r7, #20]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	617b      	str	r3, [r7, #20]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	617b      	str	r3, [r7, #20]
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	e000      	b.n	8005cca <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005cc8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005cda:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3730      	adds	r7, #48	; 0x30
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}

08005ce6 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005ce6:	b480      	push	{r7}
 8005ce8:	b083      	sub	sp, #12
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005cf4:	b2db      	uxtb	r3, r3
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	370c      	adds	r7, #12
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
	...

08005d04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b088      	sub	sp, #32
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	603b      	str	r3, [r7, #0]
 8005d10:	4613      	mov	r3, r2
 8005d12:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d14:	f7fd f936 	bl	8002f84 <HAL_GetTick>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d1c:	1a9b      	subs	r3, r3, r2
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	4413      	add	r3, r2
 8005d22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d24:	f7fd f92e 	bl	8002f84 <HAL_GetTick>
 8005d28:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d2a:	4b39      	ldr	r3, [pc, #228]	; (8005e10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	015b      	lsls	r3, r3, #5
 8005d30:	0d1b      	lsrs	r3, r3, #20
 8005d32:	69fa      	ldr	r2, [r7, #28]
 8005d34:	fb02 f303 	mul.w	r3, r2, r3
 8005d38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d3a:	e054      	b.n	8005de6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d42:	d050      	beq.n	8005de6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d44:	f7fd f91e 	bl	8002f84 <HAL_GetTick>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	69bb      	ldr	r3, [r7, #24]
 8005d4c:	1ad3      	subs	r3, r2, r3
 8005d4e:	69fa      	ldr	r2, [r7, #28]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d902      	bls.n	8005d5a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d54:	69fb      	ldr	r3, [r7, #28]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d13d      	bne.n	8005dd6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	685a      	ldr	r2, [r3, #4]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d72:	d111      	bne.n	8005d98 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d7c:	d004      	beq.n	8005d88 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d86:	d107      	bne.n	8005d98 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005da0:	d10f      	bne.n	8005dc2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005db0:	601a      	str	r2, [r3, #0]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005dc0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e017      	b.n	8005e06 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d101      	bne.n	8005de0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	3b01      	subs	r3, #1
 8005de4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	689a      	ldr	r2, [r3, #8]
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	4013      	ands	r3, r2
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	bf0c      	ite	eq
 8005df6:	2301      	moveq	r3, #1
 8005df8:	2300      	movne	r3, #0
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	79fb      	ldrb	r3, [r7, #7]
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d19b      	bne.n	8005d3c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3720      	adds	r7, #32
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	20000000 	.word	0x20000000

08005e14 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b086      	sub	sp, #24
 8005e18:	af02      	add	r7, sp, #8
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e28:	d111      	bne.n	8005e4e <SPI_EndRxTransaction+0x3a>
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e32:	d004      	beq.n	8005e3e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e3c:	d107      	bne.n	8005e4e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e4c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e56:	d12a      	bne.n	8005eae <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e60:	d012      	beq.n	8005e88 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	9300      	str	r3, [sp, #0]
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	2180      	movs	r1, #128	; 0x80
 8005e6c:	68f8      	ldr	r0, [r7, #12]
 8005e6e:	f7ff ff49 	bl	8005d04 <SPI_WaitFlagStateUntilTimeout>
 8005e72:	4603      	mov	r3, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d02d      	beq.n	8005ed4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e7c:	f043 0220 	orr.w	r2, r3, #32
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005e84:	2303      	movs	r3, #3
 8005e86:	e026      	b.n	8005ed6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	9300      	str	r3, [sp, #0]
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	2101      	movs	r1, #1
 8005e92:	68f8      	ldr	r0, [r7, #12]
 8005e94:	f7ff ff36 	bl	8005d04 <SPI_WaitFlagStateUntilTimeout>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d01a      	beq.n	8005ed4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ea2:	f043 0220 	orr.w	r2, r3, #32
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005eaa:	2303      	movs	r3, #3
 8005eac:	e013      	b.n	8005ed6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	9300      	str	r3, [sp, #0]
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	2101      	movs	r1, #1
 8005eb8:	68f8      	ldr	r0, [r7, #12]
 8005eba:	f7ff ff23 	bl	8005d04 <SPI_WaitFlagStateUntilTimeout>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d007      	beq.n	8005ed4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ec8:	f043 0220 	orr.w	r2, r3, #32
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005ed0:	2303      	movs	r3, #3
 8005ed2:	e000      	b.n	8005ed6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3710      	adds	r7, #16
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
	...

08005ee0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b088      	sub	sp, #32
 8005ee4:	af02      	add	r7, sp, #8
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005eec:	4b1b      	ldr	r3, [pc, #108]	; (8005f5c <SPI_EndRxTxTransaction+0x7c>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a1b      	ldr	r2, [pc, #108]	; (8005f60 <SPI_EndRxTxTransaction+0x80>)
 8005ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ef6:	0d5b      	lsrs	r3, r3, #21
 8005ef8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005efc:	fb02 f303 	mul.w	r3, r2, r3
 8005f00:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f0a:	d112      	bne.n	8005f32 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	9300      	str	r3, [sp, #0]
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	2200      	movs	r2, #0
 8005f14:	2180      	movs	r1, #128	; 0x80
 8005f16:	68f8      	ldr	r0, [r7, #12]
 8005f18:	f7ff fef4 	bl	8005d04 <SPI_WaitFlagStateUntilTimeout>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d016      	beq.n	8005f50 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f26:	f043 0220 	orr.w	r2, r3, #32
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005f2e:	2303      	movs	r3, #3
 8005f30:	e00f      	b.n	8005f52 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d00a      	beq.n	8005f4e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f48:	2b80      	cmp	r3, #128	; 0x80
 8005f4a:	d0f2      	beq.n	8005f32 <SPI_EndRxTxTransaction+0x52>
 8005f4c:	e000      	b.n	8005f50 <SPI_EndRxTxTransaction+0x70>
        break;
 8005f4e:	bf00      	nop
  }

  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3718      	adds	r7, #24
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	20000000 	.word	0x20000000
 8005f60:	165e9f81 	.word	0x165e9f81

08005f64 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d123      	bne.n	8005fbe <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005f7e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005f82:	683a      	ldr	r2, [r7, #0]
 8005f84:	6851      	ldr	r1, [r2, #4]
 8005f86:	683a      	ldr	r2, [r7, #0]
 8005f88:	6892      	ldr	r2, [r2, #8]
 8005f8a:	4311      	orrs	r1, r2
 8005f8c:	683a      	ldr	r2, [r7, #0]
 8005f8e:	68d2      	ldr	r2, [r2, #12]
 8005f90:	4311      	orrs	r1, r2
 8005f92:	683a      	ldr	r2, [r7, #0]
 8005f94:	6912      	ldr	r2, [r2, #16]
 8005f96:	4311      	orrs	r1, r2
 8005f98:	683a      	ldr	r2, [r7, #0]
 8005f9a:	6952      	ldr	r2, [r2, #20]
 8005f9c:	4311      	orrs	r1, r2
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	6992      	ldr	r2, [r2, #24]
 8005fa2:	4311      	orrs	r1, r2
 8005fa4:	683a      	ldr	r2, [r7, #0]
 8005fa6:	69d2      	ldr	r2, [r2, #28]
 8005fa8:	4311      	orrs	r1, r2
 8005faa:	683a      	ldr	r2, [r7, #0]
 8005fac:	6a12      	ldr	r2, [r2, #32]
 8005fae:	4311      	orrs	r1, r2
 8005fb0:	683a      	ldr	r2, [r7, #0]
 8005fb2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005fb4:	430a      	orrs	r2, r1
 8005fb6:	431a      	orrs	r2, r3
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	601a      	str	r2, [r3, #0]
 8005fbc:	e028      	b.n	8006010 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	69d9      	ldr	r1, [r3, #28]
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	6a1b      	ldr	r3, [r3, #32]
 8005fce:	4319      	orrs	r1, r3
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd4:	430b      	orrs	r3, r1
 8005fd6:	431a      	orrs	r2, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005fe4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005fe8:	683a      	ldr	r2, [r7, #0]
 8005fea:	6851      	ldr	r1, [r2, #4]
 8005fec:	683a      	ldr	r2, [r7, #0]
 8005fee:	6892      	ldr	r2, [r2, #8]
 8005ff0:	4311      	orrs	r1, r2
 8005ff2:	683a      	ldr	r2, [r7, #0]
 8005ff4:	68d2      	ldr	r2, [r2, #12]
 8005ff6:	4311      	orrs	r1, r2
 8005ff8:	683a      	ldr	r2, [r7, #0]
 8005ffa:	6912      	ldr	r2, [r2, #16]
 8005ffc:	4311      	orrs	r1, r2
 8005ffe:	683a      	ldr	r2, [r7, #0]
 8006000:	6952      	ldr	r2, [r2, #20]
 8006002:	4311      	orrs	r1, r2
 8006004:	683a      	ldr	r2, [r7, #0]
 8006006:	6992      	ldr	r2, [r2, #24]
 8006008:	430a      	orrs	r2, r1
 800600a:	431a      	orrs	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	370c      	adds	r7, #12
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr

0800601e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800601e:	b480      	push	{r7}
 8006020:	b085      	sub	sp, #20
 8006022:	af00      	add	r7, sp, #0
 8006024:	60f8      	str	r0, [r7, #12]
 8006026:	60b9      	str	r1, [r7, #8]
 8006028:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d128      	bne.n	8006082 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	1e59      	subs	r1, r3, #1
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	3b01      	subs	r3, #1
 8006044:	011b      	lsls	r3, r3, #4
 8006046:	4319      	orrs	r1, r3
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	3b01      	subs	r3, #1
 800604e:	021b      	lsls	r3, r3, #8
 8006050:	4319      	orrs	r1, r3
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	3b01      	subs	r3, #1
 8006058:	031b      	lsls	r3, r3, #12
 800605a:	4319      	orrs	r1, r3
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	691b      	ldr	r3, [r3, #16]
 8006060:	3b01      	subs	r3, #1
 8006062:	041b      	lsls	r3, r3, #16
 8006064:	4319      	orrs	r1, r3
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	695b      	ldr	r3, [r3, #20]
 800606a:	3b01      	subs	r3, #1
 800606c:	051b      	lsls	r3, r3, #20
 800606e:	4319      	orrs	r1, r3
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	699b      	ldr	r3, [r3, #24]
 8006074:	3b01      	subs	r3, #1
 8006076:	061b      	lsls	r3, r3, #24
 8006078:	430b      	orrs	r3, r1
 800607a:	431a      	orrs	r2, r3
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	609a      	str	r2, [r3, #8]
 8006080:	e02f      	b.n	80060e2 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800608a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800608e:	68ba      	ldr	r2, [r7, #8]
 8006090:	68d2      	ldr	r2, [r2, #12]
 8006092:	3a01      	subs	r2, #1
 8006094:	0311      	lsls	r1, r2, #12
 8006096:	68ba      	ldr	r2, [r7, #8]
 8006098:	6952      	ldr	r2, [r2, #20]
 800609a:	3a01      	subs	r2, #1
 800609c:	0512      	lsls	r2, r2, #20
 800609e:	430a      	orrs	r2, r1
 80060a0:	431a      	orrs	r2, r3
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	1e59      	subs	r1, r3, #1
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	3b01      	subs	r3, #1
 80060ba:	011b      	lsls	r3, r3, #4
 80060bc:	4319      	orrs	r1, r3
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	3b01      	subs	r3, #1
 80060c4:	021b      	lsls	r3, r3, #8
 80060c6:	4319      	orrs	r1, r3
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	691b      	ldr	r3, [r3, #16]
 80060cc:	3b01      	subs	r3, #1
 80060ce:	041b      	lsls	r3, r3, #16
 80060d0:	4319      	orrs	r1, r3
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	3b01      	subs	r3, #1
 80060d8:	061b      	lsls	r3, r3, #24
 80060da:	430b      	orrs	r3, r1
 80060dc:	431a      	orrs	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3714      	adds	r7, #20
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b086      	sub	sp, #24
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80060fc:	2300      	movs	r3, #0
 80060fe:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	691b      	ldr	r3, [r3, #16]
 8006104:	0d9b      	lsrs	r3, r3, #22
 8006106:	059b      	lsls	r3, r3, #22
 8006108:	68ba      	ldr	r2, [r7, #8]
 800610a:	6811      	ldr	r1, [r2, #0]
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	6852      	ldr	r2, [r2, #4]
 8006110:	4311      	orrs	r1, r2
 8006112:	68ba      	ldr	r2, [r7, #8]
 8006114:	6892      	ldr	r2, [r2, #8]
 8006116:	3a01      	subs	r2, #1
 8006118:	0152      	lsls	r2, r2, #5
 800611a:	4311      	orrs	r1, r2
 800611c:	68ba      	ldr	r2, [r7, #8]
 800611e:	68d2      	ldr	r2, [r2, #12]
 8006120:	0252      	lsls	r2, r2, #9
 8006122:	430a      	orrs	r2, r1
 8006124:	431a      	orrs	r2, r3
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 800612a:	f7fc ff2b 	bl	8002f84 <HAL_GetTick>
 800612e:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8006130:	e010      	b.n	8006154 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006138:	d00c      	beq.n	8006154 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d007      	beq.n	8006150 <FMC_SDRAM_SendCommand+0x60>
 8006140:	f7fc ff20 	bl	8002f84 <HAL_GetTick>
 8006144:	4602      	mov	r2, r0
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	1ad3      	subs	r3, r2, r3
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	429a      	cmp	r2, r3
 800614e:	d201      	bcs.n	8006154 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e006      	b.n	8006162 <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	699b      	ldr	r3, [r3, #24]
 8006158:	f003 0320 	and.w	r3, r3, #32
 800615c:	2b20      	cmp	r3, #32
 800615e:	d0e8      	beq.n	8006132 <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	3718      	adds	r7, #24
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}

0800616a <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800616a:	b480      	push	{r7}
 800616c:	b083      	sub	sp, #12
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
 8006172:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	695b      	ldr	r3, [r3, #20]
 8006178:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800617c:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 8006180:	683a      	ldr	r2, [r7, #0]
 8006182:	0052      	lsls	r2, r2, #1
 8006184:	431a      	orrs	r2, r3
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800618a:	2300      	movs	r3, #0
}
 800618c:	4618      	mov	r0, r3
 800618e:	370c      	adds	r7, #12
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr

08006198 <__errno>:
 8006198:	4b01      	ldr	r3, [pc, #4]	; (80061a0 <__errno+0x8>)
 800619a:	6818      	ldr	r0, [r3, #0]
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop
 80061a0:	20000088 	.word	0x20000088

080061a4 <__libc_init_array>:
 80061a4:	b570      	push	{r4, r5, r6, lr}
 80061a6:	4d0d      	ldr	r5, [pc, #52]	; (80061dc <__libc_init_array+0x38>)
 80061a8:	4c0d      	ldr	r4, [pc, #52]	; (80061e0 <__libc_init_array+0x3c>)
 80061aa:	1b64      	subs	r4, r4, r5
 80061ac:	10a4      	asrs	r4, r4, #2
 80061ae:	2600      	movs	r6, #0
 80061b0:	42a6      	cmp	r6, r4
 80061b2:	d109      	bne.n	80061c8 <__libc_init_array+0x24>
 80061b4:	4d0b      	ldr	r5, [pc, #44]	; (80061e4 <__libc_init_array+0x40>)
 80061b6:	4c0c      	ldr	r4, [pc, #48]	; (80061e8 <__libc_init_array+0x44>)
 80061b8:	f002 ff02 	bl	8008fc0 <_init>
 80061bc:	1b64      	subs	r4, r4, r5
 80061be:	10a4      	asrs	r4, r4, #2
 80061c0:	2600      	movs	r6, #0
 80061c2:	42a6      	cmp	r6, r4
 80061c4:	d105      	bne.n	80061d2 <__libc_init_array+0x2e>
 80061c6:	bd70      	pop	{r4, r5, r6, pc}
 80061c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80061cc:	4798      	blx	r3
 80061ce:	3601      	adds	r6, #1
 80061d0:	e7ee      	b.n	80061b0 <__libc_init_array+0xc>
 80061d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80061d6:	4798      	blx	r3
 80061d8:	3601      	adds	r6, #1
 80061da:	e7f2      	b.n	80061c2 <__libc_init_array+0x1e>
 80061dc:	0800aea4 	.word	0x0800aea4
 80061e0:	0800aea4 	.word	0x0800aea4
 80061e4:	0800aea4 	.word	0x0800aea4
 80061e8:	0800aea8 	.word	0x0800aea8

080061ec <memset>:
 80061ec:	4402      	add	r2, r0
 80061ee:	4603      	mov	r3, r0
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d100      	bne.n	80061f6 <memset+0xa>
 80061f4:	4770      	bx	lr
 80061f6:	f803 1b01 	strb.w	r1, [r3], #1
 80061fa:	e7f9      	b.n	80061f0 <memset+0x4>

080061fc <__cvt>:
 80061fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006200:	ec55 4b10 	vmov	r4, r5, d0
 8006204:	2d00      	cmp	r5, #0
 8006206:	460e      	mov	r6, r1
 8006208:	4619      	mov	r1, r3
 800620a:	462b      	mov	r3, r5
 800620c:	bfbb      	ittet	lt
 800620e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006212:	461d      	movlt	r5, r3
 8006214:	2300      	movge	r3, #0
 8006216:	232d      	movlt	r3, #45	; 0x2d
 8006218:	700b      	strb	r3, [r1, #0]
 800621a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800621c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006220:	4691      	mov	r9, r2
 8006222:	f023 0820 	bic.w	r8, r3, #32
 8006226:	bfbc      	itt	lt
 8006228:	4622      	movlt	r2, r4
 800622a:	4614      	movlt	r4, r2
 800622c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006230:	d005      	beq.n	800623e <__cvt+0x42>
 8006232:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006236:	d100      	bne.n	800623a <__cvt+0x3e>
 8006238:	3601      	adds	r6, #1
 800623a:	2102      	movs	r1, #2
 800623c:	e000      	b.n	8006240 <__cvt+0x44>
 800623e:	2103      	movs	r1, #3
 8006240:	ab03      	add	r3, sp, #12
 8006242:	9301      	str	r3, [sp, #4]
 8006244:	ab02      	add	r3, sp, #8
 8006246:	9300      	str	r3, [sp, #0]
 8006248:	ec45 4b10 	vmov	d0, r4, r5
 800624c:	4653      	mov	r3, sl
 800624e:	4632      	mov	r2, r6
 8006250:	f000 fcea 	bl	8006c28 <_dtoa_r>
 8006254:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006258:	4607      	mov	r7, r0
 800625a:	d102      	bne.n	8006262 <__cvt+0x66>
 800625c:	f019 0f01 	tst.w	r9, #1
 8006260:	d022      	beq.n	80062a8 <__cvt+0xac>
 8006262:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006266:	eb07 0906 	add.w	r9, r7, r6
 800626a:	d110      	bne.n	800628e <__cvt+0x92>
 800626c:	783b      	ldrb	r3, [r7, #0]
 800626e:	2b30      	cmp	r3, #48	; 0x30
 8006270:	d10a      	bne.n	8006288 <__cvt+0x8c>
 8006272:	2200      	movs	r2, #0
 8006274:	2300      	movs	r3, #0
 8006276:	4620      	mov	r0, r4
 8006278:	4629      	mov	r1, r5
 800627a:	f7fa fc35 	bl	8000ae8 <__aeabi_dcmpeq>
 800627e:	b918      	cbnz	r0, 8006288 <__cvt+0x8c>
 8006280:	f1c6 0601 	rsb	r6, r6, #1
 8006284:	f8ca 6000 	str.w	r6, [sl]
 8006288:	f8da 3000 	ldr.w	r3, [sl]
 800628c:	4499      	add	r9, r3
 800628e:	2200      	movs	r2, #0
 8006290:	2300      	movs	r3, #0
 8006292:	4620      	mov	r0, r4
 8006294:	4629      	mov	r1, r5
 8006296:	f7fa fc27 	bl	8000ae8 <__aeabi_dcmpeq>
 800629a:	b108      	cbz	r0, 80062a0 <__cvt+0xa4>
 800629c:	f8cd 900c 	str.w	r9, [sp, #12]
 80062a0:	2230      	movs	r2, #48	; 0x30
 80062a2:	9b03      	ldr	r3, [sp, #12]
 80062a4:	454b      	cmp	r3, r9
 80062a6:	d307      	bcc.n	80062b8 <__cvt+0xbc>
 80062a8:	9b03      	ldr	r3, [sp, #12]
 80062aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80062ac:	1bdb      	subs	r3, r3, r7
 80062ae:	4638      	mov	r0, r7
 80062b0:	6013      	str	r3, [r2, #0]
 80062b2:	b004      	add	sp, #16
 80062b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062b8:	1c59      	adds	r1, r3, #1
 80062ba:	9103      	str	r1, [sp, #12]
 80062bc:	701a      	strb	r2, [r3, #0]
 80062be:	e7f0      	b.n	80062a2 <__cvt+0xa6>

080062c0 <__exponent>:
 80062c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062c2:	4603      	mov	r3, r0
 80062c4:	2900      	cmp	r1, #0
 80062c6:	bfb8      	it	lt
 80062c8:	4249      	neglt	r1, r1
 80062ca:	f803 2b02 	strb.w	r2, [r3], #2
 80062ce:	bfb4      	ite	lt
 80062d0:	222d      	movlt	r2, #45	; 0x2d
 80062d2:	222b      	movge	r2, #43	; 0x2b
 80062d4:	2909      	cmp	r1, #9
 80062d6:	7042      	strb	r2, [r0, #1]
 80062d8:	dd2a      	ble.n	8006330 <__exponent+0x70>
 80062da:	f10d 0407 	add.w	r4, sp, #7
 80062de:	46a4      	mov	ip, r4
 80062e0:	270a      	movs	r7, #10
 80062e2:	46a6      	mov	lr, r4
 80062e4:	460a      	mov	r2, r1
 80062e6:	fb91 f6f7 	sdiv	r6, r1, r7
 80062ea:	fb07 1516 	mls	r5, r7, r6, r1
 80062ee:	3530      	adds	r5, #48	; 0x30
 80062f0:	2a63      	cmp	r2, #99	; 0x63
 80062f2:	f104 34ff 	add.w	r4, r4, #4294967295
 80062f6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80062fa:	4631      	mov	r1, r6
 80062fc:	dcf1      	bgt.n	80062e2 <__exponent+0x22>
 80062fe:	3130      	adds	r1, #48	; 0x30
 8006300:	f1ae 0502 	sub.w	r5, lr, #2
 8006304:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006308:	1c44      	adds	r4, r0, #1
 800630a:	4629      	mov	r1, r5
 800630c:	4561      	cmp	r1, ip
 800630e:	d30a      	bcc.n	8006326 <__exponent+0x66>
 8006310:	f10d 0209 	add.w	r2, sp, #9
 8006314:	eba2 020e 	sub.w	r2, r2, lr
 8006318:	4565      	cmp	r5, ip
 800631a:	bf88      	it	hi
 800631c:	2200      	movhi	r2, #0
 800631e:	4413      	add	r3, r2
 8006320:	1a18      	subs	r0, r3, r0
 8006322:	b003      	add	sp, #12
 8006324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006326:	f811 2b01 	ldrb.w	r2, [r1], #1
 800632a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800632e:	e7ed      	b.n	800630c <__exponent+0x4c>
 8006330:	2330      	movs	r3, #48	; 0x30
 8006332:	3130      	adds	r1, #48	; 0x30
 8006334:	7083      	strb	r3, [r0, #2]
 8006336:	70c1      	strb	r1, [r0, #3]
 8006338:	1d03      	adds	r3, r0, #4
 800633a:	e7f1      	b.n	8006320 <__exponent+0x60>

0800633c <_printf_float>:
 800633c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006340:	ed2d 8b02 	vpush	{d8}
 8006344:	b08d      	sub	sp, #52	; 0x34
 8006346:	460c      	mov	r4, r1
 8006348:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800634c:	4616      	mov	r6, r2
 800634e:	461f      	mov	r7, r3
 8006350:	4605      	mov	r5, r0
 8006352:	f001 fa57 	bl	8007804 <_localeconv_r>
 8006356:	f8d0 a000 	ldr.w	sl, [r0]
 800635a:	4650      	mov	r0, sl
 800635c:	f7f9 ff48 	bl	80001f0 <strlen>
 8006360:	2300      	movs	r3, #0
 8006362:	930a      	str	r3, [sp, #40]	; 0x28
 8006364:	6823      	ldr	r3, [r4, #0]
 8006366:	9305      	str	r3, [sp, #20]
 8006368:	f8d8 3000 	ldr.w	r3, [r8]
 800636c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006370:	3307      	adds	r3, #7
 8006372:	f023 0307 	bic.w	r3, r3, #7
 8006376:	f103 0208 	add.w	r2, r3, #8
 800637a:	f8c8 2000 	str.w	r2, [r8]
 800637e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006382:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006386:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800638a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800638e:	9307      	str	r3, [sp, #28]
 8006390:	f8cd 8018 	str.w	r8, [sp, #24]
 8006394:	ee08 0a10 	vmov	s16, r0
 8006398:	4b9f      	ldr	r3, [pc, #636]	; (8006618 <_printf_float+0x2dc>)
 800639a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800639e:	f04f 32ff 	mov.w	r2, #4294967295
 80063a2:	f7fa fbd3 	bl	8000b4c <__aeabi_dcmpun>
 80063a6:	bb88      	cbnz	r0, 800640c <_printf_float+0xd0>
 80063a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063ac:	4b9a      	ldr	r3, [pc, #616]	; (8006618 <_printf_float+0x2dc>)
 80063ae:	f04f 32ff 	mov.w	r2, #4294967295
 80063b2:	f7fa fbad 	bl	8000b10 <__aeabi_dcmple>
 80063b6:	bb48      	cbnz	r0, 800640c <_printf_float+0xd0>
 80063b8:	2200      	movs	r2, #0
 80063ba:	2300      	movs	r3, #0
 80063bc:	4640      	mov	r0, r8
 80063be:	4649      	mov	r1, r9
 80063c0:	f7fa fb9c 	bl	8000afc <__aeabi_dcmplt>
 80063c4:	b110      	cbz	r0, 80063cc <_printf_float+0x90>
 80063c6:	232d      	movs	r3, #45	; 0x2d
 80063c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063cc:	4b93      	ldr	r3, [pc, #588]	; (800661c <_printf_float+0x2e0>)
 80063ce:	4894      	ldr	r0, [pc, #592]	; (8006620 <_printf_float+0x2e4>)
 80063d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80063d4:	bf94      	ite	ls
 80063d6:	4698      	movls	r8, r3
 80063d8:	4680      	movhi	r8, r0
 80063da:	2303      	movs	r3, #3
 80063dc:	6123      	str	r3, [r4, #16]
 80063de:	9b05      	ldr	r3, [sp, #20]
 80063e0:	f023 0204 	bic.w	r2, r3, #4
 80063e4:	6022      	str	r2, [r4, #0]
 80063e6:	f04f 0900 	mov.w	r9, #0
 80063ea:	9700      	str	r7, [sp, #0]
 80063ec:	4633      	mov	r3, r6
 80063ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80063f0:	4621      	mov	r1, r4
 80063f2:	4628      	mov	r0, r5
 80063f4:	f000 f9d8 	bl	80067a8 <_printf_common>
 80063f8:	3001      	adds	r0, #1
 80063fa:	f040 8090 	bne.w	800651e <_printf_float+0x1e2>
 80063fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006402:	b00d      	add	sp, #52	; 0x34
 8006404:	ecbd 8b02 	vpop	{d8}
 8006408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800640c:	4642      	mov	r2, r8
 800640e:	464b      	mov	r3, r9
 8006410:	4640      	mov	r0, r8
 8006412:	4649      	mov	r1, r9
 8006414:	f7fa fb9a 	bl	8000b4c <__aeabi_dcmpun>
 8006418:	b140      	cbz	r0, 800642c <_printf_float+0xf0>
 800641a:	464b      	mov	r3, r9
 800641c:	2b00      	cmp	r3, #0
 800641e:	bfbc      	itt	lt
 8006420:	232d      	movlt	r3, #45	; 0x2d
 8006422:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006426:	487f      	ldr	r0, [pc, #508]	; (8006624 <_printf_float+0x2e8>)
 8006428:	4b7f      	ldr	r3, [pc, #508]	; (8006628 <_printf_float+0x2ec>)
 800642a:	e7d1      	b.n	80063d0 <_printf_float+0x94>
 800642c:	6863      	ldr	r3, [r4, #4]
 800642e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006432:	9206      	str	r2, [sp, #24]
 8006434:	1c5a      	adds	r2, r3, #1
 8006436:	d13f      	bne.n	80064b8 <_printf_float+0x17c>
 8006438:	2306      	movs	r3, #6
 800643a:	6063      	str	r3, [r4, #4]
 800643c:	9b05      	ldr	r3, [sp, #20]
 800643e:	6861      	ldr	r1, [r4, #4]
 8006440:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006444:	2300      	movs	r3, #0
 8006446:	9303      	str	r3, [sp, #12]
 8006448:	ab0a      	add	r3, sp, #40	; 0x28
 800644a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800644e:	ab09      	add	r3, sp, #36	; 0x24
 8006450:	ec49 8b10 	vmov	d0, r8, r9
 8006454:	9300      	str	r3, [sp, #0]
 8006456:	6022      	str	r2, [r4, #0]
 8006458:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800645c:	4628      	mov	r0, r5
 800645e:	f7ff fecd 	bl	80061fc <__cvt>
 8006462:	9b06      	ldr	r3, [sp, #24]
 8006464:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006466:	2b47      	cmp	r3, #71	; 0x47
 8006468:	4680      	mov	r8, r0
 800646a:	d108      	bne.n	800647e <_printf_float+0x142>
 800646c:	1cc8      	adds	r0, r1, #3
 800646e:	db02      	blt.n	8006476 <_printf_float+0x13a>
 8006470:	6863      	ldr	r3, [r4, #4]
 8006472:	4299      	cmp	r1, r3
 8006474:	dd41      	ble.n	80064fa <_printf_float+0x1be>
 8006476:	f1ab 0b02 	sub.w	fp, fp, #2
 800647a:	fa5f fb8b 	uxtb.w	fp, fp
 800647e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006482:	d820      	bhi.n	80064c6 <_printf_float+0x18a>
 8006484:	3901      	subs	r1, #1
 8006486:	465a      	mov	r2, fp
 8006488:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800648c:	9109      	str	r1, [sp, #36]	; 0x24
 800648e:	f7ff ff17 	bl	80062c0 <__exponent>
 8006492:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006494:	1813      	adds	r3, r2, r0
 8006496:	2a01      	cmp	r2, #1
 8006498:	4681      	mov	r9, r0
 800649a:	6123      	str	r3, [r4, #16]
 800649c:	dc02      	bgt.n	80064a4 <_printf_float+0x168>
 800649e:	6822      	ldr	r2, [r4, #0]
 80064a0:	07d2      	lsls	r2, r2, #31
 80064a2:	d501      	bpl.n	80064a8 <_printf_float+0x16c>
 80064a4:	3301      	adds	r3, #1
 80064a6:	6123      	str	r3, [r4, #16]
 80064a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d09c      	beq.n	80063ea <_printf_float+0xae>
 80064b0:	232d      	movs	r3, #45	; 0x2d
 80064b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064b6:	e798      	b.n	80063ea <_printf_float+0xae>
 80064b8:	9a06      	ldr	r2, [sp, #24]
 80064ba:	2a47      	cmp	r2, #71	; 0x47
 80064bc:	d1be      	bne.n	800643c <_printf_float+0x100>
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d1bc      	bne.n	800643c <_printf_float+0x100>
 80064c2:	2301      	movs	r3, #1
 80064c4:	e7b9      	b.n	800643a <_printf_float+0xfe>
 80064c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80064ca:	d118      	bne.n	80064fe <_printf_float+0x1c2>
 80064cc:	2900      	cmp	r1, #0
 80064ce:	6863      	ldr	r3, [r4, #4]
 80064d0:	dd0b      	ble.n	80064ea <_printf_float+0x1ae>
 80064d2:	6121      	str	r1, [r4, #16]
 80064d4:	b913      	cbnz	r3, 80064dc <_printf_float+0x1a0>
 80064d6:	6822      	ldr	r2, [r4, #0]
 80064d8:	07d0      	lsls	r0, r2, #31
 80064da:	d502      	bpl.n	80064e2 <_printf_float+0x1a6>
 80064dc:	3301      	adds	r3, #1
 80064de:	440b      	add	r3, r1
 80064e0:	6123      	str	r3, [r4, #16]
 80064e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80064e4:	f04f 0900 	mov.w	r9, #0
 80064e8:	e7de      	b.n	80064a8 <_printf_float+0x16c>
 80064ea:	b913      	cbnz	r3, 80064f2 <_printf_float+0x1b6>
 80064ec:	6822      	ldr	r2, [r4, #0]
 80064ee:	07d2      	lsls	r2, r2, #31
 80064f0:	d501      	bpl.n	80064f6 <_printf_float+0x1ba>
 80064f2:	3302      	adds	r3, #2
 80064f4:	e7f4      	b.n	80064e0 <_printf_float+0x1a4>
 80064f6:	2301      	movs	r3, #1
 80064f8:	e7f2      	b.n	80064e0 <_printf_float+0x1a4>
 80064fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80064fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006500:	4299      	cmp	r1, r3
 8006502:	db05      	blt.n	8006510 <_printf_float+0x1d4>
 8006504:	6823      	ldr	r3, [r4, #0]
 8006506:	6121      	str	r1, [r4, #16]
 8006508:	07d8      	lsls	r0, r3, #31
 800650a:	d5ea      	bpl.n	80064e2 <_printf_float+0x1a6>
 800650c:	1c4b      	adds	r3, r1, #1
 800650e:	e7e7      	b.n	80064e0 <_printf_float+0x1a4>
 8006510:	2900      	cmp	r1, #0
 8006512:	bfd4      	ite	le
 8006514:	f1c1 0202 	rsble	r2, r1, #2
 8006518:	2201      	movgt	r2, #1
 800651a:	4413      	add	r3, r2
 800651c:	e7e0      	b.n	80064e0 <_printf_float+0x1a4>
 800651e:	6823      	ldr	r3, [r4, #0]
 8006520:	055a      	lsls	r2, r3, #21
 8006522:	d407      	bmi.n	8006534 <_printf_float+0x1f8>
 8006524:	6923      	ldr	r3, [r4, #16]
 8006526:	4642      	mov	r2, r8
 8006528:	4631      	mov	r1, r6
 800652a:	4628      	mov	r0, r5
 800652c:	47b8      	blx	r7
 800652e:	3001      	adds	r0, #1
 8006530:	d12c      	bne.n	800658c <_printf_float+0x250>
 8006532:	e764      	b.n	80063fe <_printf_float+0xc2>
 8006534:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006538:	f240 80e0 	bls.w	80066fc <_printf_float+0x3c0>
 800653c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006540:	2200      	movs	r2, #0
 8006542:	2300      	movs	r3, #0
 8006544:	f7fa fad0 	bl	8000ae8 <__aeabi_dcmpeq>
 8006548:	2800      	cmp	r0, #0
 800654a:	d034      	beq.n	80065b6 <_printf_float+0x27a>
 800654c:	4a37      	ldr	r2, [pc, #220]	; (800662c <_printf_float+0x2f0>)
 800654e:	2301      	movs	r3, #1
 8006550:	4631      	mov	r1, r6
 8006552:	4628      	mov	r0, r5
 8006554:	47b8      	blx	r7
 8006556:	3001      	adds	r0, #1
 8006558:	f43f af51 	beq.w	80063fe <_printf_float+0xc2>
 800655c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006560:	429a      	cmp	r2, r3
 8006562:	db02      	blt.n	800656a <_printf_float+0x22e>
 8006564:	6823      	ldr	r3, [r4, #0]
 8006566:	07d8      	lsls	r0, r3, #31
 8006568:	d510      	bpl.n	800658c <_printf_float+0x250>
 800656a:	ee18 3a10 	vmov	r3, s16
 800656e:	4652      	mov	r2, sl
 8006570:	4631      	mov	r1, r6
 8006572:	4628      	mov	r0, r5
 8006574:	47b8      	blx	r7
 8006576:	3001      	adds	r0, #1
 8006578:	f43f af41 	beq.w	80063fe <_printf_float+0xc2>
 800657c:	f04f 0800 	mov.w	r8, #0
 8006580:	f104 091a 	add.w	r9, r4, #26
 8006584:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006586:	3b01      	subs	r3, #1
 8006588:	4543      	cmp	r3, r8
 800658a:	dc09      	bgt.n	80065a0 <_printf_float+0x264>
 800658c:	6823      	ldr	r3, [r4, #0]
 800658e:	079b      	lsls	r3, r3, #30
 8006590:	f100 8105 	bmi.w	800679e <_printf_float+0x462>
 8006594:	68e0      	ldr	r0, [r4, #12]
 8006596:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006598:	4298      	cmp	r0, r3
 800659a:	bfb8      	it	lt
 800659c:	4618      	movlt	r0, r3
 800659e:	e730      	b.n	8006402 <_printf_float+0xc6>
 80065a0:	2301      	movs	r3, #1
 80065a2:	464a      	mov	r2, r9
 80065a4:	4631      	mov	r1, r6
 80065a6:	4628      	mov	r0, r5
 80065a8:	47b8      	blx	r7
 80065aa:	3001      	adds	r0, #1
 80065ac:	f43f af27 	beq.w	80063fe <_printf_float+0xc2>
 80065b0:	f108 0801 	add.w	r8, r8, #1
 80065b4:	e7e6      	b.n	8006584 <_printf_float+0x248>
 80065b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	dc39      	bgt.n	8006630 <_printf_float+0x2f4>
 80065bc:	4a1b      	ldr	r2, [pc, #108]	; (800662c <_printf_float+0x2f0>)
 80065be:	2301      	movs	r3, #1
 80065c0:	4631      	mov	r1, r6
 80065c2:	4628      	mov	r0, r5
 80065c4:	47b8      	blx	r7
 80065c6:	3001      	adds	r0, #1
 80065c8:	f43f af19 	beq.w	80063fe <_printf_float+0xc2>
 80065cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065d0:	4313      	orrs	r3, r2
 80065d2:	d102      	bne.n	80065da <_printf_float+0x29e>
 80065d4:	6823      	ldr	r3, [r4, #0]
 80065d6:	07d9      	lsls	r1, r3, #31
 80065d8:	d5d8      	bpl.n	800658c <_printf_float+0x250>
 80065da:	ee18 3a10 	vmov	r3, s16
 80065de:	4652      	mov	r2, sl
 80065e0:	4631      	mov	r1, r6
 80065e2:	4628      	mov	r0, r5
 80065e4:	47b8      	blx	r7
 80065e6:	3001      	adds	r0, #1
 80065e8:	f43f af09 	beq.w	80063fe <_printf_float+0xc2>
 80065ec:	f04f 0900 	mov.w	r9, #0
 80065f0:	f104 0a1a 	add.w	sl, r4, #26
 80065f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065f6:	425b      	negs	r3, r3
 80065f8:	454b      	cmp	r3, r9
 80065fa:	dc01      	bgt.n	8006600 <_printf_float+0x2c4>
 80065fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065fe:	e792      	b.n	8006526 <_printf_float+0x1ea>
 8006600:	2301      	movs	r3, #1
 8006602:	4652      	mov	r2, sl
 8006604:	4631      	mov	r1, r6
 8006606:	4628      	mov	r0, r5
 8006608:	47b8      	blx	r7
 800660a:	3001      	adds	r0, #1
 800660c:	f43f aef7 	beq.w	80063fe <_printf_float+0xc2>
 8006610:	f109 0901 	add.w	r9, r9, #1
 8006614:	e7ee      	b.n	80065f4 <_printf_float+0x2b8>
 8006616:	bf00      	nop
 8006618:	7fefffff 	.word	0x7fefffff
 800661c:	0800aac4 	.word	0x0800aac4
 8006620:	0800aac8 	.word	0x0800aac8
 8006624:	0800aad0 	.word	0x0800aad0
 8006628:	0800aacc 	.word	0x0800aacc
 800662c:	0800aad4 	.word	0x0800aad4
 8006630:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006632:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006634:	429a      	cmp	r2, r3
 8006636:	bfa8      	it	ge
 8006638:	461a      	movge	r2, r3
 800663a:	2a00      	cmp	r2, #0
 800663c:	4691      	mov	r9, r2
 800663e:	dc37      	bgt.n	80066b0 <_printf_float+0x374>
 8006640:	f04f 0b00 	mov.w	fp, #0
 8006644:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006648:	f104 021a 	add.w	r2, r4, #26
 800664c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800664e:	9305      	str	r3, [sp, #20]
 8006650:	eba3 0309 	sub.w	r3, r3, r9
 8006654:	455b      	cmp	r3, fp
 8006656:	dc33      	bgt.n	80066c0 <_printf_float+0x384>
 8006658:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800665c:	429a      	cmp	r2, r3
 800665e:	db3b      	blt.n	80066d8 <_printf_float+0x39c>
 8006660:	6823      	ldr	r3, [r4, #0]
 8006662:	07da      	lsls	r2, r3, #31
 8006664:	d438      	bmi.n	80066d8 <_printf_float+0x39c>
 8006666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006668:	9a05      	ldr	r2, [sp, #20]
 800666a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800666c:	1a9a      	subs	r2, r3, r2
 800666e:	eba3 0901 	sub.w	r9, r3, r1
 8006672:	4591      	cmp	r9, r2
 8006674:	bfa8      	it	ge
 8006676:	4691      	movge	r9, r2
 8006678:	f1b9 0f00 	cmp.w	r9, #0
 800667c:	dc35      	bgt.n	80066ea <_printf_float+0x3ae>
 800667e:	f04f 0800 	mov.w	r8, #0
 8006682:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006686:	f104 0a1a 	add.w	sl, r4, #26
 800668a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800668e:	1a9b      	subs	r3, r3, r2
 8006690:	eba3 0309 	sub.w	r3, r3, r9
 8006694:	4543      	cmp	r3, r8
 8006696:	f77f af79 	ble.w	800658c <_printf_float+0x250>
 800669a:	2301      	movs	r3, #1
 800669c:	4652      	mov	r2, sl
 800669e:	4631      	mov	r1, r6
 80066a0:	4628      	mov	r0, r5
 80066a2:	47b8      	blx	r7
 80066a4:	3001      	adds	r0, #1
 80066a6:	f43f aeaa 	beq.w	80063fe <_printf_float+0xc2>
 80066aa:	f108 0801 	add.w	r8, r8, #1
 80066ae:	e7ec      	b.n	800668a <_printf_float+0x34e>
 80066b0:	4613      	mov	r3, r2
 80066b2:	4631      	mov	r1, r6
 80066b4:	4642      	mov	r2, r8
 80066b6:	4628      	mov	r0, r5
 80066b8:	47b8      	blx	r7
 80066ba:	3001      	adds	r0, #1
 80066bc:	d1c0      	bne.n	8006640 <_printf_float+0x304>
 80066be:	e69e      	b.n	80063fe <_printf_float+0xc2>
 80066c0:	2301      	movs	r3, #1
 80066c2:	4631      	mov	r1, r6
 80066c4:	4628      	mov	r0, r5
 80066c6:	9205      	str	r2, [sp, #20]
 80066c8:	47b8      	blx	r7
 80066ca:	3001      	adds	r0, #1
 80066cc:	f43f ae97 	beq.w	80063fe <_printf_float+0xc2>
 80066d0:	9a05      	ldr	r2, [sp, #20]
 80066d2:	f10b 0b01 	add.w	fp, fp, #1
 80066d6:	e7b9      	b.n	800664c <_printf_float+0x310>
 80066d8:	ee18 3a10 	vmov	r3, s16
 80066dc:	4652      	mov	r2, sl
 80066de:	4631      	mov	r1, r6
 80066e0:	4628      	mov	r0, r5
 80066e2:	47b8      	blx	r7
 80066e4:	3001      	adds	r0, #1
 80066e6:	d1be      	bne.n	8006666 <_printf_float+0x32a>
 80066e8:	e689      	b.n	80063fe <_printf_float+0xc2>
 80066ea:	9a05      	ldr	r2, [sp, #20]
 80066ec:	464b      	mov	r3, r9
 80066ee:	4442      	add	r2, r8
 80066f0:	4631      	mov	r1, r6
 80066f2:	4628      	mov	r0, r5
 80066f4:	47b8      	blx	r7
 80066f6:	3001      	adds	r0, #1
 80066f8:	d1c1      	bne.n	800667e <_printf_float+0x342>
 80066fa:	e680      	b.n	80063fe <_printf_float+0xc2>
 80066fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066fe:	2a01      	cmp	r2, #1
 8006700:	dc01      	bgt.n	8006706 <_printf_float+0x3ca>
 8006702:	07db      	lsls	r3, r3, #31
 8006704:	d538      	bpl.n	8006778 <_printf_float+0x43c>
 8006706:	2301      	movs	r3, #1
 8006708:	4642      	mov	r2, r8
 800670a:	4631      	mov	r1, r6
 800670c:	4628      	mov	r0, r5
 800670e:	47b8      	blx	r7
 8006710:	3001      	adds	r0, #1
 8006712:	f43f ae74 	beq.w	80063fe <_printf_float+0xc2>
 8006716:	ee18 3a10 	vmov	r3, s16
 800671a:	4652      	mov	r2, sl
 800671c:	4631      	mov	r1, r6
 800671e:	4628      	mov	r0, r5
 8006720:	47b8      	blx	r7
 8006722:	3001      	adds	r0, #1
 8006724:	f43f ae6b 	beq.w	80063fe <_printf_float+0xc2>
 8006728:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800672c:	2200      	movs	r2, #0
 800672e:	2300      	movs	r3, #0
 8006730:	f7fa f9da 	bl	8000ae8 <__aeabi_dcmpeq>
 8006734:	b9d8      	cbnz	r0, 800676e <_printf_float+0x432>
 8006736:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006738:	f108 0201 	add.w	r2, r8, #1
 800673c:	3b01      	subs	r3, #1
 800673e:	4631      	mov	r1, r6
 8006740:	4628      	mov	r0, r5
 8006742:	47b8      	blx	r7
 8006744:	3001      	adds	r0, #1
 8006746:	d10e      	bne.n	8006766 <_printf_float+0x42a>
 8006748:	e659      	b.n	80063fe <_printf_float+0xc2>
 800674a:	2301      	movs	r3, #1
 800674c:	4652      	mov	r2, sl
 800674e:	4631      	mov	r1, r6
 8006750:	4628      	mov	r0, r5
 8006752:	47b8      	blx	r7
 8006754:	3001      	adds	r0, #1
 8006756:	f43f ae52 	beq.w	80063fe <_printf_float+0xc2>
 800675a:	f108 0801 	add.w	r8, r8, #1
 800675e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006760:	3b01      	subs	r3, #1
 8006762:	4543      	cmp	r3, r8
 8006764:	dcf1      	bgt.n	800674a <_printf_float+0x40e>
 8006766:	464b      	mov	r3, r9
 8006768:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800676c:	e6dc      	b.n	8006528 <_printf_float+0x1ec>
 800676e:	f04f 0800 	mov.w	r8, #0
 8006772:	f104 0a1a 	add.w	sl, r4, #26
 8006776:	e7f2      	b.n	800675e <_printf_float+0x422>
 8006778:	2301      	movs	r3, #1
 800677a:	4642      	mov	r2, r8
 800677c:	e7df      	b.n	800673e <_printf_float+0x402>
 800677e:	2301      	movs	r3, #1
 8006780:	464a      	mov	r2, r9
 8006782:	4631      	mov	r1, r6
 8006784:	4628      	mov	r0, r5
 8006786:	47b8      	blx	r7
 8006788:	3001      	adds	r0, #1
 800678a:	f43f ae38 	beq.w	80063fe <_printf_float+0xc2>
 800678e:	f108 0801 	add.w	r8, r8, #1
 8006792:	68e3      	ldr	r3, [r4, #12]
 8006794:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006796:	1a5b      	subs	r3, r3, r1
 8006798:	4543      	cmp	r3, r8
 800679a:	dcf0      	bgt.n	800677e <_printf_float+0x442>
 800679c:	e6fa      	b.n	8006594 <_printf_float+0x258>
 800679e:	f04f 0800 	mov.w	r8, #0
 80067a2:	f104 0919 	add.w	r9, r4, #25
 80067a6:	e7f4      	b.n	8006792 <_printf_float+0x456>

080067a8 <_printf_common>:
 80067a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067ac:	4616      	mov	r6, r2
 80067ae:	4699      	mov	r9, r3
 80067b0:	688a      	ldr	r2, [r1, #8]
 80067b2:	690b      	ldr	r3, [r1, #16]
 80067b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80067b8:	4293      	cmp	r3, r2
 80067ba:	bfb8      	it	lt
 80067bc:	4613      	movlt	r3, r2
 80067be:	6033      	str	r3, [r6, #0]
 80067c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80067c4:	4607      	mov	r7, r0
 80067c6:	460c      	mov	r4, r1
 80067c8:	b10a      	cbz	r2, 80067ce <_printf_common+0x26>
 80067ca:	3301      	adds	r3, #1
 80067cc:	6033      	str	r3, [r6, #0]
 80067ce:	6823      	ldr	r3, [r4, #0]
 80067d0:	0699      	lsls	r1, r3, #26
 80067d2:	bf42      	ittt	mi
 80067d4:	6833      	ldrmi	r3, [r6, #0]
 80067d6:	3302      	addmi	r3, #2
 80067d8:	6033      	strmi	r3, [r6, #0]
 80067da:	6825      	ldr	r5, [r4, #0]
 80067dc:	f015 0506 	ands.w	r5, r5, #6
 80067e0:	d106      	bne.n	80067f0 <_printf_common+0x48>
 80067e2:	f104 0a19 	add.w	sl, r4, #25
 80067e6:	68e3      	ldr	r3, [r4, #12]
 80067e8:	6832      	ldr	r2, [r6, #0]
 80067ea:	1a9b      	subs	r3, r3, r2
 80067ec:	42ab      	cmp	r3, r5
 80067ee:	dc26      	bgt.n	800683e <_printf_common+0x96>
 80067f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80067f4:	1e13      	subs	r3, r2, #0
 80067f6:	6822      	ldr	r2, [r4, #0]
 80067f8:	bf18      	it	ne
 80067fa:	2301      	movne	r3, #1
 80067fc:	0692      	lsls	r2, r2, #26
 80067fe:	d42b      	bmi.n	8006858 <_printf_common+0xb0>
 8006800:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006804:	4649      	mov	r1, r9
 8006806:	4638      	mov	r0, r7
 8006808:	47c0      	blx	r8
 800680a:	3001      	adds	r0, #1
 800680c:	d01e      	beq.n	800684c <_printf_common+0xa4>
 800680e:	6823      	ldr	r3, [r4, #0]
 8006810:	68e5      	ldr	r5, [r4, #12]
 8006812:	6832      	ldr	r2, [r6, #0]
 8006814:	f003 0306 	and.w	r3, r3, #6
 8006818:	2b04      	cmp	r3, #4
 800681a:	bf08      	it	eq
 800681c:	1aad      	subeq	r5, r5, r2
 800681e:	68a3      	ldr	r3, [r4, #8]
 8006820:	6922      	ldr	r2, [r4, #16]
 8006822:	bf0c      	ite	eq
 8006824:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006828:	2500      	movne	r5, #0
 800682a:	4293      	cmp	r3, r2
 800682c:	bfc4      	itt	gt
 800682e:	1a9b      	subgt	r3, r3, r2
 8006830:	18ed      	addgt	r5, r5, r3
 8006832:	2600      	movs	r6, #0
 8006834:	341a      	adds	r4, #26
 8006836:	42b5      	cmp	r5, r6
 8006838:	d11a      	bne.n	8006870 <_printf_common+0xc8>
 800683a:	2000      	movs	r0, #0
 800683c:	e008      	b.n	8006850 <_printf_common+0xa8>
 800683e:	2301      	movs	r3, #1
 8006840:	4652      	mov	r2, sl
 8006842:	4649      	mov	r1, r9
 8006844:	4638      	mov	r0, r7
 8006846:	47c0      	blx	r8
 8006848:	3001      	adds	r0, #1
 800684a:	d103      	bne.n	8006854 <_printf_common+0xac>
 800684c:	f04f 30ff 	mov.w	r0, #4294967295
 8006850:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006854:	3501      	adds	r5, #1
 8006856:	e7c6      	b.n	80067e6 <_printf_common+0x3e>
 8006858:	18e1      	adds	r1, r4, r3
 800685a:	1c5a      	adds	r2, r3, #1
 800685c:	2030      	movs	r0, #48	; 0x30
 800685e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006862:	4422      	add	r2, r4
 8006864:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006868:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800686c:	3302      	adds	r3, #2
 800686e:	e7c7      	b.n	8006800 <_printf_common+0x58>
 8006870:	2301      	movs	r3, #1
 8006872:	4622      	mov	r2, r4
 8006874:	4649      	mov	r1, r9
 8006876:	4638      	mov	r0, r7
 8006878:	47c0      	blx	r8
 800687a:	3001      	adds	r0, #1
 800687c:	d0e6      	beq.n	800684c <_printf_common+0xa4>
 800687e:	3601      	adds	r6, #1
 8006880:	e7d9      	b.n	8006836 <_printf_common+0x8e>
	...

08006884 <_printf_i>:
 8006884:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006888:	7e0f      	ldrb	r7, [r1, #24]
 800688a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800688c:	2f78      	cmp	r7, #120	; 0x78
 800688e:	4691      	mov	r9, r2
 8006890:	4680      	mov	r8, r0
 8006892:	460c      	mov	r4, r1
 8006894:	469a      	mov	sl, r3
 8006896:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800689a:	d807      	bhi.n	80068ac <_printf_i+0x28>
 800689c:	2f62      	cmp	r7, #98	; 0x62
 800689e:	d80a      	bhi.n	80068b6 <_printf_i+0x32>
 80068a0:	2f00      	cmp	r7, #0
 80068a2:	f000 80d8 	beq.w	8006a56 <_printf_i+0x1d2>
 80068a6:	2f58      	cmp	r7, #88	; 0x58
 80068a8:	f000 80a3 	beq.w	80069f2 <_printf_i+0x16e>
 80068ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80068b4:	e03a      	b.n	800692c <_printf_i+0xa8>
 80068b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80068ba:	2b15      	cmp	r3, #21
 80068bc:	d8f6      	bhi.n	80068ac <_printf_i+0x28>
 80068be:	a101      	add	r1, pc, #4	; (adr r1, 80068c4 <_printf_i+0x40>)
 80068c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068c4:	0800691d 	.word	0x0800691d
 80068c8:	08006931 	.word	0x08006931
 80068cc:	080068ad 	.word	0x080068ad
 80068d0:	080068ad 	.word	0x080068ad
 80068d4:	080068ad 	.word	0x080068ad
 80068d8:	080068ad 	.word	0x080068ad
 80068dc:	08006931 	.word	0x08006931
 80068e0:	080068ad 	.word	0x080068ad
 80068e4:	080068ad 	.word	0x080068ad
 80068e8:	080068ad 	.word	0x080068ad
 80068ec:	080068ad 	.word	0x080068ad
 80068f0:	08006a3d 	.word	0x08006a3d
 80068f4:	08006961 	.word	0x08006961
 80068f8:	08006a1f 	.word	0x08006a1f
 80068fc:	080068ad 	.word	0x080068ad
 8006900:	080068ad 	.word	0x080068ad
 8006904:	08006a5f 	.word	0x08006a5f
 8006908:	080068ad 	.word	0x080068ad
 800690c:	08006961 	.word	0x08006961
 8006910:	080068ad 	.word	0x080068ad
 8006914:	080068ad 	.word	0x080068ad
 8006918:	08006a27 	.word	0x08006a27
 800691c:	682b      	ldr	r3, [r5, #0]
 800691e:	1d1a      	adds	r2, r3, #4
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	602a      	str	r2, [r5, #0]
 8006924:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006928:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800692c:	2301      	movs	r3, #1
 800692e:	e0a3      	b.n	8006a78 <_printf_i+0x1f4>
 8006930:	6820      	ldr	r0, [r4, #0]
 8006932:	6829      	ldr	r1, [r5, #0]
 8006934:	0606      	lsls	r6, r0, #24
 8006936:	f101 0304 	add.w	r3, r1, #4
 800693a:	d50a      	bpl.n	8006952 <_printf_i+0xce>
 800693c:	680e      	ldr	r6, [r1, #0]
 800693e:	602b      	str	r3, [r5, #0]
 8006940:	2e00      	cmp	r6, #0
 8006942:	da03      	bge.n	800694c <_printf_i+0xc8>
 8006944:	232d      	movs	r3, #45	; 0x2d
 8006946:	4276      	negs	r6, r6
 8006948:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800694c:	485e      	ldr	r0, [pc, #376]	; (8006ac8 <_printf_i+0x244>)
 800694e:	230a      	movs	r3, #10
 8006950:	e019      	b.n	8006986 <_printf_i+0x102>
 8006952:	680e      	ldr	r6, [r1, #0]
 8006954:	602b      	str	r3, [r5, #0]
 8006956:	f010 0f40 	tst.w	r0, #64	; 0x40
 800695a:	bf18      	it	ne
 800695c:	b236      	sxthne	r6, r6
 800695e:	e7ef      	b.n	8006940 <_printf_i+0xbc>
 8006960:	682b      	ldr	r3, [r5, #0]
 8006962:	6820      	ldr	r0, [r4, #0]
 8006964:	1d19      	adds	r1, r3, #4
 8006966:	6029      	str	r1, [r5, #0]
 8006968:	0601      	lsls	r1, r0, #24
 800696a:	d501      	bpl.n	8006970 <_printf_i+0xec>
 800696c:	681e      	ldr	r6, [r3, #0]
 800696e:	e002      	b.n	8006976 <_printf_i+0xf2>
 8006970:	0646      	lsls	r6, r0, #25
 8006972:	d5fb      	bpl.n	800696c <_printf_i+0xe8>
 8006974:	881e      	ldrh	r6, [r3, #0]
 8006976:	4854      	ldr	r0, [pc, #336]	; (8006ac8 <_printf_i+0x244>)
 8006978:	2f6f      	cmp	r7, #111	; 0x6f
 800697a:	bf0c      	ite	eq
 800697c:	2308      	moveq	r3, #8
 800697e:	230a      	movne	r3, #10
 8006980:	2100      	movs	r1, #0
 8006982:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006986:	6865      	ldr	r5, [r4, #4]
 8006988:	60a5      	str	r5, [r4, #8]
 800698a:	2d00      	cmp	r5, #0
 800698c:	bfa2      	ittt	ge
 800698e:	6821      	ldrge	r1, [r4, #0]
 8006990:	f021 0104 	bicge.w	r1, r1, #4
 8006994:	6021      	strge	r1, [r4, #0]
 8006996:	b90e      	cbnz	r6, 800699c <_printf_i+0x118>
 8006998:	2d00      	cmp	r5, #0
 800699a:	d04d      	beq.n	8006a38 <_printf_i+0x1b4>
 800699c:	4615      	mov	r5, r2
 800699e:	fbb6 f1f3 	udiv	r1, r6, r3
 80069a2:	fb03 6711 	mls	r7, r3, r1, r6
 80069a6:	5dc7      	ldrb	r7, [r0, r7]
 80069a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80069ac:	4637      	mov	r7, r6
 80069ae:	42bb      	cmp	r3, r7
 80069b0:	460e      	mov	r6, r1
 80069b2:	d9f4      	bls.n	800699e <_printf_i+0x11a>
 80069b4:	2b08      	cmp	r3, #8
 80069b6:	d10b      	bne.n	80069d0 <_printf_i+0x14c>
 80069b8:	6823      	ldr	r3, [r4, #0]
 80069ba:	07de      	lsls	r6, r3, #31
 80069bc:	d508      	bpl.n	80069d0 <_printf_i+0x14c>
 80069be:	6923      	ldr	r3, [r4, #16]
 80069c0:	6861      	ldr	r1, [r4, #4]
 80069c2:	4299      	cmp	r1, r3
 80069c4:	bfde      	ittt	le
 80069c6:	2330      	movle	r3, #48	; 0x30
 80069c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80069cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80069d0:	1b52      	subs	r2, r2, r5
 80069d2:	6122      	str	r2, [r4, #16]
 80069d4:	f8cd a000 	str.w	sl, [sp]
 80069d8:	464b      	mov	r3, r9
 80069da:	aa03      	add	r2, sp, #12
 80069dc:	4621      	mov	r1, r4
 80069de:	4640      	mov	r0, r8
 80069e0:	f7ff fee2 	bl	80067a8 <_printf_common>
 80069e4:	3001      	adds	r0, #1
 80069e6:	d14c      	bne.n	8006a82 <_printf_i+0x1fe>
 80069e8:	f04f 30ff 	mov.w	r0, #4294967295
 80069ec:	b004      	add	sp, #16
 80069ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069f2:	4835      	ldr	r0, [pc, #212]	; (8006ac8 <_printf_i+0x244>)
 80069f4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80069f8:	6829      	ldr	r1, [r5, #0]
 80069fa:	6823      	ldr	r3, [r4, #0]
 80069fc:	f851 6b04 	ldr.w	r6, [r1], #4
 8006a00:	6029      	str	r1, [r5, #0]
 8006a02:	061d      	lsls	r5, r3, #24
 8006a04:	d514      	bpl.n	8006a30 <_printf_i+0x1ac>
 8006a06:	07df      	lsls	r7, r3, #31
 8006a08:	bf44      	itt	mi
 8006a0a:	f043 0320 	orrmi.w	r3, r3, #32
 8006a0e:	6023      	strmi	r3, [r4, #0]
 8006a10:	b91e      	cbnz	r6, 8006a1a <_printf_i+0x196>
 8006a12:	6823      	ldr	r3, [r4, #0]
 8006a14:	f023 0320 	bic.w	r3, r3, #32
 8006a18:	6023      	str	r3, [r4, #0]
 8006a1a:	2310      	movs	r3, #16
 8006a1c:	e7b0      	b.n	8006980 <_printf_i+0xfc>
 8006a1e:	6823      	ldr	r3, [r4, #0]
 8006a20:	f043 0320 	orr.w	r3, r3, #32
 8006a24:	6023      	str	r3, [r4, #0]
 8006a26:	2378      	movs	r3, #120	; 0x78
 8006a28:	4828      	ldr	r0, [pc, #160]	; (8006acc <_printf_i+0x248>)
 8006a2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006a2e:	e7e3      	b.n	80069f8 <_printf_i+0x174>
 8006a30:	0659      	lsls	r1, r3, #25
 8006a32:	bf48      	it	mi
 8006a34:	b2b6      	uxthmi	r6, r6
 8006a36:	e7e6      	b.n	8006a06 <_printf_i+0x182>
 8006a38:	4615      	mov	r5, r2
 8006a3a:	e7bb      	b.n	80069b4 <_printf_i+0x130>
 8006a3c:	682b      	ldr	r3, [r5, #0]
 8006a3e:	6826      	ldr	r6, [r4, #0]
 8006a40:	6961      	ldr	r1, [r4, #20]
 8006a42:	1d18      	adds	r0, r3, #4
 8006a44:	6028      	str	r0, [r5, #0]
 8006a46:	0635      	lsls	r5, r6, #24
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	d501      	bpl.n	8006a50 <_printf_i+0x1cc>
 8006a4c:	6019      	str	r1, [r3, #0]
 8006a4e:	e002      	b.n	8006a56 <_printf_i+0x1d2>
 8006a50:	0670      	lsls	r0, r6, #25
 8006a52:	d5fb      	bpl.n	8006a4c <_printf_i+0x1c8>
 8006a54:	8019      	strh	r1, [r3, #0]
 8006a56:	2300      	movs	r3, #0
 8006a58:	6123      	str	r3, [r4, #16]
 8006a5a:	4615      	mov	r5, r2
 8006a5c:	e7ba      	b.n	80069d4 <_printf_i+0x150>
 8006a5e:	682b      	ldr	r3, [r5, #0]
 8006a60:	1d1a      	adds	r2, r3, #4
 8006a62:	602a      	str	r2, [r5, #0]
 8006a64:	681d      	ldr	r5, [r3, #0]
 8006a66:	6862      	ldr	r2, [r4, #4]
 8006a68:	2100      	movs	r1, #0
 8006a6a:	4628      	mov	r0, r5
 8006a6c:	f7f9 fbc8 	bl	8000200 <memchr>
 8006a70:	b108      	cbz	r0, 8006a76 <_printf_i+0x1f2>
 8006a72:	1b40      	subs	r0, r0, r5
 8006a74:	6060      	str	r0, [r4, #4]
 8006a76:	6863      	ldr	r3, [r4, #4]
 8006a78:	6123      	str	r3, [r4, #16]
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a80:	e7a8      	b.n	80069d4 <_printf_i+0x150>
 8006a82:	6923      	ldr	r3, [r4, #16]
 8006a84:	462a      	mov	r2, r5
 8006a86:	4649      	mov	r1, r9
 8006a88:	4640      	mov	r0, r8
 8006a8a:	47d0      	blx	sl
 8006a8c:	3001      	adds	r0, #1
 8006a8e:	d0ab      	beq.n	80069e8 <_printf_i+0x164>
 8006a90:	6823      	ldr	r3, [r4, #0]
 8006a92:	079b      	lsls	r3, r3, #30
 8006a94:	d413      	bmi.n	8006abe <_printf_i+0x23a>
 8006a96:	68e0      	ldr	r0, [r4, #12]
 8006a98:	9b03      	ldr	r3, [sp, #12]
 8006a9a:	4298      	cmp	r0, r3
 8006a9c:	bfb8      	it	lt
 8006a9e:	4618      	movlt	r0, r3
 8006aa0:	e7a4      	b.n	80069ec <_printf_i+0x168>
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	4632      	mov	r2, r6
 8006aa6:	4649      	mov	r1, r9
 8006aa8:	4640      	mov	r0, r8
 8006aaa:	47d0      	blx	sl
 8006aac:	3001      	adds	r0, #1
 8006aae:	d09b      	beq.n	80069e8 <_printf_i+0x164>
 8006ab0:	3501      	adds	r5, #1
 8006ab2:	68e3      	ldr	r3, [r4, #12]
 8006ab4:	9903      	ldr	r1, [sp, #12]
 8006ab6:	1a5b      	subs	r3, r3, r1
 8006ab8:	42ab      	cmp	r3, r5
 8006aba:	dcf2      	bgt.n	8006aa2 <_printf_i+0x21e>
 8006abc:	e7eb      	b.n	8006a96 <_printf_i+0x212>
 8006abe:	2500      	movs	r5, #0
 8006ac0:	f104 0619 	add.w	r6, r4, #25
 8006ac4:	e7f5      	b.n	8006ab2 <_printf_i+0x22e>
 8006ac6:	bf00      	nop
 8006ac8:	0800aad6 	.word	0x0800aad6
 8006acc:	0800aae7 	.word	0x0800aae7

08006ad0 <siprintf>:
 8006ad0:	b40e      	push	{r1, r2, r3}
 8006ad2:	b500      	push	{lr}
 8006ad4:	b09c      	sub	sp, #112	; 0x70
 8006ad6:	ab1d      	add	r3, sp, #116	; 0x74
 8006ad8:	9002      	str	r0, [sp, #8]
 8006ada:	9006      	str	r0, [sp, #24]
 8006adc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006ae0:	4809      	ldr	r0, [pc, #36]	; (8006b08 <siprintf+0x38>)
 8006ae2:	9107      	str	r1, [sp, #28]
 8006ae4:	9104      	str	r1, [sp, #16]
 8006ae6:	4909      	ldr	r1, [pc, #36]	; (8006b0c <siprintf+0x3c>)
 8006ae8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006aec:	9105      	str	r1, [sp, #20]
 8006aee:	6800      	ldr	r0, [r0, #0]
 8006af0:	9301      	str	r3, [sp, #4]
 8006af2:	a902      	add	r1, sp, #8
 8006af4:	f001 fb76 	bl	80081e4 <_svfiprintf_r>
 8006af8:	9b02      	ldr	r3, [sp, #8]
 8006afa:	2200      	movs	r2, #0
 8006afc:	701a      	strb	r2, [r3, #0]
 8006afe:	b01c      	add	sp, #112	; 0x70
 8006b00:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b04:	b003      	add	sp, #12
 8006b06:	4770      	bx	lr
 8006b08:	20000088 	.word	0x20000088
 8006b0c:	ffff0208 	.word	0xffff0208

08006b10 <quorem>:
 8006b10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b14:	6903      	ldr	r3, [r0, #16]
 8006b16:	690c      	ldr	r4, [r1, #16]
 8006b18:	42a3      	cmp	r3, r4
 8006b1a:	4607      	mov	r7, r0
 8006b1c:	f2c0 8081 	blt.w	8006c22 <quorem+0x112>
 8006b20:	3c01      	subs	r4, #1
 8006b22:	f101 0814 	add.w	r8, r1, #20
 8006b26:	f100 0514 	add.w	r5, r0, #20
 8006b2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b2e:	9301      	str	r3, [sp, #4]
 8006b30:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b38:	3301      	adds	r3, #1
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006b40:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b44:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b48:	d331      	bcc.n	8006bae <quorem+0x9e>
 8006b4a:	f04f 0e00 	mov.w	lr, #0
 8006b4e:	4640      	mov	r0, r8
 8006b50:	46ac      	mov	ip, r5
 8006b52:	46f2      	mov	sl, lr
 8006b54:	f850 2b04 	ldr.w	r2, [r0], #4
 8006b58:	b293      	uxth	r3, r2
 8006b5a:	fb06 e303 	mla	r3, r6, r3, lr
 8006b5e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	ebaa 0303 	sub.w	r3, sl, r3
 8006b68:	f8dc a000 	ldr.w	sl, [ip]
 8006b6c:	0c12      	lsrs	r2, r2, #16
 8006b6e:	fa13 f38a 	uxtah	r3, r3, sl
 8006b72:	fb06 e202 	mla	r2, r6, r2, lr
 8006b76:	9300      	str	r3, [sp, #0]
 8006b78:	9b00      	ldr	r3, [sp, #0]
 8006b7a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006b7e:	b292      	uxth	r2, r2
 8006b80:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006b84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b88:	f8bd 3000 	ldrh.w	r3, [sp]
 8006b8c:	4581      	cmp	r9, r0
 8006b8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b92:	f84c 3b04 	str.w	r3, [ip], #4
 8006b96:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006b9a:	d2db      	bcs.n	8006b54 <quorem+0x44>
 8006b9c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006ba0:	b92b      	cbnz	r3, 8006bae <quorem+0x9e>
 8006ba2:	9b01      	ldr	r3, [sp, #4]
 8006ba4:	3b04      	subs	r3, #4
 8006ba6:	429d      	cmp	r5, r3
 8006ba8:	461a      	mov	r2, r3
 8006baa:	d32e      	bcc.n	8006c0a <quorem+0xfa>
 8006bac:	613c      	str	r4, [r7, #16]
 8006bae:	4638      	mov	r0, r7
 8006bb0:	f001 f8c4 	bl	8007d3c <__mcmp>
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	db24      	blt.n	8006c02 <quorem+0xf2>
 8006bb8:	3601      	adds	r6, #1
 8006bba:	4628      	mov	r0, r5
 8006bbc:	f04f 0c00 	mov.w	ip, #0
 8006bc0:	f858 2b04 	ldr.w	r2, [r8], #4
 8006bc4:	f8d0 e000 	ldr.w	lr, [r0]
 8006bc8:	b293      	uxth	r3, r2
 8006bca:	ebac 0303 	sub.w	r3, ip, r3
 8006bce:	0c12      	lsrs	r2, r2, #16
 8006bd0:	fa13 f38e 	uxtah	r3, r3, lr
 8006bd4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006bd8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006be2:	45c1      	cmp	r9, r8
 8006be4:	f840 3b04 	str.w	r3, [r0], #4
 8006be8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006bec:	d2e8      	bcs.n	8006bc0 <quorem+0xb0>
 8006bee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bf2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bf6:	b922      	cbnz	r2, 8006c02 <quorem+0xf2>
 8006bf8:	3b04      	subs	r3, #4
 8006bfa:	429d      	cmp	r5, r3
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	d30a      	bcc.n	8006c16 <quorem+0x106>
 8006c00:	613c      	str	r4, [r7, #16]
 8006c02:	4630      	mov	r0, r6
 8006c04:	b003      	add	sp, #12
 8006c06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c0a:	6812      	ldr	r2, [r2, #0]
 8006c0c:	3b04      	subs	r3, #4
 8006c0e:	2a00      	cmp	r2, #0
 8006c10:	d1cc      	bne.n	8006bac <quorem+0x9c>
 8006c12:	3c01      	subs	r4, #1
 8006c14:	e7c7      	b.n	8006ba6 <quorem+0x96>
 8006c16:	6812      	ldr	r2, [r2, #0]
 8006c18:	3b04      	subs	r3, #4
 8006c1a:	2a00      	cmp	r2, #0
 8006c1c:	d1f0      	bne.n	8006c00 <quorem+0xf0>
 8006c1e:	3c01      	subs	r4, #1
 8006c20:	e7eb      	b.n	8006bfa <quorem+0xea>
 8006c22:	2000      	movs	r0, #0
 8006c24:	e7ee      	b.n	8006c04 <quorem+0xf4>
	...

08006c28 <_dtoa_r>:
 8006c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c2c:	ed2d 8b04 	vpush	{d8-d9}
 8006c30:	ec57 6b10 	vmov	r6, r7, d0
 8006c34:	b093      	sub	sp, #76	; 0x4c
 8006c36:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006c38:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006c3c:	9106      	str	r1, [sp, #24]
 8006c3e:	ee10 aa10 	vmov	sl, s0
 8006c42:	4604      	mov	r4, r0
 8006c44:	9209      	str	r2, [sp, #36]	; 0x24
 8006c46:	930c      	str	r3, [sp, #48]	; 0x30
 8006c48:	46bb      	mov	fp, r7
 8006c4a:	b975      	cbnz	r5, 8006c6a <_dtoa_r+0x42>
 8006c4c:	2010      	movs	r0, #16
 8006c4e:	f000 fddd 	bl	800780c <malloc>
 8006c52:	4602      	mov	r2, r0
 8006c54:	6260      	str	r0, [r4, #36]	; 0x24
 8006c56:	b920      	cbnz	r0, 8006c62 <_dtoa_r+0x3a>
 8006c58:	4ba7      	ldr	r3, [pc, #668]	; (8006ef8 <_dtoa_r+0x2d0>)
 8006c5a:	21ea      	movs	r1, #234	; 0xea
 8006c5c:	48a7      	ldr	r0, [pc, #668]	; (8006efc <_dtoa_r+0x2d4>)
 8006c5e:	f001 fbd1 	bl	8008404 <__assert_func>
 8006c62:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006c66:	6005      	str	r5, [r0, #0]
 8006c68:	60c5      	str	r5, [r0, #12]
 8006c6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c6c:	6819      	ldr	r1, [r3, #0]
 8006c6e:	b151      	cbz	r1, 8006c86 <_dtoa_r+0x5e>
 8006c70:	685a      	ldr	r2, [r3, #4]
 8006c72:	604a      	str	r2, [r1, #4]
 8006c74:	2301      	movs	r3, #1
 8006c76:	4093      	lsls	r3, r2
 8006c78:	608b      	str	r3, [r1, #8]
 8006c7a:	4620      	mov	r0, r4
 8006c7c:	f000 fe1c 	bl	80078b8 <_Bfree>
 8006c80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c82:	2200      	movs	r2, #0
 8006c84:	601a      	str	r2, [r3, #0]
 8006c86:	1e3b      	subs	r3, r7, #0
 8006c88:	bfaa      	itet	ge
 8006c8a:	2300      	movge	r3, #0
 8006c8c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006c90:	f8c8 3000 	strge.w	r3, [r8]
 8006c94:	4b9a      	ldr	r3, [pc, #616]	; (8006f00 <_dtoa_r+0x2d8>)
 8006c96:	bfbc      	itt	lt
 8006c98:	2201      	movlt	r2, #1
 8006c9a:	f8c8 2000 	strlt.w	r2, [r8]
 8006c9e:	ea33 030b 	bics.w	r3, r3, fp
 8006ca2:	d11b      	bne.n	8006cdc <_dtoa_r+0xb4>
 8006ca4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006ca6:	f242 730f 	movw	r3, #9999	; 0x270f
 8006caa:	6013      	str	r3, [r2, #0]
 8006cac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006cb0:	4333      	orrs	r3, r6
 8006cb2:	f000 8592 	beq.w	80077da <_dtoa_r+0xbb2>
 8006cb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006cb8:	b963      	cbnz	r3, 8006cd4 <_dtoa_r+0xac>
 8006cba:	4b92      	ldr	r3, [pc, #584]	; (8006f04 <_dtoa_r+0x2dc>)
 8006cbc:	e022      	b.n	8006d04 <_dtoa_r+0xdc>
 8006cbe:	4b92      	ldr	r3, [pc, #584]	; (8006f08 <_dtoa_r+0x2e0>)
 8006cc0:	9301      	str	r3, [sp, #4]
 8006cc2:	3308      	adds	r3, #8
 8006cc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006cc6:	6013      	str	r3, [r2, #0]
 8006cc8:	9801      	ldr	r0, [sp, #4]
 8006cca:	b013      	add	sp, #76	; 0x4c
 8006ccc:	ecbd 8b04 	vpop	{d8-d9}
 8006cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cd4:	4b8b      	ldr	r3, [pc, #556]	; (8006f04 <_dtoa_r+0x2dc>)
 8006cd6:	9301      	str	r3, [sp, #4]
 8006cd8:	3303      	adds	r3, #3
 8006cda:	e7f3      	b.n	8006cc4 <_dtoa_r+0x9c>
 8006cdc:	2200      	movs	r2, #0
 8006cde:	2300      	movs	r3, #0
 8006ce0:	4650      	mov	r0, sl
 8006ce2:	4659      	mov	r1, fp
 8006ce4:	f7f9 ff00 	bl	8000ae8 <__aeabi_dcmpeq>
 8006ce8:	ec4b ab19 	vmov	d9, sl, fp
 8006cec:	4680      	mov	r8, r0
 8006cee:	b158      	cbz	r0, 8006d08 <_dtoa_r+0xe0>
 8006cf0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	f000 856b 	beq.w	80077d4 <_dtoa_r+0xbac>
 8006cfe:	4883      	ldr	r0, [pc, #524]	; (8006f0c <_dtoa_r+0x2e4>)
 8006d00:	6018      	str	r0, [r3, #0]
 8006d02:	1e43      	subs	r3, r0, #1
 8006d04:	9301      	str	r3, [sp, #4]
 8006d06:	e7df      	b.n	8006cc8 <_dtoa_r+0xa0>
 8006d08:	ec4b ab10 	vmov	d0, sl, fp
 8006d0c:	aa10      	add	r2, sp, #64	; 0x40
 8006d0e:	a911      	add	r1, sp, #68	; 0x44
 8006d10:	4620      	mov	r0, r4
 8006d12:	f001 f8b9 	bl	8007e88 <__d2b>
 8006d16:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006d1a:	ee08 0a10 	vmov	s16, r0
 8006d1e:	2d00      	cmp	r5, #0
 8006d20:	f000 8084 	beq.w	8006e2c <_dtoa_r+0x204>
 8006d24:	ee19 3a90 	vmov	r3, s19
 8006d28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d2c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006d30:	4656      	mov	r6, sl
 8006d32:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006d36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006d3a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006d3e:	4b74      	ldr	r3, [pc, #464]	; (8006f10 <_dtoa_r+0x2e8>)
 8006d40:	2200      	movs	r2, #0
 8006d42:	4630      	mov	r0, r6
 8006d44:	4639      	mov	r1, r7
 8006d46:	f7f9 faaf 	bl	80002a8 <__aeabi_dsub>
 8006d4a:	a365      	add	r3, pc, #404	; (adr r3, 8006ee0 <_dtoa_r+0x2b8>)
 8006d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d50:	f7f9 fc62 	bl	8000618 <__aeabi_dmul>
 8006d54:	a364      	add	r3, pc, #400	; (adr r3, 8006ee8 <_dtoa_r+0x2c0>)
 8006d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5a:	f7f9 faa7 	bl	80002ac <__adddf3>
 8006d5e:	4606      	mov	r6, r0
 8006d60:	4628      	mov	r0, r5
 8006d62:	460f      	mov	r7, r1
 8006d64:	f7f9 fbee 	bl	8000544 <__aeabi_i2d>
 8006d68:	a361      	add	r3, pc, #388	; (adr r3, 8006ef0 <_dtoa_r+0x2c8>)
 8006d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6e:	f7f9 fc53 	bl	8000618 <__aeabi_dmul>
 8006d72:	4602      	mov	r2, r0
 8006d74:	460b      	mov	r3, r1
 8006d76:	4630      	mov	r0, r6
 8006d78:	4639      	mov	r1, r7
 8006d7a:	f7f9 fa97 	bl	80002ac <__adddf3>
 8006d7e:	4606      	mov	r6, r0
 8006d80:	460f      	mov	r7, r1
 8006d82:	f7f9 fef9 	bl	8000b78 <__aeabi_d2iz>
 8006d86:	2200      	movs	r2, #0
 8006d88:	9000      	str	r0, [sp, #0]
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	4630      	mov	r0, r6
 8006d8e:	4639      	mov	r1, r7
 8006d90:	f7f9 feb4 	bl	8000afc <__aeabi_dcmplt>
 8006d94:	b150      	cbz	r0, 8006dac <_dtoa_r+0x184>
 8006d96:	9800      	ldr	r0, [sp, #0]
 8006d98:	f7f9 fbd4 	bl	8000544 <__aeabi_i2d>
 8006d9c:	4632      	mov	r2, r6
 8006d9e:	463b      	mov	r3, r7
 8006da0:	f7f9 fea2 	bl	8000ae8 <__aeabi_dcmpeq>
 8006da4:	b910      	cbnz	r0, 8006dac <_dtoa_r+0x184>
 8006da6:	9b00      	ldr	r3, [sp, #0]
 8006da8:	3b01      	subs	r3, #1
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	9b00      	ldr	r3, [sp, #0]
 8006dae:	2b16      	cmp	r3, #22
 8006db0:	d85a      	bhi.n	8006e68 <_dtoa_r+0x240>
 8006db2:	9a00      	ldr	r2, [sp, #0]
 8006db4:	4b57      	ldr	r3, [pc, #348]	; (8006f14 <_dtoa_r+0x2ec>)
 8006db6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dbe:	ec51 0b19 	vmov	r0, r1, d9
 8006dc2:	f7f9 fe9b 	bl	8000afc <__aeabi_dcmplt>
 8006dc6:	2800      	cmp	r0, #0
 8006dc8:	d050      	beq.n	8006e6c <_dtoa_r+0x244>
 8006dca:	9b00      	ldr	r3, [sp, #0]
 8006dcc:	3b01      	subs	r3, #1
 8006dce:	9300      	str	r3, [sp, #0]
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	930b      	str	r3, [sp, #44]	; 0x2c
 8006dd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006dd6:	1b5d      	subs	r5, r3, r5
 8006dd8:	1e6b      	subs	r3, r5, #1
 8006dda:	9305      	str	r3, [sp, #20]
 8006ddc:	bf45      	ittet	mi
 8006dde:	f1c5 0301 	rsbmi	r3, r5, #1
 8006de2:	9304      	strmi	r3, [sp, #16]
 8006de4:	2300      	movpl	r3, #0
 8006de6:	2300      	movmi	r3, #0
 8006de8:	bf4c      	ite	mi
 8006dea:	9305      	strmi	r3, [sp, #20]
 8006dec:	9304      	strpl	r3, [sp, #16]
 8006dee:	9b00      	ldr	r3, [sp, #0]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	db3d      	blt.n	8006e70 <_dtoa_r+0x248>
 8006df4:	9b05      	ldr	r3, [sp, #20]
 8006df6:	9a00      	ldr	r2, [sp, #0]
 8006df8:	920a      	str	r2, [sp, #40]	; 0x28
 8006dfa:	4413      	add	r3, r2
 8006dfc:	9305      	str	r3, [sp, #20]
 8006dfe:	2300      	movs	r3, #0
 8006e00:	9307      	str	r3, [sp, #28]
 8006e02:	9b06      	ldr	r3, [sp, #24]
 8006e04:	2b09      	cmp	r3, #9
 8006e06:	f200 8089 	bhi.w	8006f1c <_dtoa_r+0x2f4>
 8006e0a:	2b05      	cmp	r3, #5
 8006e0c:	bfc4      	itt	gt
 8006e0e:	3b04      	subgt	r3, #4
 8006e10:	9306      	strgt	r3, [sp, #24]
 8006e12:	9b06      	ldr	r3, [sp, #24]
 8006e14:	f1a3 0302 	sub.w	r3, r3, #2
 8006e18:	bfcc      	ite	gt
 8006e1a:	2500      	movgt	r5, #0
 8006e1c:	2501      	movle	r5, #1
 8006e1e:	2b03      	cmp	r3, #3
 8006e20:	f200 8087 	bhi.w	8006f32 <_dtoa_r+0x30a>
 8006e24:	e8df f003 	tbb	[pc, r3]
 8006e28:	59383a2d 	.word	0x59383a2d
 8006e2c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006e30:	441d      	add	r5, r3
 8006e32:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006e36:	2b20      	cmp	r3, #32
 8006e38:	bfc1      	itttt	gt
 8006e3a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006e3e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006e42:	fa0b f303 	lslgt.w	r3, fp, r3
 8006e46:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006e4a:	bfda      	itte	le
 8006e4c:	f1c3 0320 	rsble	r3, r3, #32
 8006e50:	fa06 f003 	lslle.w	r0, r6, r3
 8006e54:	4318      	orrgt	r0, r3
 8006e56:	f7f9 fb65 	bl	8000524 <__aeabi_ui2d>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	4606      	mov	r6, r0
 8006e5e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006e62:	3d01      	subs	r5, #1
 8006e64:	930e      	str	r3, [sp, #56]	; 0x38
 8006e66:	e76a      	b.n	8006d3e <_dtoa_r+0x116>
 8006e68:	2301      	movs	r3, #1
 8006e6a:	e7b2      	b.n	8006dd2 <_dtoa_r+0x1aa>
 8006e6c:	900b      	str	r0, [sp, #44]	; 0x2c
 8006e6e:	e7b1      	b.n	8006dd4 <_dtoa_r+0x1ac>
 8006e70:	9b04      	ldr	r3, [sp, #16]
 8006e72:	9a00      	ldr	r2, [sp, #0]
 8006e74:	1a9b      	subs	r3, r3, r2
 8006e76:	9304      	str	r3, [sp, #16]
 8006e78:	4253      	negs	r3, r2
 8006e7a:	9307      	str	r3, [sp, #28]
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	930a      	str	r3, [sp, #40]	; 0x28
 8006e80:	e7bf      	b.n	8006e02 <_dtoa_r+0x1da>
 8006e82:	2300      	movs	r3, #0
 8006e84:	9308      	str	r3, [sp, #32]
 8006e86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	dc55      	bgt.n	8006f38 <_dtoa_r+0x310>
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006e92:	461a      	mov	r2, r3
 8006e94:	9209      	str	r2, [sp, #36]	; 0x24
 8006e96:	e00c      	b.n	8006eb2 <_dtoa_r+0x28a>
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e7f3      	b.n	8006e84 <_dtoa_r+0x25c>
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ea0:	9308      	str	r3, [sp, #32]
 8006ea2:	9b00      	ldr	r3, [sp, #0]
 8006ea4:	4413      	add	r3, r2
 8006ea6:	9302      	str	r3, [sp, #8]
 8006ea8:	3301      	adds	r3, #1
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	9303      	str	r3, [sp, #12]
 8006eae:	bfb8      	it	lt
 8006eb0:	2301      	movlt	r3, #1
 8006eb2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	6042      	str	r2, [r0, #4]
 8006eb8:	2204      	movs	r2, #4
 8006eba:	f102 0614 	add.w	r6, r2, #20
 8006ebe:	429e      	cmp	r6, r3
 8006ec0:	6841      	ldr	r1, [r0, #4]
 8006ec2:	d93d      	bls.n	8006f40 <_dtoa_r+0x318>
 8006ec4:	4620      	mov	r0, r4
 8006ec6:	f000 fcb7 	bl	8007838 <_Balloc>
 8006eca:	9001      	str	r0, [sp, #4]
 8006ecc:	2800      	cmp	r0, #0
 8006ece:	d13b      	bne.n	8006f48 <_dtoa_r+0x320>
 8006ed0:	4b11      	ldr	r3, [pc, #68]	; (8006f18 <_dtoa_r+0x2f0>)
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006ed8:	e6c0      	b.n	8006c5c <_dtoa_r+0x34>
 8006eda:	2301      	movs	r3, #1
 8006edc:	e7df      	b.n	8006e9e <_dtoa_r+0x276>
 8006ede:	bf00      	nop
 8006ee0:	636f4361 	.word	0x636f4361
 8006ee4:	3fd287a7 	.word	0x3fd287a7
 8006ee8:	8b60c8b3 	.word	0x8b60c8b3
 8006eec:	3fc68a28 	.word	0x3fc68a28
 8006ef0:	509f79fb 	.word	0x509f79fb
 8006ef4:	3fd34413 	.word	0x3fd34413
 8006ef8:	0800ab05 	.word	0x0800ab05
 8006efc:	0800ab1c 	.word	0x0800ab1c
 8006f00:	7ff00000 	.word	0x7ff00000
 8006f04:	0800ab01 	.word	0x0800ab01
 8006f08:	0800aaf8 	.word	0x0800aaf8
 8006f0c:	0800aad5 	.word	0x0800aad5
 8006f10:	3ff80000 	.word	0x3ff80000
 8006f14:	0800ac10 	.word	0x0800ac10
 8006f18:	0800ab77 	.word	0x0800ab77
 8006f1c:	2501      	movs	r5, #1
 8006f1e:	2300      	movs	r3, #0
 8006f20:	9306      	str	r3, [sp, #24]
 8006f22:	9508      	str	r5, [sp, #32]
 8006f24:	f04f 33ff 	mov.w	r3, #4294967295
 8006f28:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	2312      	movs	r3, #18
 8006f30:	e7b0      	b.n	8006e94 <_dtoa_r+0x26c>
 8006f32:	2301      	movs	r3, #1
 8006f34:	9308      	str	r3, [sp, #32]
 8006f36:	e7f5      	b.n	8006f24 <_dtoa_r+0x2fc>
 8006f38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f3a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006f3e:	e7b8      	b.n	8006eb2 <_dtoa_r+0x28a>
 8006f40:	3101      	adds	r1, #1
 8006f42:	6041      	str	r1, [r0, #4]
 8006f44:	0052      	lsls	r2, r2, #1
 8006f46:	e7b8      	b.n	8006eba <_dtoa_r+0x292>
 8006f48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f4a:	9a01      	ldr	r2, [sp, #4]
 8006f4c:	601a      	str	r2, [r3, #0]
 8006f4e:	9b03      	ldr	r3, [sp, #12]
 8006f50:	2b0e      	cmp	r3, #14
 8006f52:	f200 809d 	bhi.w	8007090 <_dtoa_r+0x468>
 8006f56:	2d00      	cmp	r5, #0
 8006f58:	f000 809a 	beq.w	8007090 <_dtoa_r+0x468>
 8006f5c:	9b00      	ldr	r3, [sp, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	dd32      	ble.n	8006fc8 <_dtoa_r+0x3a0>
 8006f62:	4ab7      	ldr	r2, [pc, #732]	; (8007240 <_dtoa_r+0x618>)
 8006f64:	f003 030f 	and.w	r3, r3, #15
 8006f68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006f6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006f70:	9b00      	ldr	r3, [sp, #0]
 8006f72:	05d8      	lsls	r0, r3, #23
 8006f74:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006f78:	d516      	bpl.n	8006fa8 <_dtoa_r+0x380>
 8006f7a:	4bb2      	ldr	r3, [pc, #712]	; (8007244 <_dtoa_r+0x61c>)
 8006f7c:	ec51 0b19 	vmov	r0, r1, d9
 8006f80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f84:	f7f9 fc72 	bl	800086c <__aeabi_ddiv>
 8006f88:	f007 070f 	and.w	r7, r7, #15
 8006f8c:	4682      	mov	sl, r0
 8006f8e:	468b      	mov	fp, r1
 8006f90:	2503      	movs	r5, #3
 8006f92:	4eac      	ldr	r6, [pc, #688]	; (8007244 <_dtoa_r+0x61c>)
 8006f94:	b957      	cbnz	r7, 8006fac <_dtoa_r+0x384>
 8006f96:	4642      	mov	r2, r8
 8006f98:	464b      	mov	r3, r9
 8006f9a:	4650      	mov	r0, sl
 8006f9c:	4659      	mov	r1, fp
 8006f9e:	f7f9 fc65 	bl	800086c <__aeabi_ddiv>
 8006fa2:	4682      	mov	sl, r0
 8006fa4:	468b      	mov	fp, r1
 8006fa6:	e028      	b.n	8006ffa <_dtoa_r+0x3d2>
 8006fa8:	2502      	movs	r5, #2
 8006faa:	e7f2      	b.n	8006f92 <_dtoa_r+0x36a>
 8006fac:	07f9      	lsls	r1, r7, #31
 8006fae:	d508      	bpl.n	8006fc2 <_dtoa_r+0x39a>
 8006fb0:	4640      	mov	r0, r8
 8006fb2:	4649      	mov	r1, r9
 8006fb4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006fb8:	f7f9 fb2e 	bl	8000618 <__aeabi_dmul>
 8006fbc:	3501      	adds	r5, #1
 8006fbe:	4680      	mov	r8, r0
 8006fc0:	4689      	mov	r9, r1
 8006fc2:	107f      	asrs	r7, r7, #1
 8006fc4:	3608      	adds	r6, #8
 8006fc6:	e7e5      	b.n	8006f94 <_dtoa_r+0x36c>
 8006fc8:	f000 809b 	beq.w	8007102 <_dtoa_r+0x4da>
 8006fcc:	9b00      	ldr	r3, [sp, #0]
 8006fce:	4f9d      	ldr	r7, [pc, #628]	; (8007244 <_dtoa_r+0x61c>)
 8006fd0:	425e      	negs	r6, r3
 8006fd2:	4b9b      	ldr	r3, [pc, #620]	; (8007240 <_dtoa_r+0x618>)
 8006fd4:	f006 020f 	and.w	r2, r6, #15
 8006fd8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fe0:	ec51 0b19 	vmov	r0, r1, d9
 8006fe4:	f7f9 fb18 	bl	8000618 <__aeabi_dmul>
 8006fe8:	1136      	asrs	r6, r6, #4
 8006fea:	4682      	mov	sl, r0
 8006fec:	468b      	mov	fp, r1
 8006fee:	2300      	movs	r3, #0
 8006ff0:	2502      	movs	r5, #2
 8006ff2:	2e00      	cmp	r6, #0
 8006ff4:	d17a      	bne.n	80070ec <_dtoa_r+0x4c4>
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1d3      	bne.n	8006fa2 <_dtoa_r+0x37a>
 8006ffa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	f000 8082 	beq.w	8007106 <_dtoa_r+0x4de>
 8007002:	4b91      	ldr	r3, [pc, #580]	; (8007248 <_dtoa_r+0x620>)
 8007004:	2200      	movs	r2, #0
 8007006:	4650      	mov	r0, sl
 8007008:	4659      	mov	r1, fp
 800700a:	f7f9 fd77 	bl	8000afc <__aeabi_dcmplt>
 800700e:	2800      	cmp	r0, #0
 8007010:	d079      	beq.n	8007106 <_dtoa_r+0x4de>
 8007012:	9b03      	ldr	r3, [sp, #12]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d076      	beq.n	8007106 <_dtoa_r+0x4de>
 8007018:	9b02      	ldr	r3, [sp, #8]
 800701a:	2b00      	cmp	r3, #0
 800701c:	dd36      	ble.n	800708c <_dtoa_r+0x464>
 800701e:	9b00      	ldr	r3, [sp, #0]
 8007020:	4650      	mov	r0, sl
 8007022:	4659      	mov	r1, fp
 8007024:	1e5f      	subs	r7, r3, #1
 8007026:	2200      	movs	r2, #0
 8007028:	4b88      	ldr	r3, [pc, #544]	; (800724c <_dtoa_r+0x624>)
 800702a:	f7f9 faf5 	bl	8000618 <__aeabi_dmul>
 800702e:	9e02      	ldr	r6, [sp, #8]
 8007030:	4682      	mov	sl, r0
 8007032:	468b      	mov	fp, r1
 8007034:	3501      	adds	r5, #1
 8007036:	4628      	mov	r0, r5
 8007038:	f7f9 fa84 	bl	8000544 <__aeabi_i2d>
 800703c:	4652      	mov	r2, sl
 800703e:	465b      	mov	r3, fp
 8007040:	f7f9 faea 	bl	8000618 <__aeabi_dmul>
 8007044:	4b82      	ldr	r3, [pc, #520]	; (8007250 <_dtoa_r+0x628>)
 8007046:	2200      	movs	r2, #0
 8007048:	f7f9 f930 	bl	80002ac <__adddf3>
 800704c:	46d0      	mov	r8, sl
 800704e:	46d9      	mov	r9, fp
 8007050:	4682      	mov	sl, r0
 8007052:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007056:	2e00      	cmp	r6, #0
 8007058:	d158      	bne.n	800710c <_dtoa_r+0x4e4>
 800705a:	4b7e      	ldr	r3, [pc, #504]	; (8007254 <_dtoa_r+0x62c>)
 800705c:	2200      	movs	r2, #0
 800705e:	4640      	mov	r0, r8
 8007060:	4649      	mov	r1, r9
 8007062:	f7f9 f921 	bl	80002a8 <__aeabi_dsub>
 8007066:	4652      	mov	r2, sl
 8007068:	465b      	mov	r3, fp
 800706a:	4680      	mov	r8, r0
 800706c:	4689      	mov	r9, r1
 800706e:	f7f9 fd63 	bl	8000b38 <__aeabi_dcmpgt>
 8007072:	2800      	cmp	r0, #0
 8007074:	f040 8295 	bne.w	80075a2 <_dtoa_r+0x97a>
 8007078:	4652      	mov	r2, sl
 800707a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800707e:	4640      	mov	r0, r8
 8007080:	4649      	mov	r1, r9
 8007082:	f7f9 fd3b 	bl	8000afc <__aeabi_dcmplt>
 8007086:	2800      	cmp	r0, #0
 8007088:	f040 8289 	bne.w	800759e <_dtoa_r+0x976>
 800708c:	ec5b ab19 	vmov	sl, fp, d9
 8007090:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007092:	2b00      	cmp	r3, #0
 8007094:	f2c0 8148 	blt.w	8007328 <_dtoa_r+0x700>
 8007098:	9a00      	ldr	r2, [sp, #0]
 800709a:	2a0e      	cmp	r2, #14
 800709c:	f300 8144 	bgt.w	8007328 <_dtoa_r+0x700>
 80070a0:	4b67      	ldr	r3, [pc, #412]	; (8007240 <_dtoa_r+0x618>)
 80070a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070a6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80070aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f280 80d5 	bge.w	800725c <_dtoa_r+0x634>
 80070b2:	9b03      	ldr	r3, [sp, #12]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	f300 80d1 	bgt.w	800725c <_dtoa_r+0x634>
 80070ba:	f040 826f 	bne.w	800759c <_dtoa_r+0x974>
 80070be:	4b65      	ldr	r3, [pc, #404]	; (8007254 <_dtoa_r+0x62c>)
 80070c0:	2200      	movs	r2, #0
 80070c2:	4640      	mov	r0, r8
 80070c4:	4649      	mov	r1, r9
 80070c6:	f7f9 faa7 	bl	8000618 <__aeabi_dmul>
 80070ca:	4652      	mov	r2, sl
 80070cc:	465b      	mov	r3, fp
 80070ce:	f7f9 fd29 	bl	8000b24 <__aeabi_dcmpge>
 80070d2:	9e03      	ldr	r6, [sp, #12]
 80070d4:	4637      	mov	r7, r6
 80070d6:	2800      	cmp	r0, #0
 80070d8:	f040 8245 	bne.w	8007566 <_dtoa_r+0x93e>
 80070dc:	9d01      	ldr	r5, [sp, #4]
 80070de:	2331      	movs	r3, #49	; 0x31
 80070e0:	f805 3b01 	strb.w	r3, [r5], #1
 80070e4:	9b00      	ldr	r3, [sp, #0]
 80070e6:	3301      	adds	r3, #1
 80070e8:	9300      	str	r3, [sp, #0]
 80070ea:	e240      	b.n	800756e <_dtoa_r+0x946>
 80070ec:	07f2      	lsls	r2, r6, #31
 80070ee:	d505      	bpl.n	80070fc <_dtoa_r+0x4d4>
 80070f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070f4:	f7f9 fa90 	bl	8000618 <__aeabi_dmul>
 80070f8:	3501      	adds	r5, #1
 80070fa:	2301      	movs	r3, #1
 80070fc:	1076      	asrs	r6, r6, #1
 80070fe:	3708      	adds	r7, #8
 8007100:	e777      	b.n	8006ff2 <_dtoa_r+0x3ca>
 8007102:	2502      	movs	r5, #2
 8007104:	e779      	b.n	8006ffa <_dtoa_r+0x3d2>
 8007106:	9f00      	ldr	r7, [sp, #0]
 8007108:	9e03      	ldr	r6, [sp, #12]
 800710a:	e794      	b.n	8007036 <_dtoa_r+0x40e>
 800710c:	9901      	ldr	r1, [sp, #4]
 800710e:	4b4c      	ldr	r3, [pc, #304]	; (8007240 <_dtoa_r+0x618>)
 8007110:	4431      	add	r1, r6
 8007112:	910d      	str	r1, [sp, #52]	; 0x34
 8007114:	9908      	ldr	r1, [sp, #32]
 8007116:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800711a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800711e:	2900      	cmp	r1, #0
 8007120:	d043      	beq.n	80071aa <_dtoa_r+0x582>
 8007122:	494d      	ldr	r1, [pc, #308]	; (8007258 <_dtoa_r+0x630>)
 8007124:	2000      	movs	r0, #0
 8007126:	f7f9 fba1 	bl	800086c <__aeabi_ddiv>
 800712a:	4652      	mov	r2, sl
 800712c:	465b      	mov	r3, fp
 800712e:	f7f9 f8bb 	bl	80002a8 <__aeabi_dsub>
 8007132:	9d01      	ldr	r5, [sp, #4]
 8007134:	4682      	mov	sl, r0
 8007136:	468b      	mov	fp, r1
 8007138:	4649      	mov	r1, r9
 800713a:	4640      	mov	r0, r8
 800713c:	f7f9 fd1c 	bl	8000b78 <__aeabi_d2iz>
 8007140:	4606      	mov	r6, r0
 8007142:	f7f9 f9ff 	bl	8000544 <__aeabi_i2d>
 8007146:	4602      	mov	r2, r0
 8007148:	460b      	mov	r3, r1
 800714a:	4640      	mov	r0, r8
 800714c:	4649      	mov	r1, r9
 800714e:	f7f9 f8ab 	bl	80002a8 <__aeabi_dsub>
 8007152:	3630      	adds	r6, #48	; 0x30
 8007154:	f805 6b01 	strb.w	r6, [r5], #1
 8007158:	4652      	mov	r2, sl
 800715a:	465b      	mov	r3, fp
 800715c:	4680      	mov	r8, r0
 800715e:	4689      	mov	r9, r1
 8007160:	f7f9 fccc 	bl	8000afc <__aeabi_dcmplt>
 8007164:	2800      	cmp	r0, #0
 8007166:	d163      	bne.n	8007230 <_dtoa_r+0x608>
 8007168:	4642      	mov	r2, r8
 800716a:	464b      	mov	r3, r9
 800716c:	4936      	ldr	r1, [pc, #216]	; (8007248 <_dtoa_r+0x620>)
 800716e:	2000      	movs	r0, #0
 8007170:	f7f9 f89a 	bl	80002a8 <__aeabi_dsub>
 8007174:	4652      	mov	r2, sl
 8007176:	465b      	mov	r3, fp
 8007178:	f7f9 fcc0 	bl	8000afc <__aeabi_dcmplt>
 800717c:	2800      	cmp	r0, #0
 800717e:	f040 80b5 	bne.w	80072ec <_dtoa_r+0x6c4>
 8007182:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007184:	429d      	cmp	r5, r3
 8007186:	d081      	beq.n	800708c <_dtoa_r+0x464>
 8007188:	4b30      	ldr	r3, [pc, #192]	; (800724c <_dtoa_r+0x624>)
 800718a:	2200      	movs	r2, #0
 800718c:	4650      	mov	r0, sl
 800718e:	4659      	mov	r1, fp
 8007190:	f7f9 fa42 	bl	8000618 <__aeabi_dmul>
 8007194:	4b2d      	ldr	r3, [pc, #180]	; (800724c <_dtoa_r+0x624>)
 8007196:	4682      	mov	sl, r0
 8007198:	468b      	mov	fp, r1
 800719a:	4640      	mov	r0, r8
 800719c:	4649      	mov	r1, r9
 800719e:	2200      	movs	r2, #0
 80071a0:	f7f9 fa3a 	bl	8000618 <__aeabi_dmul>
 80071a4:	4680      	mov	r8, r0
 80071a6:	4689      	mov	r9, r1
 80071a8:	e7c6      	b.n	8007138 <_dtoa_r+0x510>
 80071aa:	4650      	mov	r0, sl
 80071ac:	4659      	mov	r1, fp
 80071ae:	f7f9 fa33 	bl	8000618 <__aeabi_dmul>
 80071b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071b4:	9d01      	ldr	r5, [sp, #4]
 80071b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80071b8:	4682      	mov	sl, r0
 80071ba:	468b      	mov	fp, r1
 80071bc:	4649      	mov	r1, r9
 80071be:	4640      	mov	r0, r8
 80071c0:	f7f9 fcda 	bl	8000b78 <__aeabi_d2iz>
 80071c4:	4606      	mov	r6, r0
 80071c6:	f7f9 f9bd 	bl	8000544 <__aeabi_i2d>
 80071ca:	3630      	adds	r6, #48	; 0x30
 80071cc:	4602      	mov	r2, r0
 80071ce:	460b      	mov	r3, r1
 80071d0:	4640      	mov	r0, r8
 80071d2:	4649      	mov	r1, r9
 80071d4:	f7f9 f868 	bl	80002a8 <__aeabi_dsub>
 80071d8:	f805 6b01 	strb.w	r6, [r5], #1
 80071dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071de:	429d      	cmp	r5, r3
 80071e0:	4680      	mov	r8, r0
 80071e2:	4689      	mov	r9, r1
 80071e4:	f04f 0200 	mov.w	r2, #0
 80071e8:	d124      	bne.n	8007234 <_dtoa_r+0x60c>
 80071ea:	4b1b      	ldr	r3, [pc, #108]	; (8007258 <_dtoa_r+0x630>)
 80071ec:	4650      	mov	r0, sl
 80071ee:	4659      	mov	r1, fp
 80071f0:	f7f9 f85c 	bl	80002ac <__adddf3>
 80071f4:	4602      	mov	r2, r0
 80071f6:	460b      	mov	r3, r1
 80071f8:	4640      	mov	r0, r8
 80071fa:	4649      	mov	r1, r9
 80071fc:	f7f9 fc9c 	bl	8000b38 <__aeabi_dcmpgt>
 8007200:	2800      	cmp	r0, #0
 8007202:	d173      	bne.n	80072ec <_dtoa_r+0x6c4>
 8007204:	4652      	mov	r2, sl
 8007206:	465b      	mov	r3, fp
 8007208:	4913      	ldr	r1, [pc, #76]	; (8007258 <_dtoa_r+0x630>)
 800720a:	2000      	movs	r0, #0
 800720c:	f7f9 f84c 	bl	80002a8 <__aeabi_dsub>
 8007210:	4602      	mov	r2, r0
 8007212:	460b      	mov	r3, r1
 8007214:	4640      	mov	r0, r8
 8007216:	4649      	mov	r1, r9
 8007218:	f7f9 fc70 	bl	8000afc <__aeabi_dcmplt>
 800721c:	2800      	cmp	r0, #0
 800721e:	f43f af35 	beq.w	800708c <_dtoa_r+0x464>
 8007222:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007224:	1e6b      	subs	r3, r5, #1
 8007226:	930f      	str	r3, [sp, #60]	; 0x3c
 8007228:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800722c:	2b30      	cmp	r3, #48	; 0x30
 800722e:	d0f8      	beq.n	8007222 <_dtoa_r+0x5fa>
 8007230:	9700      	str	r7, [sp, #0]
 8007232:	e049      	b.n	80072c8 <_dtoa_r+0x6a0>
 8007234:	4b05      	ldr	r3, [pc, #20]	; (800724c <_dtoa_r+0x624>)
 8007236:	f7f9 f9ef 	bl	8000618 <__aeabi_dmul>
 800723a:	4680      	mov	r8, r0
 800723c:	4689      	mov	r9, r1
 800723e:	e7bd      	b.n	80071bc <_dtoa_r+0x594>
 8007240:	0800ac10 	.word	0x0800ac10
 8007244:	0800abe8 	.word	0x0800abe8
 8007248:	3ff00000 	.word	0x3ff00000
 800724c:	40240000 	.word	0x40240000
 8007250:	401c0000 	.word	0x401c0000
 8007254:	40140000 	.word	0x40140000
 8007258:	3fe00000 	.word	0x3fe00000
 800725c:	9d01      	ldr	r5, [sp, #4]
 800725e:	4656      	mov	r6, sl
 8007260:	465f      	mov	r7, fp
 8007262:	4642      	mov	r2, r8
 8007264:	464b      	mov	r3, r9
 8007266:	4630      	mov	r0, r6
 8007268:	4639      	mov	r1, r7
 800726a:	f7f9 faff 	bl	800086c <__aeabi_ddiv>
 800726e:	f7f9 fc83 	bl	8000b78 <__aeabi_d2iz>
 8007272:	4682      	mov	sl, r0
 8007274:	f7f9 f966 	bl	8000544 <__aeabi_i2d>
 8007278:	4642      	mov	r2, r8
 800727a:	464b      	mov	r3, r9
 800727c:	f7f9 f9cc 	bl	8000618 <__aeabi_dmul>
 8007280:	4602      	mov	r2, r0
 8007282:	460b      	mov	r3, r1
 8007284:	4630      	mov	r0, r6
 8007286:	4639      	mov	r1, r7
 8007288:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800728c:	f7f9 f80c 	bl	80002a8 <__aeabi_dsub>
 8007290:	f805 6b01 	strb.w	r6, [r5], #1
 8007294:	9e01      	ldr	r6, [sp, #4]
 8007296:	9f03      	ldr	r7, [sp, #12]
 8007298:	1bae      	subs	r6, r5, r6
 800729a:	42b7      	cmp	r7, r6
 800729c:	4602      	mov	r2, r0
 800729e:	460b      	mov	r3, r1
 80072a0:	d135      	bne.n	800730e <_dtoa_r+0x6e6>
 80072a2:	f7f9 f803 	bl	80002ac <__adddf3>
 80072a6:	4642      	mov	r2, r8
 80072a8:	464b      	mov	r3, r9
 80072aa:	4606      	mov	r6, r0
 80072ac:	460f      	mov	r7, r1
 80072ae:	f7f9 fc43 	bl	8000b38 <__aeabi_dcmpgt>
 80072b2:	b9d0      	cbnz	r0, 80072ea <_dtoa_r+0x6c2>
 80072b4:	4642      	mov	r2, r8
 80072b6:	464b      	mov	r3, r9
 80072b8:	4630      	mov	r0, r6
 80072ba:	4639      	mov	r1, r7
 80072bc:	f7f9 fc14 	bl	8000ae8 <__aeabi_dcmpeq>
 80072c0:	b110      	cbz	r0, 80072c8 <_dtoa_r+0x6a0>
 80072c2:	f01a 0f01 	tst.w	sl, #1
 80072c6:	d110      	bne.n	80072ea <_dtoa_r+0x6c2>
 80072c8:	4620      	mov	r0, r4
 80072ca:	ee18 1a10 	vmov	r1, s16
 80072ce:	f000 faf3 	bl	80078b8 <_Bfree>
 80072d2:	2300      	movs	r3, #0
 80072d4:	9800      	ldr	r0, [sp, #0]
 80072d6:	702b      	strb	r3, [r5, #0]
 80072d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072da:	3001      	adds	r0, #1
 80072dc:	6018      	str	r0, [r3, #0]
 80072de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f43f acf1 	beq.w	8006cc8 <_dtoa_r+0xa0>
 80072e6:	601d      	str	r5, [r3, #0]
 80072e8:	e4ee      	b.n	8006cc8 <_dtoa_r+0xa0>
 80072ea:	9f00      	ldr	r7, [sp, #0]
 80072ec:	462b      	mov	r3, r5
 80072ee:	461d      	mov	r5, r3
 80072f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072f4:	2a39      	cmp	r2, #57	; 0x39
 80072f6:	d106      	bne.n	8007306 <_dtoa_r+0x6de>
 80072f8:	9a01      	ldr	r2, [sp, #4]
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d1f7      	bne.n	80072ee <_dtoa_r+0x6c6>
 80072fe:	9901      	ldr	r1, [sp, #4]
 8007300:	2230      	movs	r2, #48	; 0x30
 8007302:	3701      	adds	r7, #1
 8007304:	700a      	strb	r2, [r1, #0]
 8007306:	781a      	ldrb	r2, [r3, #0]
 8007308:	3201      	adds	r2, #1
 800730a:	701a      	strb	r2, [r3, #0]
 800730c:	e790      	b.n	8007230 <_dtoa_r+0x608>
 800730e:	4ba6      	ldr	r3, [pc, #664]	; (80075a8 <_dtoa_r+0x980>)
 8007310:	2200      	movs	r2, #0
 8007312:	f7f9 f981 	bl	8000618 <__aeabi_dmul>
 8007316:	2200      	movs	r2, #0
 8007318:	2300      	movs	r3, #0
 800731a:	4606      	mov	r6, r0
 800731c:	460f      	mov	r7, r1
 800731e:	f7f9 fbe3 	bl	8000ae8 <__aeabi_dcmpeq>
 8007322:	2800      	cmp	r0, #0
 8007324:	d09d      	beq.n	8007262 <_dtoa_r+0x63a>
 8007326:	e7cf      	b.n	80072c8 <_dtoa_r+0x6a0>
 8007328:	9a08      	ldr	r2, [sp, #32]
 800732a:	2a00      	cmp	r2, #0
 800732c:	f000 80d7 	beq.w	80074de <_dtoa_r+0x8b6>
 8007330:	9a06      	ldr	r2, [sp, #24]
 8007332:	2a01      	cmp	r2, #1
 8007334:	f300 80ba 	bgt.w	80074ac <_dtoa_r+0x884>
 8007338:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800733a:	2a00      	cmp	r2, #0
 800733c:	f000 80b2 	beq.w	80074a4 <_dtoa_r+0x87c>
 8007340:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007344:	9e07      	ldr	r6, [sp, #28]
 8007346:	9d04      	ldr	r5, [sp, #16]
 8007348:	9a04      	ldr	r2, [sp, #16]
 800734a:	441a      	add	r2, r3
 800734c:	9204      	str	r2, [sp, #16]
 800734e:	9a05      	ldr	r2, [sp, #20]
 8007350:	2101      	movs	r1, #1
 8007352:	441a      	add	r2, r3
 8007354:	4620      	mov	r0, r4
 8007356:	9205      	str	r2, [sp, #20]
 8007358:	f000 fb66 	bl	8007a28 <__i2b>
 800735c:	4607      	mov	r7, r0
 800735e:	2d00      	cmp	r5, #0
 8007360:	dd0c      	ble.n	800737c <_dtoa_r+0x754>
 8007362:	9b05      	ldr	r3, [sp, #20]
 8007364:	2b00      	cmp	r3, #0
 8007366:	dd09      	ble.n	800737c <_dtoa_r+0x754>
 8007368:	42ab      	cmp	r3, r5
 800736a:	9a04      	ldr	r2, [sp, #16]
 800736c:	bfa8      	it	ge
 800736e:	462b      	movge	r3, r5
 8007370:	1ad2      	subs	r2, r2, r3
 8007372:	9204      	str	r2, [sp, #16]
 8007374:	9a05      	ldr	r2, [sp, #20]
 8007376:	1aed      	subs	r5, r5, r3
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	9305      	str	r3, [sp, #20]
 800737c:	9b07      	ldr	r3, [sp, #28]
 800737e:	b31b      	cbz	r3, 80073c8 <_dtoa_r+0x7a0>
 8007380:	9b08      	ldr	r3, [sp, #32]
 8007382:	2b00      	cmp	r3, #0
 8007384:	f000 80af 	beq.w	80074e6 <_dtoa_r+0x8be>
 8007388:	2e00      	cmp	r6, #0
 800738a:	dd13      	ble.n	80073b4 <_dtoa_r+0x78c>
 800738c:	4639      	mov	r1, r7
 800738e:	4632      	mov	r2, r6
 8007390:	4620      	mov	r0, r4
 8007392:	f000 fc09 	bl	8007ba8 <__pow5mult>
 8007396:	ee18 2a10 	vmov	r2, s16
 800739a:	4601      	mov	r1, r0
 800739c:	4607      	mov	r7, r0
 800739e:	4620      	mov	r0, r4
 80073a0:	f000 fb58 	bl	8007a54 <__multiply>
 80073a4:	ee18 1a10 	vmov	r1, s16
 80073a8:	4680      	mov	r8, r0
 80073aa:	4620      	mov	r0, r4
 80073ac:	f000 fa84 	bl	80078b8 <_Bfree>
 80073b0:	ee08 8a10 	vmov	s16, r8
 80073b4:	9b07      	ldr	r3, [sp, #28]
 80073b6:	1b9a      	subs	r2, r3, r6
 80073b8:	d006      	beq.n	80073c8 <_dtoa_r+0x7a0>
 80073ba:	ee18 1a10 	vmov	r1, s16
 80073be:	4620      	mov	r0, r4
 80073c0:	f000 fbf2 	bl	8007ba8 <__pow5mult>
 80073c4:	ee08 0a10 	vmov	s16, r0
 80073c8:	2101      	movs	r1, #1
 80073ca:	4620      	mov	r0, r4
 80073cc:	f000 fb2c 	bl	8007a28 <__i2b>
 80073d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	4606      	mov	r6, r0
 80073d6:	f340 8088 	ble.w	80074ea <_dtoa_r+0x8c2>
 80073da:	461a      	mov	r2, r3
 80073dc:	4601      	mov	r1, r0
 80073de:	4620      	mov	r0, r4
 80073e0:	f000 fbe2 	bl	8007ba8 <__pow5mult>
 80073e4:	9b06      	ldr	r3, [sp, #24]
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	4606      	mov	r6, r0
 80073ea:	f340 8081 	ble.w	80074f0 <_dtoa_r+0x8c8>
 80073ee:	f04f 0800 	mov.w	r8, #0
 80073f2:	6933      	ldr	r3, [r6, #16]
 80073f4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80073f8:	6918      	ldr	r0, [r3, #16]
 80073fa:	f000 fac5 	bl	8007988 <__hi0bits>
 80073fe:	f1c0 0020 	rsb	r0, r0, #32
 8007402:	9b05      	ldr	r3, [sp, #20]
 8007404:	4418      	add	r0, r3
 8007406:	f010 001f 	ands.w	r0, r0, #31
 800740a:	f000 8092 	beq.w	8007532 <_dtoa_r+0x90a>
 800740e:	f1c0 0320 	rsb	r3, r0, #32
 8007412:	2b04      	cmp	r3, #4
 8007414:	f340 808a 	ble.w	800752c <_dtoa_r+0x904>
 8007418:	f1c0 001c 	rsb	r0, r0, #28
 800741c:	9b04      	ldr	r3, [sp, #16]
 800741e:	4403      	add	r3, r0
 8007420:	9304      	str	r3, [sp, #16]
 8007422:	9b05      	ldr	r3, [sp, #20]
 8007424:	4403      	add	r3, r0
 8007426:	4405      	add	r5, r0
 8007428:	9305      	str	r3, [sp, #20]
 800742a:	9b04      	ldr	r3, [sp, #16]
 800742c:	2b00      	cmp	r3, #0
 800742e:	dd07      	ble.n	8007440 <_dtoa_r+0x818>
 8007430:	ee18 1a10 	vmov	r1, s16
 8007434:	461a      	mov	r2, r3
 8007436:	4620      	mov	r0, r4
 8007438:	f000 fc10 	bl	8007c5c <__lshift>
 800743c:	ee08 0a10 	vmov	s16, r0
 8007440:	9b05      	ldr	r3, [sp, #20]
 8007442:	2b00      	cmp	r3, #0
 8007444:	dd05      	ble.n	8007452 <_dtoa_r+0x82a>
 8007446:	4631      	mov	r1, r6
 8007448:	461a      	mov	r2, r3
 800744a:	4620      	mov	r0, r4
 800744c:	f000 fc06 	bl	8007c5c <__lshift>
 8007450:	4606      	mov	r6, r0
 8007452:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007454:	2b00      	cmp	r3, #0
 8007456:	d06e      	beq.n	8007536 <_dtoa_r+0x90e>
 8007458:	ee18 0a10 	vmov	r0, s16
 800745c:	4631      	mov	r1, r6
 800745e:	f000 fc6d 	bl	8007d3c <__mcmp>
 8007462:	2800      	cmp	r0, #0
 8007464:	da67      	bge.n	8007536 <_dtoa_r+0x90e>
 8007466:	9b00      	ldr	r3, [sp, #0]
 8007468:	3b01      	subs	r3, #1
 800746a:	ee18 1a10 	vmov	r1, s16
 800746e:	9300      	str	r3, [sp, #0]
 8007470:	220a      	movs	r2, #10
 8007472:	2300      	movs	r3, #0
 8007474:	4620      	mov	r0, r4
 8007476:	f000 fa41 	bl	80078fc <__multadd>
 800747a:	9b08      	ldr	r3, [sp, #32]
 800747c:	ee08 0a10 	vmov	s16, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	f000 81b1 	beq.w	80077e8 <_dtoa_r+0xbc0>
 8007486:	2300      	movs	r3, #0
 8007488:	4639      	mov	r1, r7
 800748a:	220a      	movs	r2, #10
 800748c:	4620      	mov	r0, r4
 800748e:	f000 fa35 	bl	80078fc <__multadd>
 8007492:	9b02      	ldr	r3, [sp, #8]
 8007494:	2b00      	cmp	r3, #0
 8007496:	4607      	mov	r7, r0
 8007498:	f300 808e 	bgt.w	80075b8 <_dtoa_r+0x990>
 800749c:	9b06      	ldr	r3, [sp, #24]
 800749e:	2b02      	cmp	r3, #2
 80074a0:	dc51      	bgt.n	8007546 <_dtoa_r+0x91e>
 80074a2:	e089      	b.n	80075b8 <_dtoa_r+0x990>
 80074a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80074a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80074aa:	e74b      	b.n	8007344 <_dtoa_r+0x71c>
 80074ac:	9b03      	ldr	r3, [sp, #12]
 80074ae:	1e5e      	subs	r6, r3, #1
 80074b0:	9b07      	ldr	r3, [sp, #28]
 80074b2:	42b3      	cmp	r3, r6
 80074b4:	bfbf      	itttt	lt
 80074b6:	9b07      	ldrlt	r3, [sp, #28]
 80074b8:	9607      	strlt	r6, [sp, #28]
 80074ba:	1af2      	sublt	r2, r6, r3
 80074bc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80074be:	bfb6      	itet	lt
 80074c0:	189b      	addlt	r3, r3, r2
 80074c2:	1b9e      	subge	r6, r3, r6
 80074c4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80074c6:	9b03      	ldr	r3, [sp, #12]
 80074c8:	bfb8      	it	lt
 80074ca:	2600      	movlt	r6, #0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	bfb7      	itett	lt
 80074d0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80074d4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80074d8:	1a9d      	sublt	r5, r3, r2
 80074da:	2300      	movlt	r3, #0
 80074dc:	e734      	b.n	8007348 <_dtoa_r+0x720>
 80074de:	9e07      	ldr	r6, [sp, #28]
 80074e0:	9d04      	ldr	r5, [sp, #16]
 80074e2:	9f08      	ldr	r7, [sp, #32]
 80074e4:	e73b      	b.n	800735e <_dtoa_r+0x736>
 80074e6:	9a07      	ldr	r2, [sp, #28]
 80074e8:	e767      	b.n	80073ba <_dtoa_r+0x792>
 80074ea:	9b06      	ldr	r3, [sp, #24]
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	dc18      	bgt.n	8007522 <_dtoa_r+0x8fa>
 80074f0:	f1ba 0f00 	cmp.w	sl, #0
 80074f4:	d115      	bne.n	8007522 <_dtoa_r+0x8fa>
 80074f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80074fa:	b993      	cbnz	r3, 8007522 <_dtoa_r+0x8fa>
 80074fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007500:	0d1b      	lsrs	r3, r3, #20
 8007502:	051b      	lsls	r3, r3, #20
 8007504:	b183      	cbz	r3, 8007528 <_dtoa_r+0x900>
 8007506:	9b04      	ldr	r3, [sp, #16]
 8007508:	3301      	adds	r3, #1
 800750a:	9304      	str	r3, [sp, #16]
 800750c:	9b05      	ldr	r3, [sp, #20]
 800750e:	3301      	adds	r3, #1
 8007510:	9305      	str	r3, [sp, #20]
 8007512:	f04f 0801 	mov.w	r8, #1
 8007516:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007518:	2b00      	cmp	r3, #0
 800751a:	f47f af6a 	bne.w	80073f2 <_dtoa_r+0x7ca>
 800751e:	2001      	movs	r0, #1
 8007520:	e76f      	b.n	8007402 <_dtoa_r+0x7da>
 8007522:	f04f 0800 	mov.w	r8, #0
 8007526:	e7f6      	b.n	8007516 <_dtoa_r+0x8ee>
 8007528:	4698      	mov	r8, r3
 800752a:	e7f4      	b.n	8007516 <_dtoa_r+0x8ee>
 800752c:	f43f af7d 	beq.w	800742a <_dtoa_r+0x802>
 8007530:	4618      	mov	r0, r3
 8007532:	301c      	adds	r0, #28
 8007534:	e772      	b.n	800741c <_dtoa_r+0x7f4>
 8007536:	9b03      	ldr	r3, [sp, #12]
 8007538:	2b00      	cmp	r3, #0
 800753a:	dc37      	bgt.n	80075ac <_dtoa_r+0x984>
 800753c:	9b06      	ldr	r3, [sp, #24]
 800753e:	2b02      	cmp	r3, #2
 8007540:	dd34      	ble.n	80075ac <_dtoa_r+0x984>
 8007542:	9b03      	ldr	r3, [sp, #12]
 8007544:	9302      	str	r3, [sp, #8]
 8007546:	9b02      	ldr	r3, [sp, #8]
 8007548:	b96b      	cbnz	r3, 8007566 <_dtoa_r+0x93e>
 800754a:	4631      	mov	r1, r6
 800754c:	2205      	movs	r2, #5
 800754e:	4620      	mov	r0, r4
 8007550:	f000 f9d4 	bl	80078fc <__multadd>
 8007554:	4601      	mov	r1, r0
 8007556:	4606      	mov	r6, r0
 8007558:	ee18 0a10 	vmov	r0, s16
 800755c:	f000 fbee 	bl	8007d3c <__mcmp>
 8007560:	2800      	cmp	r0, #0
 8007562:	f73f adbb 	bgt.w	80070dc <_dtoa_r+0x4b4>
 8007566:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007568:	9d01      	ldr	r5, [sp, #4]
 800756a:	43db      	mvns	r3, r3
 800756c:	9300      	str	r3, [sp, #0]
 800756e:	f04f 0800 	mov.w	r8, #0
 8007572:	4631      	mov	r1, r6
 8007574:	4620      	mov	r0, r4
 8007576:	f000 f99f 	bl	80078b8 <_Bfree>
 800757a:	2f00      	cmp	r7, #0
 800757c:	f43f aea4 	beq.w	80072c8 <_dtoa_r+0x6a0>
 8007580:	f1b8 0f00 	cmp.w	r8, #0
 8007584:	d005      	beq.n	8007592 <_dtoa_r+0x96a>
 8007586:	45b8      	cmp	r8, r7
 8007588:	d003      	beq.n	8007592 <_dtoa_r+0x96a>
 800758a:	4641      	mov	r1, r8
 800758c:	4620      	mov	r0, r4
 800758e:	f000 f993 	bl	80078b8 <_Bfree>
 8007592:	4639      	mov	r1, r7
 8007594:	4620      	mov	r0, r4
 8007596:	f000 f98f 	bl	80078b8 <_Bfree>
 800759a:	e695      	b.n	80072c8 <_dtoa_r+0x6a0>
 800759c:	2600      	movs	r6, #0
 800759e:	4637      	mov	r7, r6
 80075a0:	e7e1      	b.n	8007566 <_dtoa_r+0x93e>
 80075a2:	9700      	str	r7, [sp, #0]
 80075a4:	4637      	mov	r7, r6
 80075a6:	e599      	b.n	80070dc <_dtoa_r+0x4b4>
 80075a8:	40240000 	.word	0x40240000
 80075ac:	9b08      	ldr	r3, [sp, #32]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f000 80ca 	beq.w	8007748 <_dtoa_r+0xb20>
 80075b4:	9b03      	ldr	r3, [sp, #12]
 80075b6:	9302      	str	r3, [sp, #8]
 80075b8:	2d00      	cmp	r5, #0
 80075ba:	dd05      	ble.n	80075c8 <_dtoa_r+0x9a0>
 80075bc:	4639      	mov	r1, r7
 80075be:	462a      	mov	r2, r5
 80075c0:	4620      	mov	r0, r4
 80075c2:	f000 fb4b 	bl	8007c5c <__lshift>
 80075c6:	4607      	mov	r7, r0
 80075c8:	f1b8 0f00 	cmp.w	r8, #0
 80075cc:	d05b      	beq.n	8007686 <_dtoa_r+0xa5e>
 80075ce:	6879      	ldr	r1, [r7, #4]
 80075d0:	4620      	mov	r0, r4
 80075d2:	f000 f931 	bl	8007838 <_Balloc>
 80075d6:	4605      	mov	r5, r0
 80075d8:	b928      	cbnz	r0, 80075e6 <_dtoa_r+0x9be>
 80075da:	4b87      	ldr	r3, [pc, #540]	; (80077f8 <_dtoa_r+0xbd0>)
 80075dc:	4602      	mov	r2, r0
 80075de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80075e2:	f7ff bb3b 	b.w	8006c5c <_dtoa_r+0x34>
 80075e6:	693a      	ldr	r2, [r7, #16]
 80075e8:	3202      	adds	r2, #2
 80075ea:	0092      	lsls	r2, r2, #2
 80075ec:	f107 010c 	add.w	r1, r7, #12
 80075f0:	300c      	adds	r0, #12
 80075f2:	f000 f913 	bl	800781c <memcpy>
 80075f6:	2201      	movs	r2, #1
 80075f8:	4629      	mov	r1, r5
 80075fa:	4620      	mov	r0, r4
 80075fc:	f000 fb2e 	bl	8007c5c <__lshift>
 8007600:	9b01      	ldr	r3, [sp, #4]
 8007602:	f103 0901 	add.w	r9, r3, #1
 8007606:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800760a:	4413      	add	r3, r2
 800760c:	9305      	str	r3, [sp, #20]
 800760e:	f00a 0301 	and.w	r3, sl, #1
 8007612:	46b8      	mov	r8, r7
 8007614:	9304      	str	r3, [sp, #16]
 8007616:	4607      	mov	r7, r0
 8007618:	4631      	mov	r1, r6
 800761a:	ee18 0a10 	vmov	r0, s16
 800761e:	f7ff fa77 	bl	8006b10 <quorem>
 8007622:	4641      	mov	r1, r8
 8007624:	9002      	str	r0, [sp, #8]
 8007626:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800762a:	ee18 0a10 	vmov	r0, s16
 800762e:	f000 fb85 	bl	8007d3c <__mcmp>
 8007632:	463a      	mov	r2, r7
 8007634:	9003      	str	r0, [sp, #12]
 8007636:	4631      	mov	r1, r6
 8007638:	4620      	mov	r0, r4
 800763a:	f000 fb9b 	bl	8007d74 <__mdiff>
 800763e:	68c2      	ldr	r2, [r0, #12]
 8007640:	f109 3bff 	add.w	fp, r9, #4294967295
 8007644:	4605      	mov	r5, r0
 8007646:	bb02      	cbnz	r2, 800768a <_dtoa_r+0xa62>
 8007648:	4601      	mov	r1, r0
 800764a:	ee18 0a10 	vmov	r0, s16
 800764e:	f000 fb75 	bl	8007d3c <__mcmp>
 8007652:	4602      	mov	r2, r0
 8007654:	4629      	mov	r1, r5
 8007656:	4620      	mov	r0, r4
 8007658:	9207      	str	r2, [sp, #28]
 800765a:	f000 f92d 	bl	80078b8 <_Bfree>
 800765e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007662:	ea43 0102 	orr.w	r1, r3, r2
 8007666:	9b04      	ldr	r3, [sp, #16]
 8007668:	430b      	orrs	r3, r1
 800766a:	464d      	mov	r5, r9
 800766c:	d10f      	bne.n	800768e <_dtoa_r+0xa66>
 800766e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007672:	d02a      	beq.n	80076ca <_dtoa_r+0xaa2>
 8007674:	9b03      	ldr	r3, [sp, #12]
 8007676:	2b00      	cmp	r3, #0
 8007678:	dd02      	ble.n	8007680 <_dtoa_r+0xa58>
 800767a:	9b02      	ldr	r3, [sp, #8]
 800767c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007680:	f88b a000 	strb.w	sl, [fp]
 8007684:	e775      	b.n	8007572 <_dtoa_r+0x94a>
 8007686:	4638      	mov	r0, r7
 8007688:	e7ba      	b.n	8007600 <_dtoa_r+0x9d8>
 800768a:	2201      	movs	r2, #1
 800768c:	e7e2      	b.n	8007654 <_dtoa_r+0xa2c>
 800768e:	9b03      	ldr	r3, [sp, #12]
 8007690:	2b00      	cmp	r3, #0
 8007692:	db04      	blt.n	800769e <_dtoa_r+0xa76>
 8007694:	9906      	ldr	r1, [sp, #24]
 8007696:	430b      	orrs	r3, r1
 8007698:	9904      	ldr	r1, [sp, #16]
 800769a:	430b      	orrs	r3, r1
 800769c:	d122      	bne.n	80076e4 <_dtoa_r+0xabc>
 800769e:	2a00      	cmp	r2, #0
 80076a0:	ddee      	ble.n	8007680 <_dtoa_r+0xa58>
 80076a2:	ee18 1a10 	vmov	r1, s16
 80076a6:	2201      	movs	r2, #1
 80076a8:	4620      	mov	r0, r4
 80076aa:	f000 fad7 	bl	8007c5c <__lshift>
 80076ae:	4631      	mov	r1, r6
 80076b0:	ee08 0a10 	vmov	s16, r0
 80076b4:	f000 fb42 	bl	8007d3c <__mcmp>
 80076b8:	2800      	cmp	r0, #0
 80076ba:	dc03      	bgt.n	80076c4 <_dtoa_r+0xa9c>
 80076bc:	d1e0      	bne.n	8007680 <_dtoa_r+0xa58>
 80076be:	f01a 0f01 	tst.w	sl, #1
 80076c2:	d0dd      	beq.n	8007680 <_dtoa_r+0xa58>
 80076c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80076c8:	d1d7      	bne.n	800767a <_dtoa_r+0xa52>
 80076ca:	2339      	movs	r3, #57	; 0x39
 80076cc:	f88b 3000 	strb.w	r3, [fp]
 80076d0:	462b      	mov	r3, r5
 80076d2:	461d      	mov	r5, r3
 80076d4:	3b01      	subs	r3, #1
 80076d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80076da:	2a39      	cmp	r2, #57	; 0x39
 80076dc:	d071      	beq.n	80077c2 <_dtoa_r+0xb9a>
 80076de:	3201      	adds	r2, #1
 80076e0:	701a      	strb	r2, [r3, #0]
 80076e2:	e746      	b.n	8007572 <_dtoa_r+0x94a>
 80076e4:	2a00      	cmp	r2, #0
 80076e6:	dd07      	ble.n	80076f8 <_dtoa_r+0xad0>
 80076e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80076ec:	d0ed      	beq.n	80076ca <_dtoa_r+0xaa2>
 80076ee:	f10a 0301 	add.w	r3, sl, #1
 80076f2:	f88b 3000 	strb.w	r3, [fp]
 80076f6:	e73c      	b.n	8007572 <_dtoa_r+0x94a>
 80076f8:	9b05      	ldr	r3, [sp, #20]
 80076fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80076fe:	4599      	cmp	r9, r3
 8007700:	d047      	beq.n	8007792 <_dtoa_r+0xb6a>
 8007702:	ee18 1a10 	vmov	r1, s16
 8007706:	2300      	movs	r3, #0
 8007708:	220a      	movs	r2, #10
 800770a:	4620      	mov	r0, r4
 800770c:	f000 f8f6 	bl	80078fc <__multadd>
 8007710:	45b8      	cmp	r8, r7
 8007712:	ee08 0a10 	vmov	s16, r0
 8007716:	f04f 0300 	mov.w	r3, #0
 800771a:	f04f 020a 	mov.w	r2, #10
 800771e:	4641      	mov	r1, r8
 8007720:	4620      	mov	r0, r4
 8007722:	d106      	bne.n	8007732 <_dtoa_r+0xb0a>
 8007724:	f000 f8ea 	bl	80078fc <__multadd>
 8007728:	4680      	mov	r8, r0
 800772a:	4607      	mov	r7, r0
 800772c:	f109 0901 	add.w	r9, r9, #1
 8007730:	e772      	b.n	8007618 <_dtoa_r+0x9f0>
 8007732:	f000 f8e3 	bl	80078fc <__multadd>
 8007736:	4639      	mov	r1, r7
 8007738:	4680      	mov	r8, r0
 800773a:	2300      	movs	r3, #0
 800773c:	220a      	movs	r2, #10
 800773e:	4620      	mov	r0, r4
 8007740:	f000 f8dc 	bl	80078fc <__multadd>
 8007744:	4607      	mov	r7, r0
 8007746:	e7f1      	b.n	800772c <_dtoa_r+0xb04>
 8007748:	9b03      	ldr	r3, [sp, #12]
 800774a:	9302      	str	r3, [sp, #8]
 800774c:	9d01      	ldr	r5, [sp, #4]
 800774e:	ee18 0a10 	vmov	r0, s16
 8007752:	4631      	mov	r1, r6
 8007754:	f7ff f9dc 	bl	8006b10 <quorem>
 8007758:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800775c:	9b01      	ldr	r3, [sp, #4]
 800775e:	f805 ab01 	strb.w	sl, [r5], #1
 8007762:	1aea      	subs	r2, r5, r3
 8007764:	9b02      	ldr	r3, [sp, #8]
 8007766:	4293      	cmp	r3, r2
 8007768:	dd09      	ble.n	800777e <_dtoa_r+0xb56>
 800776a:	ee18 1a10 	vmov	r1, s16
 800776e:	2300      	movs	r3, #0
 8007770:	220a      	movs	r2, #10
 8007772:	4620      	mov	r0, r4
 8007774:	f000 f8c2 	bl	80078fc <__multadd>
 8007778:	ee08 0a10 	vmov	s16, r0
 800777c:	e7e7      	b.n	800774e <_dtoa_r+0xb26>
 800777e:	9b02      	ldr	r3, [sp, #8]
 8007780:	2b00      	cmp	r3, #0
 8007782:	bfc8      	it	gt
 8007784:	461d      	movgt	r5, r3
 8007786:	9b01      	ldr	r3, [sp, #4]
 8007788:	bfd8      	it	le
 800778a:	2501      	movle	r5, #1
 800778c:	441d      	add	r5, r3
 800778e:	f04f 0800 	mov.w	r8, #0
 8007792:	ee18 1a10 	vmov	r1, s16
 8007796:	2201      	movs	r2, #1
 8007798:	4620      	mov	r0, r4
 800779a:	f000 fa5f 	bl	8007c5c <__lshift>
 800779e:	4631      	mov	r1, r6
 80077a0:	ee08 0a10 	vmov	s16, r0
 80077a4:	f000 faca 	bl	8007d3c <__mcmp>
 80077a8:	2800      	cmp	r0, #0
 80077aa:	dc91      	bgt.n	80076d0 <_dtoa_r+0xaa8>
 80077ac:	d102      	bne.n	80077b4 <_dtoa_r+0xb8c>
 80077ae:	f01a 0f01 	tst.w	sl, #1
 80077b2:	d18d      	bne.n	80076d0 <_dtoa_r+0xaa8>
 80077b4:	462b      	mov	r3, r5
 80077b6:	461d      	mov	r5, r3
 80077b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077bc:	2a30      	cmp	r2, #48	; 0x30
 80077be:	d0fa      	beq.n	80077b6 <_dtoa_r+0xb8e>
 80077c0:	e6d7      	b.n	8007572 <_dtoa_r+0x94a>
 80077c2:	9a01      	ldr	r2, [sp, #4]
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d184      	bne.n	80076d2 <_dtoa_r+0xaaa>
 80077c8:	9b00      	ldr	r3, [sp, #0]
 80077ca:	3301      	adds	r3, #1
 80077cc:	9300      	str	r3, [sp, #0]
 80077ce:	2331      	movs	r3, #49	; 0x31
 80077d0:	7013      	strb	r3, [r2, #0]
 80077d2:	e6ce      	b.n	8007572 <_dtoa_r+0x94a>
 80077d4:	4b09      	ldr	r3, [pc, #36]	; (80077fc <_dtoa_r+0xbd4>)
 80077d6:	f7ff ba95 	b.w	8006d04 <_dtoa_r+0xdc>
 80077da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80077dc:	2b00      	cmp	r3, #0
 80077de:	f47f aa6e 	bne.w	8006cbe <_dtoa_r+0x96>
 80077e2:	4b07      	ldr	r3, [pc, #28]	; (8007800 <_dtoa_r+0xbd8>)
 80077e4:	f7ff ba8e 	b.w	8006d04 <_dtoa_r+0xdc>
 80077e8:	9b02      	ldr	r3, [sp, #8]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	dcae      	bgt.n	800774c <_dtoa_r+0xb24>
 80077ee:	9b06      	ldr	r3, [sp, #24]
 80077f0:	2b02      	cmp	r3, #2
 80077f2:	f73f aea8 	bgt.w	8007546 <_dtoa_r+0x91e>
 80077f6:	e7a9      	b.n	800774c <_dtoa_r+0xb24>
 80077f8:	0800ab77 	.word	0x0800ab77
 80077fc:	0800aad4 	.word	0x0800aad4
 8007800:	0800aaf8 	.word	0x0800aaf8

08007804 <_localeconv_r>:
 8007804:	4800      	ldr	r0, [pc, #0]	; (8007808 <_localeconv_r+0x4>)
 8007806:	4770      	bx	lr
 8007808:	200001dc 	.word	0x200001dc

0800780c <malloc>:
 800780c:	4b02      	ldr	r3, [pc, #8]	; (8007818 <malloc+0xc>)
 800780e:	4601      	mov	r1, r0
 8007810:	6818      	ldr	r0, [r3, #0]
 8007812:	f000 bc17 	b.w	8008044 <_malloc_r>
 8007816:	bf00      	nop
 8007818:	20000088 	.word	0x20000088

0800781c <memcpy>:
 800781c:	440a      	add	r2, r1
 800781e:	4291      	cmp	r1, r2
 8007820:	f100 33ff 	add.w	r3, r0, #4294967295
 8007824:	d100      	bne.n	8007828 <memcpy+0xc>
 8007826:	4770      	bx	lr
 8007828:	b510      	push	{r4, lr}
 800782a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800782e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007832:	4291      	cmp	r1, r2
 8007834:	d1f9      	bne.n	800782a <memcpy+0xe>
 8007836:	bd10      	pop	{r4, pc}

08007838 <_Balloc>:
 8007838:	b570      	push	{r4, r5, r6, lr}
 800783a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800783c:	4604      	mov	r4, r0
 800783e:	460d      	mov	r5, r1
 8007840:	b976      	cbnz	r6, 8007860 <_Balloc+0x28>
 8007842:	2010      	movs	r0, #16
 8007844:	f7ff ffe2 	bl	800780c <malloc>
 8007848:	4602      	mov	r2, r0
 800784a:	6260      	str	r0, [r4, #36]	; 0x24
 800784c:	b920      	cbnz	r0, 8007858 <_Balloc+0x20>
 800784e:	4b18      	ldr	r3, [pc, #96]	; (80078b0 <_Balloc+0x78>)
 8007850:	4818      	ldr	r0, [pc, #96]	; (80078b4 <_Balloc+0x7c>)
 8007852:	2166      	movs	r1, #102	; 0x66
 8007854:	f000 fdd6 	bl	8008404 <__assert_func>
 8007858:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800785c:	6006      	str	r6, [r0, #0]
 800785e:	60c6      	str	r6, [r0, #12]
 8007860:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007862:	68f3      	ldr	r3, [r6, #12]
 8007864:	b183      	cbz	r3, 8007888 <_Balloc+0x50>
 8007866:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007868:	68db      	ldr	r3, [r3, #12]
 800786a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800786e:	b9b8      	cbnz	r0, 80078a0 <_Balloc+0x68>
 8007870:	2101      	movs	r1, #1
 8007872:	fa01 f605 	lsl.w	r6, r1, r5
 8007876:	1d72      	adds	r2, r6, #5
 8007878:	0092      	lsls	r2, r2, #2
 800787a:	4620      	mov	r0, r4
 800787c:	f000 fb60 	bl	8007f40 <_calloc_r>
 8007880:	b160      	cbz	r0, 800789c <_Balloc+0x64>
 8007882:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007886:	e00e      	b.n	80078a6 <_Balloc+0x6e>
 8007888:	2221      	movs	r2, #33	; 0x21
 800788a:	2104      	movs	r1, #4
 800788c:	4620      	mov	r0, r4
 800788e:	f000 fb57 	bl	8007f40 <_calloc_r>
 8007892:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007894:	60f0      	str	r0, [r6, #12]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d1e4      	bne.n	8007866 <_Balloc+0x2e>
 800789c:	2000      	movs	r0, #0
 800789e:	bd70      	pop	{r4, r5, r6, pc}
 80078a0:	6802      	ldr	r2, [r0, #0]
 80078a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078a6:	2300      	movs	r3, #0
 80078a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078ac:	e7f7      	b.n	800789e <_Balloc+0x66>
 80078ae:	bf00      	nop
 80078b0:	0800ab05 	.word	0x0800ab05
 80078b4:	0800ab88 	.word	0x0800ab88

080078b8 <_Bfree>:
 80078b8:	b570      	push	{r4, r5, r6, lr}
 80078ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80078bc:	4605      	mov	r5, r0
 80078be:	460c      	mov	r4, r1
 80078c0:	b976      	cbnz	r6, 80078e0 <_Bfree+0x28>
 80078c2:	2010      	movs	r0, #16
 80078c4:	f7ff ffa2 	bl	800780c <malloc>
 80078c8:	4602      	mov	r2, r0
 80078ca:	6268      	str	r0, [r5, #36]	; 0x24
 80078cc:	b920      	cbnz	r0, 80078d8 <_Bfree+0x20>
 80078ce:	4b09      	ldr	r3, [pc, #36]	; (80078f4 <_Bfree+0x3c>)
 80078d0:	4809      	ldr	r0, [pc, #36]	; (80078f8 <_Bfree+0x40>)
 80078d2:	218a      	movs	r1, #138	; 0x8a
 80078d4:	f000 fd96 	bl	8008404 <__assert_func>
 80078d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078dc:	6006      	str	r6, [r0, #0]
 80078de:	60c6      	str	r6, [r0, #12]
 80078e0:	b13c      	cbz	r4, 80078f2 <_Bfree+0x3a>
 80078e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80078e4:	6862      	ldr	r2, [r4, #4]
 80078e6:	68db      	ldr	r3, [r3, #12]
 80078e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078ec:	6021      	str	r1, [r4, #0]
 80078ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80078f2:	bd70      	pop	{r4, r5, r6, pc}
 80078f4:	0800ab05 	.word	0x0800ab05
 80078f8:	0800ab88 	.word	0x0800ab88

080078fc <__multadd>:
 80078fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007900:	690d      	ldr	r5, [r1, #16]
 8007902:	4607      	mov	r7, r0
 8007904:	460c      	mov	r4, r1
 8007906:	461e      	mov	r6, r3
 8007908:	f101 0c14 	add.w	ip, r1, #20
 800790c:	2000      	movs	r0, #0
 800790e:	f8dc 3000 	ldr.w	r3, [ip]
 8007912:	b299      	uxth	r1, r3
 8007914:	fb02 6101 	mla	r1, r2, r1, r6
 8007918:	0c1e      	lsrs	r6, r3, #16
 800791a:	0c0b      	lsrs	r3, r1, #16
 800791c:	fb02 3306 	mla	r3, r2, r6, r3
 8007920:	b289      	uxth	r1, r1
 8007922:	3001      	adds	r0, #1
 8007924:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007928:	4285      	cmp	r5, r0
 800792a:	f84c 1b04 	str.w	r1, [ip], #4
 800792e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007932:	dcec      	bgt.n	800790e <__multadd+0x12>
 8007934:	b30e      	cbz	r6, 800797a <__multadd+0x7e>
 8007936:	68a3      	ldr	r3, [r4, #8]
 8007938:	42ab      	cmp	r3, r5
 800793a:	dc19      	bgt.n	8007970 <__multadd+0x74>
 800793c:	6861      	ldr	r1, [r4, #4]
 800793e:	4638      	mov	r0, r7
 8007940:	3101      	adds	r1, #1
 8007942:	f7ff ff79 	bl	8007838 <_Balloc>
 8007946:	4680      	mov	r8, r0
 8007948:	b928      	cbnz	r0, 8007956 <__multadd+0x5a>
 800794a:	4602      	mov	r2, r0
 800794c:	4b0c      	ldr	r3, [pc, #48]	; (8007980 <__multadd+0x84>)
 800794e:	480d      	ldr	r0, [pc, #52]	; (8007984 <__multadd+0x88>)
 8007950:	21b5      	movs	r1, #181	; 0xb5
 8007952:	f000 fd57 	bl	8008404 <__assert_func>
 8007956:	6922      	ldr	r2, [r4, #16]
 8007958:	3202      	adds	r2, #2
 800795a:	f104 010c 	add.w	r1, r4, #12
 800795e:	0092      	lsls	r2, r2, #2
 8007960:	300c      	adds	r0, #12
 8007962:	f7ff ff5b 	bl	800781c <memcpy>
 8007966:	4621      	mov	r1, r4
 8007968:	4638      	mov	r0, r7
 800796a:	f7ff ffa5 	bl	80078b8 <_Bfree>
 800796e:	4644      	mov	r4, r8
 8007970:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007974:	3501      	adds	r5, #1
 8007976:	615e      	str	r6, [r3, #20]
 8007978:	6125      	str	r5, [r4, #16]
 800797a:	4620      	mov	r0, r4
 800797c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007980:	0800ab77 	.word	0x0800ab77
 8007984:	0800ab88 	.word	0x0800ab88

08007988 <__hi0bits>:
 8007988:	0c03      	lsrs	r3, r0, #16
 800798a:	041b      	lsls	r3, r3, #16
 800798c:	b9d3      	cbnz	r3, 80079c4 <__hi0bits+0x3c>
 800798e:	0400      	lsls	r0, r0, #16
 8007990:	2310      	movs	r3, #16
 8007992:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007996:	bf04      	itt	eq
 8007998:	0200      	lsleq	r0, r0, #8
 800799a:	3308      	addeq	r3, #8
 800799c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80079a0:	bf04      	itt	eq
 80079a2:	0100      	lsleq	r0, r0, #4
 80079a4:	3304      	addeq	r3, #4
 80079a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80079aa:	bf04      	itt	eq
 80079ac:	0080      	lsleq	r0, r0, #2
 80079ae:	3302      	addeq	r3, #2
 80079b0:	2800      	cmp	r0, #0
 80079b2:	db05      	blt.n	80079c0 <__hi0bits+0x38>
 80079b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80079b8:	f103 0301 	add.w	r3, r3, #1
 80079bc:	bf08      	it	eq
 80079be:	2320      	moveq	r3, #32
 80079c0:	4618      	mov	r0, r3
 80079c2:	4770      	bx	lr
 80079c4:	2300      	movs	r3, #0
 80079c6:	e7e4      	b.n	8007992 <__hi0bits+0xa>

080079c8 <__lo0bits>:
 80079c8:	6803      	ldr	r3, [r0, #0]
 80079ca:	f013 0207 	ands.w	r2, r3, #7
 80079ce:	4601      	mov	r1, r0
 80079d0:	d00b      	beq.n	80079ea <__lo0bits+0x22>
 80079d2:	07da      	lsls	r2, r3, #31
 80079d4:	d423      	bmi.n	8007a1e <__lo0bits+0x56>
 80079d6:	0798      	lsls	r0, r3, #30
 80079d8:	bf49      	itett	mi
 80079da:	085b      	lsrmi	r3, r3, #1
 80079dc:	089b      	lsrpl	r3, r3, #2
 80079de:	2001      	movmi	r0, #1
 80079e0:	600b      	strmi	r3, [r1, #0]
 80079e2:	bf5c      	itt	pl
 80079e4:	600b      	strpl	r3, [r1, #0]
 80079e6:	2002      	movpl	r0, #2
 80079e8:	4770      	bx	lr
 80079ea:	b298      	uxth	r0, r3
 80079ec:	b9a8      	cbnz	r0, 8007a1a <__lo0bits+0x52>
 80079ee:	0c1b      	lsrs	r3, r3, #16
 80079f0:	2010      	movs	r0, #16
 80079f2:	b2da      	uxtb	r2, r3
 80079f4:	b90a      	cbnz	r2, 80079fa <__lo0bits+0x32>
 80079f6:	3008      	adds	r0, #8
 80079f8:	0a1b      	lsrs	r3, r3, #8
 80079fa:	071a      	lsls	r2, r3, #28
 80079fc:	bf04      	itt	eq
 80079fe:	091b      	lsreq	r3, r3, #4
 8007a00:	3004      	addeq	r0, #4
 8007a02:	079a      	lsls	r2, r3, #30
 8007a04:	bf04      	itt	eq
 8007a06:	089b      	lsreq	r3, r3, #2
 8007a08:	3002      	addeq	r0, #2
 8007a0a:	07da      	lsls	r2, r3, #31
 8007a0c:	d403      	bmi.n	8007a16 <__lo0bits+0x4e>
 8007a0e:	085b      	lsrs	r3, r3, #1
 8007a10:	f100 0001 	add.w	r0, r0, #1
 8007a14:	d005      	beq.n	8007a22 <__lo0bits+0x5a>
 8007a16:	600b      	str	r3, [r1, #0]
 8007a18:	4770      	bx	lr
 8007a1a:	4610      	mov	r0, r2
 8007a1c:	e7e9      	b.n	80079f2 <__lo0bits+0x2a>
 8007a1e:	2000      	movs	r0, #0
 8007a20:	4770      	bx	lr
 8007a22:	2020      	movs	r0, #32
 8007a24:	4770      	bx	lr
	...

08007a28 <__i2b>:
 8007a28:	b510      	push	{r4, lr}
 8007a2a:	460c      	mov	r4, r1
 8007a2c:	2101      	movs	r1, #1
 8007a2e:	f7ff ff03 	bl	8007838 <_Balloc>
 8007a32:	4602      	mov	r2, r0
 8007a34:	b928      	cbnz	r0, 8007a42 <__i2b+0x1a>
 8007a36:	4b05      	ldr	r3, [pc, #20]	; (8007a4c <__i2b+0x24>)
 8007a38:	4805      	ldr	r0, [pc, #20]	; (8007a50 <__i2b+0x28>)
 8007a3a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007a3e:	f000 fce1 	bl	8008404 <__assert_func>
 8007a42:	2301      	movs	r3, #1
 8007a44:	6144      	str	r4, [r0, #20]
 8007a46:	6103      	str	r3, [r0, #16]
 8007a48:	bd10      	pop	{r4, pc}
 8007a4a:	bf00      	nop
 8007a4c:	0800ab77 	.word	0x0800ab77
 8007a50:	0800ab88 	.word	0x0800ab88

08007a54 <__multiply>:
 8007a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a58:	4691      	mov	r9, r2
 8007a5a:	690a      	ldr	r2, [r1, #16]
 8007a5c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007a60:	429a      	cmp	r2, r3
 8007a62:	bfb8      	it	lt
 8007a64:	460b      	movlt	r3, r1
 8007a66:	460c      	mov	r4, r1
 8007a68:	bfbc      	itt	lt
 8007a6a:	464c      	movlt	r4, r9
 8007a6c:	4699      	movlt	r9, r3
 8007a6e:	6927      	ldr	r7, [r4, #16]
 8007a70:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007a74:	68a3      	ldr	r3, [r4, #8]
 8007a76:	6861      	ldr	r1, [r4, #4]
 8007a78:	eb07 060a 	add.w	r6, r7, sl
 8007a7c:	42b3      	cmp	r3, r6
 8007a7e:	b085      	sub	sp, #20
 8007a80:	bfb8      	it	lt
 8007a82:	3101      	addlt	r1, #1
 8007a84:	f7ff fed8 	bl	8007838 <_Balloc>
 8007a88:	b930      	cbnz	r0, 8007a98 <__multiply+0x44>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	4b44      	ldr	r3, [pc, #272]	; (8007ba0 <__multiply+0x14c>)
 8007a8e:	4845      	ldr	r0, [pc, #276]	; (8007ba4 <__multiply+0x150>)
 8007a90:	f240 115d 	movw	r1, #349	; 0x15d
 8007a94:	f000 fcb6 	bl	8008404 <__assert_func>
 8007a98:	f100 0514 	add.w	r5, r0, #20
 8007a9c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007aa0:	462b      	mov	r3, r5
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	4543      	cmp	r3, r8
 8007aa6:	d321      	bcc.n	8007aec <__multiply+0x98>
 8007aa8:	f104 0314 	add.w	r3, r4, #20
 8007aac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007ab0:	f109 0314 	add.w	r3, r9, #20
 8007ab4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007ab8:	9202      	str	r2, [sp, #8]
 8007aba:	1b3a      	subs	r2, r7, r4
 8007abc:	3a15      	subs	r2, #21
 8007abe:	f022 0203 	bic.w	r2, r2, #3
 8007ac2:	3204      	adds	r2, #4
 8007ac4:	f104 0115 	add.w	r1, r4, #21
 8007ac8:	428f      	cmp	r7, r1
 8007aca:	bf38      	it	cc
 8007acc:	2204      	movcc	r2, #4
 8007ace:	9201      	str	r2, [sp, #4]
 8007ad0:	9a02      	ldr	r2, [sp, #8]
 8007ad2:	9303      	str	r3, [sp, #12]
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d80c      	bhi.n	8007af2 <__multiply+0x9e>
 8007ad8:	2e00      	cmp	r6, #0
 8007ada:	dd03      	ble.n	8007ae4 <__multiply+0x90>
 8007adc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d05a      	beq.n	8007b9a <__multiply+0x146>
 8007ae4:	6106      	str	r6, [r0, #16]
 8007ae6:	b005      	add	sp, #20
 8007ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007aec:	f843 2b04 	str.w	r2, [r3], #4
 8007af0:	e7d8      	b.n	8007aa4 <__multiply+0x50>
 8007af2:	f8b3 a000 	ldrh.w	sl, [r3]
 8007af6:	f1ba 0f00 	cmp.w	sl, #0
 8007afa:	d024      	beq.n	8007b46 <__multiply+0xf2>
 8007afc:	f104 0e14 	add.w	lr, r4, #20
 8007b00:	46a9      	mov	r9, r5
 8007b02:	f04f 0c00 	mov.w	ip, #0
 8007b06:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007b0a:	f8d9 1000 	ldr.w	r1, [r9]
 8007b0e:	fa1f fb82 	uxth.w	fp, r2
 8007b12:	b289      	uxth	r1, r1
 8007b14:	fb0a 110b 	mla	r1, sl, fp, r1
 8007b18:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007b1c:	f8d9 2000 	ldr.w	r2, [r9]
 8007b20:	4461      	add	r1, ip
 8007b22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007b26:	fb0a c20b 	mla	r2, sl, fp, ip
 8007b2a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007b2e:	b289      	uxth	r1, r1
 8007b30:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007b34:	4577      	cmp	r7, lr
 8007b36:	f849 1b04 	str.w	r1, [r9], #4
 8007b3a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007b3e:	d8e2      	bhi.n	8007b06 <__multiply+0xb2>
 8007b40:	9a01      	ldr	r2, [sp, #4]
 8007b42:	f845 c002 	str.w	ip, [r5, r2]
 8007b46:	9a03      	ldr	r2, [sp, #12]
 8007b48:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007b4c:	3304      	adds	r3, #4
 8007b4e:	f1b9 0f00 	cmp.w	r9, #0
 8007b52:	d020      	beq.n	8007b96 <__multiply+0x142>
 8007b54:	6829      	ldr	r1, [r5, #0]
 8007b56:	f104 0c14 	add.w	ip, r4, #20
 8007b5a:	46ae      	mov	lr, r5
 8007b5c:	f04f 0a00 	mov.w	sl, #0
 8007b60:	f8bc b000 	ldrh.w	fp, [ip]
 8007b64:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007b68:	fb09 220b 	mla	r2, r9, fp, r2
 8007b6c:	4492      	add	sl, r2
 8007b6e:	b289      	uxth	r1, r1
 8007b70:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007b74:	f84e 1b04 	str.w	r1, [lr], #4
 8007b78:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007b7c:	f8be 1000 	ldrh.w	r1, [lr]
 8007b80:	0c12      	lsrs	r2, r2, #16
 8007b82:	fb09 1102 	mla	r1, r9, r2, r1
 8007b86:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007b8a:	4567      	cmp	r7, ip
 8007b8c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007b90:	d8e6      	bhi.n	8007b60 <__multiply+0x10c>
 8007b92:	9a01      	ldr	r2, [sp, #4]
 8007b94:	50a9      	str	r1, [r5, r2]
 8007b96:	3504      	adds	r5, #4
 8007b98:	e79a      	b.n	8007ad0 <__multiply+0x7c>
 8007b9a:	3e01      	subs	r6, #1
 8007b9c:	e79c      	b.n	8007ad8 <__multiply+0x84>
 8007b9e:	bf00      	nop
 8007ba0:	0800ab77 	.word	0x0800ab77
 8007ba4:	0800ab88 	.word	0x0800ab88

08007ba8 <__pow5mult>:
 8007ba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bac:	4615      	mov	r5, r2
 8007bae:	f012 0203 	ands.w	r2, r2, #3
 8007bb2:	4606      	mov	r6, r0
 8007bb4:	460f      	mov	r7, r1
 8007bb6:	d007      	beq.n	8007bc8 <__pow5mult+0x20>
 8007bb8:	4c25      	ldr	r4, [pc, #148]	; (8007c50 <__pow5mult+0xa8>)
 8007bba:	3a01      	subs	r2, #1
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007bc2:	f7ff fe9b 	bl	80078fc <__multadd>
 8007bc6:	4607      	mov	r7, r0
 8007bc8:	10ad      	asrs	r5, r5, #2
 8007bca:	d03d      	beq.n	8007c48 <__pow5mult+0xa0>
 8007bcc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007bce:	b97c      	cbnz	r4, 8007bf0 <__pow5mult+0x48>
 8007bd0:	2010      	movs	r0, #16
 8007bd2:	f7ff fe1b 	bl	800780c <malloc>
 8007bd6:	4602      	mov	r2, r0
 8007bd8:	6270      	str	r0, [r6, #36]	; 0x24
 8007bda:	b928      	cbnz	r0, 8007be8 <__pow5mult+0x40>
 8007bdc:	4b1d      	ldr	r3, [pc, #116]	; (8007c54 <__pow5mult+0xac>)
 8007bde:	481e      	ldr	r0, [pc, #120]	; (8007c58 <__pow5mult+0xb0>)
 8007be0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007be4:	f000 fc0e 	bl	8008404 <__assert_func>
 8007be8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007bec:	6004      	str	r4, [r0, #0]
 8007bee:	60c4      	str	r4, [r0, #12]
 8007bf0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007bf4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007bf8:	b94c      	cbnz	r4, 8007c0e <__pow5mult+0x66>
 8007bfa:	f240 2171 	movw	r1, #625	; 0x271
 8007bfe:	4630      	mov	r0, r6
 8007c00:	f7ff ff12 	bl	8007a28 <__i2b>
 8007c04:	2300      	movs	r3, #0
 8007c06:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c0a:	4604      	mov	r4, r0
 8007c0c:	6003      	str	r3, [r0, #0]
 8007c0e:	f04f 0900 	mov.w	r9, #0
 8007c12:	07eb      	lsls	r3, r5, #31
 8007c14:	d50a      	bpl.n	8007c2c <__pow5mult+0x84>
 8007c16:	4639      	mov	r1, r7
 8007c18:	4622      	mov	r2, r4
 8007c1a:	4630      	mov	r0, r6
 8007c1c:	f7ff ff1a 	bl	8007a54 <__multiply>
 8007c20:	4639      	mov	r1, r7
 8007c22:	4680      	mov	r8, r0
 8007c24:	4630      	mov	r0, r6
 8007c26:	f7ff fe47 	bl	80078b8 <_Bfree>
 8007c2a:	4647      	mov	r7, r8
 8007c2c:	106d      	asrs	r5, r5, #1
 8007c2e:	d00b      	beq.n	8007c48 <__pow5mult+0xa0>
 8007c30:	6820      	ldr	r0, [r4, #0]
 8007c32:	b938      	cbnz	r0, 8007c44 <__pow5mult+0x9c>
 8007c34:	4622      	mov	r2, r4
 8007c36:	4621      	mov	r1, r4
 8007c38:	4630      	mov	r0, r6
 8007c3a:	f7ff ff0b 	bl	8007a54 <__multiply>
 8007c3e:	6020      	str	r0, [r4, #0]
 8007c40:	f8c0 9000 	str.w	r9, [r0]
 8007c44:	4604      	mov	r4, r0
 8007c46:	e7e4      	b.n	8007c12 <__pow5mult+0x6a>
 8007c48:	4638      	mov	r0, r7
 8007c4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c4e:	bf00      	nop
 8007c50:	0800acd8 	.word	0x0800acd8
 8007c54:	0800ab05 	.word	0x0800ab05
 8007c58:	0800ab88 	.word	0x0800ab88

08007c5c <__lshift>:
 8007c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c60:	460c      	mov	r4, r1
 8007c62:	6849      	ldr	r1, [r1, #4]
 8007c64:	6923      	ldr	r3, [r4, #16]
 8007c66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007c6a:	68a3      	ldr	r3, [r4, #8]
 8007c6c:	4607      	mov	r7, r0
 8007c6e:	4691      	mov	r9, r2
 8007c70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c74:	f108 0601 	add.w	r6, r8, #1
 8007c78:	42b3      	cmp	r3, r6
 8007c7a:	db0b      	blt.n	8007c94 <__lshift+0x38>
 8007c7c:	4638      	mov	r0, r7
 8007c7e:	f7ff fddb 	bl	8007838 <_Balloc>
 8007c82:	4605      	mov	r5, r0
 8007c84:	b948      	cbnz	r0, 8007c9a <__lshift+0x3e>
 8007c86:	4602      	mov	r2, r0
 8007c88:	4b2a      	ldr	r3, [pc, #168]	; (8007d34 <__lshift+0xd8>)
 8007c8a:	482b      	ldr	r0, [pc, #172]	; (8007d38 <__lshift+0xdc>)
 8007c8c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007c90:	f000 fbb8 	bl	8008404 <__assert_func>
 8007c94:	3101      	adds	r1, #1
 8007c96:	005b      	lsls	r3, r3, #1
 8007c98:	e7ee      	b.n	8007c78 <__lshift+0x1c>
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	f100 0114 	add.w	r1, r0, #20
 8007ca0:	f100 0210 	add.w	r2, r0, #16
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	4553      	cmp	r3, sl
 8007ca8:	db37      	blt.n	8007d1a <__lshift+0xbe>
 8007caa:	6920      	ldr	r0, [r4, #16]
 8007cac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007cb0:	f104 0314 	add.w	r3, r4, #20
 8007cb4:	f019 091f 	ands.w	r9, r9, #31
 8007cb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007cbc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007cc0:	d02f      	beq.n	8007d22 <__lshift+0xc6>
 8007cc2:	f1c9 0e20 	rsb	lr, r9, #32
 8007cc6:	468a      	mov	sl, r1
 8007cc8:	f04f 0c00 	mov.w	ip, #0
 8007ccc:	681a      	ldr	r2, [r3, #0]
 8007cce:	fa02 f209 	lsl.w	r2, r2, r9
 8007cd2:	ea42 020c 	orr.w	r2, r2, ip
 8007cd6:	f84a 2b04 	str.w	r2, [sl], #4
 8007cda:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cde:	4298      	cmp	r0, r3
 8007ce0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007ce4:	d8f2      	bhi.n	8007ccc <__lshift+0x70>
 8007ce6:	1b03      	subs	r3, r0, r4
 8007ce8:	3b15      	subs	r3, #21
 8007cea:	f023 0303 	bic.w	r3, r3, #3
 8007cee:	3304      	adds	r3, #4
 8007cf0:	f104 0215 	add.w	r2, r4, #21
 8007cf4:	4290      	cmp	r0, r2
 8007cf6:	bf38      	it	cc
 8007cf8:	2304      	movcc	r3, #4
 8007cfa:	f841 c003 	str.w	ip, [r1, r3]
 8007cfe:	f1bc 0f00 	cmp.w	ip, #0
 8007d02:	d001      	beq.n	8007d08 <__lshift+0xac>
 8007d04:	f108 0602 	add.w	r6, r8, #2
 8007d08:	3e01      	subs	r6, #1
 8007d0a:	4638      	mov	r0, r7
 8007d0c:	612e      	str	r6, [r5, #16]
 8007d0e:	4621      	mov	r1, r4
 8007d10:	f7ff fdd2 	bl	80078b8 <_Bfree>
 8007d14:	4628      	mov	r0, r5
 8007d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d1a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d1e:	3301      	adds	r3, #1
 8007d20:	e7c1      	b.n	8007ca6 <__lshift+0x4a>
 8007d22:	3904      	subs	r1, #4
 8007d24:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d28:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d2c:	4298      	cmp	r0, r3
 8007d2e:	d8f9      	bhi.n	8007d24 <__lshift+0xc8>
 8007d30:	e7ea      	b.n	8007d08 <__lshift+0xac>
 8007d32:	bf00      	nop
 8007d34:	0800ab77 	.word	0x0800ab77
 8007d38:	0800ab88 	.word	0x0800ab88

08007d3c <__mcmp>:
 8007d3c:	b530      	push	{r4, r5, lr}
 8007d3e:	6902      	ldr	r2, [r0, #16]
 8007d40:	690c      	ldr	r4, [r1, #16]
 8007d42:	1b12      	subs	r2, r2, r4
 8007d44:	d10e      	bne.n	8007d64 <__mcmp+0x28>
 8007d46:	f100 0314 	add.w	r3, r0, #20
 8007d4a:	3114      	adds	r1, #20
 8007d4c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007d50:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007d54:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007d58:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007d5c:	42a5      	cmp	r5, r4
 8007d5e:	d003      	beq.n	8007d68 <__mcmp+0x2c>
 8007d60:	d305      	bcc.n	8007d6e <__mcmp+0x32>
 8007d62:	2201      	movs	r2, #1
 8007d64:	4610      	mov	r0, r2
 8007d66:	bd30      	pop	{r4, r5, pc}
 8007d68:	4283      	cmp	r3, r0
 8007d6a:	d3f3      	bcc.n	8007d54 <__mcmp+0x18>
 8007d6c:	e7fa      	b.n	8007d64 <__mcmp+0x28>
 8007d6e:	f04f 32ff 	mov.w	r2, #4294967295
 8007d72:	e7f7      	b.n	8007d64 <__mcmp+0x28>

08007d74 <__mdiff>:
 8007d74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d78:	460c      	mov	r4, r1
 8007d7a:	4606      	mov	r6, r0
 8007d7c:	4611      	mov	r1, r2
 8007d7e:	4620      	mov	r0, r4
 8007d80:	4690      	mov	r8, r2
 8007d82:	f7ff ffdb 	bl	8007d3c <__mcmp>
 8007d86:	1e05      	subs	r5, r0, #0
 8007d88:	d110      	bne.n	8007dac <__mdiff+0x38>
 8007d8a:	4629      	mov	r1, r5
 8007d8c:	4630      	mov	r0, r6
 8007d8e:	f7ff fd53 	bl	8007838 <_Balloc>
 8007d92:	b930      	cbnz	r0, 8007da2 <__mdiff+0x2e>
 8007d94:	4b3a      	ldr	r3, [pc, #232]	; (8007e80 <__mdiff+0x10c>)
 8007d96:	4602      	mov	r2, r0
 8007d98:	f240 2132 	movw	r1, #562	; 0x232
 8007d9c:	4839      	ldr	r0, [pc, #228]	; (8007e84 <__mdiff+0x110>)
 8007d9e:	f000 fb31 	bl	8008404 <__assert_func>
 8007da2:	2301      	movs	r3, #1
 8007da4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007da8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dac:	bfa4      	itt	ge
 8007dae:	4643      	movge	r3, r8
 8007db0:	46a0      	movge	r8, r4
 8007db2:	4630      	mov	r0, r6
 8007db4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007db8:	bfa6      	itte	ge
 8007dba:	461c      	movge	r4, r3
 8007dbc:	2500      	movge	r5, #0
 8007dbe:	2501      	movlt	r5, #1
 8007dc0:	f7ff fd3a 	bl	8007838 <_Balloc>
 8007dc4:	b920      	cbnz	r0, 8007dd0 <__mdiff+0x5c>
 8007dc6:	4b2e      	ldr	r3, [pc, #184]	; (8007e80 <__mdiff+0x10c>)
 8007dc8:	4602      	mov	r2, r0
 8007dca:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007dce:	e7e5      	b.n	8007d9c <__mdiff+0x28>
 8007dd0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007dd4:	6926      	ldr	r6, [r4, #16]
 8007dd6:	60c5      	str	r5, [r0, #12]
 8007dd8:	f104 0914 	add.w	r9, r4, #20
 8007ddc:	f108 0514 	add.w	r5, r8, #20
 8007de0:	f100 0e14 	add.w	lr, r0, #20
 8007de4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007de8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007dec:	f108 0210 	add.w	r2, r8, #16
 8007df0:	46f2      	mov	sl, lr
 8007df2:	2100      	movs	r1, #0
 8007df4:	f859 3b04 	ldr.w	r3, [r9], #4
 8007df8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007dfc:	fa1f f883 	uxth.w	r8, r3
 8007e00:	fa11 f18b 	uxtah	r1, r1, fp
 8007e04:	0c1b      	lsrs	r3, r3, #16
 8007e06:	eba1 0808 	sub.w	r8, r1, r8
 8007e0a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007e0e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007e12:	fa1f f888 	uxth.w	r8, r8
 8007e16:	1419      	asrs	r1, r3, #16
 8007e18:	454e      	cmp	r6, r9
 8007e1a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007e1e:	f84a 3b04 	str.w	r3, [sl], #4
 8007e22:	d8e7      	bhi.n	8007df4 <__mdiff+0x80>
 8007e24:	1b33      	subs	r3, r6, r4
 8007e26:	3b15      	subs	r3, #21
 8007e28:	f023 0303 	bic.w	r3, r3, #3
 8007e2c:	3304      	adds	r3, #4
 8007e2e:	3415      	adds	r4, #21
 8007e30:	42a6      	cmp	r6, r4
 8007e32:	bf38      	it	cc
 8007e34:	2304      	movcc	r3, #4
 8007e36:	441d      	add	r5, r3
 8007e38:	4473      	add	r3, lr
 8007e3a:	469e      	mov	lr, r3
 8007e3c:	462e      	mov	r6, r5
 8007e3e:	4566      	cmp	r6, ip
 8007e40:	d30e      	bcc.n	8007e60 <__mdiff+0xec>
 8007e42:	f10c 0203 	add.w	r2, ip, #3
 8007e46:	1b52      	subs	r2, r2, r5
 8007e48:	f022 0203 	bic.w	r2, r2, #3
 8007e4c:	3d03      	subs	r5, #3
 8007e4e:	45ac      	cmp	ip, r5
 8007e50:	bf38      	it	cc
 8007e52:	2200      	movcc	r2, #0
 8007e54:	441a      	add	r2, r3
 8007e56:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007e5a:	b17b      	cbz	r3, 8007e7c <__mdiff+0x108>
 8007e5c:	6107      	str	r7, [r0, #16]
 8007e5e:	e7a3      	b.n	8007da8 <__mdiff+0x34>
 8007e60:	f856 8b04 	ldr.w	r8, [r6], #4
 8007e64:	fa11 f288 	uxtah	r2, r1, r8
 8007e68:	1414      	asrs	r4, r2, #16
 8007e6a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007e6e:	b292      	uxth	r2, r2
 8007e70:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007e74:	f84e 2b04 	str.w	r2, [lr], #4
 8007e78:	1421      	asrs	r1, r4, #16
 8007e7a:	e7e0      	b.n	8007e3e <__mdiff+0xca>
 8007e7c:	3f01      	subs	r7, #1
 8007e7e:	e7ea      	b.n	8007e56 <__mdiff+0xe2>
 8007e80:	0800ab77 	.word	0x0800ab77
 8007e84:	0800ab88 	.word	0x0800ab88

08007e88 <__d2b>:
 8007e88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e8c:	4689      	mov	r9, r1
 8007e8e:	2101      	movs	r1, #1
 8007e90:	ec57 6b10 	vmov	r6, r7, d0
 8007e94:	4690      	mov	r8, r2
 8007e96:	f7ff fccf 	bl	8007838 <_Balloc>
 8007e9a:	4604      	mov	r4, r0
 8007e9c:	b930      	cbnz	r0, 8007eac <__d2b+0x24>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	4b25      	ldr	r3, [pc, #148]	; (8007f38 <__d2b+0xb0>)
 8007ea2:	4826      	ldr	r0, [pc, #152]	; (8007f3c <__d2b+0xb4>)
 8007ea4:	f240 310a 	movw	r1, #778	; 0x30a
 8007ea8:	f000 faac 	bl	8008404 <__assert_func>
 8007eac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007eb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007eb4:	bb35      	cbnz	r5, 8007f04 <__d2b+0x7c>
 8007eb6:	2e00      	cmp	r6, #0
 8007eb8:	9301      	str	r3, [sp, #4]
 8007eba:	d028      	beq.n	8007f0e <__d2b+0x86>
 8007ebc:	4668      	mov	r0, sp
 8007ebe:	9600      	str	r6, [sp, #0]
 8007ec0:	f7ff fd82 	bl	80079c8 <__lo0bits>
 8007ec4:	9900      	ldr	r1, [sp, #0]
 8007ec6:	b300      	cbz	r0, 8007f0a <__d2b+0x82>
 8007ec8:	9a01      	ldr	r2, [sp, #4]
 8007eca:	f1c0 0320 	rsb	r3, r0, #32
 8007ece:	fa02 f303 	lsl.w	r3, r2, r3
 8007ed2:	430b      	orrs	r3, r1
 8007ed4:	40c2      	lsrs	r2, r0
 8007ed6:	6163      	str	r3, [r4, #20]
 8007ed8:	9201      	str	r2, [sp, #4]
 8007eda:	9b01      	ldr	r3, [sp, #4]
 8007edc:	61a3      	str	r3, [r4, #24]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	bf14      	ite	ne
 8007ee2:	2202      	movne	r2, #2
 8007ee4:	2201      	moveq	r2, #1
 8007ee6:	6122      	str	r2, [r4, #16]
 8007ee8:	b1d5      	cbz	r5, 8007f20 <__d2b+0x98>
 8007eea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007eee:	4405      	add	r5, r0
 8007ef0:	f8c9 5000 	str.w	r5, [r9]
 8007ef4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007ef8:	f8c8 0000 	str.w	r0, [r8]
 8007efc:	4620      	mov	r0, r4
 8007efe:	b003      	add	sp, #12
 8007f00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f08:	e7d5      	b.n	8007eb6 <__d2b+0x2e>
 8007f0a:	6161      	str	r1, [r4, #20]
 8007f0c:	e7e5      	b.n	8007eda <__d2b+0x52>
 8007f0e:	a801      	add	r0, sp, #4
 8007f10:	f7ff fd5a 	bl	80079c8 <__lo0bits>
 8007f14:	9b01      	ldr	r3, [sp, #4]
 8007f16:	6163      	str	r3, [r4, #20]
 8007f18:	2201      	movs	r2, #1
 8007f1a:	6122      	str	r2, [r4, #16]
 8007f1c:	3020      	adds	r0, #32
 8007f1e:	e7e3      	b.n	8007ee8 <__d2b+0x60>
 8007f20:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f24:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007f28:	f8c9 0000 	str.w	r0, [r9]
 8007f2c:	6918      	ldr	r0, [r3, #16]
 8007f2e:	f7ff fd2b 	bl	8007988 <__hi0bits>
 8007f32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f36:	e7df      	b.n	8007ef8 <__d2b+0x70>
 8007f38:	0800ab77 	.word	0x0800ab77
 8007f3c:	0800ab88 	.word	0x0800ab88

08007f40 <_calloc_r>:
 8007f40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007f42:	fba1 2402 	umull	r2, r4, r1, r2
 8007f46:	b94c      	cbnz	r4, 8007f5c <_calloc_r+0x1c>
 8007f48:	4611      	mov	r1, r2
 8007f4a:	9201      	str	r2, [sp, #4]
 8007f4c:	f000 f87a 	bl	8008044 <_malloc_r>
 8007f50:	9a01      	ldr	r2, [sp, #4]
 8007f52:	4605      	mov	r5, r0
 8007f54:	b930      	cbnz	r0, 8007f64 <_calloc_r+0x24>
 8007f56:	4628      	mov	r0, r5
 8007f58:	b003      	add	sp, #12
 8007f5a:	bd30      	pop	{r4, r5, pc}
 8007f5c:	220c      	movs	r2, #12
 8007f5e:	6002      	str	r2, [r0, #0]
 8007f60:	2500      	movs	r5, #0
 8007f62:	e7f8      	b.n	8007f56 <_calloc_r+0x16>
 8007f64:	4621      	mov	r1, r4
 8007f66:	f7fe f941 	bl	80061ec <memset>
 8007f6a:	e7f4      	b.n	8007f56 <_calloc_r+0x16>

08007f6c <_free_r>:
 8007f6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007f6e:	2900      	cmp	r1, #0
 8007f70:	d044      	beq.n	8007ffc <_free_r+0x90>
 8007f72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f76:	9001      	str	r0, [sp, #4]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	f1a1 0404 	sub.w	r4, r1, #4
 8007f7e:	bfb8      	it	lt
 8007f80:	18e4      	addlt	r4, r4, r3
 8007f82:	f000 fa9b 	bl	80084bc <__malloc_lock>
 8007f86:	4a1e      	ldr	r2, [pc, #120]	; (8008000 <_free_r+0x94>)
 8007f88:	9801      	ldr	r0, [sp, #4]
 8007f8a:	6813      	ldr	r3, [r2, #0]
 8007f8c:	b933      	cbnz	r3, 8007f9c <_free_r+0x30>
 8007f8e:	6063      	str	r3, [r4, #4]
 8007f90:	6014      	str	r4, [r2, #0]
 8007f92:	b003      	add	sp, #12
 8007f94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f98:	f000 ba96 	b.w	80084c8 <__malloc_unlock>
 8007f9c:	42a3      	cmp	r3, r4
 8007f9e:	d908      	bls.n	8007fb2 <_free_r+0x46>
 8007fa0:	6825      	ldr	r5, [r4, #0]
 8007fa2:	1961      	adds	r1, r4, r5
 8007fa4:	428b      	cmp	r3, r1
 8007fa6:	bf01      	itttt	eq
 8007fa8:	6819      	ldreq	r1, [r3, #0]
 8007faa:	685b      	ldreq	r3, [r3, #4]
 8007fac:	1949      	addeq	r1, r1, r5
 8007fae:	6021      	streq	r1, [r4, #0]
 8007fb0:	e7ed      	b.n	8007f8e <_free_r+0x22>
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	b10b      	cbz	r3, 8007fbc <_free_r+0x50>
 8007fb8:	42a3      	cmp	r3, r4
 8007fba:	d9fa      	bls.n	8007fb2 <_free_r+0x46>
 8007fbc:	6811      	ldr	r1, [r2, #0]
 8007fbe:	1855      	adds	r5, r2, r1
 8007fc0:	42a5      	cmp	r5, r4
 8007fc2:	d10b      	bne.n	8007fdc <_free_r+0x70>
 8007fc4:	6824      	ldr	r4, [r4, #0]
 8007fc6:	4421      	add	r1, r4
 8007fc8:	1854      	adds	r4, r2, r1
 8007fca:	42a3      	cmp	r3, r4
 8007fcc:	6011      	str	r1, [r2, #0]
 8007fce:	d1e0      	bne.n	8007f92 <_free_r+0x26>
 8007fd0:	681c      	ldr	r4, [r3, #0]
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	6053      	str	r3, [r2, #4]
 8007fd6:	4421      	add	r1, r4
 8007fd8:	6011      	str	r1, [r2, #0]
 8007fda:	e7da      	b.n	8007f92 <_free_r+0x26>
 8007fdc:	d902      	bls.n	8007fe4 <_free_r+0x78>
 8007fde:	230c      	movs	r3, #12
 8007fe0:	6003      	str	r3, [r0, #0]
 8007fe2:	e7d6      	b.n	8007f92 <_free_r+0x26>
 8007fe4:	6825      	ldr	r5, [r4, #0]
 8007fe6:	1961      	adds	r1, r4, r5
 8007fe8:	428b      	cmp	r3, r1
 8007fea:	bf04      	itt	eq
 8007fec:	6819      	ldreq	r1, [r3, #0]
 8007fee:	685b      	ldreq	r3, [r3, #4]
 8007ff0:	6063      	str	r3, [r4, #4]
 8007ff2:	bf04      	itt	eq
 8007ff4:	1949      	addeq	r1, r1, r5
 8007ff6:	6021      	streq	r1, [r4, #0]
 8007ff8:	6054      	str	r4, [r2, #4]
 8007ffa:	e7ca      	b.n	8007f92 <_free_r+0x26>
 8007ffc:	b003      	add	sp, #12
 8007ffe:	bd30      	pop	{r4, r5, pc}
 8008000:	20000600 	.word	0x20000600

08008004 <sbrk_aligned>:
 8008004:	b570      	push	{r4, r5, r6, lr}
 8008006:	4e0e      	ldr	r6, [pc, #56]	; (8008040 <sbrk_aligned+0x3c>)
 8008008:	460c      	mov	r4, r1
 800800a:	6831      	ldr	r1, [r6, #0]
 800800c:	4605      	mov	r5, r0
 800800e:	b911      	cbnz	r1, 8008016 <sbrk_aligned+0x12>
 8008010:	f000 f9e8 	bl	80083e4 <_sbrk_r>
 8008014:	6030      	str	r0, [r6, #0]
 8008016:	4621      	mov	r1, r4
 8008018:	4628      	mov	r0, r5
 800801a:	f000 f9e3 	bl	80083e4 <_sbrk_r>
 800801e:	1c43      	adds	r3, r0, #1
 8008020:	d00a      	beq.n	8008038 <sbrk_aligned+0x34>
 8008022:	1cc4      	adds	r4, r0, #3
 8008024:	f024 0403 	bic.w	r4, r4, #3
 8008028:	42a0      	cmp	r0, r4
 800802a:	d007      	beq.n	800803c <sbrk_aligned+0x38>
 800802c:	1a21      	subs	r1, r4, r0
 800802e:	4628      	mov	r0, r5
 8008030:	f000 f9d8 	bl	80083e4 <_sbrk_r>
 8008034:	3001      	adds	r0, #1
 8008036:	d101      	bne.n	800803c <sbrk_aligned+0x38>
 8008038:	f04f 34ff 	mov.w	r4, #4294967295
 800803c:	4620      	mov	r0, r4
 800803e:	bd70      	pop	{r4, r5, r6, pc}
 8008040:	20000604 	.word	0x20000604

08008044 <_malloc_r>:
 8008044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008048:	1ccd      	adds	r5, r1, #3
 800804a:	f025 0503 	bic.w	r5, r5, #3
 800804e:	3508      	adds	r5, #8
 8008050:	2d0c      	cmp	r5, #12
 8008052:	bf38      	it	cc
 8008054:	250c      	movcc	r5, #12
 8008056:	2d00      	cmp	r5, #0
 8008058:	4607      	mov	r7, r0
 800805a:	db01      	blt.n	8008060 <_malloc_r+0x1c>
 800805c:	42a9      	cmp	r1, r5
 800805e:	d905      	bls.n	800806c <_malloc_r+0x28>
 8008060:	230c      	movs	r3, #12
 8008062:	603b      	str	r3, [r7, #0]
 8008064:	2600      	movs	r6, #0
 8008066:	4630      	mov	r0, r6
 8008068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800806c:	4e2e      	ldr	r6, [pc, #184]	; (8008128 <_malloc_r+0xe4>)
 800806e:	f000 fa25 	bl	80084bc <__malloc_lock>
 8008072:	6833      	ldr	r3, [r6, #0]
 8008074:	461c      	mov	r4, r3
 8008076:	bb34      	cbnz	r4, 80080c6 <_malloc_r+0x82>
 8008078:	4629      	mov	r1, r5
 800807a:	4638      	mov	r0, r7
 800807c:	f7ff ffc2 	bl	8008004 <sbrk_aligned>
 8008080:	1c43      	adds	r3, r0, #1
 8008082:	4604      	mov	r4, r0
 8008084:	d14d      	bne.n	8008122 <_malloc_r+0xde>
 8008086:	6834      	ldr	r4, [r6, #0]
 8008088:	4626      	mov	r6, r4
 800808a:	2e00      	cmp	r6, #0
 800808c:	d140      	bne.n	8008110 <_malloc_r+0xcc>
 800808e:	6823      	ldr	r3, [r4, #0]
 8008090:	4631      	mov	r1, r6
 8008092:	4638      	mov	r0, r7
 8008094:	eb04 0803 	add.w	r8, r4, r3
 8008098:	f000 f9a4 	bl	80083e4 <_sbrk_r>
 800809c:	4580      	cmp	r8, r0
 800809e:	d13a      	bne.n	8008116 <_malloc_r+0xd2>
 80080a0:	6821      	ldr	r1, [r4, #0]
 80080a2:	3503      	adds	r5, #3
 80080a4:	1a6d      	subs	r5, r5, r1
 80080a6:	f025 0503 	bic.w	r5, r5, #3
 80080aa:	3508      	adds	r5, #8
 80080ac:	2d0c      	cmp	r5, #12
 80080ae:	bf38      	it	cc
 80080b0:	250c      	movcc	r5, #12
 80080b2:	4629      	mov	r1, r5
 80080b4:	4638      	mov	r0, r7
 80080b6:	f7ff ffa5 	bl	8008004 <sbrk_aligned>
 80080ba:	3001      	adds	r0, #1
 80080bc:	d02b      	beq.n	8008116 <_malloc_r+0xd2>
 80080be:	6823      	ldr	r3, [r4, #0]
 80080c0:	442b      	add	r3, r5
 80080c2:	6023      	str	r3, [r4, #0]
 80080c4:	e00e      	b.n	80080e4 <_malloc_r+0xa0>
 80080c6:	6822      	ldr	r2, [r4, #0]
 80080c8:	1b52      	subs	r2, r2, r5
 80080ca:	d41e      	bmi.n	800810a <_malloc_r+0xc6>
 80080cc:	2a0b      	cmp	r2, #11
 80080ce:	d916      	bls.n	80080fe <_malloc_r+0xba>
 80080d0:	1961      	adds	r1, r4, r5
 80080d2:	42a3      	cmp	r3, r4
 80080d4:	6025      	str	r5, [r4, #0]
 80080d6:	bf18      	it	ne
 80080d8:	6059      	strne	r1, [r3, #4]
 80080da:	6863      	ldr	r3, [r4, #4]
 80080dc:	bf08      	it	eq
 80080de:	6031      	streq	r1, [r6, #0]
 80080e0:	5162      	str	r2, [r4, r5]
 80080e2:	604b      	str	r3, [r1, #4]
 80080e4:	4638      	mov	r0, r7
 80080e6:	f104 060b 	add.w	r6, r4, #11
 80080ea:	f000 f9ed 	bl	80084c8 <__malloc_unlock>
 80080ee:	f026 0607 	bic.w	r6, r6, #7
 80080f2:	1d23      	adds	r3, r4, #4
 80080f4:	1af2      	subs	r2, r6, r3
 80080f6:	d0b6      	beq.n	8008066 <_malloc_r+0x22>
 80080f8:	1b9b      	subs	r3, r3, r6
 80080fa:	50a3      	str	r3, [r4, r2]
 80080fc:	e7b3      	b.n	8008066 <_malloc_r+0x22>
 80080fe:	6862      	ldr	r2, [r4, #4]
 8008100:	42a3      	cmp	r3, r4
 8008102:	bf0c      	ite	eq
 8008104:	6032      	streq	r2, [r6, #0]
 8008106:	605a      	strne	r2, [r3, #4]
 8008108:	e7ec      	b.n	80080e4 <_malloc_r+0xa0>
 800810a:	4623      	mov	r3, r4
 800810c:	6864      	ldr	r4, [r4, #4]
 800810e:	e7b2      	b.n	8008076 <_malloc_r+0x32>
 8008110:	4634      	mov	r4, r6
 8008112:	6876      	ldr	r6, [r6, #4]
 8008114:	e7b9      	b.n	800808a <_malloc_r+0x46>
 8008116:	230c      	movs	r3, #12
 8008118:	603b      	str	r3, [r7, #0]
 800811a:	4638      	mov	r0, r7
 800811c:	f000 f9d4 	bl	80084c8 <__malloc_unlock>
 8008120:	e7a1      	b.n	8008066 <_malloc_r+0x22>
 8008122:	6025      	str	r5, [r4, #0]
 8008124:	e7de      	b.n	80080e4 <_malloc_r+0xa0>
 8008126:	bf00      	nop
 8008128:	20000600 	.word	0x20000600

0800812c <__ssputs_r>:
 800812c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008130:	688e      	ldr	r6, [r1, #8]
 8008132:	429e      	cmp	r6, r3
 8008134:	4682      	mov	sl, r0
 8008136:	460c      	mov	r4, r1
 8008138:	4690      	mov	r8, r2
 800813a:	461f      	mov	r7, r3
 800813c:	d838      	bhi.n	80081b0 <__ssputs_r+0x84>
 800813e:	898a      	ldrh	r2, [r1, #12]
 8008140:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008144:	d032      	beq.n	80081ac <__ssputs_r+0x80>
 8008146:	6825      	ldr	r5, [r4, #0]
 8008148:	6909      	ldr	r1, [r1, #16]
 800814a:	eba5 0901 	sub.w	r9, r5, r1
 800814e:	6965      	ldr	r5, [r4, #20]
 8008150:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008154:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008158:	3301      	adds	r3, #1
 800815a:	444b      	add	r3, r9
 800815c:	106d      	asrs	r5, r5, #1
 800815e:	429d      	cmp	r5, r3
 8008160:	bf38      	it	cc
 8008162:	461d      	movcc	r5, r3
 8008164:	0553      	lsls	r3, r2, #21
 8008166:	d531      	bpl.n	80081cc <__ssputs_r+0xa0>
 8008168:	4629      	mov	r1, r5
 800816a:	f7ff ff6b 	bl	8008044 <_malloc_r>
 800816e:	4606      	mov	r6, r0
 8008170:	b950      	cbnz	r0, 8008188 <__ssputs_r+0x5c>
 8008172:	230c      	movs	r3, #12
 8008174:	f8ca 3000 	str.w	r3, [sl]
 8008178:	89a3      	ldrh	r3, [r4, #12]
 800817a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800817e:	81a3      	strh	r3, [r4, #12]
 8008180:	f04f 30ff 	mov.w	r0, #4294967295
 8008184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008188:	6921      	ldr	r1, [r4, #16]
 800818a:	464a      	mov	r2, r9
 800818c:	f7ff fb46 	bl	800781c <memcpy>
 8008190:	89a3      	ldrh	r3, [r4, #12]
 8008192:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008196:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800819a:	81a3      	strh	r3, [r4, #12]
 800819c:	6126      	str	r6, [r4, #16]
 800819e:	6165      	str	r5, [r4, #20]
 80081a0:	444e      	add	r6, r9
 80081a2:	eba5 0509 	sub.w	r5, r5, r9
 80081a6:	6026      	str	r6, [r4, #0]
 80081a8:	60a5      	str	r5, [r4, #8]
 80081aa:	463e      	mov	r6, r7
 80081ac:	42be      	cmp	r6, r7
 80081ae:	d900      	bls.n	80081b2 <__ssputs_r+0x86>
 80081b0:	463e      	mov	r6, r7
 80081b2:	6820      	ldr	r0, [r4, #0]
 80081b4:	4632      	mov	r2, r6
 80081b6:	4641      	mov	r1, r8
 80081b8:	f000 f966 	bl	8008488 <memmove>
 80081bc:	68a3      	ldr	r3, [r4, #8]
 80081be:	1b9b      	subs	r3, r3, r6
 80081c0:	60a3      	str	r3, [r4, #8]
 80081c2:	6823      	ldr	r3, [r4, #0]
 80081c4:	4433      	add	r3, r6
 80081c6:	6023      	str	r3, [r4, #0]
 80081c8:	2000      	movs	r0, #0
 80081ca:	e7db      	b.n	8008184 <__ssputs_r+0x58>
 80081cc:	462a      	mov	r2, r5
 80081ce:	f000 f981 	bl	80084d4 <_realloc_r>
 80081d2:	4606      	mov	r6, r0
 80081d4:	2800      	cmp	r0, #0
 80081d6:	d1e1      	bne.n	800819c <__ssputs_r+0x70>
 80081d8:	6921      	ldr	r1, [r4, #16]
 80081da:	4650      	mov	r0, sl
 80081dc:	f7ff fec6 	bl	8007f6c <_free_r>
 80081e0:	e7c7      	b.n	8008172 <__ssputs_r+0x46>
	...

080081e4 <_svfiprintf_r>:
 80081e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e8:	4698      	mov	r8, r3
 80081ea:	898b      	ldrh	r3, [r1, #12]
 80081ec:	061b      	lsls	r3, r3, #24
 80081ee:	b09d      	sub	sp, #116	; 0x74
 80081f0:	4607      	mov	r7, r0
 80081f2:	460d      	mov	r5, r1
 80081f4:	4614      	mov	r4, r2
 80081f6:	d50e      	bpl.n	8008216 <_svfiprintf_r+0x32>
 80081f8:	690b      	ldr	r3, [r1, #16]
 80081fa:	b963      	cbnz	r3, 8008216 <_svfiprintf_r+0x32>
 80081fc:	2140      	movs	r1, #64	; 0x40
 80081fe:	f7ff ff21 	bl	8008044 <_malloc_r>
 8008202:	6028      	str	r0, [r5, #0]
 8008204:	6128      	str	r0, [r5, #16]
 8008206:	b920      	cbnz	r0, 8008212 <_svfiprintf_r+0x2e>
 8008208:	230c      	movs	r3, #12
 800820a:	603b      	str	r3, [r7, #0]
 800820c:	f04f 30ff 	mov.w	r0, #4294967295
 8008210:	e0d1      	b.n	80083b6 <_svfiprintf_r+0x1d2>
 8008212:	2340      	movs	r3, #64	; 0x40
 8008214:	616b      	str	r3, [r5, #20]
 8008216:	2300      	movs	r3, #0
 8008218:	9309      	str	r3, [sp, #36]	; 0x24
 800821a:	2320      	movs	r3, #32
 800821c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008220:	f8cd 800c 	str.w	r8, [sp, #12]
 8008224:	2330      	movs	r3, #48	; 0x30
 8008226:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80083d0 <_svfiprintf_r+0x1ec>
 800822a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800822e:	f04f 0901 	mov.w	r9, #1
 8008232:	4623      	mov	r3, r4
 8008234:	469a      	mov	sl, r3
 8008236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800823a:	b10a      	cbz	r2, 8008240 <_svfiprintf_r+0x5c>
 800823c:	2a25      	cmp	r2, #37	; 0x25
 800823e:	d1f9      	bne.n	8008234 <_svfiprintf_r+0x50>
 8008240:	ebba 0b04 	subs.w	fp, sl, r4
 8008244:	d00b      	beq.n	800825e <_svfiprintf_r+0x7a>
 8008246:	465b      	mov	r3, fp
 8008248:	4622      	mov	r2, r4
 800824a:	4629      	mov	r1, r5
 800824c:	4638      	mov	r0, r7
 800824e:	f7ff ff6d 	bl	800812c <__ssputs_r>
 8008252:	3001      	adds	r0, #1
 8008254:	f000 80aa 	beq.w	80083ac <_svfiprintf_r+0x1c8>
 8008258:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800825a:	445a      	add	r2, fp
 800825c:	9209      	str	r2, [sp, #36]	; 0x24
 800825e:	f89a 3000 	ldrb.w	r3, [sl]
 8008262:	2b00      	cmp	r3, #0
 8008264:	f000 80a2 	beq.w	80083ac <_svfiprintf_r+0x1c8>
 8008268:	2300      	movs	r3, #0
 800826a:	f04f 32ff 	mov.w	r2, #4294967295
 800826e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008272:	f10a 0a01 	add.w	sl, sl, #1
 8008276:	9304      	str	r3, [sp, #16]
 8008278:	9307      	str	r3, [sp, #28]
 800827a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800827e:	931a      	str	r3, [sp, #104]	; 0x68
 8008280:	4654      	mov	r4, sl
 8008282:	2205      	movs	r2, #5
 8008284:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008288:	4851      	ldr	r0, [pc, #324]	; (80083d0 <_svfiprintf_r+0x1ec>)
 800828a:	f7f7 ffb9 	bl	8000200 <memchr>
 800828e:	9a04      	ldr	r2, [sp, #16]
 8008290:	b9d8      	cbnz	r0, 80082ca <_svfiprintf_r+0xe6>
 8008292:	06d0      	lsls	r0, r2, #27
 8008294:	bf44      	itt	mi
 8008296:	2320      	movmi	r3, #32
 8008298:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800829c:	0711      	lsls	r1, r2, #28
 800829e:	bf44      	itt	mi
 80082a0:	232b      	movmi	r3, #43	; 0x2b
 80082a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082a6:	f89a 3000 	ldrb.w	r3, [sl]
 80082aa:	2b2a      	cmp	r3, #42	; 0x2a
 80082ac:	d015      	beq.n	80082da <_svfiprintf_r+0xf6>
 80082ae:	9a07      	ldr	r2, [sp, #28]
 80082b0:	4654      	mov	r4, sl
 80082b2:	2000      	movs	r0, #0
 80082b4:	f04f 0c0a 	mov.w	ip, #10
 80082b8:	4621      	mov	r1, r4
 80082ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082be:	3b30      	subs	r3, #48	; 0x30
 80082c0:	2b09      	cmp	r3, #9
 80082c2:	d94e      	bls.n	8008362 <_svfiprintf_r+0x17e>
 80082c4:	b1b0      	cbz	r0, 80082f4 <_svfiprintf_r+0x110>
 80082c6:	9207      	str	r2, [sp, #28]
 80082c8:	e014      	b.n	80082f4 <_svfiprintf_r+0x110>
 80082ca:	eba0 0308 	sub.w	r3, r0, r8
 80082ce:	fa09 f303 	lsl.w	r3, r9, r3
 80082d2:	4313      	orrs	r3, r2
 80082d4:	9304      	str	r3, [sp, #16]
 80082d6:	46a2      	mov	sl, r4
 80082d8:	e7d2      	b.n	8008280 <_svfiprintf_r+0x9c>
 80082da:	9b03      	ldr	r3, [sp, #12]
 80082dc:	1d19      	adds	r1, r3, #4
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	9103      	str	r1, [sp, #12]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	bfbb      	ittet	lt
 80082e6:	425b      	neglt	r3, r3
 80082e8:	f042 0202 	orrlt.w	r2, r2, #2
 80082ec:	9307      	strge	r3, [sp, #28]
 80082ee:	9307      	strlt	r3, [sp, #28]
 80082f0:	bfb8      	it	lt
 80082f2:	9204      	strlt	r2, [sp, #16]
 80082f4:	7823      	ldrb	r3, [r4, #0]
 80082f6:	2b2e      	cmp	r3, #46	; 0x2e
 80082f8:	d10c      	bne.n	8008314 <_svfiprintf_r+0x130>
 80082fa:	7863      	ldrb	r3, [r4, #1]
 80082fc:	2b2a      	cmp	r3, #42	; 0x2a
 80082fe:	d135      	bne.n	800836c <_svfiprintf_r+0x188>
 8008300:	9b03      	ldr	r3, [sp, #12]
 8008302:	1d1a      	adds	r2, r3, #4
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	9203      	str	r2, [sp, #12]
 8008308:	2b00      	cmp	r3, #0
 800830a:	bfb8      	it	lt
 800830c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008310:	3402      	adds	r4, #2
 8008312:	9305      	str	r3, [sp, #20]
 8008314:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80083e0 <_svfiprintf_r+0x1fc>
 8008318:	7821      	ldrb	r1, [r4, #0]
 800831a:	2203      	movs	r2, #3
 800831c:	4650      	mov	r0, sl
 800831e:	f7f7 ff6f 	bl	8000200 <memchr>
 8008322:	b140      	cbz	r0, 8008336 <_svfiprintf_r+0x152>
 8008324:	2340      	movs	r3, #64	; 0x40
 8008326:	eba0 000a 	sub.w	r0, r0, sl
 800832a:	fa03 f000 	lsl.w	r0, r3, r0
 800832e:	9b04      	ldr	r3, [sp, #16]
 8008330:	4303      	orrs	r3, r0
 8008332:	3401      	adds	r4, #1
 8008334:	9304      	str	r3, [sp, #16]
 8008336:	f814 1b01 	ldrb.w	r1, [r4], #1
 800833a:	4826      	ldr	r0, [pc, #152]	; (80083d4 <_svfiprintf_r+0x1f0>)
 800833c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008340:	2206      	movs	r2, #6
 8008342:	f7f7 ff5d 	bl	8000200 <memchr>
 8008346:	2800      	cmp	r0, #0
 8008348:	d038      	beq.n	80083bc <_svfiprintf_r+0x1d8>
 800834a:	4b23      	ldr	r3, [pc, #140]	; (80083d8 <_svfiprintf_r+0x1f4>)
 800834c:	bb1b      	cbnz	r3, 8008396 <_svfiprintf_r+0x1b2>
 800834e:	9b03      	ldr	r3, [sp, #12]
 8008350:	3307      	adds	r3, #7
 8008352:	f023 0307 	bic.w	r3, r3, #7
 8008356:	3308      	adds	r3, #8
 8008358:	9303      	str	r3, [sp, #12]
 800835a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800835c:	4433      	add	r3, r6
 800835e:	9309      	str	r3, [sp, #36]	; 0x24
 8008360:	e767      	b.n	8008232 <_svfiprintf_r+0x4e>
 8008362:	fb0c 3202 	mla	r2, ip, r2, r3
 8008366:	460c      	mov	r4, r1
 8008368:	2001      	movs	r0, #1
 800836a:	e7a5      	b.n	80082b8 <_svfiprintf_r+0xd4>
 800836c:	2300      	movs	r3, #0
 800836e:	3401      	adds	r4, #1
 8008370:	9305      	str	r3, [sp, #20]
 8008372:	4619      	mov	r1, r3
 8008374:	f04f 0c0a 	mov.w	ip, #10
 8008378:	4620      	mov	r0, r4
 800837a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800837e:	3a30      	subs	r2, #48	; 0x30
 8008380:	2a09      	cmp	r2, #9
 8008382:	d903      	bls.n	800838c <_svfiprintf_r+0x1a8>
 8008384:	2b00      	cmp	r3, #0
 8008386:	d0c5      	beq.n	8008314 <_svfiprintf_r+0x130>
 8008388:	9105      	str	r1, [sp, #20]
 800838a:	e7c3      	b.n	8008314 <_svfiprintf_r+0x130>
 800838c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008390:	4604      	mov	r4, r0
 8008392:	2301      	movs	r3, #1
 8008394:	e7f0      	b.n	8008378 <_svfiprintf_r+0x194>
 8008396:	ab03      	add	r3, sp, #12
 8008398:	9300      	str	r3, [sp, #0]
 800839a:	462a      	mov	r2, r5
 800839c:	4b0f      	ldr	r3, [pc, #60]	; (80083dc <_svfiprintf_r+0x1f8>)
 800839e:	a904      	add	r1, sp, #16
 80083a0:	4638      	mov	r0, r7
 80083a2:	f7fd ffcb 	bl	800633c <_printf_float>
 80083a6:	1c42      	adds	r2, r0, #1
 80083a8:	4606      	mov	r6, r0
 80083aa:	d1d6      	bne.n	800835a <_svfiprintf_r+0x176>
 80083ac:	89ab      	ldrh	r3, [r5, #12]
 80083ae:	065b      	lsls	r3, r3, #25
 80083b0:	f53f af2c 	bmi.w	800820c <_svfiprintf_r+0x28>
 80083b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80083b6:	b01d      	add	sp, #116	; 0x74
 80083b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083bc:	ab03      	add	r3, sp, #12
 80083be:	9300      	str	r3, [sp, #0]
 80083c0:	462a      	mov	r2, r5
 80083c2:	4b06      	ldr	r3, [pc, #24]	; (80083dc <_svfiprintf_r+0x1f8>)
 80083c4:	a904      	add	r1, sp, #16
 80083c6:	4638      	mov	r0, r7
 80083c8:	f7fe fa5c 	bl	8006884 <_printf_i>
 80083cc:	e7eb      	b.n	80083a6 <_svfiprintf_r+0x1c2>
 80083ce:	bf00      	nop
 80083d0:	0800ace4 	.word	0x0800ace4
 80083d4:	0800acee 	.word	0x0800acee
 80083d8:	0800633d 	.word	0x0800633d
 80083dc:	0800812d 	.word	0x0800812d
 80083e0:	0800acea 	.word	0x0800acea

080083e4 <_sbrk_r>:
 80083e4:	b538      	push	{r3, r4, r5, lr}
 80083e6:	4d06      	ldr	r5, [pc, #24]	; (8008400 <_sbrk_r+0x1c>)
 80083e8:	2300      	movs	r3, #0
 80083ea:	4604      	mov	r4, r0
 80083ec:	4608      	mov	r0, r1
 80083ee:	602b      	str	r3, [r5, #0]
 80083f0:	f7f8 ffec 	bl	80013cc <_sbrk>
 80083f4:	1c43      	adds	r3, r0, #1
 80083f6:	d102      	bne.n	80083fe <_sbrk_r+0x1a>
 80083f8:	682b      	ldr	r3, [r5, #0]
 80083fa:	b103      	cbz	r3, 80083fe <_sbrk_r+0x1a>
 80083fc:	6023      	str	r3, [r4, #0]
 80083fe:	bd38      	pop	{r3, r4, r5, pc}
 8008400:	20000608 	.word	0x20000608

08008404 <__assert_func>:
 8008404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008406:	4614      	mov	r4, r2
 8008408:	461a      	mov	r2, r3
 800840a:	4b09      	ldr	r3, [pc, #36]	; (8008430 <__assert_func+0x2c>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4605      	mov	r5, r0
 8008410:	68d8      	ldr	r0, [r3, #12]
 8008412:	b14c      	cbz	r4, 8008428 <__assert_func+0x24>
 8008414:	4b07      	ldr	r3, [pc, #28]	; (8008434 <__assert_func+0x30>)
 8008416:	9100      	str	r1, [sp, #0]
 8008418:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800841c:	4906      	ldr	r1, [pc, #24]	; (8008438 <__assert_func+0x34>)
 800841e:	462b      	mov	r3, r5
 8008420:	f000 f80e 	bl	8008440 <fiprintf>
 8008424:	f000 faac 	bl	8008980 <abort>
 8008428:	4b04      	ldr	r3, [pc, #16]	; (800843c <__assert_func+0x38>)
 800842a:	461c      	mov	r4, r3
 800842c:	e7f3      	b.n	8008416 <__assert_func+0x12>
 800842e:	bf00      	nop
 8008430:	20000088 	.word	0x20000088
 8008434:	0800acf5 	.word	0x0800acf5
 8008438:	0800ad02 	.word	0x0800ad02
 800843c:	0800ad30 	.word	0x0800ad30

08008440 <fiprintf>:
 8008440:	b40e      	push	{r1, r2, r3}
 8008442:	b503      	push	{r0, r1, lr}
 8008444:	4601      	mov	r1, r0
 8008446:	ab03      	add	r3, sp, #12
 8008448:	4805      	ldr	r0, [pc, #20]	; (8008460 <fiprintf+0x20>)
 800844a:	f853 2b04 	ldr.w	r2, [r3], #4
 800844e:	6800      	ldr	r0, [r0, #0]
 8008450:	9301      	str	r3, [sp, #4]
 8008452:	f000 f897 	bl	8008584 <_vfiprintf_r>
 8008456:	b002      	add	sp, #8
 8008458:	f85d eb04 	ldr.w	lr, [sp], #4
 800845c:	b003      	add	sp, #12
 800845e:	4770      	bx	lr
 8008460:	20000088 	.word	0x20000088

08008464 <__ascii_mbtowc>:
 8008464:	b082      	sub	sp, #8
 8008466:	b901      	cbnz	r1, 800846a <__ascii_mbtowc+0x6>
 8008468:	a901      	add	r1, sp, #4
 800846a:	b142      	cbz	r2, 800847e <__ascii_mbtowc+0x1a>
 800846c:	b14b      	cbz	r3, 8008482 <__ascii_mbtowc+0x1e>
 800846e:	7813      	ldrb	r3, [r2, #0]
 8008470:	600b      	str	r3, [r1, #0]
 8008472:	7812      	ldrb	r2, [r2, #0]
 8008474:	1e10      	subs	r0, r2, #0
 8008476:	bf18      	it	ne
 8008478:	2001      	movne	r0, #1
 800847a:	b002      	add	sp, #8
 800847c:	4770      	bx	lr
 800847e:	4610      	mov	r0, r2
 8008480:	e7fb      	b.n	800847a <__ascii_mbtowc+0x16>
 8008482:	f06f 0001 	mvn.w	r0, #1
 8008486:	e7f8      	b.n	800847a <__ascii_mbtowc+0x16>

08008488 <memmove>:
 8008488:	4288      	cmp	r0, r1
 800848a:	b510      	push	{r4, lr}
 800848c:	eb01 0402 	add.w	r4, r1, r2
 8008490:	d902      	bls.n	8008498 <memmove+0x10>
 8008492:	4284      	cmp	r4, r0
 8008494:	4623      	mov	r3, r4
 8008496:	d807      	bhi.n	80084a8 <memmove+0x20>
 8008498:	1e43      	subs	r3, r0, #1
 800849a:	42a1      	cmp	r1, r4
 800849c:	d008      	beq.n	80084b0 <memmove+0x28>
 800849e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80084a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80084a6:	e7f8      	b.n	800849a <memmove+0x12>
 80084a8:	4402      	add	r2, r0
 80084aa:	4601      	mov	r1, r0
 80084ac:	428a      	cmp	r2, r1
 80084ae:	d100      	bne.n	80084b2 <memmove+0x2a>
 80084b0:	bd10      	pop	{r4, pc}
 80084b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80084b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80084ba:	e7f7      	b.n	80084ac <memmove+0x24>

080084bc <__malloc_lock>:
 80084bc:	4801      	ldr	r0, [pc, #4]	; (80084c4 <__malloc_lock+0x8>)
 80084be:	f000 bc1f 	b.w	8008d00 <__retarget_lock_acquire_recursive>
 80084c2:	bf00      	nop
 80084c4:	2000060c 	.word	0x2000060c

080084c8 <__malloc_unlock>:
 80084c8:	4801      	ldr	r0, [pc, #4]	; (80084d0 <__malloc_unlock+0x8>)
 80084ca:	f000 bc1a 	b.w	8008d02 <__retarget_lock_release_recursive>
 80084ce:	bf00      	nop
 80084d0:	2000060c 	.word	0x2000060c

080084d4 <_realloc_r>:
 80084d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084d8:	4680      	mov	r8, r0
 80084da:	4614      	mov	r4, r2
 80084dc:	460e      	mov	r6, r1
 80084de:	b921      	cbnz	r1, 80084ea <_realloc_r+0x16>
 80084e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084e4:	4611      	mov	r1, r2
 80084e6:	f7ff bdad 	b.w	8008044 <_malloc_r>
 80084ea:	b92a      	cbnz	r2, 80084f8 <_realloc_r+0x24>
 80084ec:	f7ff fd3e 	bl	8007f6c <_free_r>
 80084f0:	4625      	mov	r5, r4
 80084f2:	4628      	mov	r0, r5
 80084f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084f8:	f000 fc6a 	bl	8008dd0 <_malloc_usable_size_r>
 80084fc:	4284      	cmp	r4, r0
 80084fe:	4607      	mov	r7, r0
 8008500:	d802      	bhi.n	8008508 <_realloc_r+0x34>
 8008502:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008506:	d812      	bhi.n	800852e <_realloc_r+0x5a>
 8008508:	4621      	mov	r1, r4
 800850a:	4640      	mov	r0, r8
 800850c:	f7ff fd9a 	bl	8008044 <_malloc_r>
 8008510:	4605      	mov	r5, r0
 8008512:	2800      	cmp	r0, #0
 8008514:	d0ed      	beq.n	80084f2 <_realloc_r+0x1e>
 8008516:	42bc      	cmp	r4, r7
 8008518:	4622      	mov	r2, r4
 800851a:	4631      	mov	r1, r6
 800851c:	bf28      	it	cs
 800851e:	463a      	movcs	r2, r7
 8008520:	f7ff f97c 	bl	800781c <memcpy>
 8008524:	4631      	mov	r1, r6
 8008526:	4640      	mov	r0, r8
 8008528:	f7ff fd20 	bl	8007f6c <_free_r>
 800852c:	e7e1      	b.n	80084f2 <_realloc_r+0x1e>
 800852e:	4635      	mov	r5, r6
 8008530:	e7df      	b.n	80084f2 <_realloc_r+0x1e>

08008532 <__sfputc_r>:
 8008532:	6893      	ldr	r3, [r2, #8]
 8008534:	3b01      	subs	r3, #1
 8008536:	2b00      	cmp	r3, #0
 8008538:	b410      	push	{r4}
 800853a:	6093      	str	r3, [r2, #8]
 800853c:	da08      	bge.n	8008550 <__sfputc_r+0x1e>
 800853e:	6994      	ldr	r4, [r2, #24]
 8008540:	42a3      	cmp	r3, r4
 8008542:	db01      	blt.n	8008548 <__sfputc_r+0x16>
 8008544:	290a      	cmp	r1, #10
 8008546:	d103      	bne.n	8008550 <__sfputc_r+0x1e>
 8008548:	f85d 4b04 	ldr.w	r4, [sp], #4
 800854c:	f000 b94a 	b.w	80087e4 <__swbuf_r>
 8008550:	6813      	ldr	r3, [r2, #0]
 8008552:	1c58      	adds	r0, r3, #1
 8008554:	6010      	str	r0, [r2, #0]
 8008556:	7019      	strb	r1, [r3, #0]
 8008558:	4608      	mov	r0, r1
 800855a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800855e:	4770      	bx	lr

08008560 <__sfputs_r>:
 8008560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008562:	4606      	mov	r6, r0
 8008564:	460f      	mov	r7, r1
 8008566:	4614      	mov	r4, r2
 8008568:	18d5      	adds	r5, r2, r3
 800856a:	42ac      	cmp	r4, r5
 800856c:	d101      	bne.n	8008572 <__sfputs_r+0x12>
 800856e:	2000      	movs	r0, #0
 8008570:	e007      	b.n	8008582 <__sfputs_r+0x22>
 8008572:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008576:	463a      	mov	r2, r7
 8008578:	4630      	mov	r0, r6
 800857a:	f7ff ffda 	bl	8008532 <__sfputc_r>
 800857e:	1c43      	adds	r3, r0, #1
 8008580:	d1f3      	bne.n	800856a <__sfputs_r+0xa>
 8008582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008584 <_vfiprintf_r>:
 8008584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008588:	460d      	mov	r5, r1
 800858a:	b09d      	sub	sp, #116	; 0x74
 800858c:	4614      	mov	r4, r2
 800858e:	4698      	mov	r8, r3
 8008590:	4606      	mov	r6, r0
 8008592:	b118      	cbz	r0, 800859c <_vfiprintf_r+0x18>
 8008594:	6983      	ldr	r3, [r0, #24]
 8008596:	b90b      	cbnz	r3, 800859c <_vfiprintf_r+0x18>
 8008598:	f000 fb14 	bl	8008bc4 <__sinit>
 800859c:	4b89      	ldr	r3, [pc, #548]	; (80087c4 <_vfiprintf_r+0x240>)
 800859e:	429d      	cmp	r5, r3
 80085a0:	d11b      	bne.n	80085da <_vfiprintf_r+0x56>
 80085a2:	6875      	ldr	r5, [r6, #4]
 80085a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085a6:	07d9      	lsls	r1, r3, #31
 80085a8:	d405      	bmi.n	80085b6 <_vfiprintf_r+0x32>
 80085aa:	89ab      	ldrh	r3, [r5, #12]
 80085ac:	059a      	lsls	r2, r3, #22
 80085ae:	d402      	bmi.n	80085b6 <_vfiprintf_r+0x32>
 80085b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085b2:	f000 fba5 	bl	8008d00 <__retarget_lock_acquire_recursive>
 80085b6:	89ab      	ldrh	r3, [r5, #12]
 80085b8:	071b      	lsls	r3, r3, #28
 80085ba:	d501      	bpl.n	80085c0 <_vfiprintf_r+0x3c>
 80085bc:	692b      	ldr	r3, [r5, #16]
 80085be:	b9eb      	cbnz	r3, 80085fc <_vfiprintf_r+0x78>
 80085c0:	4629      	mov	r1, r5
 80085c2:	4630      	mov	r0, r6
 80085c4:	f000 f96e 	bl	80088a4 <__swsetup_r>
 80085c8:	b1c0      	cbz	r0, 80085fc <_vfiprintf_r+0x78>
 80085ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085cc:	07dc      	lsls	r4, r3, #31
 80085ce:	d50e      	bpl.n	80085ee <_vfiprintf_r+0x6a>
 80085d0:	f04f 30ff 	mov.w	r0, #4294967295
 80085d4:	b01d      	add	sp, #116	; 0x74
 80085d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085da:	4b7b      	ldr	r3, [pc, #492]	; (80087c8 <_vfiprintf_r+0x244>)
 80085dc:	429d      	cmp	r5, r3
 80085de:	d101      	bne.n	80085e4 <_vfiprintf_r+0x60>
 80085e0:	68b5      	ldr	r5, [r6, #8]
 80085e2:	e7df      	b.n	80085a4 <_vfiprintf_r+0x20>
 80085e4:	4b79      	ldr	r3, [pc, #484]	; (80087cc <_vfiprintf_r+0x248>)
 80085e6:	429d      	cmp	r5, r3
 80085e8:	bf08      	it	eq
 80085ea:	68f5      	ldreq	r5, [r6, #12]
 80085ec:	e7da      	b.n	80085a4 <_vfiprintf_r+0x20>
 80085ee:	89ab      	ldrh	r3, [r5, #12]
 80085f0:	0598      	lsls	r0, r3, #22
 80085f2:	d4ed      	bmi.n	80085d0 <_vfiprintf_r+0x4c>
 80085f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085f6:	f000 fb84 	bl	8008d02 <__retarget_lock_release_recursive>
 80085fa:	e7e9      	b.n	80085d0 <_vfiprintf_r+0x4c>
 80085fc:	2300      	movs	r3, #0
 80085fe:	9309      	str	r3, [sp, #36]	; 0x24
 8008600:	2320      	movs	r3, #32
 8008602:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008606:	f8cd 800c 	str.w	r8, [sp, #12]
 800860a:	2330      	movs	r3, #48	; 0x30
 800860c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80087d0 <_vfiprintf_r+0x24c>
 8008610:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008614:	f04f 0901 	mov.w	r9, #1
 8008618:	4623      	mov	r3, r4
 800861a:	469a      	mov	sl, r3
 800861c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008620:	b10a      	cbz	r2, 8008626 <_vfiprintf_r+0xa2>
 8008622:	2a25      	cmp	r2, #37	; 0x25
 8008624:	d1f9      	bne.n	800861a <_vfiprintf_r+0x96>
 8008626:	ebba 0b04 	subs.w	fp, sl, r4
 800862a:	d00b      	beq.n	8008644 <_vfiprintf_r+0xc0>
 800862c:	465b      	mov	r3, fp
 800862e:	4622      	mov	r2, r4
 8008630:	4629      	mov	r1, r5
 8008632:	4630      	mov	r0, r6
 8008634:	f7ff ff94 	bl	8008560 <__sfputs_r>
 8008638:	3001      	adds	r0, #1
 800863a:	f000 80aa 	beq.w	8008792 <_vfiprintf_r+0x20e>
 800863e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008640:	445a      	add	r2, fp
 8008642:	9209      	str	r2, [sp, #36]	; 0x24
 8008644:	f89a 3000 	ldrb.w	r3, [sl]
 8008648:	2b00      	cmp	r3, #0
 800864a:	f000 80a2 	beq.w	8008792 <_vfiprintf_r+0x20e>
 800864e:	2300      	movs	r3, #0
 8008650:	f04f 32ff 	mov.w	r2, #4294967295
 8008654:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008658:	f10a 0a01 	add.w	sl, sl, #1
 800865c:	9304      	str	r3, [sp, #16]
 800865e:	9307      	str	r3, [sp, #28]
 8008660:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008664:	931a      	str	r3, [sp, #104]	; 0x68
 8008666:	4654      	mov	r4, sl
 8008668:	2205      	movs	r2, #5
 800866a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800866e:	4858      	ldr	r0, [pc, #352]	; (80087d0 <_vfiprintf_r+0x24c>)
 8008670:	f7f7 fdc6 	bl	8000200 <memchr>
 8008674:	9a04      	ldr	r2, [sp, #16]
 8008676:	b9d8      	cbnz	r0, 80086b0 <_vfiprintf_r+0x12c>
 8008678:	06d1      	lsls	r1, r2, #27
 800867a:	bf44      	itt	mi
 800867c:	2320      	movmi	r3, #32
 800867e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008682:	0713      	lsls	r3, r2, #28
 8008684:	bf44      	itt	mi
 8008686:	232b      	movmi	r3, #43	; 0x2b
 8008688:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800868c:	f89a 3000 	ldrb.w	r3, [sl]
 8008690:	2b2a      	cmp	r3, #42	; 0x2a
 8008692:	d015      	beq.n	80086c0 <_vfiprintf_r+0x13c>
 8008694:	9a07      	ldr	r2, [sp, #28]
 8008696:	4654      	mov	r4, sl
 8008698:	2000      	movs	r0, #0
 800869a:	f04f 0c0a 	mov.w	ip, #10
 800869e:	4621      	mov	r1, r4
 80086a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086a4:	3b30      	subs	r3, #48	; 0x30
 80086a6:	2b09      	cmp	r3, #9
 80086a8:	d94e      	bls.n	8008748 <_vfiprintf_r+0x1c4>
 80086aa:	b1b0      	cbz	r0, 80086da <_vfiprintf_r+0x156>
 80086ac:	9207      	str	r2, [sp, #28]
 80086ae:	e014      	b.n	80086da <_vfiprintf_r+0x156>
 80086b0:	eba0 0308 	sub.w	r3, r0, r8
 80086b4:	fa09 f303 	lsl.w	r3, r9, r3
 80086b8:	4313      	orrs	r3, r2
 80086ba:	9304      	str	r3, [sp, #16]
 80086bc:	46a2      	mov	sl, r4
 80086be:	e7d2      	b.n	8008666 <_vfiprintf_r+0xe2>
 80086c0:	9b03      	ldr	r3, [sp, #12]
 80086c2:	1d19      	adds	r1, r3, #4
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	9103      	str	r1, [sp, #12]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	bfbb      	ittet	lt
 80086cc:	425b      	neglt	r3, r3
 80086ce:	f042 0202 	orrlt.w	r2, r2, #2
 80086d2:	9307      	strge	r3, [sp, #28]
 80086d4:	9307      	strlt	r3, [sp, #28]
 80086d6:	bfb8      	it	lt
 80086d8:	9204      	strlt	r2, [sp, #16]
 80086da:	7823      	ldrb	r3, [r4, #0]
 80086dc:	2b2e      	cmp	r3, #46	; 0x2e
 80086de:	d10c      	bne.n	80086fa <_vfiprintf_r+0x176>
 80086e0:	7863      	ldrb	r3, [r4, #1]
 80086e2:	2b2a      	cmp	r3, #42	; 0x2a
 80086e4:	d135      	bne.n	8008752 <_vfiprintf_r+0x1ce>
 80086e6:	9b03      	ldr	r3, [sp, #12]
 80086e8:	1d1a      	adds	r2, r3, #4
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	9203      	str	r2, [sp, #12]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	bfb8      	it	lt
 80086f2:	f04f 33ff 	movlt.w	r3, #4294967295
 80086f6:	3402      	adds	r4, #2
 80086f8:	9305      	str	r3, [sp, #20]
 80086fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80087e0 <_vfiprintf_r+0x25c>
 80086fe:	7821      	ldrb	r1, [r4, #0]
 8008700:	2203      	movs	r2, #3
 8008702:	4650      	mov	r0, sl
 8008704:	f7f7 fd7c 	bl	8000200 <memchr>
 8008708:	b140      	cbz	r0, 800871c <_vfiprintf_r+0x198>
 800870a:	2340      	movs	r3, #64	; 0x40
 800870c:	eba0 000a 	sub.w	r0, r0, sl
 8008710:	fa03 f000 	lsl.w	r0, r3, r0
 8008714:	9b04      	ldr	r3, [sp, #16]
 8008716:	4303      	orrs	r3, r0
 8008718:	3401      	adds	r4, #1
 800871a:	9304      	str	r3, [sp, #16]
 800871c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008720:	482c      	ldr	r0, [pc, #176]	; (80087d4 <_vfiprintf_r+0x250>)
 8008722:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008726:	2206      	movs	r2, #6
 8008728:	f7f7 fd6a 	bl	8000200 <memchr>
 800872c:	2800      	cmp	r0, #0
 800872e:	d03f      	beq.n	80087b0 <_vfiprintf_r+0x22c>
 8008730:	4b29      	ldr	r3, [pc, #164]	; (80087d8 <_vfiprintf_r+0x254>)
 8008732:	bb1b      	cbnz	r3, 800877c <_vfiprintf_r+0x1f8>
 8008734:	9b03      	ldr	r3, [sp, #12]
 8008736:	3307      	adds	r3, #7
 8008738:	f023 0307 	bic.w	r3, r3, #7
 800873c:	3308      	adds	r3, #8
 800873e:	9303      	str	r3, [sp, #12]
 8008740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008742:	443b      	add	r3, r7
 8008744:	9309      	str	r3, [sp, #36]	; 0x24
 8008746:	e767      	b.n	8008618 <_vfiprintf_r+0x94>
 8008748:	fb0c 3202 	mla	r2, ip, r2, r3
 800874c:	460c      	mov	r4, r1
 800874e:	2001      	movs	r0, #1
 8008750:	e7a5      	b.n	800869e <_vfiprintf_r+0x11a>
 8008752:	2300      	movs	r3, #0
 8008754:	3401      	adds	r4, #1
 8008756:	9305      	str	r3, [sp, #20]
 8008758:	4619      	mov	r1, r3
 800875a:	f04f 0c0a 	mov.w	ip, #10
 800875e:	4620      	mov	r0, r4
 8008760:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008764:	3a30      	subs	r2, #48	; 0x30
 8008766:	2a09      	cmp	r2, #9
 8008768:	d903      	bls.n	8008772 <_vfiprintf_r+0x1ee>
 800876a:	2b00      	cmp	r3, #0
 800876c:	d0c5      	beq.n	80086fa <_vfiprintf_r+0x176>
 800876e:	9105      	str	r1, [sp, #20]
 8008770:	e7c3      	b.n	80086fa <_vfiprintf_r+0x176>
 8008772:	fb0c 2101 	mla	r1, ip, r1, r2
 8008776:	4604      	mov	r4, r0
 8008778:	2301      	movs	r3, #1
 800877a:	e7f0      	b.n	800875e <_vfiprintf_r+0x1da>
 800877c:	ab03      	add	r3, sp, #12
 800877e:	9300      	str	r3, [sp, #0]
 8008780:	462a      	mov	r2, r5
 8008782:	4b16      	ldr	r3, [pc, #88]	; (80087dc <_vfiprintf_r+0x258>)
 8008784:	a904      	add	r1, sp, #16
 8008786:	4630      	mov	r0, r6
 8008788:	f7fd fdd8 	bl	800633c <_printf_float>
 800878c:	4607      	mov	r7, r0
 800878e:	1c78      	adds	r0, r7, #1
 8008790:	d1d6      	bne.n	8008740 <_vfiprintf_r+0x1bc>
 8008792:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008794:	07d9      	lsls	r1, r3, #31
 8008796:	d405      	bmi.n	80087a4 <_vfiprintf_r+0x220>
 8008798:	89ab      	ldrh	r3, [r5, #12]
 800879a:	059a      	lsls	r2, r3, #22
 800879c:	d402      	bmi.n	80087a4 <_vfiprintf_r+0x220>
 800879e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087a0:	f000 faaf 	bl	8008d02 <__retarget_lock_release_recursive>
 80087a4:	89ab      	ldrh	r3, [r5, #12]
 80087a6:	065b      	lsls	r3, r3, #25
 80087a8:	f53f af12 	bmi.w	80085d0 <_vfiprintf_r+0x4c>
 80087ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80087ae:	e711      	b.n	80085d4 <_vfiprintf_r+0x50>
 80087b0:	ab03      	add	r3, sp, #12
 80087b2:	9300      	str	r3, [sp, #0]
 80087b4:	462a      	mov	r2, r5
 80087b6:	4b09      	ldr	r3, [pc, #36]	; (80087dc <_vfiprintf_r+0x258>)
 80087b8:	a904      	add	r1, sp, #16
 80087ba:	4630      	mov	r0, r6
 80087bc:	f7fe f862 	bl	8006884 <_printf_i>
 80087c0:	e7e4      	b.n	800878c <_vfiprintf_r+0x208>
 80087c2:	bf00      	nop
 80087c4:	0800ae5c 	.word	0x0800ae5c
 80087c8:	0800ae7c 	.word	0x0800ae7c
 80087cc:	0800ae3c 	.word	0x0800ae3c
 80087d0:	0800ace4 	.word	0x0800ace4
 80087d4:	0800acee 	.word	0x0800acee
 80087d8:	0800633d 	.word	0x0800633d
 80087dc:	08008561 	.word	0x08008561
 80087e0:	0800acea 	.word	0x0800acea

080087e4 <__swbuf_r>:
 80087e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087e6:	460e      	mov	r6, r1
 80087e8:	4614      	mov	r4, r2
 80087ea:	4605      	mov	r5, r0
 80087ec:	b118      	cbz	r0, 80087f6 <__swbuf_r+0x12>
 80087ee:	6983      	ldr	r3, [r0, #24]
 80087f0:	b90b      	cbnz	r3, 80087f6 <__swbuf_r+0x12>
 80087f2:	f000 f9e7 	bl	8008bc4 <__sinit>
 80087f6:	4b21      	ldr	r3, [pc, #132]	; (800887c <__swbuf_r+0x98>)
 80087f8:	429c      	cmp	r4, r3
 80087fa:	d12b      	bne.n	8008854 <__swbuf_r+0x70>
 80087fc:	686c      	ldr	r4, [r5, #4]
 80087fe:	69a3      	ldr	r3, [r4, #24]
 8008800:	60a3      	str	r3, [r4, #8]
 8008802:	89a3      	ldrh	r3, [r4, #12]
 8008804:	071a      	lsls	r2, r3, #28
 8008806:	d52f      	bpl.n	8008868 <__swbuf_r+0x84>
 8008808:	6923      	ldr	r3, [r4, #16]
 800880a:	b36b      	cbz	r3, 8008868 <__swbuf_r+0x84>
 800880c:	6923      	ldr	r3, [r4, #16]
 800880e:	6820      	ldr	r0, [r4, #0]
 8008810:	1ac0      	subs	r0, r0, r3
 8008812:	6963      	ldr	r3, [r4, #20]
 8008814:	b2f6      	uxtb	r6, r6
 8008816:	4283      	cmp	r3, r0
 8008818:	4637      	mov	r7, r6
 800881a:	dc04      	bgt.n	8008826 <__swbuf_r+0x42>
 800881c:	4621      	mov	r1, r4
 800881e:	4628      	mov	r0, r5
 8008820:	f000 f93c 	bl	8008a9c <_fflush_r>
 8008824:	bb30      	cbnz	r0, 8008874 <__swbuf_r+0x90>
 8008826:	68a3      	ldr	r3, [r4, #8]
 8008828:	3b01      	subs	r3, #1
 800882a:	60a3      	str	r3, [r4, #8]
 800882c:	6823      	ldr	r3, [r4, #0]
 800882e:	1c5a      	adds	r2, r3, #1
 8008830:	6022      	str	r2, [r4, #0]
 8008832:	701e      	strb	r6, [r3, #0]
 8008834:	6963      	ldr	r3, [r4, #20]
 8008836:	3001      	adds	r0, #1
 8008838:	4283      	cmp	r3, r0
 800883a:	d004      	beq.n	8008846 <__swbuf_r+0x62>
 800883c:	89a3      	ldrh	r3, [r4, #12]
 800883e:	07db      	lsls	r3, r3, #31
 8008840:	d506      	bpl.n	8008850 <__swbuf_r+0x6c>
 8008842:	2e0a      	cmp	r6, #10
 8008844:	d104      	bne.n	8008850 <__swbuf_r+0x6c>
 8008846:	4621      	mov	r1, r4
 8008848:	4628      	mov	r0, r5
 800884a:	f000 f927 	bl	8008a9c <_fflush_r>
 800884e:	b988      	cbnz	r0, 8008874 <__swbuf_r+0x90>
 8008850:	4638      	mov	r0, r7
 8008852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008854:	4b0a      	ldr	r3, [pc, #40]	; (8008880 <__swbuf_r+0x9c>)
 8008856:	429c      	cmp	r4, r3
 8008858:	d101      	bne.n	800885e <__swbuf_r+0x7a>
 800885a:	68ac      	ldr	r4, [r5, #8]
 800885c:	e7cf      	b.n	80087fe <__swbuf_r+0x1a>
 800885e:	4b09      	ldr	r3, [pc, #36]	; (8008884 <__swbuf_r+0xa0>)
 8008860:	429c      	cmp	r4, r3
 8008862:	bf08      	it	eq
 8008864:	68ec      	ldreq	r4, [r5, #12]
 8008866:	e7ca      	b.n	80087fe <__swbuf_r+0x1a>
 8008868:	4621      	mov	r1, r4
 800886a:	4628      	mov	r0, r5
 800886c:	f000 f81a 	bl	80088a4 <__swsetup_r>
 8008870:	2800      	cmp	r0, #0
 8008872:	d0cb      	beq.n	800880c <__swbuf_r+0x28>
 8008874:	f04f 37ff 	mov.w	r7, #4294967295
 8008878:	e7ea      	b.n	8008850 <__swbuf_r+0x6c>
 800887a:	bf00      	nop
 800887c:	0800ae5c 	.word	0x0800ae5c
 8008880:	0800ae7c 	.word	0x0800ae7c
 8008884:	0800ae3c 	.word	0x0800ae3c

08008888 <__ascii_wctomb>:
 8008888:	b149      	cbz	r1, 800889e <__ascii_wctomb+0x16>
 800888a:	2aff      	cmp	r2, #255	; 0xff
 800888c:	bf85      	ittet	hi
 800888e:	238a      	movhi	r3, #138	; 0x8a
 8008890:	6003      	strhi	r3, [r0, #0]
 8008892:	700a      	strbls	r2, [r1, #0]
 8008894:	f04f 30ff 	movhi.w	r0, #4294967295
 8008898:	bf98      	it	ls
 800889a:	2001      	movls	r0, #1
 800889c:	4770      	bx	lr
 800889e:	4608      	mov	r0, r1
 80088a0:	4770      	bx	lr
	...

080088a4 <__swsetup_r>:
 80088a4:	4b32      	ldr	r3, [pc, #200]	; (8008970 <__swsetup_r+0xcc>)
 80088a6:	b570      	push	{r4, r5, r6, lr}
 80088a8:	681d      	ldr	r5, [r3, #0]
 80088aa:	4606      	mov	r6, r0
 80088ac:	460c      	mov	r4, r1
 80088ae:	b125      	cbz	r5, 80088ba <__swsetup_r+0x16>
 80088b0:	69ab      	ldr	r3, [r5, #24]
 80088b2:	b913      	cbnz	r3, 80088ba <__swsetup_r+0x16>
 80088b4:	4628      	mov	r0, r5
 80088b6:	f000 f985 	bl	8008bc4 <__sinit>
 80088ba:	4b2e      	ldr	r3, [pc, #184]	; (8008974 <__swsetup_r+0xd0>)
 80088bc:	429c      	cmp	r4, r3
 80088be:	d10f      	bne.n	80088e0 <__swsetup_r+0x3c>
 80088c0:	686c      	ldr	r4, [r5, #4]
 80088c2:	89a3      	ldrh	r3, [r4, #12]
 80088c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80088c8:	0719      	lsls	r1, r3, #28
 80088ca:	d42c      	bmi.n	8008926 <__swsetup_r+0x82>
 80088cc:	06dd      	lsls	r5, r3, #27
 80088ce:	d411      	bmi.n	80088f4 <__swsetup_r+0x50>
 80088d0:	2309      	movs	r3, #9
 80088d2:	6033      	str	r3, [r6, #0]
 80088d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80088d8:	81a3      	strh	r3, [r4, #12]
 80088da:	f04f 30ff 	mov.w	r0, #4294967295
 80088de:	e03e      	b.n	800895e <__swsetup_r+0xba>
 80088e0:	4b25      	ldr	r3, [pc, #148]	; (8008978 <__swsetup_r+0xd4>)
 80088e2:	429c      	cmp	r4, r3
 80088e4:	d101      	bne.n	80088ea <__swsetup_r+0x46>
 80088e6:	68ac      	ldr	r4, [r5, #8]
 80088e8:	e7eb      	b.n	80088c2 <__swsetup_r+0x1e>
 80088ea:	4b24      	ldr	r3, [pc, #144]	; (800897c <__swsetup_r+0xd8>)
 80088ec:	429c      	cmp	r4, r3
 80088ee:	bf08      	it	eq
 80088f0:	68ec      	ldreq	r4, [r5, #12]
 80088f2:	e7e6      	b.n	80088c2 <__swsetup_r+0x1e>
 80088f4:	0758      	lsls	r0, r3, #29
 80088f6:	d512      	bpl.n	800891e <__swsetup_r+0x7a>
 80088f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088fa:	b141      	cbz	r1, 800890e <__swsetup_r+0x6a>
 80088fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008900:	4299      	cmp	r1, r3
 8008902:	d002      	beq.n	800890a <__swsetup_r+0x66>
 8008904:	4630      	mov	r0, r6
 8008906:	f7ff fb31 	bl	8007f6c <_free_r>
 800890a:	2300      	movs	r3, #0
 800890c:	6363      	str	r3, [r4, #52]	; 0x34
 800890e:	89a3      	ldrh	r3, [r4, #12]
 8008910:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008914:	81a3      	strh	r3, [r4, #12]
 8008916:	2300      	movs	r3, #0
 8008918:	6063      	str	r3, [r4, #4]
 800891a:	6923      	ldr	r3, [r4, #16]
 800891c:	6023      	str	r3, [r4, #0]
 800891e:	89a3      	ldrh	r3, [r4, #12]
 8008920:	f043 0308 	orr.w	r3, r3, #8
 8008924:	81a3      	strh	r3, [r4, #12]
 8008926:	6923      	ldr	r3, [r4, #16]
 8008928:	b94b      	cbnz	r3, 800893e <__swsetup_r+0x9a>
 800892a:	89a3      	ldrh	r3, [r4, #12]
 800892c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008930:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008934:	d003      	beq.n	800893e <__swsetup_r+0x9a>
 8008936:	4621      	mov	r1, r4
 8008938:	4630      	mov	r0, r6
 800893a:	f000 fa09 	bl	8008d50 <__smakebuf_r>
 800893e:	89a0      	ldrh	r0, [r4, #12]
 8008940:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008944:	f010 0301 	ands.w	r3, r0, #1
 8008948:	d00a      	beq.n	8008960 <__swsetup_r+0xbc>
 800894a:	2300      	movs	r3, #0
 800894c:	60a3      	str	r3, [r4, #8]
 800894e:	6963      	ldr	r3, [r4, #20]
 8008950:	425b      	negs	r3, r3
 8008952:	61a3      	str	r3, [r4, #24]
 8008954:	6923      	ldr	r3, [r4, #16]
 8008956:	b943      	cbnz	r3, 800896a <__swsetup_r+0xc6>
 8008958:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800895c:	d1ba      	bne.n	80088d4 <__swsetup_r+0x30>
 800895e:	bd70      	pop	{r4, r5, r6, pc}
 8008960:	0781      	lsls	r1, r0, #30
 8008962:	bf58      	it	pl
 8008964:	6963      	ldrpl	r3, [r4, #20]
 8008966:	60a3      	str	r3, [r4, #8]
 8008968:	e7f4      	b.n	8008954 <__swsetup_r+0xb0>
 800896a:	2000      	movs	r0, #0
 800896c:	e7f7      	b.n	800895e <__swsetup_r+0xba>
 800896e:	bf00      	nop
 8008970:	20000088 	.word	0x20000088
 8008974:	0800ae5c 	.word	0x0800ae5c
 8008978:	0800ae7c 	.word	0x0800ae7c
 800897c:	0800ae3c 	.word	0x0800ae3c

08008980 <abort>:
 8008980:	b508      	push	{r3, lr}
 8008982:	2006      	movs	r0, #6
 8008984:	f000 fa54 	bl	8008e30 <raise>
 8008988:	2001      	movs	r0, #1
 800898a:	f7f8 fca7 	bl	80012dc <_exit>
	...

08008990 <__sflush_r>:
 8008990:	898a      	ldrh	r2, [r1, #12]
 8008992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008996:	4605      	mov	r5, r0
 8008998:	0710      	lsls	r0, r2, #28
 800899a:	460c      	mov	r4, r1
 800899c:	d458      	bmi.n	8008a50 <__sflush_r+0xc0>
 800899e:	684b      	ldr	r3, [r1, #4]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	dc05      	bgt.n	80089b0 <__sflush_r+0x20>
 80089a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	dc02      	bgt.n	80089b0 <__sflush_r+0x20>
 80089aa:	2000      	movs	r0, #0
 80089ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089b2:	2e00      	cmp	r6, #0
 80089b4:	d0f9      	beq.n	80089aa <__sflush_r+0x1a>
 80089b6:	2300      	movs	r3, #0
 80089b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80089bc:	682f      	ldr	r7, [r5, #0]
 80089be:	602b      	str	r3, [r5, #0]
 80089c0:	d032      	beq.n	8008a28 <__sflush_r+0x98>
 80089c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80089c4:	89a3      	ldrh	r3, [r4, #12]
 80089c6:	075a      	lsls	r2, r3, #29
 80089c8:	d505      	bpl.n	80089d6 <__sflush_r+0x46>
 80089ca:	6863      	ldr	r3, [r4, #4]
 80089cc:	1ac0      	subs	r0, r0, r3
 80089ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80089d0:	b10b      	cbz	r3, 80089d6 <__sflush_r+0x46>
 80089d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80089d4:	1ac0      	subs	r0, r0, r3
 80089d6:	2300      	movs	r3, #0
 80089d8:	4602      	mov	r2, r0
 80089da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089dc:	6a21      	ldr	r1, [r4, #32]
 80089de:	4628      	mov	r0, r5
 80089e0:	47b0      	blx	r6
 80089e2:	1c43      	adds	r3, r0, #1
 80089e4:	89a3      	ldrh	r3, [r4, #12]
 80089e6:	d106      	bne.n	80089f6 <__sflush_r+0x66>
 80089e8:	6829      	ldr	r1, [r5, #0]
 80089ea:	291d      	cmp	r1, #29
 80089ec:	d82c      	bhi.n	8008a48 <__sflush_r+0xb8>
 80089ee:	4a2a      	ldr	r2, [pc, #168]	; (8008a98 <__sflush_r+0x108>)
 80089f0:	40ca      	lsrs	r2, r1
 80089f2:	07d6      	lsls	r6, r2, #31
 80089f4:	d528      	bpl.n	8008a48 <__sflush_r+0xb8>
 80089f6:	2200      	movs	r2, #0
 80089f8:	6062      	str	r2, [r4, #4]
 80089fa:	04d9      	lsls	r1, r3, #19
 80089fc:	6922      	ldr	r2, [r4, #16]
 80089fe:	6022      	str	r2, [r4, #0]
 8008a00:	d504      	bpl.n	8008a0c <__sflush_r+0x7c>
 8008a02:	1c42      	adds	r2, r0, #1
 8008a04:	d101      	bne.n	8008a0a <__sflush_r+0x7a>
 8008a06:	682b      	ldr	r3, [r5, #0]
 8008a08:	b903      	cbnz	r3, 8008a0c <__sflush_r+0x7c>
 8008a0a:	6560      	str	r0, [r4, #84]	; 0x54
 8008a0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a0e:	602f      	str	r7, [r5, #0]
 8008a10:	2900      	cmp	r1, #0
 8008a12:	d0ca      	beq.n	80089aa <__sflush_r+0x1a>
 8008a14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a18:	4299      	cmp	r1, r3
 8008a1a:	d002      	beq.n	8008a22 <__sflush_r+0x92>
 8008a1c:	4628      	mov	r0, r5
 8008a1e:	f7ff faa5 	bl	8007f6c <_free_r>
 8008a22:	2000      	movs	r0, #0
 8008a24:	6360      	str	r0, [r4, #52]	; 0x34
 8008a26:	e7c1      	b.n	80089ac <__sflush_r+0x1c>
 8008a28:	6a21      	ldr	r1, [r4, #32]
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	4628      	mov	r0, r5
 8008a2e:	47b0      	blx	r6
 8008a30:	1c41      	adds	r1, r0, #1
 8008a32:	d1c7      	bne.n	80089c4 <__sflush_r+0x34>
 8008a34:	682b      	ldr	r3, [r5, #0]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d0c4      	beq.n	80089c4 <__sflush_r+0x34>
 8008a3a:	2b1d      	cmp	r3, #29
 8008a3c:	d001      	beq.n	8008a42 <__sflush_r+0xb2>
 8008a3e:	2b16      	cmp	r3, #22
 8008a40:	d101      	bne.n	8008a46 <__sflush_r+0xb6>
 8008a42:	602f      	str	r7, [r5, #0]
 8008a44:	e7b1      	b.n	80089aa <__sflush_r+0x1a>
 8008a46:	89a3      	ldrh	r3, [r4, #12]
 8008a48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a4c:	81a3      	strh	r3, [r4, #12]
 8008a4e:	e7ad      	b.n	80089ac <__sflush_r+0x1c>
 8008a50:	690f      	ldr	r7, [r1, #16]
 8008a52:	2f00      	cmp	r7, #0
 8008a54:	d0a9      	beq.n	80089aa <__sflush_r+0x1a>
 8008a56:	0793      	lsls	r3, r2, #30
 8008a58:	680e      	ldr	r6, [r1, #0]
 8008a5a:	bf08      	it	eq
 8008a5c:	694b      	ldreq	r3, [r1, #20]
 8008a5e:	600f      	str	r7, [r1, #0]
 8008a60:	bf18      	it	ne
 8008a62:	2300      	movne	r3, #0
 8008a64:	eba6 0807 	sub.w	r8, r6, r7
 8008a68:	608b      	str	r3, [r1, #8]
 8008a6a:	f1b8 0f00 	cmp.w	r8, #0
 8008a6e:	dd9c      	ble.n	80089aa <__sflush_r+0x1a>
 8008a70:	6a21      	ldr	r1, [r4, #32]
 8008a72:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a74:	4643      	mov	r3, r8
 8008a76:	463a      	mov	r2, r7
 8008a78:	4628      	mov	r0, r5
 8008a7a:	47b0      	blx	r6
 8008a7c:	2800      	cmp	r0, #0
 8008a7e:	dc06      	bgt.n	8008a8e <__sflush_r+0xfe>
 8008a80:	89a3      	ldrh	r3, [r4, #12]
 8008a82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a86:	81a3      	strh	r3, [r4, #12]
 8008a88:	f04f 30ff 	mov.w	r0, #4294967295
 8008a8c:	e78e      	b.n	80089ac <__sflush_r+0x1c>
 8008a8e:	4407      	add	r7, r0
 8008a90:	eba8 0800 	sub.w	r8, r8, r0
 8008a94:	e7e9      	b.n	8008a6a <__sflush_r+0xda>
 8008a96:	bf00      	nop
 8008a98:	20400001 	.word	0x20400001

08008a9c <_fflush_r>:
 8008a9c:	b538      	push	{r3, r4, r5, lr}
 8008a9e:	690b      	ldr	r3, [r1, #16]
 8008aa0:	4605      	mov	r5, r0
 8008aa2:	460c      	mov	r4, r1
 8008aa4:	b913      	cbnz	r3, 8008aac <_fflush_r+0x10>
 8008aa6:	2500      	movs	r5, #0
 8008aa8:	4628      	mov	r0, r5
 8008aaa:	bd38      	pop	{r3, r4, r5, pc}
 8008aac:	b118      	cbz	r0, 8008ab6 <_fflush_r+0x1a>
 8008aae:	6983      	ldr	r3, [r0, #24]
 8008ab0:	b90b      	cbnz	r3, 8008ab6 <_fflush_r+0x1a>
 8008ab2:	f000 f887 	bl	8008bc4 <__sinit>
 8008ab6:	4b14      	ldr	r3, [pc, #80]	; (8008b08 <_fflush_r+0x6c>)
 8008ab8:	429c      	cmp	r4, r3
 8008aba:	d11b      	bne.n	8008af4 <_fflush_r+0x58>
 8008abc:	686c      	ldr	r4, [r5, #4]
 8008abe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d0ef      	beq.n	8008aa6 <_fflush_r+0xa>
 8008ac6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008ac8:	07d0      	lsls	r0, r2, #31
 8008aca:	d404      	bmi.n	8008ad6 <_fflush_r+0x3a>
 8008acc:	0599      	lsls	r1, r3, #22
 8008ace:	d402      	bmi.n	8008ad6 <_fflush_r+0x3a>
 8008ad0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ad2:	f000 f915 	bl	8008d00 <__retarget_lock_acquire_recursive>
 8008ad6:	4628      	mov	r0, r5
 8008ad8:	4621      	mov	r1, r4
 8008ada:	f7ff ff59 	bl	8008990 <__sflush_r>
 8008ade:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ae0:	07da      	lsls	r2, r3, #31
 8008ae2:	4605      	mov	r5, r0
 8008ae4:	d4e0      	bmi.n	8008aa8 <_fflush_r+0xc>
 8008ae6:	89a3      	ldrh	r3, [r4, #12]
 8008ae8:	059b      	lsls	r3, r3, #22
 8008aea:	d4dd      	bmi.n	8008aa8 <_fflush_r+0xc>
 8008aec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008aee:	f000 f908 	bl	8008d02 <__retarget_lock_release_recursive>
 8008af2:	e7d9      	b.n	8008aa8 <_fflush_r+0xc>
 8008af4:	4b05      	ldr	r3, [pc, #20]	; (8008b0c <_fflush_r+0x70>)
 8008af6:	429c      	cmp	r4, r3
 8008af8:	d101      	bne.n	8008afe <_fflush_r+0x62>
 8008afa:	68ac      	ldr	r4, [r5, #8]
 8008afc:	e7df      	b.n	8008abe <_fflush_r+0x22>
 8008afe:	4b04      	ldr	r3, [pc, #16]	; (8008b10 <_fflush_r+0x74>)
 8008b00:	429c      	cmp	r4, r3
 8008b02:	bf08      	it	eq
 8008b04:	68ec      	ldreq	r4, [r5, #12]
 8008b06:	e7da      	b.n	8008abe <_fflush_r+0x22>
 8008b08:	0800ae5c 	.word	0x0800ae5c
 8008b0c:	0800ae7c 	.word	0x0800ae7c
 8008b10:	0800ae3c 	.word	0x0800ae3c

08008b14 <std>:
 8008b14:	2300      	movs	r3, #0
 8008b16:	b510      	push	{r4, lr}
 8008b18:	4604      	mov	r4, r0
 8008b1a:	e9c0 3300 	strd	r3, r3, [r0]
 8008b1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008b22:	6083      	str	r3, [r0, #8]
 8008b24:	8181      	strh	r1, [r0, #12]
 8008b26:	6643      	str	r3, [r0, #100]	; 0x64
 8008b28:	81c2      	strh	r2, [r0, #14]
 8008b2a:	6183      	str	r3, [r0, #24]
 8008b2c:	4619      	mov	r1, r3
 8008b2e:	2208      	movs	r2, #8
 8008b30:	305c      	adds	r0, #92	; 0x5c
 8008b32:	f7fd fb5b 	bl	80061ec <memset>
 8008b36:	4b05      	ldr	r3, [pc, #20]	; (8008b4c <std+0x38>)
 8008b38:	6263      	str	r3, [r4, #36]	; 0x24
 8008b3a:	4b05      	ldr	r3, [pc, #20]	; (8008b50 <std+0x3c>)
 8008b3c:	62a3      	str	r3, [r4, #40]	; 0x28
 8008b3e:	4b05      	ldr	r3, [pc, #20]	; (8008b54 <std+0x40>)
 8008b40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008b42:	4b05      	ldr	r3, [pc, #20]	; (8008b58 <std+0x44>)
 8008b44:	6224      	str	r4, [r4, #32]
 8008b46:	6323      	str	r3, [r4, #48]	; 0x30
 8008b48:	bd10      	pop	{r4, pc}
 8008b4a:	bf00      	nop
 8008b4c:	08008e69 	.word	0x08008e69
 8008b50:	08008e8b 	.word	0x08008e8b
 8008b54:	08008ec3 	.word	0x08008ec3
 8008b58:	08008ee7 	.word	0x08008ee7

08008b5c <_cleanup_r>:
 8008b5c:	4901      	ldr	r1, [pc, #4]	; (8008b64 <_cleanup_r+0x8>)
 8008b5e:	f000 b8af 	b.w	8008cc0 <_fwalk_reent>
 8008b62:	bf00      	nop
 8008b64:	08008a9d 	.word	0x08008a9d

08008b68 <__sfmoreglue>:
 8008b68:	b570      	push	{r4, r5, r6, lr}
 8008b6a:	2268      	movs	r2, #104	; 0x68
 8008b6c:	1e4d      	subs	r5, r1, #1
 8008b6e:	4355      	muls	r5, r2
 8008b70:	460e      	mov	r6, r1
 8008b72:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008b76:	f7ff fa65 	bl	8008044 <_malloc_r>
 8008b7a:	4604      	mov	r4, r0
 8008b7c:	b140      	cbz	r0, 8008b90 <__sfmoreglue+0x28>
 8008b7e:	2100      	movs	r1, #0
 8008b80:	e9c0 1600 	strd	r1, r6, [r0]
 8008b84:	300c      	adds	r0, #12
 8008b86:	60a0      	str	r0, [r4, #8]
 8008b88:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008b8c:	f7fd fb2e 	bl	80061ec <memset>
 8008b90:	4620      	mov	r0, r4
 8008b92:	bd70      	pop	{r4, r5, r6, pc}

08008b94 <__sfp_lock_acquire>:
 8008b94:	4801      	ldr	r0, [pc, #4]	; (8008b9c <__sfp_lock_acquire+0x8>)
 8008b96:	f000 b8b3 	b.w	8008d00 <__retarget_lock_acquire_recursive>
 8008b9a:	bf00      	nop
 8008b9c:	2000060d 	.word	0x2000060d

08008ba0 <__sfp_lock_release>:
 8008ba0:	4801      	ldr	r0, [pc, #4]	; (8008ba8 <__sfp_lock_release+0x8>)
 8008ba2:	f000 b8ae 	b.w	8008d02 <__retarget_lock_release_recursive>
 8008ba6:	bf00      	nop
 8008ba8:	2000060d 	.word	0x2000060d

08008bac <__sinit_lock_acquire>:
 8008bac:	4801      	ldr	r0, [pc, #4]	; (8008bb4 <__sinit_lock_acquire+0x8>)
 8008bae:	f000 b8a7 	b.w	8008d00 <__retarget_lock_acquire_recursive>
 8008bb2:	bf00      	nop
 8008bb4:	2000060e 	.word	0x2000060e

08008bb8 <__sinit_lock_release>:
 8008bb8:	4801      	ldr	r0, [pc, #4]	; (8008bc0 <__sinit_lock_release+0x8>)
 8008bba:	f000 b8a2 	b.w	8008d02 <__retarget_lock_release_recursive>
 8008bbe:	bf00      	nop
 8008bc0:	2000060e 	.word	0x2000060e

08008bc4 <__sinit>:
 8008bc4:	b510      	push	{r4, lr}
 8008bc6:	4604      	mov	r4, r0
 8008bc8:	f7ff fff0 	bl	8008bac <__sinit_lock_acquire>
 8008bcc:	69a3      	ldr	r3, [r4, #24]
 8008bce:	b11b      	cbz	r3, 8008bd8 <__sinit+0x14>
 8008bd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bd4:	f7ff bff0 	b.w	8008bb8 <__sinit_lock_release>
 8008bd8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008bdc:	6523      	str	r3, [r4, #80]	; 0x50
 8008bde:	4b13      	ldr	r3, [pc, #76]	; (8008c2c <__sinit+0x68>)
 8008be0:	4a13      	ldr	r2, [pc, #76]	; (8008c30 <__sinit+0x6c>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	62a2      	str	r2, [r4, #40]	; 0x28
 8008be6:	42a3      	cmp	r3, r4
 8008be8:	bf04      	itt	eq
 8008bea:	2301      	moveq	r3, #1
 8008bec:	61a3      	streq	r3, [r4, #24]
 8008bee:	4620      	mov	r0, r4
 8008bf0:	f000 f820 	bl	8008c34 <__sfp>
 8008bf4:	6060      	str	r0, [r4, #4]
 8008bf6:	4620      	mov	r0, r4
 8008bf8:	f000 f81c 	bl	8008c34 <__sfp>
 8008bfc:	60a0      	str	r0, [r4, #8]
 8008bfe:	4620      	mov	r0, r4
 8008c00:	f000 f818 	bl	8008c34 <__sfp>
 8008c04:	2200      	movs	r2, #0
 8008c06:	60e0      	str	r0, [r4, #12]
 8008c08:	2104      	movs	r1, #4
 8008c0a:	6860      	ldr	r0, [r4, #4]
 8008c0c:	f7ff ff82 	bl	8008b14 <std>
 8008c10:	68a0      	ldr	r0, [r4, #8]
 8008c12:	2201      	movs	r2, #1
 8008c14:	2109      	movs	r1, #9
 8008c16:	f7ff ff7d 	bl	8008b14 <std>
 8008c1a:	68e0      	ldr	r0, [r4, #12]
 8008c1c:	2202      	movs	r2, #2
 8008c1e:	2112      	movs	r1, #18
 8008c20:	f7ff ff78 	bl	8008b14 <std>
 8008c24:	2301      	movs	r3, #1
 8008c26:	61a3      	str	r3, [r4, #24]
 8008c28:	e7d2      	b.n	8008bd0 <__sinit+0xc>
 8008c2a:	bf00      	nop
 8008c2c:	0800aac0 	.word	0x0800aac0
 8008c30:	08008b5d 	.word	0x08008b5d

08008c34 <__sfp>:
 8008c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c36:	4607      	mov	r7, r0
 8008c38:	f7ff ffac 	bl	8008b94 <__sfp_lock_acquire>
 8008c3c:	4b1e      	ldr	r3, [pc, #120]	; (8008cb8 <__sfp+0x84>)
 8008c3e:	681e      	ldr	r6, [r3, #0]
 8008c40:	69b3      	ldr	r3, [r6, #24]
 8008c42:	b913      	cbnz	r3, 8008c4a <__sfp+0x16>
 8008c44:	4630      	mov	r0, r6
 8008c46:	f7ff ffbd 	bl	8008bc4 <__sinit>
 8008c4a:	3648      	adds	r6, #72	; 0x48
 8008c4c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008c50:	3b01      	subs	r3, #1
 8008c52:	d503      	bpl.n	8008c5c <__sfp+0x28>
 8008c54:	6833      	ldr	r3, [r6, #0]
 8008c56:	b30b      	cbz	r3, 8008c9c <__sfp+0x68>
 8008c58:	6836      	ldr	r6, [r6, #0]
 8008c5a:	e7f7      	b.n	8008c4c <__sfp+0x18>
 8008c5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008c60:	b9d5      	cbnz	r5, 8008c98 <__sfp+0x64>
 8008c62:	4b16      	ldr	r3, [pc, #88]	; (8008cbc <__sfp+0x88>)
 8008c64:	60e3      	str	r3, [r4, #12]
 8008c66:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008c6a:	6665      	str	r5, [r4, #100]	; 0x64
 8008c6c:	f000 f847 	bl	8008cfe <__retarget_lock_init_recursive>
 8008c70:	f7ff ff96 	bl	8008ba0 <__sfp_lock_release>
 8008c74:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008c78:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008c7c:	6025      	str	r5, [r4, #0]
 8008c7e:	61a5      	str	r5, [r4, #24]
 8008c80:	2208      	movs	r2, #8
 8008c82:	4629      	mov	r1, r5
 8008c84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008c88:	f7fd fab0 	bl	80061ec <memset>
 8008c8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008c90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008c94:	4620      	mov	r0, r4
 8008c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c98:	3468      	adds	r4, #104	; 0x68
 8008c9a:	e7d9      	b.n	8008c50 <__sfp+0x1c>
 8008c9c:	2104      	movs	r1, #4
 8008c9e:	4638      	mov	r0, r7
 8008ca0:	f7ff ff62 	bl	8008b68 <__sfmoreglue>
 8008ca4:	4604      	mov	r4, r0
 8008ca6:	6030      	str	r0, [r6, #0]
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	d1d5      	bne.n	8008c58 <__sfp+0x24>
 8008cac:	f7ff ff78 	bl	8008ba0 <__sfp_lock_release>
 8008cb0:	230c      	movs	r3, #12
 8008cb2:	603b      	str	r3, [r7, #0]
 8008cb4:	e7ee      	b.n	8008c94 <__sfp+0x60>
 8008cb6:	bf00      	nop
 8008cb8:	0800aac0 	.word	0x0800aac0
 8008cbc:	ffff0001 	.word	0xffff0001

08008cc0 <_fwalk_reent>:
 8008cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cc4:	4606      	mov	r6, r0
 8008cc6:	4688      	mov	r8, r1
 8008cc8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008ccc:	2700      	movs	r7, #0
 8008cce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008cd2:	f1b9 0901 	subs.w	r9, r9, #1
 8008cd6:	d505      	bpl.n	8008ce4 <_fwalk_reent+0x24>
 8008cd8:	6824      	ldr	r4, [r4, #0]
 8008cda:	2c00      	cmp	r4, #0
 8008cdc:	d1f7      	bne.n	8008cce <_fwalk_reent+0xe>
 8008cde:	4638      	mov	r0, r7
 8008ce0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ce4:	89ab      	ldrh	r3, [r5, #12]
 8008ce6:	2b01      	cmp	r3, #1
 8008ce8:	d907      	bls.n	8008cfa <_fwalk_reent+0x3a>
 8008cea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008cee:	3301      	adds	r3, #1
 8008cf0:	d003      	beq.n	8008cfa <_fwalk_reent+0x3a>
 8008cf2:	4629      	mov	r1, r5
 8008cf4:	4630      	mov	r0, r6
 8008cf6:	47c0      	blx	r8
 8008cf8:	4307      	orrs	r7, r0
 8008cfa:	3568      	adds	r5, #104	; 0x68
 8008cfc:	e7e9      	b.n	8008cd2 <_fwalk_reent+0x12>

08008cfe <__retarget_lock_init_recursive>:
 8008cfe:	4770      	bx	lr

08008d00 <__retarget_lock_acquire_recursive>:
 8008d00:	4770      	bx	lr

08008d02 <__retarget_lock_release_recursive>:
 8008d02:	4770      	bx	lr

08008d04 <__swhatbuf_r>:
 8008d04:	b570      	push	{r4, r5, r6, lr}
 8008d06:	460e      	mov	r6, r1
 8008d08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d0c:	2900      	cmp	r1, #0
 8008d0e:	b096      	sub	sp, #88	; 0x58
 8008d10:	4614      	mov	r4, r2
 8008d12:	461d      	mov	r5, r3
 8008d14:	da08      	bge.n	8008d28 <__swhatbuf_r+0x24>
 8008d16:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	602a      	str	r2, [r5, #0]
 8008d1e:	061a      	lsls	r2, r3, #24
 8008d20:	d410      	bmi.n	8008d44 <__swhatbuf_r+0x40>
 8008d22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d26:	e00e      	b.n	8008d46 <__swhatbuf_r+0x42>
 8008d28:	466a      	mov	r2, sp
 8008d2a:	f000 f903 	bl	8008f34 <_fstat_r>
 8008d2e:	2800      	cmp	r0, #0
 8008d30:	dbf1      	blt.n	8008d16 <__swhatbuf_r+0x12>
 8008d32:	9a01      	ldr	r2, [sp, #4]
 8008d34:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008d38:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008d3c:	425a      	negs	r2, r3
 8008d3e:	415a      	adcs	r2, r3
 8008d40:	602a      	str	r2, [r5, #0]
 8008d42:	e7ee      	b.n	8008d22 <__swhatbuf_r+0x1e>
 8008d44:	2340      	movs	r3, #64	; 0x40
 8008d46:	2000      	movs	r0, #0
 8008d48:	6023      	str	r3, [r4, #0]
 8008d4a:	b016      	add	sp, #88	; 0x58
 8008d4c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008d50 <__smakebuf_r>:
 8008d50:	898b      	ldrh	r3, [r1, #12]
 8008d52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008d54:	079d      	lsls	r5, r3, #30
 8008d56:	4606      	mov	r6, r0
 8008d58:	460c      	mov	r4, r1
 8008d5a:	d507      	bpl.n	8008d6c <__smakebuf_r+0x1c>
 8008d5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008d60:	6023      	str	r3, [r4, #0]
 8008d62:	6123      	str	r3, [r4, #16]
 8008d64:	2301      	movs	r3, #1
 8008d66:	6163      	str	r3, [r4, #20]
 8008d68:	b002      	add	sp, #8
 8008d6a:	bd70      	pop	{r4, r5, r6, pc}
 8008d6c:	ab01      	add	r3, sp, #4
 8008d6e:	466a      	mov	r2, sp
 8008d70:	f7ff ffc8 	bl	8008d04 <__swhatbuf_r>
 8008d74:	9900      	ldr	r1, [sp, #0]
 8008d76:	4605      	mov	r5, r0
 8008d78:	4630      	mov	r0, r6
 8008d7a:	f7ff f963 	bl	8008044 <_malloc_r>
 8008d7e:	b948      	cbnz	r0, 8008d94 <__smakebuf_r+0x44>
 8008d80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d84:	059a      	lsls	r2, r3, #22
 8008d86:	d4ef      	bmi.n	8008d68 <__smakebuf_r+0x18>
 8008d88:	f023 0303 	bic.w	r3, r3, #3
 8008d8c:	f043 0302 	orr.w	r3, r3, #2
 8008d90:	81a3      	strh	r3, [r4, #12]
 8008d92:	e7e3      	b.n	8008d5c <__smakebuf_r+0xc>
 8008d94:	4b0d      	ldr	r3, [pc, #52]	; (8008dcc <__smakebuf_r+0x7c>)
 8008d96:	62b3      	str	r3, [r6, #40]	; 0x28
 8008d98:	89a3      	ldrh	r3, [r4, #12]
 8008d9a:	6020      	str	r0, [r4, #0]
 8008d9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008da0:	81a3      	strh	r3, [r4, #12]
 8008da2:	9b00      	ldr	r3, [sp, #0]
 8008da4:	6163      	str	r3, [r4, #20]
 8008da6:	9b01      	ldr	r3, [sp, #4]
 8008da8:	6120      	str	r0, [r4, #16]
 8008daa:	b15b      	cbz	r3, 8008dc4 <__smakebuf_r+0x74>
 8008dac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008db0:	4630      	mov	r0, r6
 8008db2:	f000 f8d1 	bl	8008f58 <_isatty_r>
 8008db6:	b128      	cbz	r0, 8008dc4 <__smakebuf_r+0x74>
 8008db8:	89a3      	ldrh	r3, [r4, #12]
 8008dba:	f023 0303 	bic.w	r3, r3, #3
 8008dbe:	f043 0301 	orr.w	r3, r3, #1
 8008dc2:	81a3      	strh	r3, [r4, #12]
 8008dc4:	89a0      	ldrh	r0, [r4, #12]
 8008dc6:	4305      	orrs	r5, r0
 8008dc8:	81a5      	strh	r5, [r4, #12]
 8008dca:	e7cd      	b.n	8008d68 <__smakebuf_r+0x18>
 8008dcc:	08008b5d 	.word	0x08008b5d

08008dd0 <_malloc_usable_size_r>:
 8008dd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008dd4:	1f18      	subs	r0, r3, #4
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	bfbc      	itt	lt
 8008dda:	580b      	ldrlt	r3, [r1, r0]
 8008ddc:	18c0      	addlt	r0, r0, r3
 8008dde:	4770      	bx	lr

08008de0 <_raise_r>:
 8008de0:	291f      	cmp	r1, #31
 8008de2:	b538      	push	{r3, r4, r5, lr}
 8008de4:	4604      	mov	r4, r0
 8008de6:	460d      	mov	r5, r1
 8008de8:	d904      	bls.n	8008df4 <_raise_r+0x14>
 8008dea:	2316      	movs	r3, #22
 8008dec:	6003      	str	r3, [r0, #0]
 8008dee:	f04f 30ff 	mov.w	r0, #4294967295
 8008df2:	bd38      	pop	{r3, r4, r5, pc}
 8008df4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008df6:	b112      	cbz	r2, 8008dfe <_raise_r+0x1e>
 8008df8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008dfc:	b94b      	cbnz	r3, 8008e12 <_raise_r+0x32>
 8008dfe:	4620      	mov	r0, r4
 8008e00:	f000 f830 	bl	8008e64 <_getpid_r>
 8008e04:	462a      	mov	r2, r5
 8008e06:	4601      	mov	r1, r0
 8008e08:	4620      	mov	r0, r4
 8008e0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e0e:	f000 b817 	b.w	8008e40 <_kill_r>
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d00a      	beq.n	8008e2c <_raise_r+0x4c>
 8008e16:	1c59      	adds	r1, r3, #1
 8008e18:	d103      	bne.n	8008e22 <_raise_r+0x42>
 8008e1a:	2316      	movs	r3, #22
 8008e1c:	6003      	str	r3, [r0, #0]
 8008e1e:	2001      	movs	r0, #1
 8008e20:	e7e7      	b.n	8008df2 <_raise_r+0x12>
 8008e22:	2400      	movs	r4, #0
 8008e24:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008e28:	4628      	mov	r0, r5
 8008e2a:	4798      	blx	r3
 8008e2c:	2000      	movs	r0, #0
 8008e2e:	e7e0      	b.n	8008df2 <_raise_r+0x12>

08008e30 <raise>:
 8008e30:	4b02      	ldr	r3, [pc, #8]	; (8008e3c <raise+0xc>)
 8008e32:	4601      	mov	r1, r0
 8008e34:	6818      	ldr	r0, [r3, #0]
 8008e36:	f7ff bfd3 	b.w	8008de0 <_raise_r>
 8008e3a:	bf00      	nop
 8008e3c:	20000088 	.word	0x20000088

08008e40 <_kill_r>:
 8008e40:	b538      	push	{r3, r4, r5, lr}
 8008e42:	4d07      	ldr	r5, [pc, #28]	; (8008e60 <_kill_r+0x20>)
 8008e44:	2300      	movs	r3, #0
 8008e46:	4604      	mov	r4, r0
 8008e48:	4608      	mov	r0, r1
 8008e4a:	4611      	mov	r1, r2
 8008e4c:	602b      	str	r3, [r5, #0]
 8008e4e:	f7f8 fa35 	bl	80012bc <_kill>
 8008e52:	1c43      	adds	r3, r0, #1
 8008e54:	d102      	bne.n	8008e5c <_kill_r+0x1c>
 8008e56:	682b      	ldr	r3, [r5, #0]
 8008e58:	b103      	cbz	r3, 8008e5c <_kill_r+0x1c>
 8008e5a:	6023      	str	r3, [r4, #0]
 8008e5c:	bd38      	pop	{r3, r4, r5, pc}
 8008e5e:	bf00      	nop
 8008e60:	20000608 	.word	0x20000608

08008e64 <_getpid_r>:
 8008e64:	f7f8 ba22 	b.w	80012ac <_getpid>

08008e68 <__sread>:
 8008e68:	b510      	push	{r4, lr}
 8008e6a:	460c      	mov	r4, r1
 8008e6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e70:	f000 f894 	bl	8008f9c <_read_r>
 8008e74:	2800      	cmp	r0, #0
 8008e76:	bfab      	itete	ge
 8008e78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008e7a:	89a3      	ldrhlt	r3, [r4, #12]
 8008e7c:	181b      	addge	r3, r3, r0
 8008e7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008e82:	bfac      	ite	ge
 8008e84:	6563      	strge	r3, [r4, #84]	; 0x54
 8008e86:	81a3      	strhlt	r3, [r4, #12]
 8008e88:	bd10      	pop	{r4, pc}

08008e8a <__swrite>:
 8008e8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e8e:	461f      	mov	r7, r3
 8008e90:	898b      	ldrh	r3, [r1, #12]
 8008e92:	05db      	lsls	r3, r3, #23
 8008e94:	4605      	mov	r5, r0
 8008e96:	460c      	mov	r4, r1
 8008e98:	4616      	mov	r6, r2
 8008e9a:	d505      	bpl.n	8008ea8 <__swrite+0x1e>
 8008e9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ea0:	2302      	movs	r3, #2
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	f000 f868 	bl	8008f78 <_lseek_r>
 8008ea8:	89a3      	ldrh	r3, [r4, #12]
 8008eaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008eae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008eb2:	81a3      	strh	r3, [r4, #12]
 8008eb4:	4632      	mov	r2, r6
 8008eb6:	463b      	mov	r3, r7
 8008eb8:	4628      	mov	r0, r5
 8008eba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ebe:	f000 b817 	b.w	8008ef0 <_write_r>

08008ec2 <__sseek>:
 8008ec2:	b510      	push	{r4, lr}
 8008ec4:	460c      	mov	r4, r1
 8008ec6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eca:	f000 f855 	bl	8008f78 <_lseek_r>
 8008ece:	1c43      	adds	r3, r0, #1
 8008ed0:	89a3      	ldrh	r3, [r4, #12]
 8008ed2:	bf15      	itete	ne
 8008ed4:	6560      	strne	r0, [r4, #84]	; 0x54
 8008ed6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008eda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008ede:	81a3      	strheq	r3, [r4, #12]
 8008ee0:	bf18      	it	ne
 8008ee2:	81a3      	strhne	r3, [r4, #12]
 8008ee4:	bd10      	pop	{r4, pc}

08008ee6 <__sclose>:
 8008ee6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eea:	f000 b813 	b.w	8008f14 <_close_r>
	...

08008ef0 <_write_r>:
 8008ef0:	b538      	push	{r3, r4, r5, lr}
 8008ef2:	4d07      	ldr	r5, [pc, #28]	; (8008f10 <_write_r+0x20>)
 8008ef4:	4604      	mov	r4, r0
 8008ef6:	4608      	mov	r0, r1
 8008ef8:	4611      	mov	r1, r2
 8008efa:	2200      	movs	r2, #0
 8008efc:	602a      	str	r2, [r5, #0]
 8008efe:	461a      	mov	r2, r3
 8008f00:	f7f8 fa13 	bl	800132a <_write>
 8008f04:	1c43      	adds	r3, r0, #1
 8008f06:	d102      	bne.n	8008f0e <_write_r+0x1e>
 8008f08:	682b      	ldr	r3, [r5, #0]
 8008f0a:	b103      	cbz	r3, 8008f0e <_write_r+0x1e>
 8008f0c:	6023      	str	r3, [r4, #0]
 8008f0e:	bd38      	pop	{r3, r4, r5, pc}
 8008f10:	20000608 	.word	0x20000608

08008f14 <_close_r>:
 8008f14:	b538      	push	{r3, r4, r5, lr}
 8008f16:	4d06      	ldr	r5, [pc, #24]	; (8008f30 <_close_r+0x1c>)
 8008f18:	2300      	movs	r3, #0
 8008f1a:	4604      	mov	r4, r0
 8008f1c:	4608      	mov	r0, r1
 8008f1e:	602b      	str	r3, [r5, #0]
 8008f20:	f7f8 fa1f 	bl	8001362 <_close>
 8008f24:	1c43      	adds	r3, r0, #1
 8008f26:	d102      	bne.n	8008f2e <_close_r+0x1a>
 8008f28:	682b      	ldr	r3, [r5, #0]
 8008f2a:	b103      	cbz	r3, 8008f2e <_close_r+0x1a>
 8008f2c:	6023      	str	r3, [r4, #0]
 8008f2e:	bd38      	pop	{r3, r4, r5, pc}
 8008f30:	20000608 	.word	0x20000608

08008f34 <_fstat_r>:
 8008f34:	b538      	push	{r3, r4, r5, lr}
 8008f36:	4d07      	ldr	r5, [pc, #28]	; (8008f54 <_fstat_r+0x20>)
 8008f38:	2300      	movs	r3, #0
 8008f3a:	4604      	mov	r4, r0
 8008f3c:	4608      	mov	r0, r1
 8008f3e:	4611      	mov	r1, r2
 8008f40:	602b      	str	r3, [r5, #0]
 8008f42:	f7f8 fa1a 	bl	800137a <_fstat>
 8008f46:	1c43      	adds	r3, r0, #1
 8008f48:	d102      	bne.n	8008f50 <_fstat_r+0x1c>
 8008f4a:	682b      	ldr	r3, [r5, #0]
 8008f4c:	b103      	cbz	r3, 8008f50 <_fstat_r+0x1c>
 8008f4e:	6023      	str	r3, [r4, #0]
 8008f50:	bd38      	pop	{r3, r4, r5, pc}
 8008f52:	bf00      	nop
 8008f54:	20000608 	.word	0x20000608

08008f58 <_isatty_r>:
 8008f58:	b538      	push	{r3, r4, r5, lr}
 8008f5a:	4d06      	ldr	r5, [pc, #24]	; (8008f74 <_isatty_r+0x1c>)
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	4604      	mov	r4, r0
 8008f60:	4608      	mov	r0, r1
 8008f62:	602b      	str	r3, [r5, #0]
 8008f64:	f7f8 fa19 	bl	800139a <_isatty>
 8008f68:	1c43      	adds	r3, r0, #1
 8008f6a:	d102      	bne.n	8008f72 <_isatty_r+0x1a>
 8008f6c:	682b      	ldr	r3, [r5, #0]
 8008f6e:	b103      	cbz	r3, 8008f72 <_isatty_r+0x1a>
 8008f70:	6023      	str	r3, [r4, #0]
 8008f72:	bd38      	pop	{r3, r4, r5, pc}
 8008f74:	20000608 	.word	0x20000608

08008f78 <_lseek_r>:
 8008f78:	b538      	push	{r3, r4, r5, lr}
 8008f7a:	4d07      	ldr	r5, [pc, #28]	; (8008f98 <_lseek_r+0x20>)
 8008f7c:	4604      	mov	r4, r0
 8008f7e:	4608      	mov	r0, r1
 8008f80:	4611      	mov	r1, r2
 8008f82:	2200      	movs	r2, #0
 8008f84:	602a      	str	r2, [r5, #0]
 8008f86:	461a      	mov	r2, r3
 8008f88:	f7f8 fa12 	bl	80013b0 <_lseek>
 8008f8c:	1c43      	adds	r3, r0, #1
 8008f8e:	d102      	bne.n	8008f96 <_lseek_r+0x1e>
 8008f90:	682b      	ldr	r3, [r5, #0]
 8008f92:	b103      	cbz	r3, 8008f96 <_lseek_r+0x1e>
 8008f94:	6023      	str	r3, [r4, #0]
 8008f96:	bd38      	pop	{r3, r4, r5, pc}
 8008f98:	20000608 	.word	0x20000608

08008f9c <_read_r>:
 8008f9c:	b538      	push	{r3, r4, r5, lr}
 8008f9e:	4d07      	ldr	r5, [pc, #28]	; (8008fbc <_read_r+0x20>)
 8008fa0:	4604      	mov	r4, r0
 8008fa2:	4608      	mov	r0, r1
 8008fa4:	4611      	mov	r1, r2
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	602a      	str	r2, [r5, #0]
 8008faa:	461a      	mov	r2, r3
 8008fac:	f7f8 f9a0 	bl	80012f0 <_read>
 8008fb0:	1c43      	adds	r3, r0, #1
 8008fb2:	d102      	bne.n	8008fba <_read_r+0x1e>
 8008fb4:	682b      	ldr	r3, [r5, #0]
 8008fb6:	b103      	cbz	r3, 8008fba <_read_r+0x1e>
 8008fb8:	6023      	str	r3, [r4, #0]
 8008fba:	bd38      	pop	{r3, r4, r5, pc}
 8008fbc:	20000608 	.word	0x20000608

08008fc0 <_init>:
 8008fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fc2:	bf00      	nop
 8008fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fc6:	bc08      	pop	{r3}
 8008fc8:	469e      	mov	lr, r3
 8008fca:	4770      	bx	lr

08008fcc <_fini>:
 8008fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fce:	bf00      	nop
 8008fd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fd2:	bc08      	pop	{r3}
 8008fd4:	469e      	mov	lr, r3
 8008fd6:	4770      	bx	lr
