Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 11 22:27:26 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper_csn
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                           Path #1                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.857 |                                                                                                                                                      6.694 |                     0.605 |
| Logic Delay               | 0.095(12%)                | 2.839(43%)                                                                                                                                                 | 0.095(16%)                |
| Net Delay                 | 0.762(88%)                | 3.855(57%)                                                                                                                                                 | 0.510(84%)                |
| Clock Skew                |                    -0.038 |                                                                                                                                                      0.321 |                    -1.605 |
| Slack                     |                       inf |                                                                                                                                                     -2.809 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 5% x 0%                                                                                                                                                    | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                        284 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                         29 |                         0 |
| Routes                    |                         1 |                                                                                                                                                         29 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                          0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                         36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[95]/C     | sr_p.sr_1_fast[94]/C                                                                                                                                       | sr_p.sr_1[208]/C          |
| End Point Pin             | sr_p.sr_1_fast[94]/D      | sr_p.sr_1[208]/D                                                                                                                                           | delay_block[0][208]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                           Path #2                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.857 |                                                                                                                                                      6.694 |                     0.668 |
| Logic Delay               | 0.095(12%)                | 2.839(43%)                                                                                                                                                 | 0.096(15%)                |
| Net Delay                 | 0.762(88%)                | 3.855(57%)                                                                                                                                                 | 0.572(85%)                |
| Clock Skew                |                    -0.038 |                                                                                                                                                      0.321 |                    -1.589 |
| Slack                     |                       inf |                                                                                                                                                     -2.809 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 5% x 0%                                                                                                                                                    | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                        284 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                         29 |                         0 |
| Routes                    |                         1 |                                                                                                                                                         29 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                          0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                         36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[95]/C     | sr_p.sr_1_fast[94]/C                                                                                                                                       | sr_p.sr_1[216]/C          |
| End Point Pin             | sr_p.sr_1_fast[94]/D      | sr_p.sr_1[216]/D                                                                                                                                           | delay_block[0][216]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                           Path #3                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.857 |                                                                                                                                                      6.689 |                     0.640 |
| Logic Delay               | 0.095(12%)                | 2.842(43%)                                                                                                                                                 | 0.095(15%)                |
| Net Delay                 | 0.762(88%)                | 3.847(57%)                                                                                                                                                 | 0.545(85%)                |
| Clock Skew                |                    -0.038 |                                                                                                                                                      0.321 |                    -1.590 |
| Slack                     |                       inf |                                                                                                                                                     -2.804 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 5% x 0%                                                                                                                                                    | 2% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                        284 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                         29 |                         0 |
| Routes                    |                         1 |                                                                                                                                                         29 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                          0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                         36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[95]/C     | sr_p.sr_1_fast[94]/C                                                                                                                                       | sr_p.sr_1[229]/C          |
| End Point Pin             | sr_p.sr_1_fast[94]/D      | sr_p.sr_1[229]/D                                                                                                                                           | delay_block[0][229]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                           Path #4                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.857 |                                                                                                                                                      6.681 |                     0.600 |
| Logic Delay               | 0.095(12%)                | 2.842(43%)                                                                                                                                                 | 0.093(16%)                |
| Net Delay                 | 0.762(88%)                | 3.839(57%)                                                                                                                                                 | 0.507(84%)                |
| Clock Skew                |                    -0.038 |                                                                                                                                                      0.321 |                    -1.601 |
| Slack                     |                       inf |                                                                                                                                                     -2.796 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 5% x 0%                                                                                                                                                    | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                        284 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                         29 |                         0 |
| Routes                    |                         1 |                                                                                                                                                         29 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                          0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                         36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[95]/C     | sr_p.sr_1_fast[94]/C                                                                                                                                       | sr_p.sr_1[221]/C          |
| End Point Pin             | sr_p.sr_1_fast[94]/D      | sr_p.sr_1[221]/D                                                                                                                                           | delay_block[0][221]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                           Path #5                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.857 |                                                                                                                                                      6.673 |                     0.593 |
| Logic Delay               | 0.095(12%)                | 2.841(43%)                                                                                                                                                 | 0.096(17%)                |
| Net Delay                 | 0.762(88%)                | 3.832(57%)                                                                                                                                                 | 0.497(83%)                |
| Clock Skew                |                    -0.038 |                                                                                                                                                      0.318 |                    -1.590 |
| Slack                     |                       inf |                                                                                                                                                     -2.791 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 5% x 0%                                                                                                                                                    | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                        284 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                         29 |                         0 |
| Routes                    |                         1 |                                                                                                                                                         29 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                          0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                         36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[95]/C     | sr_p.sr_1_fast[94]/C                                                                                                                                       | sr_p.sr_1[228]/C          |
| End Point Pin             | sr_p.sr_1_fast[94]/D      | sr_p.sr_1[228]/D                                                                                                                                           | delay_block[0][228]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                           Path #6                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.857 |                                                                                                                                                      6.658 |                     0.504 |
| Logic Delay               | 0.095(12%)                | 2.574(39%)                                                                                                                                                 | 0.097(20%)                |
| Net Delay                 | 0.762(88%)                | 4.084(61%)                                                                                                                                                 | 0.407(80%)                |
| Clock Skew                |                    -0.038 |                                                                                                                                                      0.319 |                    -1.608 |
| Slack                     |                       inf |                                                                                                                                                     -2.775 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 5% x 1%                                                                                                                                                    | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                        304 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                         29 |                         0 |
| Routes                    |                         1 |                                                                                                                                                         29 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                          0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                         34 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[95]/C     | sr_p.sr_1_fast[94]/C                                                                                                                                       | sr_p.sr_1[61]/C           |
| End Point Pin             | sr_p.sr_1_fast[94]/D      | sr_p.sr_1[61]/D                                                                                                                                            | delay_block[0][61]/D      |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                           Path #7                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.857 |                                                                                                                                                      6.643 |                     0.634 |
| Logic Delay               | 0.095(12%)                | 2.755(42%)                                                                                                                                                 | 0.097(16%)                |
| Net Delay                 | 0.762(88%)                | 3.888(58%)                                                                                                                                                 | 0.537(84%)                |
| Clock Skew                |                    -0.038 |                                                                                                                                                      0.308 |                    -1.574 |
| Slack                     |                       inf |                                                                                                                                                     -2.771 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 5% x 0%                                                                                                                                                    | 3% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                        284 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                         29 |                         0 |
| Routes                    |                         1 |                                                                                                                                                         29 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                          0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                         36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[95]/C     | sr_p.sr_1_fast[94]/C                                                                                                                                       | sr_p.sr_1[231]/C          |
| End Point Pin             | sr_p.sr_1_fast[94]/D      | sr_p.sr_1[231]/D                                                                                                                                           | delay_block[0][231]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                           Path #8                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.857 |                                                                                                                                                      6.640 |                     0.659 |
| Logic Delay               | 0.095(12%)                | 2.755(42%)                                                                                                                                                 | 0.096(15%)                |
| Net Delay                 | 0.762(88%)                | 3.885(58%)                                                                                                                                                 | 0.563(85%)                |
| Clock Skew                |                    -0.038 |                                                                                                                                                      0.308 |                    -1.574 |
| Slack                     |                       inf |                                                                                                                                                     -2.768 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 5% x 0%                                                                                                                                                    | 3% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                        284 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                         29 |                         0 |
| Routes                    |                         1 |                                                                                                                                                         29 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                          0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                         36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[95]/C     | sr_p.sr_1_fast[94]/C                                                                                                                                       | sr_p.sr_1[226]/C          |
| End Point Pin             | sr_p.sr_1_fast[94]/D      | sr_p.sr_1[226]/D                                                                                                                                           | delay_block[0][226]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                        Path #9                                                                        |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                 3.572 |                     0.000 |
| Path Delay                |                     0.857 |                                                                                                                                                 6.653 |                     0.529 |
| Logic Delay               | 0.095(12%)                | 2.549(39%)                                                                                                                                            | 0.096(19%)                |
| Net Delay                 | 0.762(88%)                | 4.104(61%)                                                                                                                                            | 0.433(81%)                |
| Clock Skew                |                    -0.038 |                                                                                                                                                 0.328 |                    -1.624 |
| Slack                     |                       inf |                                                                                                                                                -2.761 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                       | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 6% x 0%                                                                                                                                               | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                   297 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                     0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                     0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                     0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                     0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                          | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                    28 |                         0 |
| Routes                    |                         1 |                                                                                                                                                    28 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                   | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                   | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                  | None                      |
| BRAM                      | None                      | None                                                                                                                                                  | None                      |
| IO Crossings              |                         0 |                                                                                                                                                     0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                     0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                     0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                    34 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                     0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                     0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[95]/C     | sr_p.sr_1_fast[94]/C                                                                                                                                  | sr_p.sr_1[100]/C          |
| End Point Pin             | sr_p.sr_1_fast[94]/D      | sr_p.sr_1[100]/D                                                                                                                                      | delay_block[0][100]/D     |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                          Path #10                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.857 |                                                                                                                                                      6.653 |                     0.567 |
| Logic Delay               | 0.095(12%)                | 2.754(42%)                                                                                                                                                 | 0.094(17%)                |
| Net Delay                 | 0.762(88%)                | 3.899(58%)                                                                                                                                                 | 0.473(83%)                |
| Clock Skew                |                    -0.038 |                                                                                                                                                      0.332 |                    -1.612 |
| Slack                     |                       inf |                                                                                                                                                     -2.757 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 5% x 0%                                                                                                                                                    | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                        284 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                         29 |                         0 |
| Routes                    |                         1 |                                                                                                                                                         29 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                          0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                         36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[95]/C     | sr_p.sr_1_fast[94]/C                                                                                                                                       | sr_p.sr_1[233]/C          |
| End Point Pin             | sr_p.sr_1_fast[94]/D      | sr_p.sr_1[233]/D                                                                                                                                           | delay_block[0][233]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 3 | 4 | 5 | 6 | 10 | 11 | 12 | 13 | 14 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 |
+-----------------+-------------+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.572ns     | 2 | 2 | 2 | 2 |  1 | 12 |  2 |  7 |  1 |  4 |  9 |  2 | 20 |  4 |  5 | 12 | 17 | 11 | 52 | 24 |  1 | 13 | 54 | 27 |
+-----------------+-------------+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 286 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+-----------+------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
|  Instance |                              Module                              | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |    LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+-----------+------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
| (top)     |                                                      wrapper_csn | 0.78 |           3.74 |            4275 | 0(0.0%) | 21(0.7%) | 114(3.8%) | 600(20.1%) | 1604(53.6%) | 652(21.8%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst | muon_sorter_I022_O022_D000_CSN_VHDL-freq280x320retfan10000_rev_1 | 0.80 |           4.55 |            2893 | 0(0.0%) | 17(0.6%) | 114(3.9%) | 506(17.5%) | 1604(55.4%) | 652(22.5%) |          0 |   0 |    0 |    0 |    0 |
+-----------+------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |     Cell Names    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       113% | (CLEL_R_X58Y496,CLEM_X59Y497) | wrapper_csn(100%) |            0% |        5.1875 | 96%          | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |       101% | (CLEM_X58Y496,CLEL_R_X58Y497) | wrapper_csn(100%) |            0% |       5.34375 | 100%         | 0%         |  25% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |       115% | (CLEM_X58Y495,CLEL_R_X58Y496) | wrapper_csn(100%) |            0% |          5.25 | 100%         | 0%         |  32% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        92% | (CLEM_X58Y496,CLEM_X58Y496)   | wrapper_csn(100%) |            0% |          5.25 | 100%         | 0%         |  43% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |     Cell Names    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                1 |           0.008% | (CLEM_X57Y494,CLEM_X59Y496) | wrapper_csn(100%) |            0% |         4.725 | 94%          | 0%         |  22% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                1 |           0.013% | (CLEM_X57Y487,CLEM_X58Y489) | wrapper_csn(100%) |            0% |       4.65278 | 97%          | 0%         |  27% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                1 |           0.008% | (CLEM_X57Y491,CLEM_X57Y492) | wrapper_csn(100%) |            0% |          5.25 | 100%         | 0%         |  28% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                0 |           0.001% | (CLEM_X57Y490,CLEM_X57Y490) | wrapper_csn(100%) |            0% |         4.375 | 87%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                0 |           0.001% | (CLEM_X60Y481,CLEM_X60Y481) | wrapper_csn(100%) |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                2 |           0.038% | (CLEM_X57Y485,CLEM_X60Y499) | wrapper_csn(100%) |            0% |       4.75139 | 95%          | 0%         |  18% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                3 |           0.053% | (CLEM_X58Y486,CLEM_X63Y499) | wrapper_csn(100%) |            0% |       4.95647 | 98%          | 0%         |   9% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.108% | (CLEM_X57Y480,CLEM_X64Y503) | wrapper_csn(100%) |            0% |       4.79731 | 93%          | 0%         |  14% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                1 |           0.006% | (CLEM_X58Y495,CLEM_X58Y497) | wrapper_csn(100%) |            0% |         5.125 | 100%         | 0%         |  33% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |     Cell Names    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
| CLEM_X58Y496   | 354             | 418          | 39%                  | wrapper_csn(100%) | N                   |
| CLEL_R_X58Y496 | 356             | 418          | 38%                  | wrapper_csn(100%) | Y                   |
| CLEM_X58Y488   | 354             | 426          | 38%                  | wrapper_csn(100%) | Y                   |
| CLEM_X58Y495   | 354             | 419          | 37%                  | wrapper_csn(100%) | N                   |
| CLEL_R_X65Y496 | 386             | 418          | 37%                  | wrapper_csn(100%) | Y                   |
| CLEM_X58Y494   | 354             | 420          | 37%                  | wrapper_csn(100%) | Y                   |
| CLEM_X58Y489   | 354             | 425          | 37%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X58Y494 | 356             | 420          | 36%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X58Y495 | 356             | 419          | 36%                  | wrapper_csn(100%) | Y                   |
| CLEM_X58Y487   | 354             | 427          | 36%                  | wrapper_csn(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |     Cell Names    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
| CLEL_R_X63Y488 | 379             | 426          | 28%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y487 | 379             | 427          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y489 | 379             | 425          | 26%                  | wrapper_csn(100%) | Y                   |
| CLEM_X64Y487   | 380             | 427          | 25%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y489   | 377             | 425          | 25%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y485 | 379             | 429          | 25%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y488   | 377             | 426          | 25%                  | wrapper_csn(100%) | Y                   |
| CLEM_X64Y488   | 380             | 426          | 24%                  | wrapper_csn(100%) | Y                   |
| CLEM_X64Y489   | 380             | 425          | 24%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X62Y489 | 374             | 425          | 24%                  | wrapper_csn(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+


