Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : qr_decode
Version: R-2020.09-SP5
Date   : Fri Nov 19 21:57:41 2021
****************************************


Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)


Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
qr_decode              70000             saed32hvt_ss0p95v125c
detect_rotation        8000              saed32hvt_ss0p95v125c
log_mydesign_17        8000              saed32hvt_ss0p95v125c
antilog_mydesign_22    8000              saed32hvt_ss0p95v125c
add_gf_mydesign_2      ForQA             saed32hvt_ss0p95v125c
add_gf_mydesign_1      ForQA             saed32hvt_ss0p95v125c
add_gf_mydesign_0      8000              saed32hvt_ss0p95v125c
antilog_mydesign_21    8000              saed32hvt_ss0p95v125c
antilog_mydesign_20    8000              saed32hvt_ss0p95v125c
antilog_mydesign_19    8000              saed32hvt_ss0p95v125c
antilog_mydesign_18    8000              saed32hvt_ss0p95v125c
error_position         8000              saed32hvt_ss0p95v125c
antilog_mydesign_17    8000              saed32hvt_ss0p95v125c
systolic               70000             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_79
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_78
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_77
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_76
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_75
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_74
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_73
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_72
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_71
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_70
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_69
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_68
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_67
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_66
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_65
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_64
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_63
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_62
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_61
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_60
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_59
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_58
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_57
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_56
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_55
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_54
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_53
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_52
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_51
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_50
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_49
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_48
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_47
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_46
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_45
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_44
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_43
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_42
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_41
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_40
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_39
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_38
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_37
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_36
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_35
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_34
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_33
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_32
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_31
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_30
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_29
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_28
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_27
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_26
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_25
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_24
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_23
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_22
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_21
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_20
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_19
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_18
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_17
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_16
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_15
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_14
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
antilog_mydesign_16    8000              saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
circle_mydesign_3      8000              saed32hvt_ss0p95v125c
rect_mydesign_9        8000              saed32hvt_ss0p95v125c
rect_mydesign_8        8000              saed32hvt_ss0p95v125c
rect_mydesign_7        8000              saed32hvt_ss0p95v125c
rect_mydesign_6        8000              saed32hvt_ss0p95v125c
circle_mydesign_2      8000              saed32hvt_ss0p95v125c
rect_mydesign_5        8000              saed32hvt_ss0p95v125c
rect_mydesign_4        8000              saed32hvt_ss0p95v125c
rect_mydesign_3        8000              saed32hvt_ss0p95v125c
circle_mydesign_1      8000              saed32hvt_ss0p95v125c
rect_mydesign_2        8000              saed32hvt_ss0p95v125c
rect_mydesign_1        8000              saed32hvt_ss0p95v125c
circle_mydesign_0      8000              saed32hvt_ss0p95v125c
rect_mydesign_0        8000              saed32hvt_ss0p95v125c
log_mydesign_16        8000              saed32hvt_ss0p95v125c
antilog_mydesign_15    8000              saed32hvt_ss0p95v125c
log_mydesign_15        8000              saed32hvt_ss0p95v125c
antilog_mydesign_14    8000              saed32hvt_ss0p95v125c
antilog_mydesign_13    8000              saed32hvt_ss0p95v125c
log_mydesign_14        8000              saed32hvt_ss0p95v125c
antilog_mydesign_12    8000              saed32hvt_ss0p95v125c
antilog_mydesign_11    8000              saed32hvt_ss0p95v125c
antilog_mydesign_10    8000              saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
log_mydesign_13        8000              saed32hvt_ss0p95v125c
log_mydesign_12        8000              saed32hvt_ss0p95v125c
antilog_mydesign_9     8000              saed32hvt_ss0p95v125c
log_mydesign_11        8000              saed32hvt_ss0p95v125c
antilog_mydesign_8     8000              saed32hvt_ss0p95v125c
log_mydesign_10        8000              saed32hvt_ss0p95v125c
antilog_mydesign_7     8000              saed32hvt_ss0p95v125c
log_mydesign_9         8000              saed32hvt_ss0p95v125c
antilog_mydesign_6     8000              saed32hvt_ss0p95v125c
log_mydesign_8         8000              saed32hvt_ss0p95v125c
log_mydesign_7         8000              saed32hvt_ss0p95v125c
antilog_mydesign_5     8000              saed32hvt_ss0p95v125c
log_mydesign_6         8000              saed32hvt_ss0p95v125c
antilog_mydesign_4     8000              saed32hvt_ss0p95v125c
log_mydesign_5         8000              saed32hvt_ss0p95v125c
antilog_mydesign_3     8000              saed32hvt_ss0p95v125c
log_mydesign_4         8000              saed32hvt_ss0p95v125c
log_mydesign_3         8000              saed32hvt_ss0p95v125c
antilog_mydesign_2     8000              saed32hvt_ss0p95v125c
log_mydesign_2         8000              saed32hvt_ss0p95v125c
antilog_mydesign_1     8000              saed32hvt_ss0p95v125c
log_mydesign_1         8000              saed32hvt_ss0p95v125c
log_mydesign_0         8000              saed32hvt_ss0p95v125c
antilog_mydesign_0     8000              saed32hvt_ss0p95v125c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
qr_decode                                58.068 1.64e+03 7.78e+08 2.48e+03 100.0
  sys1 (systolic)                         1.711  884.399 4.46e+08 1.33e+03  53.8
    antiu6 (antilog_mydesign_10)          0.000    0.000 5.86e+06    5.860   0.2
    antiu5 (antilog_mydesign_11)          0.000    0.000 5.98e+06    5.976   0.2
    antiu4 (antilog_mydesign_12)          0.000    0.000 5.46e+06    5.458   0.2
    logu3 (log_mydesign_14)               0.000    0.000 1.01e+07   10.094   0.4
    antiu3 (antilog_mydesign_13)       1.80e-02 3.29e-02 5.65e+06    5.706   0.2
    antiu2 (antilog_mydesign_14)       2.53e-02 4.92e-02 6.08e+06    6.152   0.2
    logu2 (log_mydesign_15)            4.40e-02 8.27e-02 1.00e+07   10.131   0.4
    antiu1 (antilog_mydesign_15)       4.16e-02 7.91e-02 5.54e+06    5.664   0.2
    logu1 (log_mydesign_16)               0.115    0.202 8.81e+06    9.123   0.4
    p42 (rect_mydesign_0)                 0.273   24.189 2.26e+07   47.041   1.9
      u2 (antilog_mydesign_0)          9.31e-02    0.164 4.50e+06    4.753   0.2
      u1 (log_mydesign_0)              7.12e-02    0.127 9.30e+06    9.498   0.4
    p41 (circle_mydesign_0)               0.128   11.395 1.71e+07   28.607   1.2
      u1 (log_mydesign_1)              5.79e-02    0.113 1.16e+07   11.770   0.5
    p33 (rect_mydesign_1)                 0.201   24.121 2.30e+07   47.289   1.9
      u2 (antilog_mydesign_1)          2.83e-02 5.15e-02 5.33e+06    5.413   0.2
      u1 (log_mydesign_2)              5.49e-02    0.101 1.01e+07   10.213   0.4
    p32 (rect_mydesign_2)                 0.182   24.020 2.30e+07   47.153   1.9
      u2 (antilog_mydesign_2)          5.74e-02    0.105 5.33e+06    5.495   0.2
      u1 (log_mydesign_3)              3.43e-02 5.67e-02 8.86e+06    8.951   0.4
    p31 (circle_mydesign_1)            7.93e-02   11.305 1.52e+07   26.583   1.1
      u1 (log_mydesign_4)              3.89e-02 7.83e-02 1.02e+07   10.332   0.4
    p24 (rect_mydesign_3)                 0.113   23.888 2.19e+07   45.919   1.9
      u2 (antilog_mydesign_3)          5.22e-02 9.45e-02 5.33e+06    5.479   0.2
      u1 (log_mydesign_5)              1.46e-02 2.86e-02 9.52e+06    9.562   0.4
    p23 (rect_mydesign_4)              9.62e-02   23.865 2.08e+07   44.763   1.8
      u2 (antilog_mydesign_4)          3.86e-02 7.06e-02 5.22e+06    5.328   0.2
      u1 (log_mydesign_6)              1.36e-02 2.41e-02 8.85e+06    8.890   0.4
    p22 (rect_mydesign_5)              8.84e-02   23.828 2.36e+07   47.522   1.9
      u2 (antilog_mydesign_5)          4.47e-02 8.50e-02 5.27e+06    5.395   0.2
      u1 (log_mydesign_7)              1.26e-02 2.03e-02 9.34e+06    9.377   0.4
    p21 (circle_mydesign_2)            2.74e-02   11.191 1.51e+07   26.293   1.1
      u1 (log_mydesign_8)              1.35e-02 2.97e-02 1.01e+07   10.119   0.4
    p15 (rect_mydesign_6)              8.60e-03   23.653 2.12e+07   44.911   1.8
      u2 (antilog_mydesign_6)          6.59e-03 1.13e-02 5.62e+06    5.642   0.2
      u1 (log_mydesign_9)                 0.000    0.000 8.72e+06    8.717   0.4
    p14 (rect_mydesign_7)              1.77e-02   23.705 2.41e+07   47.779   1.9
      u2 (antilog_mydesign_7)          1.34e-02 2.64e-02 7.66e+06    7.695   0.3
      u1 (log_mydesign_10)                0.000    0.000 9.37e+06    9.367   0.4
    p13 (rect_mydesign_8)              1.43e-02   23.662 2.23e+07   45.983   1.9
      u2 (antilog_mydesign_8)          1.13e-02 2.02e-02 6.22e+06    6.248   0.3
      u1 (log_mydesign_11)                0.000    0.000 9.40e+06    9.404   0.4
    p12 (rect_mydesign_9)              8.37e-03   23.653 2.18e+07   45.505   1.8
      u2 (antilog_mydesign_9)          7.35e-03 1.41e-02 5.61e+06    5.634   0.2
      u1 (log_mydesign_12)                0.000    0.000 9.39e+06    9.395   0.4
    p11 (circle_mydesign_3)            1.08e-02   11.158 1.18e+07   22.982   0.9
      u1 (log_mydesign_13)                0.000    0.000 8.20e+06    8.196   0.3
  aaa (antilog_mydesign_17)               0.000    0.000 5.70e+06    5.700   0.2
  epu1 (error_position)                   3.052   43.715 2.47e+07   71.504   2.9
    anti1 (antilog_mydesign_16)        1.63e-02 3.03e-02 5.45e+06    5.497   0.2
  aa4 (antilog_mydesign_18)            2.54e-03 3.54e-03 4.50e+06    4.504   0.2
  aa3 (antilog_mydesign_19)            2.93e-03 4.11e-03 4.50e+06    4.505   0.2
  aa2 (antilog_mydesign_20)               0.000    0.000 4.50e+06    4.498   0.2
  aa1 (antilog_mydesign_21)            2.64e-03 3.09e-03 4.48e+06    4.481   0.2
  add_u1 (add_gf_mydesign_0)           6.85e-03 1.13e-02 3.08e+06    3.094   0.1
  ssu2 (add_gf_mydesign_1)                0.119    0.157 7.49e+05    1.025   0.0
  ssu1 (add_gf_mydesign_2)             6.43e-02 9.23e-02 6.53e+05    0.810   0.0
  u3 (antilog_mydesign_22)             2.33e-02 4.53e-02 6.19e+06    6.259   0.3
  u2 (log_mydesign_17)                 2.07e-02 4.44e-02 1.01e+07   10.206   0.4
  u1 (detect_rotation)                   18.983  144.125 2.38e+07  186.919   7.5
1
