# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do NuCore_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/My\ Drive/EE/EE\ -\ 06/Digital\ System\ Design/Assignments/Assignment\ 2/dsd\ assignment\ 2 {G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:22 on May 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2" G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:27:22 on May 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/My\ Drive/EE/EE\ -\ 06/Digital\ System\ Design/Assignments/Assignment\ 2/dsd\ assignment\ 2 {G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/Program_Counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:22 on May 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2" G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/Program_Counter.v 
# -- Compiling module Program_Counter
# 
# Top level modules:
# 	Program_Counter
# End time: 14:27:22 on May 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/My\ Drive/EE/EE\ -\ 06/Digital\ System\ Design/Assignments/Assignment\ 2/dsd\ assignment\ 2 {G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/NuCore.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:22 on May 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2" G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/NuCore.v 
# -- Compiling module NuCore
# 
# Top level modules:
# 	NuCore
# End time: 14:27:23 on May 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/My\ Drive/EE/EE\ -\ 06/Digital\ System\ Design/Assignments/Assignment\ 2/dsd\ assignment\ 2 {G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/Reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:23 on May 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2" G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/Reg.v 
# -- Compiling module Reg
# 
# Top level modules:
# 	Reg
# End time: 14:27:23 on May 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/My\ Drive/EE/EE\ -\ 06/Digital\ System\ Design/Assignments/Assignment\ 2/dsd\ assignment\ 2 {G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/seg_7.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:23 on May 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2" G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/seg_7.v 
# -- Compiling module seg_7
# 
# Top level modules:
# 	seg_7
# End time: 14:27:23 on May 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/My\ Drive/EE/EE\ -\ 06/Digital\ System\ Design/Assignments/Assignment\ 2/dsd\ assignment\ 2 {G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:23 on May 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2" G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:27:24 on May 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/My\ Drive/EE/EE\ -\ 06/Digital\ System\ Design/Assignments/Assignment\ 2/dsd\ assignment\ 2 {G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/instruction_update.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:24 on May 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2" G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/instruction_update.v 
# -- Compiling module Instruction_update
# 
# Top level modules:
# 	Instruction_update
# End time: 14:27:24 on May 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/My\ Drive/EE/EE\ -\ 06/Digital\ System\ Design/Assignments/Assignment\ 2/dsd\ assignment\ 2 {G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/Instruction_Queue.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:24 on May 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2" G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/Instruction_Queue.v 
# -- Compiling module Instruction_Queue
# 
# Top level modules:
# 	Instruction_Queue
# End time: 14:27:24 on May 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/My\ Drive/EE/EE\ -\ 06/Digital\ System\ Design/Assignments/Assignment\ 2/dsd\ assignment\ 2 {G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/NuCore_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:24 on May 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2" G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/NuCore_TB.v 
# -- Compiling module NuCore_TB
# 
# Top level modules:
# 	NuCore_TB
# End time: 14:27:24 on May 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  NuCore_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" NuCore_TB 
# Start time: 14:27:25 on May 22,2022
# Loading work.NuCore_TB
# Loading work.NuCore
# Loading work.Program_Counter
# Loading work.Instruction_Queue
# Loading work.Instruction_update
# Loading work.decoder
# Loading work.Reg
# Loading work.ALU
# Loading work.seg_7
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'Out'. The port definition is at: G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /NuCore_TB/i1/U0 File: G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/NuCore.v Line: 34
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "memory.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : G:/My Drive/EE/EE - 06/Digital System Design/Assignments/Assignment 2/dsd assignment 2/Instruction_Queue.v(14)
#    Time: 0 ps  Iteration: 0  Instance: /NuCore_TB/i1/I0
# Break key hit
# Simulation stop requested.
# End time: 14:27:47 on May 22,2022, Elapsed time: 0:00:22
# Errors: 0, Warnings: 2
