{
  "module_name": "pinctrl-mt7981.c",
  "hash_id": "27bfc47124233428c7a53278e4740162a654f0697d622e2474df250d44b7ae7e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/mediatek/pinctrl-mt7981.c",
  "human_readable_source": "\n \n\n#include \"pinctrl-moore.h\"\n\n#define MT7981_PIN(_number, _name)\t\t\t\t\\\n\tMTK_PIN(_number, _name, 0, _number, DRV_GRP4)\n\n#define PIN_FIELD_BASE(_s_pin, _e_pin, _i_base, _s_addr, _x_addrs, _s_bit, _x_bits)\t\\\n\tPIN_FIELD_CALC(_s_pin, _e_pin, _i_base, _s_addr, _x_addrs, _s_bit,\t\\\n\t\t       _x_bits, 32, 0)\n\n#define PINS_FIELD_BASE(_s_pin, _e_pin, _i_base, _s_addr, _x_addrs, _s_bit, _x_bits)\t\\\n\tPIN_FIELD_CALC(_s_pin, _e_pin, _i_base, _s_addr, _x_addrs, _s_bit,\t\\\n\t\t      _x_bits, 32, 1)\n\nstatic const struct mtk_pin_field_calc mt7981_pin_mode_range[] = {\n\tPIN_FIELD(0, 56, 0x300, 0x10, 0, 4),\n};\n\nstatic const struct mtk_pin_field_calc mt7981_pin_dir_range[] = {\n\tPIN_FIELD(0, 56, 0x0, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7981_pin_di_range[] = {\n\tPIN_FIELD(0, 56, 0x200, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7981_pin_do_range[] = {\n\tPIN_FIELD(0, 56, 0x100, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7981_pin_ies_range[] = {\n\tPIN_FIELD_BASE(0, 0, 1, 0x10, 0x10, 1, 1),\n\tPIN_FIELD_BASE(1, 1, 1, 0x10, 0x10, 0, 1),\n\tPIN_FIELD_BASE(2, 2, 5, 0x20, 0x10, 6, 1),\n\tPIN_FIELD_BASE(3, 3, 4, 0x20, 0x10, 6, 1),\n\tPIN_FIELD_BASE(4, 4, 4, 0x20, 0x10, 2, 1),\n\tPIN_FIELD_BASE(5, 5, 4, 0x20, 0x10, 1, 1),\n\tPIN_FIELD_BASE(6, 6, 4, 0x20, 0x10, 3, 1),\n\tPIN_FIELD_BASE(7, 7, 4, 0x20, 0x10, 0, 1),\n\tPIN_FIELD_BASE(8, 8, 4, 0x20, 0x10, 4, 1),\n\n\tPIN_FIELD_BASE(9, 9, 5, 0x20, 0x10, 9, 1),\n\tPIN_FIELD_BASE(10, 10, 5, 0x20, 0x10, 8, 1),\n\tPIN_FIELD_BASE(11, 11, 5, 0x40, 0x10, 10, 1),\n\tPIN_FIELD_BASE(12, 12, 5, 0x20, 0x10, 7, 1),\n\tPIN_FIELD_BASE(13, 13, 5, 0x20, 0x10, 11, 1),\n\n\tPIN_FIELD_BASE(14, 14, 4, 0x20, 0x10, 8, 1),\n\n\tPIN_FIELD_BASE(15, 15, 2, 0x20, 0x10, 0, 1),\n\tPIN_FIELD_BASE(16, 16, 2, 0x20, 0x10, 1, 1),\n\tPIN_FIELD_BASE(17, 17, 2, 0x20, 0x10, 5, 1),\n\tPIN_FIELD_BASE(18, 18, 2, 0x20, 0x10, 4, 1),\n\tPIN_FIELD_BASE(19, 19, 2, 0x20, 0x10, 2, 1),\n\tPIN_FIELD_BASE(20, 20, 2, 0x20, 0x10, 3, 1),\n\tPIN_FIELD_BASE(21, 21, 2, 0x20, 0x10, 6, 1),\n\tPIN_FIELD_BASE(22, 22, 2, 0x20, 0x10, 7, 1),\n\tPIN_FIELD_BASE(23, 23, 2, 0x20, 0x10, 10, 1),\n\tPIN_FIELD_BASE(24, 24, 2, 0x20, 0x10, 9, 1),\n\tPIN_FIELD_BASE(25, 25, 2, 0x20, 0x10, 8, 1),\n\n\tPIN_FIELD_BASE(26, 26, 5, 0x20, 0x10, 0, 1),\n\tPIN_FIELD_BASE(27, 27, 5, 0x20, 0x10, 4, 1),\n\tPIN_FIELD_BASE(28, 28, 5, 0x20, 0x10, 3, 1),\n\tPIN_FIELD_BASE(29, 29, 5, 0x20, 0x10, 1, 1),\n\tPIN_FIELD_BASE(30, 30, 5, 0x20, 0x10, 2, 1),\n\tPIN_FIELD_BASE(31, 31, 5, 0x20, 0x10, 5, 1),\n\n\tPIN_FIELD_BASE(32, 32, 1, 0x10, 0x10, 2, 1),\n\tPIN_FIELD_BASE(33, 33, 1, 0x10, 0x10, 3, 1),\n\n\tPIN_FIELD_BASE(34, 34, 4, 0x20, 0x10, 5, 1),\n\tPIN_FIELD_BASE(35, 35, 4, 0x20, 0x10, 7, 1),\n\n\tPIN_FIELD_BASE(36, 36, 3, 0x10, 0x10, 2, 1),\n\tPIN_FIELD_BASE(37, 37, 3, 0x10, 0x10, 3, 1),\n\tPIN_FIELD_BASE(38, 38, 3, 0x10, 0x10, 0, 1),\n\tPIN_FIELD_BASE(39, 39, 3, 0x10, 0x10, 1, 1),\n\n\tPIN_FIELD_BASE(40, 40, 7, 0x30, 0x10, 1, 1),\n\tPIN_FIELD_BASE(41, 41, 7, 0x30, 0x10, 0, 1),\n\tPIN_FIELD_BASE(42, 42, 7, 0x30, 0x10, 9, 1),\n\tPIN_FIELD_BASE(43, 43, 7, 0x30, 0x10, 7, 1),\n\tPIN_FIELD_BASE(44, 44, 7, 0x30, 0x10, 8, 1),\n\tPIN_FIELD_BASE(45, 45, 7, 0x30, 0x10, 3, 1),\n\tPIN_FIELD_BASE(46, 46, 7, 0x30, 0x10, 4, 1),\n\tPIN_FIELD_BASE(47, 47, 7, 0x30, 0x10, 5, 1),\n\tPIN_FIELD_BASE(48, 48, 7, 0x30, 0x10, 6, 1),\n\tPIN_FIELD_BASE(49, 49, 7, 0x30, 0x10, 2, 1),\n\n\tPIN_FIELD_BASE(50, 50, 6, 0x10, 0x10, 0, 1),\n\tPIN_FIELD_BASE(51, 51, 6, 0x10, 0x10, 2, 1),\n\tPIN_FIELD_BASE(52, 52, 6, 0x10, 0x10, 3, 1),\n\tPIN_FIELD_BASE(53, 53, 6, 0x10, 0x10, 4, 1),\n\tPIN_FIELD_BASE(54, 54, 6, 0x10, 0x10, 5, 1),\n\tPIN_FIELD_BASE(55, 55, 6, 0x10, 0x10, 6, 1),\n\tPIN_FIELD_BASE(56, 56, 6, 0x10, 0x10, 1, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7981_pin_smt_range[] = {\n\tPIN_FIELD_BASE(0, 0, 1, 0x60, 0x10, 1, 1),\n\tPIN_FIELD_BASE(1, 1, 1, 0x60, 0x10, 0, 1),\n\tPIN_FIELD_BASE(2, 2, 5, 0x90, 0x10, 6, 1),\n\tPIN_FIELD_BASE(3, 3, 4, 0x80, 0x10, 6, 1),\n\tPIN_FIELD_BASE(4, 4, 4, 0x80, 0x10, 2, 1),\n\tPIN_FIELD_BASE(5, 5, 4, 0x80, 0x10, 1, 1),\n\tPIN_FIELD_BASE(6, 6, 4, 0x80, 0x10, 3, 1),\n\tPIN_FIELD_BASE(7, 7, 4, 0x80, 0x10, 0, 1),\n\tPIN_FIELD_BASE(8, 8, 4, 0x80, 0x10, 4, 1),\n\n\tPIN_FIELD_BASE(9, 9, 5, 0x90, 0x10, 9, 1),\n\tPIN_FIELD_BASE(10, 10, 5, 0x90, 0x10, 8, 1),\n\tPIN_FIELD_BASE(11, 11, 5, 0x90, 0x10, 10, 1),\n\tPIN_FIELD_BASE(12, 12, 5, 0x90, 0x10, 7, 1),\n\tPIN_FIELD_BASE(13, 13, 5, 0x90, 0x10, 11, 1),\n\n\tPIN_FIELD_BASE(14, 14, 4, 0x80, 0x10, 8, 1),\n\n\tPIN_FIELD_BASE(15, 15, 2, 0x90, 0x10, 0, 1),\n\tPIN_FIELD_BASE(16, 16, 2, 0x90, 0x10, 1, 1),\n\tPIN_FIELD_BASE(17, 17, 2, 0x90, 0x10, 5, 1),\n\tPIN_FIELD_BASE(18, 18, 2, 0x90, 0x10, 4, 1),\n\tPIN_FIELD_BASE(19, 19, 2, 0x90, 0x10, 2, 1),\n\tPIN_FIELD_BASE(20, 20, 2, 0x90, 0x10, 3, 1),\n\tPIN_FIELD_BASE(21, 21, 2, 0x90, 0x10, 6, 1),\n\tPIN_FIELD_BASE(22, 22, 2, 0x90, 0x10, 7, 1),\n\tPIN_FIELD_BASE(23, 23, 2, 0x90, 0x10, 10, 1),\n\tPIN_FIELD_BASE(24, 24, 2, 0x90, 0x10, 9, 1),\n\tPIN_FIELD_BASE(25, 25, 2, 0x90, 0x10, 8, 1),\n\n\tPIN_FIELD_BASE(26, 26, 5, 0x90, 0x10, 0, 1),\n\tPIN_FIELD_BASE(27, 27, 5, 0x90, 0x10, 4, 1),\n\tPIN_FIELD_BASE(28, 28, 5, 0x90, 0x10, 3, 1),\n\tPIN_FIELD_BASE(29, 29, 5, 0x90, 0x10, 1, 1),\n\tPIN_FIELD_BASE(30, 30, 5, 0x90, 0x10, 2, 1),\n\tPIN_FIELD_BASE(31, 31, 5, 0x90, 0x10, 5, 1),\n\n\tPIN_FIELD_BASE(32, 32, 1, 0x60, 0x10, 2, 1),\n\tPIN_FIELD_BASE(33, 33, 1, 0x60, 0x10, 3, 1),\n\n\tPIN_FIELD_BASE(34, 34, 4, 0x80, 0x10, 5, 1),\n\tPIN_FIELD_BASE(35, 35, 4, 0x80, 0x10, 7, 1),\n\n\tPIN_FIELD_BASE(36, 36, 3, 0x60, 0x10, 2, 1),\n\tPIN_FIELD_BASE(37, 37, 3, 0x60, 0x10, 3, 1),\n\tPIN_FIELD_BASE(38, 38, 3, 0x60, 0x10, 0, 1),\n\tPIN_FIELD_BASE(39, 39, 3, 0x60, 0x10, 1, 1),\n\n\tPIN_FIELD_BASE(40, 40, 7, 0x70, 0x10, 1, 1),\n\tPIN_FIELD_BASE(41, 41, 7, 0x70, 0x10, 0, 1),\n\tPIN_FIELD_BASE(42, 42, 7, 0x70, 0x10, 9, 1),\n\tPIN_FIELD_BASE(43, 43, 7, 0x70, 0x10, 7, 1),\n\tPIN_FIELD_BASE(44, 44, 7, 0x30, 0x10, 8, 1),\n\tPIN_FIELD_BASE(45, 45, 7, 0x70, 0x10, 3, 1),\n\tPIN_FIELD_BASE(46, 46, 7, 0x70, 0x10, 4, 1),\n\tPIN_FIELD_BASE(47, 47, 7, 0x70, 0x10, 5, 1),\n\tPIN_FIELD_BASE(48, 48, 7, 0x70, 0x10, 6, 1),\n\tPIN_FIELD_BASE(49, 49, 7, 0x70, 0x10, 2, 1),\n\n\tPIN_FIELD_BASE(50, 50, 6, 0x50, 0x10, 0, 1),\n\tPIN_FIELD_BASE(51, 51, 6, 0x50, 0x10, 2, 1),\n\tPIN_FIELD_BASE(52, 52, 6, 0x50, 0x10, 3, 1),\n\tPIN_FIELD_BASE(53, 53, 6, 0x50, 0x10, 4, 1),\n\tPIN_FIELD_BASE(54, 54, 6, 0x50, 0x10, 5, 1),\n\tPIN_FIELD_BASE(55, 55, 6, 0x50, 0x10, 6, 1),\n\tPIN_FIELD_BASE(56, 56, 6, 0x50, 0x10, 1, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7981_pin_pu_range[] = {\n\tPIN_FIELD_BASE(40, 40, 7, 0x50, 0x10, 1, 1),\n\tPIN_FIELD_BASE(41, 41, 7, 0x50, 0x10, 0, 1),\n\tPIN_FIELD_BASE(42, 42, 7, 0x50, 0x10, 9, 1),\n\tPIN_FIELD_BASE(43, 43, 7, 0x50, 0x10, 7, 1),\n\tPIN_FIELD_BASE(44, 44, 7, 0x50, 0x10, 8, 1),\n\tPIN_FIELD_BASE(45, 45, 7, 0x50, 0x10, 3, 1),\n\tPIN_FIELD_BASE(46, 46, 7, 0x50, 0x10, 4, 1),\n\tPIN_FIELD_BASE(47, 47, 7, 0x50, 0x10, 5, 1),\n\tPIN_FIELD_BASE(48, 48, 7, 0x50, 0x10, 6, 1),\n\tPIN_FIELD_BASE(49, 49, 7, 0x50, 0x10, 2, 1),\n\n\tPIN_FIELD_BASE(50, 50, 6, 0x30, 0x10, 0, 1),\n\tPIN_FIELD_BASE(51, 51, 6, 0x30, 0x10, 2, 1),\n\tPIN_FIELD_BASE(52, 52, 6, 0x30, 0x10, 3, 1),\n\tPIN_FIELD_BASE(53, 53, 6, 0x30, 0x10, 4, 1),\n\tPIN_FIELD_BASE(54, 54, 6, 0x30, 0x10, 5, 1),\n\tPIN_FIELD_BASE(55, 55, 6, 0x30, 0x10, 6, 1),\n\tPIN_FIELD_BASE(56, 56, 6, 0x30, 0x10, 1, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7981_pin_pd_range[] = {\n\tPIN_FIELD_BASE(40, 40, 7, 0x40, 0x10, 1, 1),\n\tPIN_FIELD_BASE(41, 41, 7, 0x40, 0x10, 0, 1),\n\tPIN_FIELD_BASE(42, 42, 7, 0x40, 0x10, 9, 1),\n\tPIN_FIELD_BASE(43, 43, 7, 0x40, 0x10, 7, 1),\n\tPIN_FIELD_BASE(44, 44, 7, 0x40, 0x10, 8, 1),\n\tPIN_FIELD_BASE(45, 45, 7, 0x40, 0x10, 3, 1),\n\tPIN_FIELD_BASE(46, 46, 7, 0x40, 0x10, 4, 1),\n\tPIN_FIELD_BASE(47, 47, 7, 0x40, 0x10, 5, 1),\n\tPIN_FIELD_BASE(48, 48, 7, 0x40, 0x10, 6, 1),\n\tPIN_FIELD_BASE(49, 49, 7, 0x40, 0x10, 2, 1),\n\n\tPIN_FIELD_BASE(50, 50, 6, 0x20, 0x10, 0, 1),\n\tPIN_FIELD_BASE(51, 51, 6, 0x20, 0x10, 2, 1),\n\tPIN_FIELD_BASE(52, 52, 6, 0x20, 0x10, 3, 1),\n\tPIN_FIELD_BASE(53, 53, 6, 0x20, 0x10, 4, 1),\n\tPIN_FIELD_BASE(54, 54, 6, 0x20, 0x10, 5, 1),\n\tPIN_FIELD_BASE(55, 55, 6, 0x20, 0x10, 6, 1),\n\tPIN_FIELD_BASE(56, 56, 6, 0x20, 0x10, 1, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7981_pin_drv_range[] = {\n\tPIN_FIELD_BASE(0, 0, 1, 0x00, 0x10, 3, 3),\n\tPIN_FIELD_BASE(1, 1, 1, 0x00, 0x10, 0, 3),\n\n\tPIN_FIELD_BASE(2, 2, 5, 0x00, 0x10, 18, 3),\n\n\tPIN_FIELD_BASE(3, 3, 4, 0x00, 0x10, 18, 1),\n\tPIN_FIELD_BASE(4, 4, 4, 0x00, 0x10, 6, 1),\n\tPIN_FIELD_BASE(5, 5, 4, 0x00, 0x10, 3, 3),\n\tPIN_FIELD_BASE(6, 6, 4, 0x00, 0x10, 9, 3),\n\tPIN_FIELD_BASE(7, 7, 4, 0x00, 0x10, 0, 3),\n\tPIN_FIELD_BASE(8, 8, 4, 0x00, 0x10, 12, 3),\n\n\tPIN_FIELD_BASE(9, 9, 5, 0x00, 0x10, 27, 3),\n\tPIN_FIELD_BASE(10, 10, 5, 0x00, 0x10, 24, 3),\n\tPIN_FIELD_BASE(11, 11, 5, 0x00, 0x10, 0, 3),\n\tPIN_FIELD_BASE(12, 12, 5, 0x00, 0x10, 21, 3),\n\tPIN_FIELD_BASE(13, 13, 5, 0x00, 0x10, 3, 3),\n\n\tPIN_FIELD_BASE(14, 14, 4, 0x00, 0x10, 27, 3),\n\n\tPIN_FIELD_BASE(15, 15, 2, 0x00, 0x10, 0, 3),\n\tPIN_FIELD_BASE(16, 16, 2, 0x00, 0x10, 3, 3),\n\tPIN_FIELD_BASE(17, 17, 2, 0x00, 0x10, 15, 3),\n\tPIN_FIELD_BASE(18, 18, 2, 0x00, 0x10, 12, 3),\n\tPIN_FIELD_BASE(19, 19, 2, 0x00, 0x10, 6, 3),\n\tPIN_FIELD_BASE(20, 20, 2, 0x00, 0x10, 9, 3),\n\tPIN_FIELD_BASE(21, 21, 2, 0x00, 0x10, 18, 3),\n\tPIN_FIELD_BASE(22, 22, 2, 0x00, 0x10, 21, 3),\n\tPIN_FIELD_BASE(23, 23, 2, 0x00, 0x10, 0, 3),\n\tPIN_FIELD_BASE(24, 24, 2, 0x00, 0x10, 27, 3),\n\tPIN_FIELD_BASE(25, 25, 2, 0x00, 0x10, 24, 3),\n\n\tPIN_FIELD_BASE(26, 26, 5, 0x00, 0x10, 0, 3),\n\tPIN_FIELD_BASE(27, 27, 5, 0x00, 0x10, 12, 3),\n\tPIN_FIELD_BASE(28, 28, 5, 0x00, 0x10, 9, 3),\n\tPIN_FIELD_BASE(29, 29, 5, 0x00, 0x10, 3, 3),\n\tPIN_FIELD_BASE(30, 30, 5, 0x00, 0x10, 6, 3),\n\tPIN_FIELD_BASE(31, 31, 5, 0x00, 0x10, 15, 3),\n\n\tPIN_FIELD_BASE(32, 32, 1, 0x00, 0x10, 9, 3),\n\tPIN_FIELD_BASE(33, 33, 1, 0x00, 0x10, 12, 3),\n\n\tPIN_FIELD_BASE(34, 34, 4, 0x00, 0x10, 15, 3),\n\tPIN_FIELD_BASE(35, 35, 4, 0x00, 0x10, 21, 3),\n\n\tPIN_FIELD_BASE(36, 36, 3, 0x00, 0x10, 6, 3),\n\tPIN_FIELD_BASE(37, 37, 3, 0x00, 0x10, 9, 3),\n\tPIN_FIELD_BASE(38, 38, 3, 0x00, 0x10, 0, 3),\n\tPIN_FIELD_BASE(39, 39, 3, 0x00, 0x10, 3, 3),\n\n\tPIN_FIELD_BASE(40, 40, 7, 0x00, 0x10, 3, 3),\n\tPIN_FIELD_BASE(41, 41, 7, 0x00, 0x10, 0, 3),\n\tPIN_FIELD_BASE(42, 42, 7, 0x00, 0x10, 27, 3),\n\tPIN_FIELD_BASE(43, 43, 7, 0x00, 0x10, 21, 3),\n\tPIN_FIELD_BASE(44, 44, 7, 0x00, 0x10, 24, 3),\n\tPIN_FIELD_BASE(45, 45, 7, 0x00, 0x10, 9, 3),\n\tPIN_FIELD_BASE(46, 46, 7, 0x00, 0x10, 12, 3),\n\tPIN_FIELD_BASE(47, 47, 7, 0x00, 0x10, 15, 3),\n\tPIN_FIELD_BASE(48, 48, 7, 0x00, 0x10, 18, 3),\n\tPIN_FIELD_BASE(49, 49, 7, 0x00, 0x10, 6, 3),\n\n\tPIN_FIELD_BASE(50, 50, 6, 0x00, 0x10, 0, 3),\n\tPIN_FIELD_BASE(51, 51, 6, 0x00, 0x10, 6, 3),\n\tPIN_FIELD_BASE(52, 52, 6, 0x00, 0x10, 9, 3),\n\tPIN_FIELD_BASE(53, 53, 6, 0x00, 0x10, 12, 3),\n\tPIN_FIELD_BASE(54, 54, 6, 0x00, 0x10, 15, 3),\n\tPIN_FIELD_BASE(55, 55, 6, 0x00, 0x10, 18, 3),\n\tPIN_FIELD_BASE(56, 56, 6, 0x00, 0x10, 3, 3),\n};\n\nstatic const struct mtk_pin_field_calc mt7981_pin_pupd_range[] = {\n\tPIN_FIELD_BASE(0, 0, 1, 0x20, 0x10, 1, 1),\n\tPIN_FIELD_BASE(1, 1, 1, 0x20, 0x10, 0, 1),\n\tPIN_FIELD_BASE(2, 2, 5, 0x30, 0x10, 6, 1),\n\tPIN_FIELD_BASE(3, 3, 4, 0x30, 0x10, 6, 1),\n\tPIN_FIELD_BASE(4, 4, 4, 0x30, 0x10, 2, 1),\n\tPIN_FIELD_BASE(5, 5, 4, 0x30, 0x10, 1, 1),\n\tPIN_FIELD_BASE(6, 6, 4, 0x30, 0x10, 3, 1),\n\tPIN_FIELD_BASE(7, 7, 4, 0x30, 0x10, 0, 1),\n\tPIN_FIELD_BASE(8, 8, 4, 0x30, 0x10, 4, 1),\n\n\tPIN_FIELD_BASE(9, 9, 5, 0x30, 0x10, 9, 1),\n\tPIN_FIELD_BASE(10, 10, 5, 0x30, 0x10, 8, 1),\n\tPIN_FIELD_BASE(11, 11, 5, 0x30, 0x10, 10, 1),\n\tPIN_FIELD_BASE(12, 12, 5, 0x30, 0x10, 7, 1),\n\tPIN_FIELD_BASE(13, 13, 5, 0x30, 0x10, 11, 1),\n\n\tPIN_FIELD_BASE(14, 14, 4, 0x30, 0x10, 8, 1),\n\n\tPIN_FIELD_BASE(15, 15, 2, 0x30, 0x10, 0, 1),\n\tPIN_FIELD_BASE(16, 16, 2, 0x30, 0x10, 1, 1),\n\tPIN_FIELD_BASE(17, 17, 2, 0x30, 0x10, 5, 1),\n\tPIN_FIELD_BASE(18, 18, 2, 0x30, 0x10, 4, 1),\n\tPIN_FIELD_BASE(19, 19, 2, 0x30, 0x10, 2, 1),\n\tPIN_FIELD_BASE(20, 20, 2, 0x90, 0x10, 3, 1),\n\tPIN_FIELD_BASE(21, 21, 2, 0x30, 0x10, 6, 1),\n\tPIN_FIELD_BASE(22, 22, 2, 0x30, 0x10, 7, 1),\n\tPIN_FIELD_BASE(23, 23, 2, 0x30, 0x10, 10, 1),\n\tPIN_FIELD_BASE(24, 24, 2, 0x30, 0x10, 9, 1),\n\tPIN_FIELD_BASE(25, 25, 2, 0x30, 0x10, 8, 1),\n\n\tPIN_FIELD_BASE(26, 26, 5, 0x30, 0x10, 0, 1),\n\tPIN_FIELD_BASE(27, 27, 5, 0x30, 0x10, 4, 1),\n\tPIN_FIELD_BASE(28, 28, 5, 0x30, 0x10, 3, 1),\n\tPIN_FIELD_BASE(29, 29, 5, 0x30, 0x10, 1, 1),\n\tPIN_FIELD_BASE(30, 30, 5, 0x30, 0x10, 2, 1),\n\tPIN_FIELD_BASE(31, 31, 5, 0x30, 0x10, 5, 1),\n\n\tPIN_FIELD_BASE(32, 32, 1, 0x20, 0x10, 2, 1),\n\tPIN_FIELD_BASE(33, 33, 1, 0x20, 0x10, 3, 1),\n\n\tPIN_FIELD_BASE(34, 34, 4, 0x30, 0x10, 5, 1),\n\tPIN_FIELD_BASE(35, 35, 4, 0x30, 0x10, 7, 1),\n\n\tPIN_FIELD_BASE(36, 36, 3, 0x20, 0x10, 2, 1),\n\tPIN_FIELD_BASE(37, 37, 3, 0x20, 0x10, 3, 1),\n\tPIN_FIELD_BASE(38, 38, 3, 0x20, 0x10, 0, 1),\n\tPIN_FIELD_BASE(39, 39, 3, 0x20, 0x10, 1, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7981_pin_r0_range[] = {\n\tPIN_FIELD_BASE(0, 0, 1, 0x30, 0x10, 1, 1),\n\tPIN_FIELD_BASE(1, 1, 1, 0x30, 0x10, 0, 1),\n\tPIN_FIELD_BASE(2, 2, 5, 0x40, 0x10, 6, 1),\n\tPIN_FIELD_BASE(3, 3, 4, 0x40, 0x10, 6, 1),\n\tPIN_FIELD_BASE(4, 4, 4, 0x40, 0x10, 2, 1),\n\tPIN_FIELD_BASE(5, 5, 4, 0x40, 0x10, 1, 1),\n\tPIN_FIELD_BASE(6, 6, 4, 0x40, 0x10, 3, 1),\n\tPIN_FIELD_BASE(7, 7, 4, 0x40, 0x10, 0, 1),\n\tPIN_FIELD_BASE(8, 8, 4, 0x40, 0x10, 4, 1),\n\n\tPIN_FIELD_BASE(9, 9, 5, 0x40, 0x10, 9, 1),\n\tPIN_FIELD_BASE(10, 10, 5, 0x40, 0x10, 8, 1),\n\tPIN_FIELD_BASE(11, 11, 5, 0x40, 0x10, 10, 1),\n\tPIN_FIELD_BASE(12, 12, 5, 0x40, 0x10, 7, 1),\n\tPIN_FIELD_BASE(13, 13, 5, 0x40, 0x10, 11, 1),\n\n\tPIN_FIELD_BASE(14, 14, 4, 0x40, 0x10, 8, 1),\n\n\tPIN_FIELD_BASE(15, 15, 2, 0x40, 0x10, 0, 1),\n\tPIN_FIELD_BASE(16, 16, 2, 0x40, 0x10, 1, 1),\n\tPIN_FIELD_BASE(17, 17, 2, 0x40, 0x10, 5, 1),\n\tPIN_FIELD_BASE(18, 18, 2, 0x40, 0x10, 4, 1),\n\tPIN_FIELD_BASE(19, 19, 2, 0x40, 0x10, 2, 1),\n\tPIN_FIELD_BASE(20, 20, 2, 0x40, 0x10, 3, 1),\n\tPIN_FIELD_BASE(21, 21, 2, 0x40, 0x10, 6, 1),\n\tPIN_FIELD_BASE(22, 22, 2, 0x40, 0x10, 7, 1),\n\tPIN_FIELD_BASE(23, 23, 2, 0x40, 0x10, 10, 1),\n\tPIN_FIELD_BASE(24, 24, 2, 0x40, 0x10, 9, 1),\n\tPIN_FIELD_BASE(25, 25, 2, 0x40, 0x10, 8, 1),\n\n\tPIN_FIELD_BASE(26, 26, 5, 0x40, 0x10, 0, 1),\n\tPIN_FIELD_BASE(27, 27, 5, 0x40, 0x10, 4, 1),\n\tPIN_FIELD_BASE(28, 28, 5, 0x40, 0x10, 3, 1),\n\tPIN_FIELD_BASE(29, 29, 5, 0x40, 0x10, 1, 1),\n\tPIN_FIELD_BASE(30, 30, 5, 0x40, 0x10, 2, 1),\n\tPIN_FIELD_BASE(31, 31, 5, 0x40, 0x10, 5, 1),\n\n\tPIN_FIELD_BASE(32, 32, 1, 0x30, 0x10, 2, 1),\n\tPIN_FIELD_BASE(33, 33, 1, 0x30, 0x10, 3, 1),\n\n\tPIN_FIELD_BASE(34, 34, 4, 0x40, 0x10, 5, 1),\n\tPIN_FIELD_BASE(35, 35, 4, 0x40, 0x10, 7, 1),\n\n\tPIN_FIELD_BASE(36, 36, 3, 0x30, 0x10, 2, 1),\n\tPIN_FIELD_BASE(37, 37, 3, 0x30, 0x10, 3, 1),\n\tPIN_FIELD_BASE(38, 38, 3, 0x30, 0x10, 0, 1),\n\tPIN_FIELD_BASE(39, 39, 3, 0x30, 0x10, 1, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7981_pin_r1_range[] = {\n\tPIN_FIELD_BASE(0, 0, 1, 0x40, 0x10, 1, 1),\n\tPIN_FIELD_BASE(1, 1, 1, 0x40, 0x10, 0, 1),\n\tPIN_FIELD_BASE(2, 2, 5, 0x50, 0x10, 6, 1),\n\tPIN_FIELD_BASE(3, 3, 4, 0x50, 0x10, 6, 1),\n\tPIN_FIELD_BASE(4, 4, 4, 0x50, 0x10, 2, 1),\n\tPIN_FIELD_BASE(5, 5, 4, 0x50, 0x10, 1, 1),\n\tPIN_FIELD_BASE(6, 6, 4, 0x50, 0x10, 3, 1),\n\tPIN_FIELD_BASE(7, 7, 4, 0x50, 0x10, 0, 1),\n\tPIN_FIELD_BASE(8, 8, 4, 0x50, 0x10, 4, 1),\n\n\tPIN_FIELD_BASE(9, 9, 5, 0x50, 0x10, 9, 1),\n\tPIN_FIELD_BASE(10, 10, 5, 0x50, 0x10, 8, 1),\n\tPIN_FIELD_BASE(11, 11, 5, 0x50, 0x10, 10, 1),\n\tPIN_FIELD_BASE(12, 12, 5, 0x50, 0x10, 7, 1),\n\tPIN_FIELD_BASE(13, 13, 5, 0x50, 0x10, 11, 1),\n\n\tPIN_FIELD_BASE(14, 14, 4, 0x50, 0x10, 8, 1),\n\n\tPIN_FIELD_BASE(15, 15, 2, 0x50, 0x10, 0, 1),\n\tPIN_FIELD_BASE(16, 16, 2, 0x50, 0x10, 1, 1),\n\tPIN_FIELD_BASE(17, 17, 2, 0x50, 0x10, 5, 1),\n\tPIN_FIELD_BASE(18, 18, 2, 0x50, 0x10, 4, 1),\n\tPIN_FIELD_BASE(19, 19, 2, 0x50, 0x10, 2, 1),\n\tPIN_FIELD_BASE(20, 20, 2, 0x50, 0x10, 3, 1),\n\tPIN_FIELD_BASE(21, 21, 2, 0x50, 0x10, 6, 1),\n\tPIN_FIELD_BASE(22, 22, 2, 0x50, 0x10, 7, 1),\n\tPIN_FIELD_BASE(23, 23, 2, 0x50, 0x10, 10, 1),\n\tPIN_FIELD_BASE(24, 24, 2, 0x50, 0x10, 9, 1),\n\tPIN_FIELD_BASE(25, 25, 2, 0x50, 0x10, 8, 1),\n\n\tPIN_FIELD_BASE(26, 26, 5, 0x50, 0x10, 0, 1),\n\tPIN_FIELD_BASE(27, 27, 5, 0x50, 0x10, 4, 1),\n\tPIN_FIELD_BASE(28, 28, 5, 0x50, 0x10, 3, 1),\n\tPIN_FIELD_BASE(29, 29, 5, 0x50, 0x10, 1, 1),\n\tPIN_FIELD_BASE(30, 30, 5, 0x50, 0x10, 2, 1),\n\tPIN_FIELD_BASE(31, 31, 5, 0x50, 0x10, 5, 1),\n\n\tPIN_FIELD_BASE(32, 32, 1, 0x40, 0x10, 2, 1),\n\tPIN_FIELD_BASE(33, 33, 1, 0x40, 0x10, 3, 1),\n\n\tPIN_FIELD_BASE(34, 34, 4, 0x50, 0x10, 5, 1),\n\tPIN_FIELD_BASE(35, 35, 4, 0x50, 0x10, 7, 1),\n\n\tPIN_FIELD_BASE(36, 36, 3, 0x40, 0x10, 2, 1),\n\tPIN_FIELD_BASE(37, 37, 3, 0x40, 0x10, 3, 1),\n\tPIN_FIELD_BASE(38, 38, 3, 0x40, 0x10, 0, 1),\n\tPIN_FIELD_BASE(39, 39, 3, 0x40, 0x10, 1, 1),\n};\n\nstatic const unsigned int mt7981_pull_type[] = {\n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE, \n};\n\nstatic const struct mtk_pin_reg_calc mt7981_reg_cals[] = {\n\t[PINCTRL_PIN_REG_MODE] = MTK_RANGE(mt7981_pin_mode_range),\n\t[PINCTRL_PIN_REG_DIR] = MTK_RANGE(mt7981_pin_dir_range),\n\t[PINCTRL_PIN_REG_DI] = MTK_RANGE(mt7981_pin_di_range),\n\t[PINCTRL_PIN_REG_DO] = MTK_RANGE(mt7981_pin_do_range),\n\t[PINCTRL_PIN_REG_SMT] = MTK_RANGE(mt7981_pin_smt_range),\n\t[PINCTRL_PIN_REG_IES] = MTK_RANGE(mt7981_pin_ies_range),\n\t[PINCTRL_PIN_REG_PU] = MTK_RANGE(mt7981_pin_pu_range),\n\t[PINCTRL_PIN_REG_PD] = MTK_RANGE(mt7981_pin_pd_range),\n\t[PINCTRL_PIN_REG_DRV] = MTK_RANGE(mt7981_pin_drv_range),\n\t[PINCTRL_PIN_REG_PUPD] = MTK_RANGE(mt7981_pin_pupd_range),\n\t[PINCTRL_PIN_REG_R0] = MTK_RANGE(mt7981_pin_r0_range),\n\t[PINCTRL_PIN_REG_R1] = MTK_RANGE(mt7981_pin_r1_range),\n};\n\nstatic const struct mtk_pin_desc mt7981_pins[] = {\n\tMT7981_PIN(0, \"GPIO_WPS\"),\n\tMT7981_PIN(1, \"GPIO_RESET\"),\n\tMT7981_PIN(2, \"SYS_WATCHDOG\"),\n\tMT7981_PIN(3, \"PCIE_PERESET_N\"),\n\tMT7981_PIN(4, \"JTAG_JTDO\"),\n\tMT7981_PIN(5, \"JTAG_JTDI\"),\n\tMT7981_PIN(6, \"JTAG_JTMS\"),\n\tMT7981_PIN(7, \"JTAG_JTCLK\"),\n\tMT7981_PIN(8, \"JTAG_JTRST_N\"),\n\tMT7981_PIN(9, \"WO_JTAG_JTDO\"),\n\tMT7981_PIN(10, \"WO_JTAG_JTDI\"),\n\tMT7981_PIN(11, \"WO_JTAG_JTMS\"),\n\tMT7981_PIN(12, \"WO_JTAG_JTCLK\"),\n\tMT7981_PIN(13, \"WO_JTAG_JTRST_N\"),\n\tMT7981_PIN(14, \"USB_VBUS\"),\n\tMT7981_PIN(15, \"PWM0\"),\n\tMT7981_PIN(16, \"SPI0_CLK\"),\n\tMT7981_PIN(17, \"SPI0_MOSI\"),\n\tMT7981_PIN(18, \"SPI0_MISO\"),\n\tMT7981_PIN(19, \"SPI0_CS\"),\n\tMT7981_PIN(20, \"SPI0_HOLD\"),\n\tMT7981_PIN(21, \"SPI0_WP\"),\n\tMT7981_PIN(22, \"SPI1_CLK\"),\n\tMT7981_PIN(23, \"SPI1_MOSI\"),\n\tMT7981_PIN(24, \"SPI1_MISO\"),\n\tMT7981_PIN(25, \"SPI1_CS\"),\n\tMT7981_PIN(26, \"SPI2_CLK\"),\n\tMT7981_PIN(27, \"SPI2_MOSI\"),\n\tMT7981_PIN(28, \"SPI2_MISO\"),\n\tMT7981_PIN(29, \"SPI2_CS\"),\n\tMT7981_PIN(30, \"SPI2_HOLD\"),\n\tMT7981_PIN(31, \"SPI2_WP\"),\n\tMT7981_PIN(32, \"UART0_RXD\"),\n\tMT7981_PIN(33, \"UART0_TXD\"),\n\tMT7981_PIN(34, \"PCIE_CLK_REQ\"),\n\tMT7981_PIN(35, \"PCIE_WAKE_N\"),\n\tMT7981_PIN(36, \"SMI_MDC\"),\n\tMT7981_PIN(37, \"SMI_MDIO\"),\n\tMT7981_PIN(38, \"GBE_INT\"),\n\tMT7981_PIN(39, \"GBE_RESET\"),\n\tMT7981_PIN(40, \"WF_DIG_RESETB\"),\n\tMT7981_PIN(41, \"WF_CBA_RESETB\"),\n\tMT7981_PIN(42, \"WF_XO_REQ\"),\n\tMT7981_PIN(43, \"WF_TOP_CLK\"),\n\tMT7981_PIN(44, \"WF_TOP_DATA\"),\n\tMT7981_PIN(45, \"WF_HB1\"),\n\tMT7981_PIN(46, \"WF_HB2\"),\n\tMT7981_PIN(47, \"WF_HB3\"),\n\tMT7981_PIN(48, \"WF_HB4\"),\n\tMT7981_PIN(49, \"WF_HB0\"),\n\tMT7981_PIN(50, \"WF_HB0_B\"),\n\tMT7981_PIN(51, \"WF_HB5\"),\n\tMT7981_PIN(52, \"WF_HB6\"),\n\tMT7981_PIN(53, \"WF_HB7\"),\n\tMT7981_PIN(54, \"WF_HB8\"),\n\tMT7981_PIN(55, \"WF_HB9\"),\n\tMT7981_PIN(56, \"WF_HB10\"),\n};\n\n \n\n \nstatic int mt7981_wa_aice1_pins[] = { 0, 1, };\nstatic int mt7981_wa_aice1_funcs[] = { 2, 2, };\n\nstatic int mt7981_wa_aice2_pins[] = { 0, 1, };\nstatic int mt7981_wa_aice2_funcs[] = { 3, 3, };\n\nstatic int mt7981_wa_aice3_pins[] = { 28, 29, };\nstatic int mt7981_wa_aice3_funcs[] = { 3, 3, };\n\nstatic int mt7981_wm_aice1_pins[] = { 9, 10, };\nstatic int mt7981_wm_aice1_funcs[] = { 2, 2, };\n\nstatic int mt7981_wm_aice2_pins[] = { 30, 31, };\nstatic int mt7981_wm_aice2_funcs[] = { 5, 5, };\n\n \nstatic int mt7981_wm_uart_0_pins[] = { 0, 1, };\nstatic int mt7981_wm_uart_0_funcs[] = { 5, 5, };\n\nstatic int mt7981_wm_uart_1_pins[] = { 20, 21, };\nstatic int mt7981_wm_uart_1_funcs[] = { 4, 4, };\n\nstatic int mt7981_wm_uart_2_pins[] = { 30, 31, };\nstatic int mt7981_wm_uart_2_funcs[] = { 3, 3, };\n\n \nstatic int mt7981_dfd_pins[] = { 0, 1, 4, 5, };\nstatic int mt7981_dfd_funcs[] = { 5, 5, 6, 6, };\n\n \nstatic int mt7981_watchdog_pins[] = { 2, };\nstatic int mt7981_watchdog_funcs[] = { 1, };\n\nstatic int mt7981_watchdog1_pins[] = { 13, };\nstatic int mt7981_watchdog1_funcs[] = { 5, };\n\n \nstatic int mt7981_pcie_pereset_pins[] = { 3, };\nstatic int mt7981_pcie_pereset_funcs[] = { 1, };\n\n \nstatic int mt7981_jtag_pins[] = { 4, 5, 6, 7, 8, };\nstatic int mt7981_jtag_funcs[] = { 1, 1, 1, 1, 1, };\n\n \nstatic int mt7981_wm_jtag_0_pins[] = { 4, 5, 6, 7, 8, };\nstatic int mt7981_wm_jtag_0_funcs[] = { 2, 2, 2, 2, 2, };\n\nstatic int mt7981_wm_jtag_1_pins[] = { 20, 21, 22, 23, 24, };\nstatic int mt7981_wm_jtag_1_funcs[] = { 5, 5, 5, 5, 5, };\n\n \nstatic int mt7981_wo0_jtag_0_pins[] = { 9, 10, 11, 12, 13, };\nstatic int mt7981_wo0_jtag_0_funcs[] = { 1, 1, 1, 1, 1, };\n\nstatic int mt7981_wo0_jtag_1_pins[] = { 25, 26, 27, 28, 29, };\nstatic int mt7981_wo0_jtag_1_funcs[] = { 5, 5, 5, 5, 5, };\n\n \nstatic int mt7981_uart2_0_pins[] = { 4, 5, 6, 7, };\nstatic int mt7981_uart2_0_funcs[] = { 3, 3, 3, 3, };\n\n \nstatic int mt7981_gbe_led0_pins[] = { 8, };\nstatic int mt7981_gbe_led0_funcs[] = { 3, };\n\n \nstatic int mt7981_pta_ext_0_pins[] = { 4, 5, 6, };\nstatic int mt7981_pta_ext_0_funcs[] = { 4, 4, 4, };\n\nstatic int mt7981_pta_ext_1_pins[] = { 22, 23, 24, };\nstatic int mt7981_pta_ext_1_funcs[] = { 4, 4, 4, };\n\n \nstatic int mt7981_pwm2_pins[] = { 7, };\nstatic int mt7981_pwm2_funcs[] = { 4, };\n\n \nstatic int mt7981_net_wo0_uart_txd_0_pins[] = { 8, };\nstatic int mt7981_net_wo0_uart_txd_0_funcs[] = { 4, };\n\nstatic int mt7981_net_wo0_uart_txd_1_pins[] = { 14, };\nstatic int mt7981_net_wo0_uart_txd_1_funcs[] = { 3, };\n\nstatic int mt7981_net_wo0_uart_txd_2_pins[] = { 15, };\nstatic int mt7981_net_wo0_uart_txd_2_funcs[] = { 4, };\n\n \nstatic int mt7981_spi1_0_pins[] = { 4, 5, 6, 7, };\nstatic int mt7981_spi1_0_funcs[] = { 5, 5, 5, 5, };\n\n \nstatic int mt7981_i2c0_0_pins[] = { 6, 7, };\nstatic int mt7981_i2c0_0_funcs[] = { 6, 6, };\n\nstatic int mt7981_i2c0_1_pins[] = { 30, 31, };\nstatic int mt7981_i2c0_1_funcs[] = { 4, 4, };\n\nstatic int mt7981_i2c0_2_pins[] = { 36, 37, };\nstatic int mt7981_i2c0_2_funcs[] = { 2, 2, };\n\nstatic int mt7981_u2_phy_i2c_pins[] = { 30, 31, };\nstatic int mt7981_u2_phy_i2c_funcs[] = { 6, 6, };\n\nstatic int mt7981_u3_phy_i2c_pins[] = { 32, 33, };\nstatic int mt7981_u3_phy_i2c_funcs[] = { 3, 3, };\n\nstatic int mt7981_sgmii1_phy_i2c_pins[] = { 32, 33, };\nstatic int mt7981_sgmii1_phy_i2c_funcs[] = { 2, 2, };\n\nstatic int mt7981_sgmii0_phy_i2c_pins[] = { 32, 33, };\nstatic int mt7981_sgmii0_phy_i2c_funcs[] = { 5, 5, };\n\n \nstatic int mt7981_dfd_ntrst_pins[] = { 8, };\nstatic int mt7981_dfd_ntrst_funcs[] = { 6, };\n\n \nstatic int mt7981_pwm0_0_pins[] = { 13, };\nstatic int mt7981_pwm0_0_funcs[] = { 2, };\n\nstatic int mt7981_pwm0_1_pins[] = { 15, };\nstatic int mt7981_pwm0_1_funcs[] = { 1, };\n\n \nstatic int mt7981_pwm1_0_pins[] = { 14, };\nstatic int mt7981_pwm1_0_funcs[] = { 2, };\n\nstatic int mt7981_pwm1_1_pins[] = { 15, };\nstatic int mt7981_pwm1_1_funcs[] = { 3, };\n\n \nstatic int mt7981_gbe_led1_pins[] = { 13, };\nstatic int mt7981_gbe_led1_funcs[] = { 3, };\n\n \nstatic int mt7981_pcm_pins[] = { 9, 10, 11, 12, 13, 25 };\nstatic int mt7981_pcm_funcs[] = { 4, 4, 4, 4, 4, 4, };\n\n \nstatic int mt7981_udi_pins[] = { 9, 10, 11, 12, 13, };\nstatic int mt7981_udi_funcs[] = { 6, 6, 6, 6, 6, };\n\n \nstatic int mt7981_drv_vbus_pins[] = { 14, };\nstatic int mt7981_drv_vbus_funcs[] = { 1, };\n\n \nstatic int mt7981_emmc_45_pins[] = { 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, };\nstatic int mt7981_emmc_45_funcs[] = { 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, };\n\n \nstatic int mt7981_snfi_pins[] = { 16, 17, 18, 19, 20, 21, };\nstatic int mt7981_snfi_funcs[] = { 3, 3, 3, 3, 3, 3, };\n\n \nstatic int mt7981_spi0_pins[] = { 16, 17, 18, 19, };\nstatic int mt7981_spi0_funcs[] = { 1, 1, 1, 1, };\n\n \nstatic int mt7981_spi0_wp_hold_pins[] = { 20, 21, };\nstatic int mt7981_spi0_wp_hold_funcs[] = { 1, 1, };\n\n \nstatic int mt7981_spi1_1_pins[] = { 22, 23, 24, 25, };\nstatic int mt7981_spi1_1_funcs[] = { 1, 1, 1, 1, };\n\n \nstatic int mt7981_spi2_pins[] = { 26, 27, 28, 29, };\nstatic int mt7981_spi2_funcs[] = { 1, 1, 1, 1, };\n\n \nstatic int mt7981_spi2_wp_hold_pins[] = { 30, 31, };\nstatic int mt7981_spi2_wp_hold_funcs[] = { 1, 1, };\n\n \nstatic int mt7981_uart1_0_pins[] = { 16, 17, 18, 19, };\nstatic int mt7981_uart1_0_funcs[] = { 4, 4, 4, 4, };\n\nstatic int mt7981_uart1_1_pins[] = { 26, 27, 28, 29, };\nstatic int mt7981_uart1_1_funcs[] = { 2, 2, 2, 2, };\n\n \nstatic int mt7981_uart2_1_pins[] = { 22, 23, 24, 25, };\nstatic int mt7981_uart2_1_funcs[] = { 3, 3, 3, 3, };\n\n \nstatic int mt7981_uart0_pins[] = { 32, 33, };\nstatic int mt7981_uart0_funcs[] = { 1, 1, };\n\n \nstatic int mt7981_pcie_clk_pins[] = { 34, };\nstatic int mt7981_pcie_clk_funcs[] = { 2, };\n\n \nstatic int mt7981_pcie_wake_pins[] = { 35, };\nstatic int mt7981_pcie_wake_funcs[] = { 2, };\n\n \nstatic int mt7981_smi_mdc_mdio_pins[] = { 36, 37, };\nstatic int mt7981_smi_mdc_mdio_funcs[] = { 1, 1, };\n\nstatic int mt7981_gbe_ext_mdc_mdio_pins[] = { 36, 37, };\nstatic int mt7981_gbe_ext_mdc_mdio_funcs[] = { 3, 3, };\n\n \nstatic int mt7981_wf0_mode1_pins[] = { 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 };\nstatic int mt7981_wf0_mode1_funcs[] = { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 };\n\n \nstatic int mt7981_wf0_mode3_pins[] = { 45, 46, 47, 48, 49, 51 };\nstatic int mt7981_wf0_mode3_funcs[] = { 2, 2, 2, 2, 2, 2 };\n\n \nstatic int mt7981_wf2g_led0_pins[] = { 30, };\nstatic int mt7981_wf2g_led0_funcs[] = { 2, };\n\nstatic int mt7981_wf2g_led1_pins[] = { 34, };\nstatic int mt7981_wf2g_led1_funcs[] = { 1, };\n\n \nstatic int mt7981_wf5g_led0_pins[] = { 31, };\nstatic int mt7981_wf5g_led0_funcs[] = { 2, };\n\nstatic int mt7981_wf5g_led1_pins[] = { 35, };\nstatic int mt7981_wf5g_led1_funcs[] = { 1, };\n\n \nstatic int mt7981_mt7531_int_pins[] = { 38, };\nstatic int mt7981_mt7531_int_funcs[] = { 1, };\n\n \nstatic int mt7981_ant_sel_pins[] = { 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 34, 35 };\nstatic int mt7981_ant_sel_funcs[] = { 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6 };\n\nstatic const struct group_desc mt7981_groups[] = {\n\t \n\tPINCTRL_PIN_GROUP(\"wa_aice1\", mt7981_wa_aice1),\n\t \n\tPINCTRL_PIN_GROUP(\"wa_aice2\", mt7981_wa_aice2),\n\t \n\tPINCTRL_PIN_GROUP(\"wm_uart_0\", mt7981_wm_uart_0),\n\t \n\tPINCTRL_PIN_GROUP(\"dfd\", mt7981_dfd),\n\t \n\tPINCTRL_PIN_GROUP(\"watchdog\", mt7981_watchdog),\n\t \n\tPINCTRL_PIN_GROUP(\"pcie_pereset\", mt7981_pcie_pereset),\n\t \n\tPINCTRL_PIN_GROUP(\"jtag\", mt7981_jtag),\n\t \n\tPINCTRL_PIN_GROUP(\"wm_jtag_0\", mt7981_wm_jtag_0),\n\t \n\tPINCTRL_PIN_GROUP(\"wo0_jtag_0\", mt7981_wo0_jtag_0),\n\t \n\tPINCTRL_PIN_GROUP(\"uart2_0\", mt7981_uart2_0),\n\t \n\tPINCTRL_PIN_GROUP(\"gbe_led0\", mt7981_gbe_led0),\n\t \n\tPINCTRL_PIN_GROUP(\"pta_ext_0\", mt7981_pta_ext_0),\n\t \n\tPINCTRL_PIN_GROUP(\"pwm2\", mt7981_pwm2),\n\t \n\tPINCTRL_PIN_GROUP(\"net_wo0_uart_txd_0\", mt7981_net_wo0_uart_txd_0),\n\t \n\tPINCTRL_PIN_GROUP(\"spi1_0\", mt7981_spi1_0),\n\t \n\tPINCTRL_PIN_GROUP(\"i2c0_0\", mt7981_i2c0_0),\n\t \n\tPINCTRL_PIN_GROUP(\"dfd_ntrst\", mt7981_dfd_ntrst),\n\t \n\tPINCTRL_PIN_GROUP(\"wm_aice1\", mt7981_wm_aice1),\n\t \n\tPINCTRL_PIN_GROUP(\"pwm0_0\", mt7981_pwm0_0),\n\t \n\tPINCTRL_PIN_GROUP(\"pwm0_1\", mt7981_pwm0_1),\n\t \n\tPINCTRL_PIN_GROUP(\"pwm1_0\", mt7981_pwm1_0),\n\t \n\tPINCTRL_PIN_GROUP(\"pwm1_1\", mt7981_pwm1_1),\n\t \n\tPINCTRL_PIN_GROUP(\"net_wo0_uart_txd_1\", mt7981_net_wo0_uart_txd_1),\n\t \n\tPINCTRL_PIN_GROUP(\"net_wo0_uart_txd_2\", mt7981_net_wo0_uart_txd_2),\n\t \n\tPINCTRL_PIN_GROUP(\"gbe_led1\", mt7981_gbe_led1),\n\t \n\tPINCTRL_PIN_GROUP(\"pcm\", mt7981_pcm),\n\t \n\tPINCTRL_PIN_GROUP(\"watchdog1\", mt7981_watchdog1),\n\t \n\tPINCTRL_PIN_GROUP(\"udi\", mt7981_udi),\n\t \n\tPINCTRL_PIN_GROUP(\"drv_vbus\", mt7981_drv_vbus),\n\t \n\tPINCTRL_PIN_GROUP(\"emmc_45\", mt7981_emmc_45),\n\t \n\tPINCTRL_PIN_GROUP(\"snfi\", mt7981_snfi),\n\t \n\tPINCTRL_PIN_GROUP(\"spi0\", mt7981_spi0),\n\t \n\tPINCTRL_PIN_GROUP(\"spi0_wp_hold\", mt7981_spi0_wp_hold),\n\t \n\tPINCTRL_PIN_GROUP(\"spi1_1\", mt7981_spi1_1),\n\t \n\tPINCTRL_PIN_GROUP(\"spi2\", mt7981_spi2),\n\t \n\tPINCTRL_PIN_GROUP(\"spi2_wp_hold\", mt7981_spi2_wp_hold),\n\t \n\tPINCTRL_PIN_GROUP(\"uart1_0\", mt7981_uart1_0),\n\t \n\tPINCTRL_PIN_GROUP(\"uart1_1\", mt7981_uart1_1),\n\t \n\tPINCTRL_PIN_GROUP(\"uart2_1\", mt7981_uart2_1),\n\t \n\tPINCTRL_PIN_GROUP(\"pta_ext_1\", mt7981_pta_ext_1),\n\t \n\tPINCTRL_PIN_GROUP(\"wm_aurt_1\", mt7981_wm_uart_1),\n\t \n\tPINCTRL_PIN_GROUP(\"wm_aurt_2\", mt7981_wm_uart_2),\n\t \n\tPINCTRL_PIN_GROUP(\"wm_jtag_1\", mt7981_wm_jtag_1),\n\t \n\tPINCTRL_PIN_GROUP(\"wo0_jtag_1\", mt7981_wo0_jtag_1),\n\t \n\tPINCTRL_PIN_GROUP(\"wa_aice3\", mt7981_wa_aice3),\n\t \n\tPINCTRL_PIN_GROUP(\"wm_aice2\", mt7981_wm_aice2),\n\t \n\tPINCTRL_PIN_GROUP(\"i2c0_1\", mt7981_i2c0_1),\n\t \n\tPINCTRL_PIN_GROUP(\"u2_phy_i2c\", mt7981_u2_phy_i2c),\n\t \n\tPINCTRL_PIN_GROUP(\"uart0\", mt7981_uart0),\n\t \n\tPINCTRL_PIN_GROUP(\"sgmii1_phy_i2c\", mt7981_sgmii1_phy_i2c),\n\t \n\tPINCTRL_PIN_GROUP(\"u3_phy_i2c\", mt7981_u3_phy_i2c),\n\t \n\tPINCTRL_PIN_GROUP(\"sgmii0_phy_i2c\", mt7981_sgmii0_phy_i2c),\n\t \n\tPINCTRL_PIN_GROUP(\"pcie_clk\", mt7981_pcie_clk),\n\t \n\tPINCTRL_PIN_GROUP(\"pcie_wake\", mt7981_pcie_wake),\n\t \n\tPINCTRL_PIN_GROUP(\"i2c0_2\", mt7981_i2c0_2),\n\t \n\tPINCTRL_PIN_GROUP(\"smi_mdc_mdio\", mt7981_smi_mdc_mdio),\n\t \n\tPINCTRL_PIN_GROUP(\"gbe_ext_mdc_mdio\", mt7981_gbe_ext_mdc_mdio),\n\t \n\tPINCTRL_PIN_GROUP(\"wf0_mode1\", mt7981_wf0_mode1),\n\t \n\tPINCTRL_PIN_GROUP(\"wf0_mode3\", mt7981_wf0_mode3),\n\t \n\tPINCTRL_PIN_GROUP(\"wf2g_led0\", mt7981_wf2g_led0),\n\t \n\tPINCTRL_PIN_GROUP(\"wf2g_led1\", mt7981_wf2g_led1),\n\t \n\tPINCTRL_PIN_GROUP(\"wf5g_led0\", mt7981_wf5g_led0),\n\t \n\tPINCTRL_PIN_GROUP(\"wf5g_led1\", mt7981_wf5g_led1),\n\t \n\tPINCTRL_PIN_GROUP(\"mt7531_int\", mt7981_mt7531_int),\n\t \n\tPINCTRL_PIN_GROUP(\"ant_sel\", mt7981_ant_sel),\n};\n\n \nstatic const char *mt7981_wa_aice_groups[] = { \"wa_aice1\", \"wa_aice2\", \"wm_aice1_1\",\n\t\"wa_aice3\", \"wm_aice1_2\", };\nstatic const char *mt7981_uart_groups[] = { \"wm_uart_0\", \"uart2_0\",\n\t\"net_wo0_uart_txd_0\", \"net_wo0_uart_txd_1\", \"net_wo0_uart_txd_2\",\n\t\"uart1_0\", \"uart1_1\", \"uart2_1\", \"wm_aurt_1\", \"wm_aurt_2\", \"uart0\", };\nstatic const char *mt7981_dfd_groups[] = { \"dfd\", \"dfd_ntrst\", };\nstatic const char *mt7981_wdt_groups[] = { \"watchdog\", \"watchdog1\", };\nstatic const char *mt7981_pcie_groups[] = { \"pcie_pereset\", \"pcie_clk\", \"pcie_wake\", };\nstatic const char *mt7981_jtag_groups[] = { \"jtag\", \"wm_jtag_0\", \"wo0_jtag_0\",\n\t\"wo0_jtag_1\", \"wm_jtag_1\", };\nstatic const char *mt7981_led_groups[] = { \"gbe_led0\", \"gbe_led1\", \"wf2g_led0\",\n\t\"wf2g_led1\", \"wf5g_led0\", \"wf5g_led1\", };\nstatic const char *mt7981_pta_groups[] = { \"pta_ext_0\", \"pta_ext_1\", };\nstatic const char *mt7981_pwm_groups[] = { \"pwm2\", \"pwm0_0\", \"pwm0_1\",\n\t\"pwm1_0\", \"pwm1_1\", };\nstatic const char *mt7981_spi_groups[] = { \"spi1_0\", \"spi0\", \"spi0_wp_hold\", \"spi1_1\", \"spi2\",\n\t\"spi2_wp_hold\", };\nstatic const char *mt7981_i2c_groups[] = { \"i2c0_0\", \"i2c0_1\", \"u2_phy_i2c\",\n\t\"sgmii1_phy_i2c\", \"u3_phy_i2c\", \"sgmii0_phy_i2c\", \"i2c0_2\", };\nstatic const char *mt7981_pcm_groups[] = { \"pcm\", };\nstatic const char *mt7981_udi_groups[] = { \"udi\", };\nstatic const char *mt7981_usb_groups[] = { \"drv_vbus\", };\nstatic const char *mt7981_flash_groups[] = { \"emmc_45\", \"snfi\", };\nstatic const char *mt7981_ethernet_groups[] = { \"smi_mdc_mdio\", \"gbe_ext_mdc_mdio\",\n\t\"wf0_mode1\", \"wf0_mode3\", \"mt7531_int\", };\nstatic const char *mt7981_ant_groups[] = { \"ant_sel\", };\n\nstatic const struct function_desc mt7981_functions[] = {\n\t{\"wa_aice\",\tmt7981_wa_aice_groups, ARRAY_SIZE(mt7981_wa_aice_groups)},\n\t{\"dfd\",\tmt7981_dfd_groups, ARRAY_SIZE(mt7981_dfd_groups)},\n\t{\"jtag\", mt7981_jtag_groups, ARRAY_SIZE(mt7981_jtag_groups)},\n\t{\"pta\", mt7981_pta_groups, ARRAY_SIZE(mt7981_pta_groups)},\n\t{\"pcm\", mt7981_pcm_groups, ARRAY_SIZE(mt7981_pcm_groups)},\n\t{\"udi\", mt7981_udi_groups, ARRAY_SIZE(mt7981_udi_groups)},\n\t{\"usb\", mt7981_usb_groups, ARRAY_SIZE(mt7981_usb_groups)},\n\t{\"ant\", mt7981_ant_groups, ARRAY_SIZE(mt7981_ant_groups)},\n\t{\"eth\",\tmt7981_ethernet_groups, ARRAY_SIZE(mt7981_ethernet_groups)},\n\t{\"i2c\", mt7981_i2c_groups, ARRAY_SIZE(mt7981_i2c_groups)},\n\t{\"led\",\tmt7981_led_groups, ARRAY_SIZE(mt7981_led_groups)},\n\t{\"pwm\",\tmt7981_pwm_groups, ARRAY_SIZE(mt7981_pwm_groups)},\n\t{\"spi\",\tmt7981_spi_groups, ARRAY_SIZE(mt7981_spi_groups)},\n\t{\"uart\", mt7981_uart_groups, ARRAY_SIZE(mt7981_uart_groups)},\n\t{\"watchdog\", mt7981_wdt_groups, ARRAY_SIZE(mt7981_wdt_groups)},\n\t{\"flash\", mt7981_flash_groups, ARRAY_SIZE(mt7981_flash_groups)},\n\t{\"pcie\", mt7981_pcie_groups, ARRAY_SIZE(mt7981_pcie_groups)},\n};\n\nstatic const struct mtk_eint_hw mt7981_eint_hw = {\n\t.port_mask = 7,\n\t.ports     = 7,\n\t.ap_num    = ARRAY_SIZE(mt7981_pins),\n\t.db_cnt    = 16,\n};\n\nstatic const char * const mt7981_pinctrl_register_base_names[] = {\n\t\"gpio\", \"iocfg_rt\", \"iocfg_rm\", \"iocfg_rb\",\n\t\"iocfg_lb\", \"iocfg_bl\", \"iocfg_tm\", \"iocfg_tl\",\n};\n\nstatic struct mtk_pin_soc mt7981_data = {\n\t.reg_cal = mt7981_reg_cals,\n\t.pins = mt7981_pins,\n\t.npins = ARRAY_SIZE(mt7981_pins),\n\t.grps = mt7981_groups,\n\t.ngrps = ARRAY_SIZE(mt7981_groups),\n\t.funcs = mt7981_functions,\n\t.nfuncs = ARRAY_SIZE(mt7981_functions),\n\t.eint_hw = &mt7981_eint_hw,\n\t.gpio_m = 0,\n\t.ies_present = false,\n\t.base_names = mt7981_pinctrl_register_base_names,\n\t.nbase_names = ARRAY_SIZE(mt7981_pinctrl_register_base_names),\n\t.bias_disable_set = mtk_pinconf_bias_disable_set,\n\t.bias_disable_get = mtk_pinconf_bias_disable_get,\n\t.bias_set = mtk_pinconf_bias_set,\n\t.bias_get = mtk_pinconf_bias_get,\n\t.pull_type = mt7981_pull_type,\n\t.bias_set_combo = mtk_pinconf_bias_set_combo,\n\t.bias_get_combo = mtk_pinconf_bias_get_combo,\n\t.drive_set = mtk_pinconf_drive_set_rev1,\n\t.drive_get = mtk_pinconf_drive_get_rev1,\n\t.adv_pull_get = mtk_pinconf_adv_pull_get,\n\t.adv_pull_set = mtk_pinconf_adv_pull_set,\n};\n\nstatic const struct of_device_id mt7981_pinctrl_of_match[] = {\n\t{ .compatible = \"mediatek,mt7981-pinctrl\", },\n\t{}\n};\n\nstatic int mt7981_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn mtk_moore_pinctrl_probe(pdev, &mt7981_data);\n}\n\nstatic struct platform_driver mt7981_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"mt7981-pinctrl\",\n\t\t.of_match_table = mt7981_pinctrl_of_match,\n\t},\n\t.probe = mt7981_pinctrl_probe,\n};\n\nstatic int __init mt7981_pinctrl_init(void)\n{\n\treturn platform_driver_register(&mt7981_pinctrl_driver);\n}\narch_initcall(mt7981_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}