INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/imports/new/loadreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/imports/new/rca.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2458] undeclared symbol stop_mult, assumed default net type wire [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mac.v:56]
INFO: [VRFC 10-2458] undeclared symbol add_Cin, assumed default net type wire [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mac.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sim_1/new/tb_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
