{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 16:47:16 2018 " "Info: Processing started: Wed Jan 03 16:47:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[2\] " "Warning: Node \"ZZ\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[5\] " "Warning: Node \"ZZ\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[7\] " "Warning: Node \"ZZ\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[0\] " "Warning: Node \"ZZ\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[1\] " "Warning: Node \"ZZ\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[4\] " "Warning: Node \"ZZ\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[0\]_199 " "Warning: Node \"ZZ\[0\]_199\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[3\] " "Warning: Node \"ZZ\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[6\] " "Warning: Node \"ZZ\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZZ\[8\] " "Warning: Node \"ZZ\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[2\] " "Info: Assuming node \"S\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[1\] " "Info: Assuming node \"S\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[0\] " "Info: Assuming node \"S\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[3\] " "Info: Assuming node \"S\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "FBUS " "Info: Assuming node \"FBUS\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "FLBUS " "Info: Assuming node \"FLBUS\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "FRBUS " "Info: Assuming node \"FRBUS\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M " "Info: Assuming node \"M\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ZZ\[8\]~91 " "Info: Detected gated clock \"ZZ\[8\]~91\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZZ\[8\]~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZZ\[8\]~90 " "Info: Detected gated clock \"ZZ\[8\]~90\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZZ\[8\]~90" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ZZ\[7\] S\[3\] FBUS 4.678 ns register " "Info: tsu for register \"ZZ\[7\]\" (data pin = \"S\[3\]\", clock pin = \"FBUS\") is 4.678 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.558 ns + Longest pin register " "Info: + Longest pin to register delay is 8.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns S\[3\] 1 CLK PIN_AA5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 8; CLK Node = 'S\[3\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.028 ns) + CELL(0.366 ns) 5.251 ns ZZ\[3\]~93 2 COMB LCCOMB_X31_Y4_N10 4 " "Info: 2: + IC(4.028 ns) + CELL(0.366 ns) = 5.251 ns; Loc. = LCCOMB_X31_Y4_N10; Fanout = 4; COMB Node = 'ZZ\[3\]~93'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.394 ns" { S[3] ZZ[3]~93 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.346 ns) 6.872 ns ZZ\[7\]~121 3 COMB LCCOMB_X26_Y9_N28 1 " "Info: 3: + IC(1.275 ns) + CELL(0.346 ns) = 6.872 ns; Loc. = LCCOMB_X26_Y9_N28; Fanout = 1; COMB Node = 'ZZ\[7\]~121'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { ZZ[3]~93 ZZ[7]~121 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.272 ns) 7.643 ns ZZ\[7\]~106 4 COMB LCCOMB_X26_Y9_N24 1 " "Info: 4: + IC(0.499 ns) + CELL(0.272 ns) = 7.643 ns; Loc. = LCCOMB_X26_Y9_N24; Fanout = 1; COMB Node = 'ZZ\[7\]~106'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { ZZ[7]~121 ZZ[7]~106 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.366 ns) 8.558 ns ZZ\[7\] 5 REG LCCOMB_X29_Y9_N26 2 " "Info: 5: + IC(0.549 ns) + CELL(0.366 ns) = 8.558 ns; Loc. = LCCOMB_X29_Y9_N26; Fanout = 2; REG Node = 'ZZ\[7\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { ZZ[7]~106 ZZ[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.207 ns ( 25.79 % ) " "Info: Total cell delay = 2.207 ns ( 25.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.351 ns ( 74.21 % ) " "Info: Total interconnect delay = 6.351 ns ( 74.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.558 ns" { S[3] ZZ[3]~93 ZZ[7]~121 ZZ[7]~106 ZZ[7] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.558 ns" { S[3] {} S[3]~combout {} ZZ[3]~93 {} ZZ[7]~121 {} ZZ[7]~106 {} ZZ[7] {} } { 0.000ns 0.000ns 4.028ns 1.275ns 0.499ns 0.549ns } { 0.000ns 0.857ns 0.366ns 0.346ns 0.272ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.604 ns + " "Info: + Micro setup delay of destination is 0.604 ns" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FBUS destination 4.484 ns - Shortest register " "Info: - Shortest clock path from clock \"FBUS\" to destination register is 4.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns FBUS 1 CLK PIN_AB6 11 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 11; CLK Node = 'FBUS'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FBUS } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.225 ns) 1.956 ns ZZ\[8\]~91 2 COMB LCCOMB_X31_Y4_N28 1 " "Info: 2: + IC(0.874 ns) + CELL(0.225 ns) = 1.956 ns; Loc. = LCCOMB_X31_Y4_N28; Fanout = 1; COMB Node = 'ZZ\[8\]~91'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { FBUS ZZ[8]~91 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.000 ns) 3.501 ns ZZ\[8\]~91clkctrl 3 COMB CLKCTRL_G5 10 " "Info: 3: + IC(1.545 ns) + CELL(0.000 ns) = 3.501 ns; Loc. = CLKCTRL_G5; Fanout = 10; COMB Node = 'ZZ\[8\]~91clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { ZZ[8]~91 ZZ[8]~91clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.053 ns) 4.484 ns ZZ\[7\] 4 REG LCCOMB_X29_Y9_N26 2 " "Info: 4: + IC(0.930 ns) + CELL(0.053 ns) = 4.484 ns; Loc. = LCCOMB_X29_Y9_N26; Fanout = 2; REG Node = 'ZZ\[7\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { ZZ[8]~91clkctrl ZZ[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.135 ns ( 25.31 % ) " "Info: Total cell delay = 1.135 ns ( 25.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.349 ns ( 74.69 % ) " "Info: Total interconnect delay = 3.349 ns ( 74.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.484 ns" { FBUS ZZ[8]~91 ZZ[8]~91clkctrl ZZ[7] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.484 ns" { FBUS {} FBUS~combout {} ZZ[8]~91 {} ZZ[8]~91clkctrl {} ZZ[7] {} } { 0.000ns 0.000ns 0.874ns 1.545ns 0.930ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.558 ns" { S[3] ZZ[3]~93 ZZ[7]~121 ZZ[7]~106 ZZ[7] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.558 ns" { S[3] {} S[3]~combout {} ZZ[3]~93 {} ZZ[7]~121 {} ZZ[7]~106 {} ZZ[7] {} } { 0.000ns 0.000ns 4.028ns 1.275ns 0.499ns 0.549ns } { 0.000ns 0.857ns 0.366ns 0.346ns 0.272ns 0.366ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.484 ns" { FBUS ZZ[8]~91 ZZ[8]~91clkctrl ZZ[7] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.484 ns" { FBUS {} FBUS~combout {} ZZ[8]~91 {} ZZ[8]~91clkctrl {} ZZ[7] {} } { 0.000ns 0.000ns 0.874ns 1.545ns 0.930ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "S\[0\] Q\[0\] ZZ\[0\]_199 9.583 ns register " "Info: tco from clock \"S\[0\]\" to destination pin \"Q\[0\]\" through register \"ZZ\[0\]_199\" is 9.583 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[0\] source 4.990 ns + Longest register " "Info: + Longest clock path from clock \"S\[0\]\" to source register is 4.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns S\[0\] 1 CLK PIN_P5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P5; Fanout = 8; CLK Node = 'S\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.228 ns) 2.161 ns ZZ\[8\]~90 2 COMB LCCOMB_X31_Y4_N4 1 " "Info: 2: + IC(1.133 ns) + CELL(0.228 ns) = 2.161 ns; Loc. = LCCOMB_X31_Y4_N4; Fanout = 1; COMB Node = 'ZZ\[8\]~90'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { S[0] ZZ[8]~90 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 2.412 ns ZZ\[8\]~91 3 COMB LCCOMB_X31_Y4_N28 1 " "Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 2.412 ns; Loc. = LCCOMB_X31_Y4_N28; Fanout = 1; COMB Node = 'ZZ\[8\]~91'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { ZZ[8]~90 ZZ[8]~91 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.000 ns) 3.957 ns ZZ\[8\]~91clkctrl 4 COMB CLKCTRL_G5 10 " "Info: 4: + IC(1.545 ns) + CELL(0.000 ns) = 3.957 ns; Loc. = CLKCTRL_G5; Fanout = 10; COMB Node = 'ZZ\[8\]~91clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { ZZ[8]~91 ZZ[8]~91clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.154 ns) 4.990 ns ZZ\[0\]_199 5 REG LCCOMB_X29_Y7_N16 9 " "Info: 5: + IC(0.879 ns) + CELL(0.154 ns) = 4.990 ns; Loc. = LCCOMB_X29_Y7_N16; Fanout = 9; REG Node = 'ZZ\[0\]_199'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { ZZ[8]~91clkctrl ZZ[0]_199 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.235 ns ( 24.75 % ) " "Info: Total cell delay = 1.235 ns ( 24.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.755 ns ( 75.25 % ) " "Info: Total interconnect delay = 3.755 ns ( 75.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.990 ns" { S[0] ZZ[8]~90 ZZ[8]~91 ZZ[8]~91clkctrl ZZ[0]_199 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.990 ns" { S[0] {} S[0]~combout {} ZZ[8]~90 {} ZZ[8]~91 {} ZZ[8]~91clkctrl {} ZZ[0]_199 {} } { 0.000ns 0.000ns 1.133ns 0.198ns 1.545ns 0.879ns } { 0.000ns 0.800ns 0.228ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.593 ns + Longest register pin " "Info: + Longest register to pin delay is 4.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ZZ\[0\]_199 1 REG LCCOMB_X29_Y7_N16 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y7_N16; Fanout = 9; REG Node = 'ZZ\[0\]_199'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZZ[0]_199 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.443 ns) + CELL(2.150 ns) 4.593 ns Q\[0\] 2 PIN PIN_T21 0 " "Info: 2: + IC(2.443 ns) + CELL(2.150 ns) = 4.593 ns; Loc. = PIN_T21; Fanout = 0; PIN Node = 'Q\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.593 ns" { ZZ[0]_199 Q[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 46.81 % ) " "Info: Total cell delay = 2.150 ns ( 46.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.443 ns ( 53.19 % ) " "Info: Total interconnect delay = 2.443 ns ( 53.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.593 ns" { ZZ[0]_199 Q[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.593 ns" { ZZ[0]_199 {} Q[0] {} } { 0.000ns 2.443ns } { 0.000ns 2.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.990 ns" { S[0] ZZ[8]~90 ZZ[8]~91 ZZ[8]~91clkctrl ZZ[0]_199 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.990 ns" { S[0] {} S[0]~combout {} ZZ[8]~90 {} ZZ[8]~91 {} ZZ[8]~91clkctrl {} ZZ[0]_199 {} } { 0.000ns 0.000ns 1.133ns 0.198ns 1.545ns 0.879ns } { 0.000ns 0.800ns 0.228ns 0.053ns 0.000ns 0.154ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.593 ns" { ZZ[0]_199 Q[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.593 ns" { ZZ[0]_199 {} Q[0] {} } { 0.000ns 2.443ns } { 0.000ns 2.150ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ZZ\[6\] FRBUS S\[0\] 1.065 ns register " "Info: th for register \"ZZ\[6\]\" (data pin = \"FRBUS\", clock pin = \"S\[0\]\") is 1.065 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[0\] destination 4.941 ns + Longest register " "Info: + Longest clock path from clock \"S\[0\]\" to destination register is 4.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns S\[0\] 1 CLK PIN_P5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P5; Fanout = 8; CLK Node = 'S\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.228 ns) 2.161 ns ZZ\[8\]~90 2 COMB LCCOMB_X31_Y4_N4 1 " "Info: 2: + IC(1.133 ns) + CELL(0.228 ns) = 2.161 ns; Loc. = LCCOMB_X31_Y4_N4; Fanout = 1; COMB Node = 'ZZ\[8\]~90'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { S[0] ZZ[8]~90 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 2.412 ns ZZ\[8\]~91 3 COMB LCCOMB_X31_Y4_N28 1 " "Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 2.412 ns; Loc. = LCCOMB_X31_Y4_N28; Fanout = 1; COMB Node = 'ZZ\[8\]~91'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { ZZ[8]~90 ZZ[8]~91 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.000 ns) 3.957 ns ZZ\[8\]~91clkctrl 4 COMB CLKCTRL_G5 10 " "Info: 4: + IC(1.545 ns) + CELL(0.000 ns) = 3.957 ns; Loc. = CLKCTRL_G5; Fanout = 10; COMB Node = 'ZZ\[8\]~91clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { ZZ[8]~91 ZZ[8]~91clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.053 ns) 4.941 ns ZZ\[6\] 5 REG LCCOMB_X29_Y9_N20 2 " "Info: 5: + IC(0.931 ns) + CELL(0.053 ns) = 4.941 ns; Loc. = LCCOMB_X29_Y9_N20; Fanout = 2; REG Node = 'ZZ\[6\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { ZZ[8]~91clkctrl ZZ[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.134 ns ( 22.95 % ) " "Info: Total cell delay = 1.134 ns ( 22.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.807 ns ( 77.05 % ) " "Info: Total interconnect delay = 3.807 ns ( 77.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.941 ns" { S[0] ZZ[8]~90 ZZ[8]~91 ZZ[8]~91clkctrl ZZ[6] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.941 ns" { S[0] {} S[0]~combout {} ZZ[8]~90 {} ZZ[8]~91 {} ZZ[8]~91clkctrl {} ZZ[6] {} } { 0.000ns 0.000ns 1.133ns 0.198ns 1.545ns 0.931ns } { 0.000ns 0.800ns 0.228ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.876 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns FRBUS 1 CLK PIN_AA6 11 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA6; Fanout = 11; CLK Node = 'FRBUS'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FRBUS } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.346 ns) 2.127 ns ZZ\[6\]~103 2 COMB LCCOMB_X31_Y4_N30 1 " "Info: 2: + IC(0.924 ns) + CELL(0.346 ns) = 2.127 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'ZZ\[6\]~103'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { FRBUS ZZ[6]~103 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.053 ns) 3.047 ns ZZ\[6\]~104 3 COMB LCCOMB_X30_Y9_N26 1 " "Info: 3: + IC(0.867 ns) + CELL(0.053 ns) = 3.047 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'ZZ\[6\]~104'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { ZZ[6]~103 ZZ[6]~104 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.053 ns) 3.399 ns ZZ\[6\]~105 4 COMB LCCOMB_X29_Y9_N2 1 " "Info: 4: + IC(0.299 ns) + CELL(0.053 ns) = 3.399 ns; Loc. = LCCOMB_X29_Y9_N2; Fanout = 1; COMB Node = 'ZZ\[6\]~105'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.352 ns" { ZZ[6]~104 ZZ[6]~105 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.228 ns) 3.876 ns ZZ\[6\] 5 REG LCCOMB_X29_Y9_N20 2 " "Info: 5: + IC(0.249 ns) + CELL(0.228 ns) = 3.876 ns; Loc. = LCCOMB_X29_Y9_N20; Fanout = 2; REG Node = 'ZZ\[6\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { ZZ[6]~105 ZZ[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Quartus_two/cpu/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.537 ns ( 39.65 % ) " "Info: Total cell delay = 1.537 ns ( 39.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.339 ns ( 60.35 % ) " "Info: Total interconnect delay = 2.339 ns ( 60.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.876 ns" { FRBUS ZZ[6]~103 ZZ[6]~104 ZZ[6]~105 ZZ[6] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.876 ns" { FRBUS {} FRBUS~combout {} ZZ[6]~103 {} ZZ[6]~104 {} ZZ[6]~105 {} ZZ[6] {} } { 0.000ns 0.000ns 0.924ns 0.867ns 0.299ns 0.249ns } { 0.000ns 0.857ns 0.346ns 0.053ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.941 ns" { S[0] ZZ[8]~90 ZZ[8]~91 ZZ[8]~91clkctrl ZZ[6] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.941 ns" { S[0] {} S[0]~combout {} ZZ[8]~90 {} ZZ[8]~91 {} ZZ[8]~91clkctrl {} ZZ[6] {} } { 0.000ns 0.000ns 1.133ns 0.198ns 1.545ns 0.931ns } { 0.000ns 0.800ns 0.228ns 0.053ns 0.000ns 0.053ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.876 ns" { FRBUS ZZ[6]~103 ZZ[6]~104 ZZ[6]~105 ZZ[6] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.876 ns" { FRBUS {} FRBUS~combout {} ZZ[6]~103 {} ZZ[6]~104 {} ZZ[6]~105 {} ZZ[6] {} } { 0.000ns 0.000ns 0.924ns 0.867ns 0.299ns 0.249ns } { 0.000ns 0.857ns 0.346ns 0.053ns 0.053ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 16:47:16 2018 " "Info: Processing ended: Wed Jan 03 16:47:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
