{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This example demonstrates how to construct FSM's in magma using the combinational circuit definition."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# UART\n",
    "[UART](https://en.wikipedia.org/wiki/Universal_asynchronous_receiver-transmitter) is a serialization/deserialization protocol. It consists of a transmitter circuit and reciever circuit. Let's take a look at a verilog implementation of the transmitter circuit.\n",
    "\n",
    "```verilog\n",
    "module TXMOD(\n",
    "  output TX,\n",
    "  input CLK,\n",
    "  input [7:0] data,\n",
    "  input valid,\n",
    "  output ready);\n",
    "\n",
    "reg TXReg = 1;\n",
    "assign TX = TXReg;\n",
    "\n",
    "reg [10:0] dataStore = 1536; // MSB=1, LSB=0\n",
    "reg writing = 0;\n",
    "assign ready = (writing==0);\n",
    "\n",
    "reg [13:0] writeClock = 0; // which cycle are we in?\n",
    "reg [3:0] writeBit = 0; // which bit are we writing? (10 bits total)\n",
    "\n",
    "always @(posedge CLK) begin\n",
    "  if(writing==0 && valid==1) begin\n",
    "    writing <= 1;\n",
    "    dataStore[8:1] <= data;\n",
    "    writeClock <= 100;\n",
    "    writeBit <= 0;\n",
    "    TXReg <= dataStore[0];\n",
    "  end else if(writing==1 && writeClock==0 && writeBit==9) begin\n",
    "    // we're done\n",
    "    TXReg <= 1;\n",
    "    writing <= 0;\n",
    "  end else if(writing==1 && writeClock==0) begin\n",
    "    // move on to next bit\n",
    "    TXReg <= dataStore[writeBit];\n",
    "    writeBit <= writeBit+1;\n",
    "    writeClock <= 100;\n",
    "  end else if(writing==1) begin\n",
    "    TXReg <= dataStore[writeBit];\n",
    "    writeClock <= writeClock - 1;\n",
    "  end else begin\n",
    "    TXReg <= 1;\n",
    "  end \n",
    "\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "We can see that it is essentially a simple FSM. Using magma's [circuit.combinational](https://github.com/phanrahan/magma/blob/master/docs/circuit_definitions.md#combinational-circuit-definitions) we can replicate this functionality."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import lattice ice40\n",
      "import lattice mantle40\n"
     ]
    }
   ],
   "source": [
    "import magma as m\n",
    "m.set_mantle_target(\"ice40\")\n",
    "from mantle import Register\n",
    "\n",
    "\n",
    "@m.circuit.combinational\n",
    "def txmod_logic(\n",
    "        data : m.Bits(8),\n",
    "        writing : m.Bit,\n",
    "        valid : m.Bit,\n",
    "        dataStore : m.Bits(11),\n",
    "        writeClock : m.Bits(14),\n",
    "        writeBit : m.Bits(4),) -> (m.Bit,\n",
    "                                   m.Bits(11),\n",
    "                                   m.Bits(14),\n",
    "                                   m.Bits(4),\n",
    "                                   m.Bit,):\n",
    "\n",
    "    if (writing == m.bit(0)) & (valid == m.bit(1)):\n",
    "        writing_out = m.bit(1)\n",
    "        dataStore_out = m.concat(dataStore[0:1], data, dataStore[9:])\n",
    "        writeClock_out = m.bits(100, 14)\n",
    "        writeBit_out = m.bits(0, 4)\n",
    "        TXReg_out = dataStore[0]\n",
    "    elif (writing == m.bit(1)) & \\\n",
    "         (writeClock == m.bits(0, 14)) & \\\n",
    "         (writeBit == m.bits(9, 4)):\n",
    "        dataStore_out = dataStore\n",
    "        writeClock_out = writeClock\n",
    "        writeBit_out = writeBit\n",
    "        TXReg_out = m.bit(1)\n",
    "        writing_out = m.bit(0)\n",
    "    elif (writing == m.bit(1)) & (writeClock == m.bits(0, 14)):\n",
    "        writing_out = writing\n",
    "        dataStore_out = dataStore\n",
    "        TXReg_out = dataStore[writeBit]\n",
    "        writeBit_out = m.bits(m.uint(writeBit) + m.bits(1, 4))\n",
    "        writeClock_out = m.bits(100, 14)\n",
    "    elif writing == m.bit(1):\n",
    "        writing_out = writing\n",
    "        dataStore_out = dataStore\n",
    "        writeBit_out = writeBit\n",
    "        TXReg_out = dataStore[writeBit]\n",
    "        writeClock_out = m.bits(m.uint(writeClock) - m.bits(1, 14))\n",
    "    else:\n",
    "        writing_out = writing\n",
    "        dataStore_out = dataStore\n",
    "        writeClock_out = writeClock\n",
    "        writeBit_out = writeBit\n",
    "        TXReg_out = m.bit(1)\n",
    "\n",
    "    return (writing_out,\n",
    "            dataStore_out,\n",
    "            writeClock_out,\n",
    "            writeBit_out,\n",
    "            TXReg_out,)\n",
    "\n",
    "\n",
    "class TXMOD(m.Circuit):\n",
    "    IO = [\"TX\", m.Out(m.Bit),\n",
    "          \"data\", m.In(m.Bits(8)),\n",
    "          \"valid\", m.In(m.Bit),\n",
    "          \"ready\", m.Out(m.Bit),\n",
    "          \"CLK\", m.In(m.Clock),]\n",
    "\n",
    "    @classmethod\n",
    "    def definition(io):\n",
    "        TXReg = Register(1, init=1)\n",
    "        dataStore = Register(11, init=1536)\n",
    "        writing = Register(1, init=0)\n",
    "        writeClock = Register(14, init=0)\n",
    "        writeBit = Register(4, init=0)\n",
    "        (writing_next,\n",
    "         dataStore_next,\n",
    "         writeClock_next,\n",
    "         writeBit_next,\n",
    "         TXReg_next,) = txmod_logic(io.data,\n",
    "                                   writing.O[0],\n",
    "                                   io.valid,\n",
    "                                   dataStore.O,\n",
    "                                   writeClock.O,\n",
    "                                   writeBit.O)\n",
    "        m.wire(writing_next, writing.I[0])\n",
    "        m.wire(dataStore_next, dataStore.I)\n",
    "        m.wire(writeClock_next, writeClock.I)\n",
    "        m.wire(writeBit_next, writeBit.I)\n",
    "        m.wire(TXReg_next, TXReg.I[0])\n",
    "        ready = writing.O[0] == m.bit(0)\n",
    "        m.wire(ready, io.ready)\n",
    "        m.wire(TXReg.O[0], io.TX)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We replicate the functionality by splitting up the logic into a *purely* combinational part and a stateful part. The function `txmod_logic()` which is decorated with `m.circuit.combinational`, is converted into a combinational circuit which describes the next state as a function of the current state.\n",
    "\n",
    "## Limitations\n",
    "Note that `circuit.combinational` has some limitations. First, default values for outputs is not supported, therefore each output must be set in each `if`/`else-if`/`else` block. This adds many more lines of code compared to the verilog version. Also, temporaries and over-writing/reusing variables within the combinational function is not supported. This limits the readability and compactness of the code.\n",
    "\n",
    "## Using the TXMOD circuit\n",
    "We can now use the `TXMOD` circuit with the ice stick. We will first do this using the verilog implementations (see `txmod.v`, `rxmod.v`, and `uart_main.v`). The main circuit reads in a stream of characters and returns the same stream offset by 10 (i.e. +10 in ascii).\n",
    "\n",
    "Note that here and below, you may need to do some setup to get the icesticks working, see the previous tutorials for directions. Also, you may need to replace `/dev/tty.usbserial-14101` with the actual path of your mounted icestick, wherever it appears below."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\\rm -rf out/*\n",
      "mkdir -p out\n",
      "yosys -q -p 'synth_ice40 -top main -blif out/uart_main.blif' txmod.v rxmod.v uart_main.v\n",
      "arachne-pnr -q -d 1k -o out/uart_main_pnr.txt -p ice40.pcf out/uart_main.blif\n",
      "icepack out/uart_main_pnr.txt out/uart_main.bin\n",
      "iceprog out/uart_main.bin\n",
      "rm out/uart_main_pnr.txt out/uart_main.blif\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Warning: Resizing cell port main.txmod.data from 32 bits to 8 bits.\n",
      "init..\n",
      "cdone: high\n",
      "reset..\n",
      "cdone: low\n",
      "flash ID: 0x20 0xBA 0x16 0x10 0x00 0x00 0x23 0x51 0x73 0x10 0x23 0x00 0x35 0x00 0x35 0x06 0x06 0x15 0x43 0xB6\n",
      "file size: 32220\n",
      "erase 64kB sector at 0x000000..\n",
      "programming..\n",
      "reading..\n",
      "VERIFY OK\n",
      "cdone: high\n",
      "Bye.\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "make clean && make uart_main.run"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Running with infile=infile, outfile=outfile\n",
      "infile length=12\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "python uart_driver.py infile outfile /dev/tty.usbserial-14101"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "rovvy*�y|vn\u0014"
     ]
    }
   ],
   "source": [
    "%cat outfile"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now let's replace the verilog version with the magma version of the `TXMOD` circuit (which will overwrite `txmod.v`)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import lattice ice40\n",
      "import lattice mantle40\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "python txmod.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "m.compile(\"txmod\", TXMOD, output=\"verilog\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module Register1_0001 (input [0:0] I, output [0:0] O, input  CLK);\r\n",
      "wire  inst0_Q;\r\n",
      "wire  inst1_O;\r\n",
      "wire  inst2_O;\r\n",
      "SB_DFF inst0 (.C(CLK), .D(inst1_O), .Q(inst0_Q));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst1 (.I0(I[0]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst1_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst2 (.I0(inst0_Q), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst2_O));\r\n",
      "assign O = {inst2_O};\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Register11_0600 (input [10:0] I, output [10:0] O, input  CLK);\r\n",
      "wire  inst0_Q;\r\n",
      "wire  inst1_Q;\r\n",
      "wire  inst2_Q;\r\n",
      "wire  inst3_Q;\r\n",
      "wire  inst4_Q;\r\n",
      "wire  inst5_Q;\r\n",
      "wire  inst6_Q;\r\n",
      "wire  inst7_Q;\r\n",
      "wire  inst8_Q;\r\n",
      "wire  inst9_Q;\r\n",
      "wire  inst10_O;\r\n",
      "wire  inst11_O;\r\n",
      "wire  inst12_Q;\r\n",
      "wire  inst13_O;\r\n",
      "wire  inst14_O;\r\n",
      "SB_DFF inst0 (.C(CLK), .D(I[0]), .Q(inst0_Q));\r\n",
      "SB_DFF inst1 (.C(CLK), .D(I[1]), .Q(inst1_Q));\r\n",
      "SB_DFF inst2 (.C(CLK), .D(I[2]), .Q(inst2_Q));\r\n",
      "SB_DFF inst3 (.C(CLK), .D(I[3]), .Q(inst3_Q));\r\n",
      "SB_DFF inst4 (.C(CLK), .D(I[4]), .Q(inst4_Q));\r\n",
      "SB_DFF inst5 (.C(CLK), .D(I[5]), .Q(inst5_Q));\r\n",
      "SB_DFF inst6 (.C(CLK), .D(I[6]), .Q(inst6_Q));\r\n",
      "SB_DFF inst7 (.C(CLK), .D(I[7]), .Q(inst7_Q));\r\n",
      "SB_DFF inst8 (.C(CLK), .D(I[8]), .Q(inst8_Q));\r\n",
      "SB_DFF inst9 (.C(CLK), .D(inst10_O), .Q(inst9_Q));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst10 (.I0(I[9]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst10_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst11 (.I0(inst9_Q), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst11_O));\r\n",
      "SB_DFF inst12 (.C(CLK), .D(inst13_O), .Q(inst12_Q));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst13 (.I0(I[10]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst13_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst14 (.I0(inst12_Q), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst14_O));\r\n",
      "assign O = {inst14_O,inst11_O,inst8_Q,inst7_Q,inst6_Q,inst5_Q,inst4_Q,inst3_Q,inst2_Q,inst1_Q,inst0_Q};\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Register1 (input [0:0] I, output [0:0] O, input  CLK);\r\n",
      "wire  inst0_Q;\r\n",
      "SB_DFF inst0 (.C(CLK), .D(I[0]), .Q(inst0_Q));\r\n",
      "assign O = {inst0_Q};\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Register14 (input [13:0] I, output [13:0] O, input  CLK);\r\n",
      "wire  inst0_Q;\r\n",
      "wire  inst1_Q;\r\n",
      "wire  inst2_Q;\r\n",
      "wire  inst3_Q;\r\n",
      "wire  inst4_Q;\r\n",
      "wire  inst5_Q;\r\n",
      "wire  inst6_Q;\r\n",
      "wire  inst7_Q;\r\n",
      "wire  inst8_Q;\r\n",
      "wire  inst9_Q;\r\n",
      "wire  inst10_Q;\r\n",
      "wire  inst11_Q;\r\n",
      "wire  inst12_Q;\r\n",
      "wire  inst13_Q;\r\n",
      "SB_DFF inst0 (.C(CLK), .D(I[0]), .Q(inst0_Q));\r\n",
      "SB_DFF inst1 (.C(CLK), .D(I[1]), .Q(inst1_Q));\r\n",
      "SB_DFF inst2 (.C(CLK), .D(I[2]), .Q(inst2_Q));\r\n",
      "SB_DFF inst3 (.C(CLK), .D(I[3]), .Q(inst3_Q));\r\n",
      "SB_DFF inst4 (.C(CLK), .D(I[4]), .Q(inst4_Q));\r\n",
      "SB_DFF inst5 (.C(CLK), .D(I[5]), .Q(inst5_Q));\r\n",
      "SB_DFF inst6 (.C(CLK), .D(I[6]), .Q(inst6_Q));\r\n",
      "SB_DFF inst7 (.C(CLK), .D(I[7]), .Q(inst7_Q));\r\n",
      "SB_DFF inst8 (.C(CLK), .D(I[8]), .Q(inst8_Q));\r\n",
      "SB_DFF inst9 (.C(CLK), .D(I[9]), .Q(inst9_Q));\r\n",
      "SB_DFF inst10 (.C(CLK), .D(I[10]), .Q(inst10_Q));\r\n",
      "SB_DFF inst11 (.C(CLK), .D(I[11]), .Q(inst11_Q));\r\n",
      "SB_DFF inst12 (.C(CLK), .D(I[12]), .Q(inst12_Q));\r\n",
      "SB_DFF inst13 (.C(CLK), .D(I[13]), .Q(inst13_Q));\r\n",
      "assign O = {inst13_Q,inst12_Q,inst11_Q,inst10_Q,inst9_Q,inst8_Q,inst7_Q,inst6_Q,inst5_Q,inst4_Q,inst3_Q,inst2_Q,inst1_Q,inst0_Q};\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Register4 (input [3:0] I, output [3:0] O, input  CLK);\r\n",
      "wire  inst0_Q;\r\n",
      "wire  inst1_Q;\r\n",
      "wire  inst2_Q;\r\n",
      "wire  inst3_Q;\r\n",
      "SB_DFF inst0 (.C(CLK), .D(I[0]), .Q(inst0_Q));\r\n",
      "SB_DFF inst1 (.C(CLK), .D(I[1]), .Q(inst1_Q));\r\n",
      "SB_DFF inst2 (.C(CLK), .D(I[2]), .Q(inst2_Q));\r\n",
      "SB_DFF inst3 (.C(CLK), .D(I[3]), .Q(inst3_Q));\r\n",
      "assign O = {inst3_Q,inst2_Q,inst1_Q,inst0_Q};\r\n",
      "endmodule\r\n",
      "\r\n",
      "module EQNone (input  I0, input  I1, output  O);\r\n",
      "wire  inst0_O;\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst0 (.I0(I0), .I1(I1), .I2(1'b0), .I3(1'b0), .O(inst0_O));\r\n",
      "assign O = inst0_O;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Mux2 (input [1:0] I, input  S, output  O);\r\n",
      "wire  inst0_O;\r\n",
      "SB_LUT4 #(.LUT_INIT(16'hCACA)) inst0 (.I0(I[0]), .I1(I[1]), .I2(S), .I3(1'b0), .O(inst0_O));\r\n",
      "assign O = inst0_O;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module EQ14 (input [13:0] I0, input [13:0] I1, output  O);\r\n",
      "wire  inst0_O;\r\n",
      "wire  inst1_O;\r\n",
      "wire  inst2_O;\r\n",
      "wire  inst3_O;\r\n",
      "wire  inst4_O;\r\n",
      "wire  inst5_O;\r\n",
      "wire  inst6_O;\r\n",
      "wire  inst7_O;\r\n",
      "wire  inst8_O;\r\n",
      "wire  inst9_O;\r\n",
      "wire  inst10_O;\r\n",
      "wire  inst11_O;\r\n",
      "wire  inst12_O;\r\n",
      "wire  inst13_O;\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst0 (.I0(1'b1), .I1(I0[0]), .I2(I1[0]), .I3(1'b0), .O(inst0_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst1 (.I0(inst0_O), .I1(I0[1]), .I2(I1[1]), .I3(1'b0), .O(inst1_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst2 (.I0(inst1_O), .I1(I0[2]), .I2(I1[2]), .I3(1'b0), .O(inst2_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst3 (.I0(inst2_O), .I1(I0[3]), .I2(I1[3]), .I3(1'b0), .O(inst3_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst4 (.I0(inst3_O), .I1(I0[4]), .I2(I1[4]), .I3(1'b0), .O(inst4_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst5 (.I0(inst4_O), .I1(I0[5]), .I2(I1[5]), .I3(1'b0), .O(inst5_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst6 (.I0(inst5_O), .I1(I0[6]), .I2(I1[6]), .I3(1'b0), .O(inst6_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst7 (.I0(inst6_O), .I1(I0[7]), .I2(I1[7]), .I3(1'b0), .O(inst7_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst8 (.I0(inst7_O), .I1(I0[8]), .I2(I1[8]), .I3(1'b0), .O(inst8_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst9 (.I0(inst8_O), .I1(I0[9]), .I2(I1[9]), .I3(1'b0), .O(inst9_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst10 (.I0(inst9_O), .I1(I0[10]), .I2(I1[10]), .I3(1'b0), .O(inst10_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst11 (.I0(inst10_O), .I1(I0[11]), .I2(I1[11]), .I3(1'b0), .O(inst11_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst12 (.I0(inst11_O), .I1(I0[12]), .I2(I1[12]), .I3(1'b0), .O(inst12_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst13 (.I0(inst12_O), .I1(I0[13]), .I2(I1[13]), .I3(1'b0), .O(inst13_O));\r\n",
      "assign O = inst13_O;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module And2 (input [1:0] I, output  O);\r\n",
      "wire  inst0_O;\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8888)) inst0 (.I0(I[0]), .I1(I[1]), .I2(1'b0), .I3(1'b0), .O(inst0_O));\r\n",
      "assign O = inst0_O;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module EQ4 (input [3:0] I0, input [3:0] I1, output  O);\r\n",
      "wire  inst0_O;\r\n",
      "wire  inst1_O;\r\n",
      "wire  inst2_O;\r\n",
      "wire  inst3_O;\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst0 (.I0(1'b1), .I1(I0[0]), .I2(I1[0]), .I3(1'b0), .O(inst0_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst1 (.I0(inst0_O), .I1(I0[1]), .I2(I1[1]), .I3(1'b0), .O(inst1_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst2 (.I0(inst1_O), .I1(I0[2]), .I2(I1[2]), .I3(1'b0), .O(inst2_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst3 (.I0(inst2_O), .I1(I0[3]), .I2(I1[3]), .I3(1'b0), .O(inst3_O));\r\n",
      "assign O = inst3_O;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Mux2x11 (input [10:0] I0, input [10:0] I1, input  S, output [10:0] O);\r\n",
      "wire  inst0_O;\r\n",
      "wire  inst1_O;\r\n",
      "wire  inst2_O;\r\n",
      "wire  inst3_O;\r\n",
      "wire  inst4_O;\r\n",
      "wire  inst5_O;\r\n",
      "wire  inst6_O;\r\n",
      "wire  inst7_O;\r\n",
      "wire  inst8_O;\r\n",
      "wire  inst9_O;\r\n",
      "wire  inst10_O;\r\n",
      "Mux2 inst0 (.I({I1[0],I0[0]}), .S(S), .O(inst0_O));\r\n",
      "Mux2 inst1 (.I({I1[1],I0[1]}), .S(S), .O(inst1_O));\r\n",
      "Mux2 inst2 (.I({I1[2],I0[2]}), .S(S), .O(inst2_O));\r\n",
      "Mux2 inst3 (.I({I1[3],I0[3]}), .S(S), .O(inst3_O));\r\n",
      "Mux2 inst4 (.I({I1[4],I0[4]}), .S(S), .O(inst4_O));\r\n",
      "Mux2 inst5 (.I({I1[5],I0[5]}), .S(S), .O(inst5_O));\r\n",
      "Mux2 inst6 (.I({I1[6],I0[6]}), .S(S), .O(inst6_O));\r\n",
      "Mux2 inst7 (.I({I1[7],I0[7]}), .S(S), .O(inst7_O));\r\n",
      "Mux2 inst8 (.I({I1[8],I0[8]}), .S(S), .O(inst8_O));\r\n",
      "Mux2 inst9 (.I({I1[9],I0[9]}), .S(S), .O(inst9_O));\r\n",
      "Mux2 inst10 (.I({I1[10],I0[10]}), .S(S), .O(inst10_O));\r\n",
      "assign O = {inst10_O,inst9_O,inst8_O,inst7_O,inst6_O,inst5_O,inst4_O,inst3_O,inst2_O,inst1_O,inst0_O};\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Invert14 (input [13:0] I, output [13:0] O);\r\n",
      "wire  inst0_O;\r\n",
      "wire  inst1_O;\r\n",
      "wire  inst2_O;\r\n",
      "wire  inst3_O;\r\n",
      "wire  inst4_O;\r\n",
      "wire  inst5_O;\r\n",
      "wire  inst6_O;\r\n",
      "wire  inst7_O;\r\n",
      "wire  inst8_O;\r\n",
      "wire  inst9_O;\r\n",
      "wire  inst10_O;\r\n",
      "wire  inst11_O;\r\n",
      "wire  inst12_O;\r\n",
      "wire  inst13_O;\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst0 (.I0(I[0]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst0_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst1 (.I0(I[1]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst1_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst2 (.I0(I[2]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst2_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst3 (.I0(I[3]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst3_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst4 (.I0(I[4]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst4_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst5 (.I0(I[5]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst5_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst6 (.I0(I[6]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst6_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst7 (.I0(I[7]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst7_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst8 (.I0(I[8]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst8_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst9 (.I0(I[9]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst9_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst10 (.I0(I[10]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst10_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst11 (.I0(I[11]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst11_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst12 (.I0(I[12]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst12_O));\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst13 (.I0(I[13]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst13_O));\r\n",
      "assign O = {inst13_O,inst12_O,inst11_O,inst10_O,inst9_O,inst8_O,inst7_O,inst6_O,inst5_O,inst4_O,inst3_O,inst2_O,inst1_O,inst0_O};\r\n",
      "endmodule\r\n",
      "\r\n",
      "module FullAdder (input  I0, input  I1, input  CIN, output  O, output  COUT);\r\n",
      "wire  inst0_O;\r\n",
      "wire  inst1_CO;\r\n",
      "SB_LUT4 #(.LUT_INIT(16'h9696)) inst0 (.I0(I0), .I1(I1), .I2(CIN), .I3(1'b0), .O(inst0_O));\r\n",
      "SB_CARRY inst1 (.I0(I0), .I1(I1), .CI(CIN), .CO(inst1_CO));\r\n",
      "assign O = inst0_O;\r\n",
      "assign COUT = inst1_CO;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Add14_CIN (input [13:0] I0, input [13:0] I1, input  CIN, output [13:0] O);\r\n",
      "wire  inst0_O;\r\n",
      "wire  inst0_COUT;\r\n",
      "wire  inst1_O;\r\n",
      "wire  inst1_COUT;\r\n",
      "wire  inst2_O;\r\n",
      "wire  inst2_COUT;\r\n",
      "wire  inst3_O;\r\n",
      "wire  inst3_COUT;\r\n",
      "wire  inst4_O;\r\n",
      "wire  inst4_COUT;\r\n",
      "wire  inst5_O;\r\n",
      "wire  inst5_COUT;\r\n",
      "wire  inst6_O;\r\n",
      "wire  inst6_COUT;\r\n",
      "wire  inst7_O;\r\n",
      "wire  inst7_COUT;\r\n",
      "wire  inst8_O;\r\n",
      "wire  inst8_COUT;\r\n",
      "wire  inst9_O;\r\n",
      "wire  inst9_COUT;\r\n",
      "wire  inst10_O;\r\n",
      "wire  inst10_COUT;\r\n",
      "wire  inst11_O;\r\n",
      "wire  inst11_COUT;\r\n",
      "wire  inst12_O;\r\n",
      "wire  inst12_COUT;\r\n",
      "wire  inst13_O;\r\n",
      "wire  inst13_COUT;\r\n",
      "FullAdder inst0 (.I0(I0[0]), .I1(I1[0]), .CIN(CIN), .O(inst0_O), .COUT(inst0_COUT));\r\n",
      "FullAdder inst1 (.I0(I0[1]), .I1(I1[1]), .CIN(inst0_COUT), .O(inst1_O), .COUT(inst1_COUT));\r\n",
      "FullAdder inst2 (.I0(I0[2]), .I1(I1[2]), .CIN(inst1_COUT), .O(inst2_O), .COUT(inst2_COUT));\r\n",
      "FullAdder inst3 (.I0(I0[3]), .I1(I1[3]), .CIN(inst2_COUT), .O(inst3_O), .COUT(inst3_COUT));\r\n",
      "FullAdder inst4 (.I0(I0[4]), .I1(I1[4]), .CIN(inst3_COUT), .O(inst4_O), .COUT(inst4_COUT));\r\n",
      "FullAdder inst5 (.I0(I0[5]), .I1(I1[5]), .CIN(inst4_COUT), .O(inst5_O), .COUT(inst5_COUT));\r\n",
      "FullAdder inst6 (.I0(I0[6]), .I1(I1[6]), .CIN(inst5_COUT), .O(inst6_O), .COUT(inst6_COUT));\r\n",
      "FullAdder inst7 (.I0(I0[7]), .I1(I1[7]), .CIN(inst6_COUT), .O(inst7_O), .COUT(inst7_COUT));\r\n",
      "FullAdder inst8 (.I0(I0[8]), .I1(I1[8]), .CIN(inst7_COUT), .O(inst8_O), .COUT(inst8_COUT));\r\n",
      "FullAdder inst9 (.I0(I0[9]), .I1(I1[9]), .CIN(inst8_COUT), .O(inst9_O), .COUT(inst9_COUT));\r\n",
      "FullAdder inst10 (.I0(I0[10]), .I1(I1[10]), .CIN(inst9_COUT), .O(inst10_O), .COUT(inst10_COUT));\r\n",
      "FullAdder inst11 (.I0(I0[11]), .I1(I1[11]), .CIN(inst10_COUT), .O(inst11_O), .COUT(inst11_COUT));\r\n",
      "FullAdder inst12 (.I0(I0[12]), .I1(I1[12]), .CIN(inst11_COUT), .O(inst12_O), .COUT(inst12_COUT));\r\n",
      "FullAdder inst13 (.I0(I0[13]), .I1(I1[13]), .CIN(inst12_COUT), .O(inst13_O), .COUT(inst13_COUT));\r\n",
      "assign O = {inst13_O,inst12_O,inst11_O,inst10_O,inst9_O,inst8_O,inst7_O,inst6_O,inst5_O,inst4_O,inst3_O,inst2_O,inst1_O,inst0_O};\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Sub14 (input [13:0] I0, input [13:0] I1, output [13:0] O);\r\n",
      "wire [13:0] inst0_O;\r\n",
      "wire [13:0] inst1_O;\r\n",
      "Invert14 inst0 (.I(I1), .O(inst0_O));\r\n",
      "Add14_CIN inst1 (.I0(I0), .I1(inst0_O), .CIN(1'b1), .O(inst1_O));\r\n",
      "assign O = inst1_O;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Mux2x14 (input [13:0] I0, input [13:0] I1, input  S, output [13:0] O);\r\n",
      "wire  inst0_O;\r\n",
      "wire  inst1_O;\r\n",
      "wire  inst2_O;\r\n",
      "wire  inst3_O;\r\n",
      "wire  inst4_O;\r\n",
      "wire  inst5_O;\r\n",
      "wire  inst6_O;\r\n",
      "wire  inst7_O;\r\n",
      "wire  inst8_O;\r\n",
      "wire  inst9_O;\r\n",
      "wire  inst10_O;\r\n",
      "wire  inst11_O;\r\n",
      "wire  inst12_O;\r\n",
      "wire  inst13_O;\r\n",
      "Mux2 inst0 (.I({I1[0],I0[0]}), .S(S), .O(inst0_O));\r\n",
      "Mux2 inst1 (.I({I1[1],I0[1]}), .S(S), .O(inst1_O));\r\n",
      "Mux2 inst2 (.I({I1[2],I0[2]}), .S(S), .O(inst2_O));\r\n",
      "Mux2 inst3 (.I({I1[3],I0[3]}), .S(S), .O(inst3_O));\r\n",
      "Mux2 inst4 (.I({I1[4],I0[4]}), .S(S), .O(inst4_O));\r\n",
      "Mux2 inst5 (.I({I1[5],I0[5]}), .S(S), .O(inst5_O));\r\n",
      "Mux2 inst6 (.I({I1[6],I0[6]}), .S(S), .O(inst6_O));\r\n",
      "Mux2 inst7 (.I({I1[7],I0[7]}), .S(S), .O(inst7_O));\r\n",
      "Mux2 inst8 (.I({I1[8],I0[8]}), .S(S), .O(inst8_O));\r\n",
      "Mux2 inst9 (.I({I1[9],I0[9]}), .S(S), .O(inst9_O));\r\n",
      "Mux2 inst10 (.I({I1[10],I0[10]}), .S(S), .O(inst10_O));\r\n",
      "Mux2 inst11 (.I({I1[11],I0[11]}), .S(S), .O(inst11_O));\r\n",
      "Mux2 inst12 (.I({I1[12],I0[12]}), .S(S), .O(inst12_O));\r\n",
      "Mux2 inst13 (.I({I1[13],I0[13]}), .S(S), .O(inst13_O));\r\n",
      "assign O = {inst13_O,inst12_O,inst11_O,inst10_O,inst9_O,inst8_O,inst7_O,inst6_O,inst5_O,inst4_O,inst3_O,inst2_O,inst1_O,inst0_O};\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Mux2x4 (input [3:0] I0, input [3:0] I1, input  S, output [3:0] O);\r\n",
      "wire  inst0_O;\r\n",
      "wire  inst1_O;\r\n",
      "wire  inst2_O;\r\n",
      "wire  inst3_O;\r\n",
      "Mux2 inst0 (.I({I1[0],I0[0]}), .S(S), .O(inst0_O));\r\n",
      "Mux2 inst1 (.I({I1[1],I0[1]}), .S(S), .O(inst1_O));\r\n",
      "Mux2 inst2 (.I({I1[2],I0[2]}), .S(S), .O(inst2_O));\r\n",
      "Mux2 inst3 (.I({I1[3],I0[3]}), .S(S), .O(inst3_O));\r\n",
      "assign O = {inst3_O,inst2_O,inst1_O,inst0_O};\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Add4 (input [3:0] I0, input [3:0] I1, output [3:0] O);\r\n",
      "wire  inst0_O;\r\n",
      "wire  inst0_COUT;\r\n",
      "wire  inst1_O;\r\n",
      "wire  inst1_COUT;\r\n",
      "wire  inst2_O;\r\n",
      "wire  inst2_COUT;\r\n",
      "wire  inst3_O;\r\n",
      "wire  inst3_COUT;\r\n",
      "FullAdder inst0 (.I0(I0[0]), .I1(I1[0]), .CIN(1'b0), .O(inst0_O), .COUT(inst0_COUT));\r\n",
      "FullAdder inst1 (.I0(I0[1]), .I1(I1[1]), .CIN(inst0_COUT), .O(inst1_O), .COUT(inst1_COUT));\r\n",
      "FullAdder inst2 (.I0(I0[2]), .I1(I1[2]), .CIN(inst1_COUT), .O(inst2_O), .COUT(inst2_COUT));\r\n",
      "FullAdder inst3 (.I0(I0[3]), .I1(I1[3]), .CIN(inst2_COUT), .O(inst3_O), .COUT(inst3_COUT));\r\n",
      "assign O = {inst3_O,inst2_O,inst1_O,inst0_O};\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Mux4 (input [3:0] I, input [1:0] S, output  O);\r\n",
      "wire  inst0_O;\r\n",
      "wire  inst1_O;\r\n",
      "wire  inst2_O;\r\n",
      "Mux2 inst0 (.I({I[1],I[0]}), .S(S[0]), .O(inst0_O));\r\n",
      "Mux2 inst1 (.I({I[3],I[2]}), .S(S[0]), .O(inst1_O));\r\n",
      "Mux2 inst2 (.I({inst1_O,inst0_O}), .S(S[1]), .O(inst2_O));\r\n",
      "assign O = inst2_O;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Mux8 (input [7:0] I, input [2:0] S, output  O);\r\n",
      "wire  inst0_O;\r\n",
      "wire  inst1_O;\r\n",
      "wire  inst2_O;\r\n",
      "Mux4 inst0 (.I({I[3],I[2],I[1],I[0]}), .S({S[1],S[0]}), .O(inst0_O));\r\n",
      "Mux4 inst1 (.I({I[7],I[6],I[5],I[4]}), .S({S[1],S[0]}), .O(inst1_O));\r\n",
      "Mux2 inst2 (.I({inst1_O,inst0_O}), .S(S[2]), .O(inst2_O));\r\n",
      "assign O = inst2_O;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Mux16 (input [15:0] I, input [3:0] S, output  O);\r\n",
      "wire  inst0_O;\r\n",
      "wire  inst1_O;\r\n",
      "wire  inst2_O;\r\n",
      "Mux8 inst0 (.I({I[7],I[6],I[5],I[4],I[3],I[2],I[1],I[0]}), .S({S[2],S[1],S[0]}), .O(inst0_O));\r\n",
      "Mux8 inst1 (.I({I[15],I[14],I[13],I[12],I[11],I[10],I[9],I[8]}), .S({S[2],S[1],S[0]}), .O(inst1_O));\r\n",
      "Mux2 inst2 (.I({inst1_O,inst0_O}), .S(S[3]), .O(inst2_O));\r\n",
      "assign O = inst2_O;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module txmod_logic (input [7:0] data, input  writing, input  valid, input [10:0] dataStore, input [13:0] writeClock, input [3:0] writeBit, output  O0, output [10:0] O1, output [13:0] O2, output [3:0] O3, output  O4);\r\n",
      "wire  inst0_O;\r\n",
      "wire  inst1_O;\r\n",
      "wire  inst2_O;\r\n",
      "wire  inst3_O;\r\n",
      "wire  inst4_O;\r\n",
      "wire  inst5_O;\r\n",
      "wire  inst6_O;\r\n",
      "wire  inst7_O;\r\n",
      "wire  inst8_O;\r\n",
      "wire  inst9_O;\r\n",
      "wire  inst10_O;\r\n",
      "wire  inst11_O;\r\n",
      "wire  inst12_O;\r\n",
      "wire  inst13_O;\r\n",
      "wire  inst14_O;\r\n",
      "wire  inst15_O;\r\n",
      "wire  inst16_O;\r\n",
      "wire [10:0] inst17_O;\r\n",
      "wire  inst18_O;\r\n",
      "wire  inst19_O;\r\n",
      "wire  inst20_O;\r\n",
      "wire [10:0] inst21_O;\r\n",
      "wire  inst22_O;\r\n",
      "wire  inst23_O;\r\n",
      "wire  inst24_O;\r\n",
      "wire  inst25_O;\r\n",
      "wire  inst26_O;\r\n",
      "wire [10:0] inst27_O;\r\n",
      "wire  inst28_O;\r\n",
      "wire  inst29_O;\r\n",
      "wire  inst30_O;\r\n",
      "wire [10:0] inst31_O;\r\n",
      "wire [13:0] inst32_O;\r\n",
      "wire  inst33_O;\r\n",
      "wire [13:0] inst34_O;\r\n",
      "wire  inst35_O;\r\n",
      "wire  inst36_O;\r\n",
      "wire  inst37_O;\r\n",
      "wire [13:0] inst38_O;\r\n",
      "wire  inst39_O;\r\n",
      "wire  inst40_O;\r\n",
      "wire  inst41_O;\r\n",
      "wire  inst42_O;\r\n",
      "wire  inst43_O;\r\n",
      "wire [13:0] inst44_O;\r\n",
      "wire  inst45_O;\r\n",
      "wire  inst46_O;\r\n",
      "wire  inst47_O;\r\n",
      "wire [13:0] inst48_O;\r\n",
      "wire  inst49_O;\r\n",
      "wire [3:0] inst50_O;\r\n",
      "wire [3:0] inst51_O;\r\n",
      "wire  inst52_O;\r\n",
      "wire  inst53_O;\r\n",
      "wire  inst54_O;\r\n",
      "wire [3:0] inst55_O;\r\n",
      "wire  inst56_O;\r\n",
      "wire  inst57_O;\r\n",
      "wire  inst58_O;\r\n",
      "wire  inst59_O;\r\n",
      "wire  inst60_O;\r\n",
      "wire [3:0] inst61_O;\r\n",
      "wire  inst62_O;\r\n",
      "wire  inst63_O;\r\n",
      "wire  inst64_O;\r\n",
      "wire [3:0] inst65_O;\r\n",
      "wire  inst66_O;\r\n",
      "wire  inst67_O;\r\n",
      "wire  inst68_O;\r\n",
      "wire  inst69_O;\r\n",
      "wire  inst70_O;\r\n",
      "wire  inst71_O;\r\n",
      "wire  inst72_O;\r\n",
      "wire  inst73_O;\r\n",
      "wire  inst74_O;\r\n",
      "wire  inst75_O;\r\n",
      "wire  inst76_O;\r\n",
      "wire  inst77_O;\r\n",
      "wire  inst78_O;\r\n",
      "wire  inst79_O;\r\n",
      "wire  inst80_O;\r\n",
      "wire  inst81_O;\r\n",
      "wire  inst82_O;\r\n",
      "wire  inst83_O;\r\n",
      "EQNone inst0 (.I0(writing), .I1(1'b1), .O(inst0_O));\r\n",
      "Mux2 inst1 (.I({writing,writing}), .S(inst0_O), .O(inst1_O));\r\n",
      "EQNone inst2 (.I0(writing), .I1(1'b1), .O(inst2_O));\r\n",
      "EQ14 inst3 (.I0(writeClock), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), .O(inst3_O));\r\n",
      "And2 inst4 (.I({inst3_O,inst2_O}), .O(inst4_O));\r\n",
      "Mux2 inst5 (.I({writing,inst1_O}), .S(inst4_O), .O(inst5_O));\r\n",
      "EQNone inst6 (.I0(writing), .I1(1'b1), .O(inst6_O));\r\n",
      "EQ14 inst7 (.I0(writeClock), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), .O(inst7_O));\r\n",
      "And2 inst8 (.I({inst7_O,inst6_O}), .O(inst8_O));\r\n",
      "EQ4 inst9 (.I0(writeBit), .I1({1'b1,1'b0,1'b0,1'b1}), .O(inst9_O));\r\n",
      "And2 inst10 (.I({inst9_O,inst8_O}), .O(inst10_O));\r\n",
      "Mux2 inst11 (.I({1'b0,inst5_O}), .S(inst10_O), .O(inst11_O));\r\n",
      "EQNone inst12 (.I0(writing), .I1(1'b0), .O(inst12_O));\r\n",
      "EQNone inst13 (.I0(valid), .I1(1'b1), .O(inst13_O));\r\n",
      "And2 inst14 (.I({inst13_O,inst12_O}), .O(inst14_O));\r\n",
      "Mux2 inst15 (.I({1'b1,inst11_O}), .S(inst14_O), .O(inst15_O));\r\n",
      "EQNone inst16 (.I0(writing), .I1(1'b1), .O(inst16_O));\r\n",
      "Mux2x11 inst17 (.I0(dataStore), .I1(dataStore), .S(inst16_O), .O(inst17_O));\r\n",
      "EQNone inst18 (.I0(writing), .I1(1'b1), .O(inst18_O));\r\n",
      "EQ14 inst19 (.I0(writeClock), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), .O(inst19_O));\r\n",
      "And2 inst20 (.I({inst19_O,inst18_O}), .O(inst20_O));\r\n",
      "Mux2x11 inst21 (.I0(inst17_O), .I1(dataStore), .S(inst20_O), .O(inst21_O));\r\n",
      "EQNone inst22 (.I0(writing), .I1(1'b1), .O(inst22_O));\r\n",
      "EQ14 inst23 (.I0(writeClock), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), .O(inst23_O));\r\n",
      "And2 inst24 (.I({inst23_O,inst22_O}), .O(inst24_O));\r\n",
      "EQ4 inst25 (.I0(writeBit), .I1({1'b1,1'b0,1'b0,1'b1}), .O(inst25_O));\r\n",
      "And2 inst26 (.I({inst25_O,inst24_O}), .O(inst26_O));\r\n",
      "Mux2x11 inst27 (.I0(inst21_O), .I1(dataStore), .S(inst26_O), .O(inst27_O));\r\n",
      "EQNone inst28 (.I0(writing), .I1(1'b0), .O(inst28_O));\r\n",
      "EQNone inst29 (.I0(valid), .I1(1'b1), .O(inst29_O));\r\n",
      "And2 inst30 (.I({inst29_O,inst28_O}), .O(inst30_O));\r\n",
      "Mux2x11 inst31 (.I0(inst27_O), .I1({dataStore[10],dataStore[9],data[7],data[6],data[5],data[4],data[3],data[2],data[1],data[0],dataStore[0]}), .S(inst30_O), .O(inst31_O));\r\n",
      "Sub14 inst32 (.I0(writeClock), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}), .O(inst32_O));\r\n",
      "EQNone inst33 (.I0(writing), .I1(1'b1), .O(inst33_O));\r\n",
      "Mux2x14 inst34 (.I0(writeClock), .I1(inst32_O), .S(inst33_O), .O(inst34_O));\r\n",
      "EQNone inst35 (.I0(writing), .I1(1'b1), .O(inst35_O));\r\n",
      "EQ14 inst36 (.I0(writeClock), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), .O(inst36_O));\r\n",
      "And2 inst37 (.I({inst36_O,inst35_O}), .O(inst37_O));\r\n",
      "Mux2x14 inst38 (.I0(inst34_O), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}), .S(inst37_O), .O(inst38_O));\r\n",
      "EQNone inst39 (.I0(writing), .I1(1'b1), .O(inst39_O));\r\n",
      "EQ14 inst40 (.I0(writeClock), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), .O(inst40_O));\r\n",
      "And2 inst41 (.I({inst40_O,inst39_O}), .O(inst41_O));\r\n",
      "EQ4 inst42 (.I0(writeBit), .I1({1'b1,1'b0,1'b0,1'b1}), .O(inst42_O));\r\n",
      "And2 inst43 (.I({inst42_O,inst41_O}), .O(inst43_O));\r\n",
      "Mux2x14 inst44 (.I0(inst38_O), .I1(writeClock), .S(inst43_O), .O(inst44_O));\r\n",
      "EQNone inst45 (.I0(writing), .I1(1'b0), .O(inst45_O));\r\n",
      "EQNone inst46 (.I0(valid), .I1(1'b1), .O(inst46_O));\r\n",
      "And2 inst47 (.I({inst46_O,inst45_O}), .O(inst47_O));\r\n",
      "Mux2x14 inst48 (.I0(inst44_O), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}), .S(inst47_O), .O(inst48_O));\r\n",
      "EQNone inst49 (.I0(writing), .I1(1'b1), .O(inst49_O));\r\n",
      "Mux2x4 inst50 (.I0(writeBit), .I1(writeBit), .S(inst49_O), .O(inst50_O));\r\n",
      "Add4 inst51 (.I0(writeBit), .I1({1'b0,1'b0,1'b0,1'b1}), .O(inst51_O));\r\n",
      "EQNone inst52 (.I0(writing), .I1(1'b1), .O(inst52_O));\r\n",
      "EQ14 inst53 (.I0(writeClock), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), .O(inst53_O));\r\n",
      "And2 inst54 (.I({inst53_O,inst52_O}), .O(inst54_O));\r\n",
      "Mux2x4 inst55 (.I0(inst50_O), .I1(inst51_O), .S(inst54_O), .O(inst55_O));\r\n",
      "EQNone inst56 (.I0(writing), .I1(1'b1), .O(inst56_O));\r\n",
      "EQ14 inst57 (.I0(writeClock), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), .O(inst57_O));\r\n",
      "And2 inst58 (.I({inst57_O,inst56_O}), .O(inst58_O));\r\n",
      "EQ4 inst59 (.I0(writeBit), .I1({1'b1,1'b0,1'b0,1'b1}), .O(inst59_O));\r\n",
      "And2 inst60 (.I({inst59_O,inst58_O}), .O(inst60_O));\r\n",
      "Mux2x4 inst61 (.I0(inst55_O), .I1(writeBit), .S(inst60_O), .O(inst61_O));\r\n",
      "EQNone inst62 (.I0(writing), .I1(1'b0), .O(inst62_O));\r\n",
      "EQNone inst63 (.I0(valid), .I1(1'b1), .O(inst63_O));\r\n",
      "And2 inst64 (.I({inst63_O,inst62_O}), .O(inst64_O));\r\n",
      "Mux2x4 inst65 (.I0(inst61_O), .I1({1'b0,1'b0,1'b0,1'b0}), .S(inst64_O), .O(inst65_O));\r\n",
      "Mux16 inst66 (.I({1'b0,1'b0,1'b0,1'b0,1'b0,dataStore[10],dataStore[9],dataStore[8],dataStore[7],dataStore[6],dataStore[5],dataStore[4],dataStore[3],dataStore[2],dataStore[1],dataStore[0]}), .S(writeBit), .O(inst66_O));\r\n",
      "EQNone inst67 (.I0(writing), .I1(1'b1), .O(inst67_O));\r\n",
      "Mux2 inst68 (.I({inst66_O,1'b1}), .S(inst67_O), .O(inst68_O));\r\n",
      "Mux16 inst69 (.I({1'b0,1'b0,1'b0,1'b0,1'b0,dataStore[10],dataStore[9],dataStore[8],dataStore[7],dataStore[6],dataStore[5],dataStore[4],dataStore[3],dataStore[2],dataStore[1],dataStore[0]}), .S(writeBit), .O(inst69_O));\r\n",
      "EQNone inst70 (.I0(writing), .I1(1'b1), .O(inst70_O));\r\n",
      "EQ14 inst71 (.I0(writeClock), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), .O(inst71_O));\r\n",
      "And2 inst72 (.I({inst71_O,inst70_O}), .O(inst72_O));\r\n",
      "Mux2 inst73 (.I({inst69_O,inst68_O}), .S(inst72_O), .O(inst73_O));\r\n",
      "EQNone inst74 (.I0(writing), .I1(1'b1), .O(inst74_O));\r\n",
      "EQ14 inst75 (.I0(writeClock), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), .O(inst75_O));\r\n",
      "And2 inst76 (.I({inst75_O,inst74_O}), .O(inst76_O));\r\n",
      "EQ4 inst77 (.I0(writeBit), .I1({1'b1,1'b0,1'b0,1'b1}), .O(inst77_O));\r\n",
      "And2 inst78 (.I({inst77_O,inst76_O}), .O(inst78_O));\r\n",
      "Mux2 inst79 (.I({1'b1,inst73_O}), .S(inst78_O), .O(inst79_O));\r\n",
      "EQNone inst80 (.I0(writing), .I1(1'b0), .O(inst80_O));\r\n",
      "EQNone inst81 (.I0(valid), .I1(1'b1), .O(inst81_O));\r\n",
      "And2 inst82 (.I({inst81_O,inst80_O}), .O(inst82_O));\r\n",
      "Mux2 inst83 (.I({dataStore[0],inst79_O}), .S(inst82_O), .O(inst83_O));\r\n",
      "assign O0 = inst15_O;\r\n",
      "assign O1 = inst31_O;\r\n",
      "assign O2 = inst48_O;\r\n",
      "assign O3 = inst65_O;\r\n",
      "assign O4 = inst83_O;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module TXMOD (output  TX, input [7:0] data, input  valid, output  ready, input  CLK);\r\n",
      "wire [0:0] inst0_O;\r\n",
      "wire [10:0] inst1_O;\r\n",
      "wire [0:0] inst2_O;\r\n",
      "wire [13:0] inst3_O;\r\n",
      "wire [3:0] inst4_O;\r\n",
      "wire  inst5_O0;\r\n",
      "wire [10:0] inst5_O1;\r\n",
      "wire [13:0] inst5_O2;\r\n",
      "wire [3:0] inst5_O3;\r\n",
      "wire  inst5_O4;\r\n",
      "wire  inst6_O;\r\n",
      "Register1_0001 inst0 (.I({inst5_O4}), .O(inst0_O), .CLK(CLK));\r\n",
      "Register11_0600 inst1 (.I(inst5_O1), .O(inst1_O), .CLK(CLK));\r\n",
      "Register1 inst2 (.I({inst5_O0}), .O(inst2_O), .CLK(CLK));\r\n",
      "Register14 inst3 (.I(inst5_O2), .O(inst3_O), .CLK(CLK));\r\n",
      "Register4 inst4 (.I(inst5_O3), .O(inst4_O), .CLK(CLK));\r\n",
      "txmod_logic inst5 (.data(data), .writing(inst2_O[0]), .valid(valid), .dataStore(inst1_O), .writeClock(inst3_O), .writeBit(inst4_O), .O0(inst5_O0), .O1(inst5_O1), .O2(inst5_O2), .O3(inst5_O3), .O4(inst5_O4));\r\n",
      "EQNone inst6 (.I0(inst2_O[0]), .I1(1'b0), .O(inst6_O));\r\n",
      "assign TX = inst0_O[0];\r\n",
      "assign ready = inst6_O;\r\n",
      "endmodule\r\n",
      "\r\n"
     ]
    }
   ],
   "source": [
    "%cat txmod.v"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now we run the flow again, and see that the output has not changed!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\\rm -rf out/*\n",
      "mkdir -p out\n",
      "yosys -q -p 'synth_ice40 -top main -blif out/uart_main.blif' txmod.v rxmod.v uart_main.v\n",
      "arachne-pnr -q -d 1k -o out/uart_main_pnr.txt -p ice40.pcf out/uart_main.blif\n",
      "icepack out/uart_main_pnr.txt out/uart_main.bin\n",
      "iceprog out/uart_main.bin\n",
      "rm out/uart_main_pnr.txt out/uart_main.blif\n",
      "Running with infile=infile, outfile=outfile\n",
      "infile length=12\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Warning: Resizing cell port main.txmod.data from 32 bits to 8 bits.\n",
      "init..\n",
      "cdone: high\n",
      "reset..\n",
      "cdone: low\n",
      "flash ID: 0x20 0xBA 0x16 0x10 0x00 0x00 0x23 0x51 0x73 0x10 0x23 0x00 0x35 0x00 0x35 0x06 0x06 0x15 0x43 0xB6\n",
      "file size: 32220\n",
      "erase 64kB sector at 0x000000..\n",
      "programming..\n",
      "reading..\n",
      "VERIFY OK\n",
      "cdone: high\n",
      "Bye.\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "make clean && make uart_main.run\n",
    "python uart_driver.py infile outfile /dev/tty.usbserial-14101"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "rovvy*�y|vn\u0014"
     ]
    }
   ],
   "source": [
    "%cat outfile"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
