Release 14.2 Map P.28xd (lin64)
Xilinx Mapping Report File for Design 'fpgaTop'

Design Information
------------------
Command Line   : map -p xc3sd3400a-fg676-5 -w -ir off -pr off -o fpgaTop_map.ncd
fpgaTop.ngd fpgaTop.pcf 
Target Device  : xc3sd3400a
Target Package : fg676
Target Speed   : -5
Mapper Version : spartan3adsp -- $Revision: 1.55 $
Mapped Date    : Wed Sep  5 13:58:13 2012

Design Summary
--------------
Number of errors:      0
Number of warnings:   23
Logic Utilization:
  Total Number Slice Registers:       4,616 out of  47,744    9%
    Number used as Flip Flops:        4,615
    Number used as Latches:               1
  Number of 4 input LUTs:             6,310 out of  47,744   13%
Logic Distribution:
  Number of occupied Slices:          4,691 out of  23,872   19%
    Number of Slices containing only related logic:   4,691 out of   4,691 100%
    Number of Slices containing unrelated logic:          0 out of   4,691   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,570 out of  47,744   13%
    Number used as logic:             5,470
    Number used as a route-thru:        260
    Number used for Dual Port RAMs:     684
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     156

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                109 out of     469   23%
    IOB Master Pads:                      1
    IOB Slave Pads:                       1
  Number of ODDR2s used:                 11
    Number of DDR_ALIGNMENT = NONE       11
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     5 out of      24   20%
  Number of DCMs:                         1 out of       8   12%
  Number of BSCANs:                       1 out of       1  100%
  Number of RAMB16BWERs:                  5 out of     126    3%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of DNA_PORTs:                    1 out of       1  100%

  Number of RPM macros:           12
Average Fanout of Non-Clock Nets:                3.38

Peak Memory Usage:  826 MB
Total REAL time to MAP completion:  12 secs 
Total CPU time to MAP completion:   12 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:266 - The function generator ftop/gbe0/mdi_rPlayIndex_Q_OUT<2>10101
   failed to merge with F5 multiplexer ftop/gbe0/Mmux_mdi_rMDD_D_IN_17_f5. 
   There is a conflict for the GYMUX.  The design will exhibit suboptimal
   timing.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <gmii_intr_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <flash_miso_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <gmii_col_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <gmii_crs_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_da<11>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_da<12>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_da<13>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_db<10>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_db<11>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_db<12>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_db<13>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_db<0>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_db<1>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_db<2>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_db<3>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_db<4>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_db<5>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_db<6>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_db<7>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_db<8>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_db<9>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network N3 has no load.
INFO:LIT:395 - The above info message is repeated 501 more times for the
   following (max. 5 shown):
   N4,
   icon_control0<10>,
   icon_control0<11>,
   icon_control0<15>,
   icon_control0<21>
   To see the details of these info messages, please use the -detail switch.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
  45 block(s) removed
 145 block(s) optimized away
  30 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
The signal "icon_control0<10>" is sourceless and has been removed.
The signal "icon_control0<11>" is sourceless and has been removed.
The signal "icon_control0<15>" is sourceless and has been removed.
The signal "icon_control0<21>" is sourceless and has been removed.
The signal "icon_control0<16>" is sourceless and has been removed.
The signal "icon_control0<22>" is sourceless and has been removed.
The signal "icon_control0<17>" is sourceless and has been removed.
The signal "icon_control0<23>" is sourceless and has been removed.
The signal "icon_control0<18>" is sourceless and has been removed.
The signal "icon_control0<24>" is sourceless and has been removed.
The signal "icon_control0<30>" is sourceless and has been removed.
The signal "icon_control0<25>" is sourceless and has been removed.
The signal "icon_control0<31>" is sourceless and has been removed.
The signal "icon_control0<26>" is sourceless and has been removed.
The signal "icon_control0<32>" is sourceless and has been removed.
The signal "icon_control0<7>" is sourceless and has been removed.
The signal "icon_control0<27>" is sourceless and has been removed.
The signal "icon_control0<33>" is sourceless and has been removed.
The signal "icon_control0<28>" is sourceless and has been removed.
The signal "icon_control0<34>" is sourceless and has been removed.
The signal "icon_control0<29>" is sourceless and has been removed.
The signal "icon_control0<35>" is sourceless and has been removed.
The signal "ftop/gbe0/gmac/RDY_phyInterrupt" is sourceless and has been removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE"
(ROM) removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		U_icon_pro/XST_GND
VCC 		U_icon_pro/XST_VCC
LUT4 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/F_SSTAT[10].I_STAT.U_STAT
   optimized to 0
LUT4 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC
GND 		XST_GND
GND 		ftop/clkN210/XST_GND
GND 		ftop/cp/XST_GND
VCC 		ftop/cp/XST_VCC
GND 		ftop/cp/adminResp1F/XST_GND
GND 		ftop/cp/adminResp2F/XST_GND
GND 		ftop/cp/adminResp3F/XST_GND
GND 		ftop/cp/adminResp4F/XST_GND
GND 		ftop/cp/adminRespF/XST_GND
GND 		ftop/cp/rom_memory/XST_GND
GND 		ftop/cp/rom_serverAdapter_outDataCore/XST_GND
GND 		ftop/cp/timeServ_setRefF/XST_GND
VCC 		ftop/cp/wci_mReset/XST_VCC
VCC 		ftop/cp/wci_mReset/rstSync/XST_VCC
VCC 		ftop/cp/wci_mReset_7/rstSync/XST_VCC
VCC 		ftop/cp/wci_mReset_9/rstSync/XST_VCC
GND 		ftop/cp/wci_respF/XST_GND
GND 		ftop/cp/wci_respF_1/XST_GND
GND 		ftop/edcp/XST_GND
VCC 		ftop/edcp/XST_VCC
GND 		ftop/gbe0/XST_GND
VCC 		ftop/gbe0/XST_VCC
GND 		ftop/gbe0/eRespF/XST_GND
VCC 		ftop/gbe0/gmac/XST_VCC
GND 		ftop/gbe0/gmac/gmac/XST_GND
VCC 		ftop/gbe0/gmac/gmac/XST_VCC
GND 		ftop/gbe0/gmac/gmac/rxRS_rxF/XST_GND
VCC 		ftop/gbe0/gmac/gmac/rxRS_rxRst/XST_VCC
VCC 		ftop/gbe0/gmac/gmac/txRS_txRst/XST_VCC
GND 		ftop/gbe0/gmac/rxF/XST_GND
GND 		ftop/gbe0/gmac/txF/XST_GND
GND 		ftop/gbe0/mdi_fResponse/XST_GND
GND 		ftop/gbe0/mdi_rPlayIndex/XST_GND
VCC 		ftop/gbe0/mdi_rPrescaler/XST_VCC
VCC 		ftop/gbe0/phyRst/rstSync/XST_VCC
GND 		ftop/gbewrk/XST_GND
VCC 		ftop/gbewrk/XST_VCC
GND 		ftop/gbewrk/wci_wslv_reqF/XST_GND
VCC 		ftop/gmiixo_rst/XST_VCC
GND 		ftop/iqadc/XST_GND
VCC 		ftop/iqadc/adcCore_spiI_slowReset/XST_VCC
GND 		ftop/iqadc/wci_wslv_reqF/XST_GND
GND 		ftop/ledLogic/XST_GND
VCC 		ftop/ledLogic/XST_VCC
GND 		ftop/pwrk/XST_GND
VCC 		ftop/pwrk/XST_VCC
VCC 		ftop/pwrk/flashC_reqF/XST_VCC
LUT3 		ftop/pwrk/i2cC_fResponse/ring_empty_not000111
   optimized to 0
GND 		ftop/pwrk/i2cC_rPlayIndex/XST_GND
GND 		ftop/pwrk/i2cC_rPrescaler/XST_GND
GND 		ftop/pwrk/wci_wslv_reqF/XST_GND
MUXCY 		ftop/cp/Madd_x__h4388_cy<0>

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard | Drive    | Slew    | Reg (s)      | Resistor | IBUF/IFD | SUSPEND          |
|                                    |                  |           |             | Strength | Rate    |              |          | Delay    |                  |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| adc_clkout                         | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_da<0>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_da<1>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_da<2>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_da<3>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_da<4>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_da<5>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_da<6>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_da<7>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_da<8>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_da<9>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_da<10>                         | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_da<11>                         | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_da<12>                         | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_da<13>                         | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_db<0>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_db<1>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_db<2>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_db<3>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_db<4>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_db<5>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_db<6>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_db<7>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_db<8>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_db<9>                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_db<10>                         | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_db<11>                         | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_db<12>                         | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_db<13>                         | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_sclk                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| adc_sen                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| adc_smiso                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| adc_smosi                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<0>                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<1>                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<2>                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<3>                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<4>                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<5>                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<6>                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<7>                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<8>                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<9>                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<10>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<11>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<12>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<13>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<14>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<15>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<16>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<17>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<18>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<19>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<20>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<21>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<22>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<23>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<24>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<25>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<26>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<27>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<28>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<29>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<30>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| debug<31>                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| flash_clk                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| flash_csn                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| flash_miso                         | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| flash_mosi                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| fpga_rstn                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_col                           | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_crs                           | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_gtx_clk                       | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    | ODDR2        |          | 0 / 0    | 3STATE           |
| gmii_intr                          | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_led                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| gmii_rstn                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| gmii_rx_clk                        | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_rx_dv                         | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_rx_er                         | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_rxd<0>                        | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_rxd<1>                        | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_rxd<2>                        | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_rxd<3>                        | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_rxd<4>                        | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_rxd<5>                        | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_rxd<6>                        | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_rxd<7>                        | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_sysclk                        | IBUF             | INPUT     | LVCMOS25             |          |         |              |          | 0 / 0    |                  |
| gmii_tx_en                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    | ODDR2        |          | 0 / 0    | 3STATE           |
| gmii_tx_er                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    | ODDR2        |          | 0 / 0    | 3STATE           |
| gmii_txd<0>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    | ODDR2        |          | 0 / 0    | 3STATE           |
| gmii_txd<1>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    | ODDR2        |          | 0 / 0    | 3STATE           |
| gmii_txd<2>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    | ODDR2        |          | 0 / 0    | 3STATE           |
| gmii_txd<3>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    | ODDR2        |          | 0 / 0    | 3STATE           |
| gmii_txd<4>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    | ODDR2        |          | 0 / 0    | 3STATE           |
| gmii_txd<5>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    | ODDR2        |          | 0 / 0    | 3STATE           |
| gmii_txd<6>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    | ODDR2        |          | 0 / 0    | 3STATE           |
| gmii_txd<7>                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    | ODDR2        |          | 0 / 0    | 3STATE           |
| i2c_scl                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| i2c_sda                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| led<1>                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| led<2>                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| led<3>                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| led<4>                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| led<5>                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| mdio_mdc                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| mdio_mdd                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| sys0_clkn                          | DIFFSI_NDT       | INPUT     | LVDS_25              |          |         |              |          | 0 / 0    |                  |
| sys0_clkp                          | DIFFMI_NDT       | INPUT     | LVDS_25              |          |         |              |          | 0 / 0    |                  |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCMPCE_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_WHCMPCE_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_WLCMPCE_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_SRL16.
U_GAND_SRL16_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_SRL16
.U_GAND_SRL16_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_SRL16
.U_GAND_SRL16_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_SRL16.U_GANDX_SRL16_MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
