<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>Verilog各类分频器设计详解 | 大卫的博客园</title><meta name="keywords" content="Basics"><meta name="author" content="DavidGu"><meta name="copyright" content="DavidGu"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="ffffff"><meta name="referrer" content="no-referrer"><meta name="description" content="简要介绍了各种分频器的verilog设计方法,笔试常用">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog各类分频器设计详解">
<meta property="og:url" content="http://david-luge.cn/2022/09/29/IC/Basic/Verilog%E5%90%84%E7%B1%BB%E5%88%86%E9%A2%91%E5%99%A8%E8%AE%BE%E8%AE%A1%E8%AF%A6%E8%A7%A3/index.html">
<meta property="og:site_name" content="大卫的博客园">
<meta property="og:description" content="简要介绍了各种分频器的verilog设计方法,笔试常用">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b">
<meta property="article:published_time" content="2022-09-29T01:50:39.000Z">
<meta property="article:modified_time" content="2022-09-29T01:44:39.000Z">
<meta property="article:author" content="DavidGu">
<meta property="article:tag" content="Basics">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b"><link rel="shortcut icon" href="//common.cnblogs.com/favicon.svg"><link rel="canonical" href="http://david-luge.cn/2022/09/29/IC/Basic/Verilog%E5%90%84%E7%B1%BB%E5%88%86%E9%A2%91%E5%99%A8%E8%AE%BE%E8%AE%A1%E8%AF%A6%E8%A7%A3/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.json","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: {"limitDay":365,"position":"top","messagePrev":"It has been","messageNext":"days since the last update, the content of the article may be outdated."},
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: true
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":50,"languages":{"author":"作者: DavidGu","link":"链接: ","source":"来源: 大卫的博客园","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"你已切换为繁体","cht_to_chs":"你已切换为简体","day_to_night":"你已切换为深色模式","night_to_day":"你已切换为浅色模式","bgLight":"#49b1f5","bgDark":"#1f1f1f","position":"bottom-center"},
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Verilog各类分频器设计详解',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2022-09-29 09:44:39'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          const now = new Date()
          const hour = now.getHours()
          const isNight = hour <= 6 || hour >= 18
          if (t === undefined) isNight ? activateDarkMode() : activateLightMode()
          else if (t === 'light') activateLightMode()
          else activateDarkMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="/css/background.css"><link rel="stylesheet" href="/css/custom.css" media="defer" onload="this.media='all'"><link rel="stylesheet" href="/css/icon.css" media="defer" onload="this.media='all'"><!-- hexo injector head_end start --><link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/Zfour/Butterfly-double-row-display@1.00/cardlistpost.min.css"/>
<style>#recent-posts > .recent-post-item >.recent-post-info > .article-meta-wrap > .tags:before {content:"\A";
  white-space: pre;}#recent-posts > .recent-post-item >.recent-post-info > .article-meta-wrap > .tags > .article-meta__separator{display:none}</style>
<!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.2.0"><link rel="alternate" href="/atom.xml" title="大卫的博客园" type="application/atom+xml">
</head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/HomePage/avatar.jpg" onerror="onerror=null;src='/img/HomePage/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">55</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">10</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">14</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-book"></i><span> 文章</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/statistics/"><i class="fa-fw fa-fw fas fa-chart-line"></i><span> 统计</span></a></li><li><a class="site-page child" href="/categories/"><i class="fa-fw fa-fw fas fa-folder-open"></i><span> 分类</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-heartbeat"></i><span> 生活</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/tools/"><i class="fa-fw fas fa-tools"></i><span> 百宝箱</span></a></li><li><a class="site-page child" href="/chats/"><i class="fa-fw fas fa-comment-dots"></i><span> 碎碎念</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></li></ul></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">大卫的博客园</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-book"></i><span> 文章</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/statistics/"><i class="fa-fw fa-fw fas fa-chart-line"></i><span> 统计</span></a></li><li><a class="site-page child" href="/categories/"><i class="fa-fw fa-fw fas fa-folder-open"></i><span> 分类</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-heartbeat"></i><span> 生活</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/tools/"><i class="fa-fw fas fa-tools"></i><span> 百宝箱</span></a></li><li><a class="site-page child" href="/chats/"><i class="fa-fw fas fa-comment-dots"></i><span> 碎碎念</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></li></ul></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">Verilog各类分频器设计详解</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-09-29T01:50:39.000Z" title="发表于 2022-09-29 09:50:39">2022-09-29</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2022-09-29T01:44:39.000Z" title="更新于 2022-09-29 09:44:39">2022-09-29</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/IC/">IC</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/IC/Basics/">Basics</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">2.8k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>10分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="Verilog各类分频器设计详解"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="Verilog各类分频器设计详解"><a href="#Verilog各类分频器设计详解" class="headerlink" title="Verilog各类分频器设计详解"></a>Verilog各类分频器设计详解</h1><p>分频器是时序电路的基本器件，它的功能是对系统时钟或其他时钟进行分频产生所需要的时钟信号。分频有两种方式：一是通过HDL语言建模产生所需要的时钟信号，二是利用开发工具的PLL进行分频。前者分频灵活，需编写代码实现；后者使用场景受限，因为有的低端FPGA没有PLL，但PLL的分频效果更好，而且在进行小数分频时也比较容易实现。<strong>本文首先尝试用HDL语言建模方式设计各种类型的分频器，最后给大家简单介绍一下PLL的使用。</strong>如有不足之处还望大家批评指正。</p>
<h2 id="偶数分频器"><a href="#偶数分频器" class="headerlink" title="偶数分频器"></a>偶数分频器</h2><p>我们先从最简单的偶数分频器切入，慢慢分析各种分频器的实现。</p>
<p>若要实现二分频，则只需要在原时钟的上升沿进行输出时钟状态的翻转即可，如下图所示</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232037429.png" alt="1"></p>
<p>若实现四分频呢？则需要一个计数器，每次在原时钟的上升沿计数，当计数器记到2个上升沿时输出时钟状态进行翻转，如下图所示</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232037205.png" alt="2"></p>
<p>现在对一般情况进行分析，<strong>对时钟进行N分频，N为偶数</strong>；则计数器每次在原时钟的上升沿计数，<strong>计数器的范围为0~(N-1)<strong>，我们可以在0—(N-1)这N个数中分出两个范围选择输出时钟的状态，如当cnt在0—M范围时输出时钟为低电平，当cnt在(M+1)—(N-1)范围时输出时钟为高电平，则</strong>我们可以动态调整输出时钟的占空比</strong>，输出时钟的占空比为(N-M-1)&#x2F;N；</p>
<p>以8分频为例，则N&#x3D;8，取M&#x3D;3，则此时输出的时钟应当是50%占空比，如下图所示</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232038249.png" alt="3"></p>
<p>若取M&#x3D;1，则此时输出时钟的占空比应当是75%，如下图所示</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232038225.png" alt="4"></p>
<p><strong>偶数分频器代码</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 偶数分频器示例，可调占空比</span></span><br><span class="line"><span class="keyword">module</span> clk_div_even(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk,                 <span class="comment">//系统时钟</span></span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst_n,               <span class="comment">//异步低电平复位</span></span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] clkperiod,     <span class="comment">//分频系数，N(偶数)分频时clkperiod=N</span></span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] clklow,        <span class="comment">//低电平占用系统时钟的周期数</span></span><br><span class="line">                                    <span class="comment">//占空比为50%时clklow=N/2</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> clk_out				<span class="comment">//输出时钟</span></span><br><span class="line">    );</span><br><span class="line"> </span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] cnt;</span><br><span class="line"> </span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n) <span class="keyword">begin</span></span><br><span class="line">        cnt &lt;= <span class="number">8&#x27;b0</span>;</span><br><span class="line">        clk_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(cnt == clklow - <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            clk_out &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            cnt &lt;= cnt + <span class="number">8&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == clkperiod - <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            clk_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            cnt &lt;= <span class="number">8&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cnt &lt;= cnt + <span class="number">8&#x27;d1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="奇数分频器"><a href="#奇数分频器" class="headerlink" title="奇数分频器"></a>奇数分频器</h2><p>我们先以三分频模块切入，分析奇数分频器的思想：整体思路是<strong>产生两路上升沿和下降沿触发信号</strong>，然后对这两路信号进行操作得到最终分频时钟。</p>
<p>当分频系数N为奇数时，使用一个计数器在0~(N-1)循环进行计数，控制输出(N-1)&#x2F;2个高电平，(N+1)&#x2F;2个低电平，称为<code>clk_1</code>；然后将此<code>clk_1</code>电平信号延迟半个周期称为<code>clk_2</code>，最后输出<code>clk_out =  clk_1 | clk_2</code>，即为占空比为50%的奇数分频器；另一种思路是产生输出(N+1)&#x2F;2个高电平，(N-1)&#x2F;2个低电平的<code>clk_1</code>，输出的分频时钟为<code>clk_out =  clk_1 &amp; clk_2</code>。</p>
<p>以<code>clk_out =  clk_1 &amp; clk_2</code>为例，将<code>clk_1</code>延时半个时钟周期的方法有两种，法1是直接使用下降沿的锁存器对<code>clk_1</code>锁存得到<code>clk_2</code>，法2得到<code>clk_2</code>的原理与<code>clk_1</code>相同，不过是在下降沿检测。</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232039017.png" alt="5"></p>
<p>若采用法一，则我们用一个<strong>下降沿触发</strong>的D触发器锁存<code>clk_1</code>的结果<code>clk_2</code>，然后将<code>clk_1</code>与<code>clk_2</code>信号做逻辑“或”就得到了占空比50%的分频时钟信号<code>clk_out</code>。</p>
<p>结合上面的偶数分频器，如果N为偶数，则<code>clk_1</code>就是我们所需要的分频结果，如果N为奇数，则<code>clk_1 &amp; clk_2</code>就是我们所需的分频结果，所以我们可以把偶数分频和奇数分频结合，实现N分频器设计，其中N为正整数；通过N[0]选择输出，N[0]&#x3D;1为奇数分频，N[0]&#x3D;0为偶数分频。</p>
<p>5分频结果如下：</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232040146.png" alt="6"></p>
<p>6分频结果如下：</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232040660.png" alt="7"></p>
<p><strong>正整数分频器代码</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> clk_div_integer #(</span><br><span class="line">    <span class="keyword">parameter</span> N = <span class="number">6</span>,        <span class="comment">//N分频，N为整数</span></span><br><span class="line">    <span class="keyword">parameter</span> WIDTH = <span class="number">3</span>     <span class="comment">//计数器位宽</span></span><br><span class="line">) (</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rstn,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> clk_out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">reg</span> clk_1,clk_2;</span><br><span class="line">    <span class="keyword">wire</span> clk_odd;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rstn) <span class="keyword">begin</span></span><br><span class="line">            cnt &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == N-<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                cnt &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rstn) <span class="keyword">begin</span></span><br><span class="line">            clk_1 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == ((N-<span class="number">1</span>) &gt;&gt; <span class="number">1</span>)) <span class="keyword">begin</span></span><br><span class="line">                clk_1 &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt == (N-<span class="number">1</span>))<span class="keyword">begin</span></span><br><span class="line">                clk_1 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                clk_1 &lt;= clk_1;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//法1：在时钟下降沿锁存clk_1得到clk_2</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rstn) <span class="keyword">begin</span></span><br><span class="line">            clk_2 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            clk_2 &lt;= clk_1;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//法2:clk2与clk_1产生的方式相同，差别是clk_2是下降沿触发</span></span><br><span class="line">    <span class="comment">// always @(negedge clk or negedge rstn) begin</span></span><br><span class="line">    <span class="comment">//     if(~rstn) begin</span></span><br><span class="line">    <span class="comment">//         clk_2 &lt;= 1&#x27;b0;</span></span><br><span class="line">    <span class="comment">//     end</span></span><br><span class="line">    <span class="comment">//     else begin</span></span><br><span class="line">    <span class="comment">//         if(cnt == ((N-1) &gt;&gt; 1)) begin</span></span><br><span class="line">    <span class="comment">//             clk_2 &lt;= 1&#x27;b0;</span></span><br><span class="line">    <span class="comment">//         end</span></span><br><span class="line">    <span class="comment">//         else if(cnt == (N-1)) begin</span></span><br><span class="line">    <span class="comment">//             clk_2 &lt;= 1&#x27;b1;</span></span><br><span class="line">    <span class="comment">//         end</span></span><br><span class="line">    <span class="comment">//         else begin</span></span><br><span class="line">    <span class="comment">//             clk_2 &lt;= clk_2;</span></span><br><span class="line">    <span class="comment">//         end</span></span><br><span class="line">    <span class="comment">//     end</span></span><br><span class="line">    <span class="comment">// end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> clk_odd = clk_1 | clk_2;</span><br><span class="line">    <span class="keyword">assign</span> clk_out = N[<span class="number">0</span>] ? clk_odd : clk_1;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="半整数分频器"><a href="#半整数分频器" class="headerlink" title="半整数分频器"></a>半整数分频器</h2><p><strong>1、占空比非50%</strong></p>
<p>网上比较多的分频思路是：半整数分频多出来的那半个周期为高电平，其余为低电平。以5.5分频为例，以原时钟的半周期为单位，可以分频输出1高10低。原理是用计数器循环记数0~10即11个周期，控制输出<code>clk_1</code>前6周期高电平，后5周期低电平，然后再使用该计数器得到一下降沿触发的5低6高的输出<code>clk_2</code>，最后输出<code>clk_out = clk_1 &amp; clk_2</code>。波形图如下图所示</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232041944.png" alt="8"></p>
<p>现在我们虽然得到了5.5分频后的信号，但占空比不是很理想，是否可以在其基础上进行改进来实现占空比近似50%的分频信号呢？</p>
<p><strong>2、占空比近似50%</strong></p>
<p>由上面的波形图我们可以看到，如果<code>clkx</code>和<code>clky</code>在<code>cnt</code>的其它状态(稍微偏大的值)进行状态翻转的话，可能输出的<code>clk_out = clk_1 &amp; clk_2</code>就能达到近似50%的占空比。在尝试后发现，<code>clkx</code>在<code>cnt</code>等于<code>N+M</code>和<code>2N</code>时进行状态翻转，<code>clky</code>在<code>cnt</code>等于<code>N</code>和<code>M</code>时进行状态翻转，此时输出的<code>clk_out = clk_1 &amp; clk_2</code>近似50%占空比。其中N为不超过分频系数的最大整数，如5.5分频时<code>N=5</code>，当N为奇数时<code>M=(N-1)/2</code>，当N为偶数时<code>M=(N+1)/2</code></p>
<p>占空比近似50%的4.5分频的波形图如下所示</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232041417.png" alt="9"></p>
<p><strong>半整数分频器代码</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> clk_div_half #(</span><br><span class="line">    <span class="keyword">parameter</span> N = <span class="number">5</span>             <span class="comment">//5.5分频时N=5,以此类推</span></span><br><span class="line">) (</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rstn,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> clk_div</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//localparam M = 0;                                           //占空比非50%，高电平仅有半周期</span></span><br><span class="line">    <span class="keyword">localparam</span> M = N[<span class="number">0</span>] ? ((N - <span class="number">1</span>) &gt;&gt; <span class="number">1</span>) : ((N + <span class="number">1</span>) &gt;&gt; <span class="number">1</span>);        <span class="comment">//占空比近似50%</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">reg</span> clkx,clky;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn) <span class="keyword">begin</span></span><br><span class="line">       <span class="keyword">if</span>(~rstn) <span class="keyword">begin</span></span><br><span class="line">           cnt &lt;= <span class="number">32&#x27;d0</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">       <span class="keyword">else</span> <span class="keyword">if</span>(cnt == (N&lt;&lt;<span class="number">1</span>)) <span class="keyword">begin</span></span><br><span class="line">           cnt &lt;= <span class="number">32&#x27;d0</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">       <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">           cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rstn) <span class="keyword">begin</span></span><br><span class="line">            clkx &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == N + M) <span class="keyword">begin</span></span><br><span class="line">            clkx &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == (N &lt;&lt; <span class="number">1</span>))<span class="keyword">begin</span></span><br><span class="line">            clkx &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rstn) <span class="keyword">begin</span></span><br><span class="line">            clky &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == N) <span class="keyword">begin</span></span><br><span class="line">            clky &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == M) <span class="keyword">begin</span></span><br><span class="line">            clky &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> clk_div = clkx &amp; clky;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="小数分频器"><a href="#小数分频器" class="headerlink" title="小数分频器"></a>小数分频器</h2><p>以8.7分频为例来分析小数分频器的设计。因为无法用计数器表示0.7这种数字，所以我们用一个等效的概念来实现8.7分频，原时钟87个周期的总时间等于分频后的时钟10个周期的总时间。</p>
<p>因为8.7分频在8分频和9分频之间，所以我们用8分频和9分频来组合生成8.7分频的时钟。可以列方程组，设8分频共x个周期，9分频共y个周期，则</p>
<ul>
<li>x+y&#x3D;10					(1)</li>
<li>8*x + 9 *y &#x3D; 87	  (2)</li>
</ul>
<p>解得x&#x3D;3，y&#x3D;7。</p>
<p>即通过3次8分频和7次9分频可得到8.7分频。但如果是按序先输出3个8分频再输出7次9分频的时钟用处不大，我们还得乱序<strong>使其均匀输出，不然会造成时钟频率均匀性不好，相位抖动大的问题</strong>。</p>
<p>此处我们介绍脉冲删除小数分频，该方法相对比较简单。什么意思呢？就是说我在87个输入时钟里删掉77个时钟周期，这样不就输出了10个时钟周期了吗？也就实现了8.7分频，那么该怎么删呢？查阅论文后得到结论：</p>
<ol>
<li>设置寄存器cnt位宽自定，初始值为0；</li>
<li>在<code>clk</code>的上升沿<code>cnt=cnt+分母</code>，并判断<code>cnt</code>是否大于分子，若大于分子则在下一周期减去分子；</li>
<li><code>cnt</code>小于分子时，输出脉冲信号为0，<code>cnt</code>大于分子时，输出脉冲信号为1；</li>
</ol>
<p>说起来比较乱，我们以7&#x2F;3分频为例来看</p>
<table>
<thead>
<tr>
<th align="center">时钟序号</th>
<th align="center">cnt</th>
<th align="center">输出脉冲</th>
</tr>
</thead>
<tbody><tr>
<td align="center">0</td>
<td align="center">3</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">6</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">2</td>
<td align="center">9</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">3</td>
<td align="center">(12-&gt;)5</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">4</td>
<td align="center">8</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">5</td>
<td align="center">(11-&gt;)4</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">6</td>
<td align="center">(7-&gt;)0</td>
<td align="center">1</td>
</tr>
</tbody></table>
<p>从表中可以看到每7个周期输出3个脉冲，刚好满足分频要求。</p>
<p><strong>小数分频器代码</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> clk_div_decimal #(</span><br><span class="line">    <span class="keyword">parameter</span> fraction = <span class="number">16&#x27;d87</span>,       <span class="comment">//分频的分子</span></span><br><span class="line">    <span class="keyword">parameter</span> denominator = <span class="number">16&#x27;d10</span>,    <span class="comment">//分频的分母</span></span><br><span class="line">    <span class="keyword">parameter</span> cnt_width = <span class="number">8</span>            <span class="comment">//计数器的位宽</span></span><br><span class="line">) (</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rstn,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> clk_out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [cnt_width-<span class="number">1</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rstn) <span class="keyword">begin</span></span><br><span class="line">            cnt &lt;= <span class="number">0</span>;</span><br><span class="line">            clk_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt &lt; fraction) <span class="keyword">begin</span></span><br><span class="line">            cnt &lt;= cnt + denominator;</span><br><span class="line">            clk_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cnt &lt;= cnt + denominator - fraction;</span><br><span class="line">            clk_out &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>8.7分频结果如下</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232042586.png" alt="10"></p>
<p>3.25分频结果如下</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232042675.png" alt="11"></p>
<h2 id="PLL分频"><a href="#PLL分频" class="headerlink" title="PLL分频"></a>PLL分频</h2><p>这里就给大家简单介绍一下如何在Vivado中对PLL进行例化。</p>
<p>首先打开<code>vivado</code>，新建一个RTL项目，点击<code>Flow Navigator</code>窗口中的<code>IP Catalog</code>，在<code>search</code>处搜索自己想要的IP核的名字，例如输入<code>clock</code>就会找到<code>Clocking Wizard</code>这个IP核，如下图所示</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232045234.png" alt="12"></p>
<p>双击Clocking Wizard 这个IP核，就能弹出配置窗口；我们简单配置一些信息，输入时钟为100MHz，分频输出两个时钟，一个是30MHz，一个是18MHz，查看分频效果；</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232045483.png" alt="13"></p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232045206.png" alt="14"></p>
<p>点击Generate,生成IP核，然后在source窗口就会出现一个文件</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232045112.png" alt="15"></p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232045177.png" alt="16"></p>
<p>下面对这个生成的IP进行例化，测试分频效果</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232045911.png" alt="17"></p>
<p>将这个例化模块的例程添加到自己的顶层仿真代码中，就可以查看分频结果了。</p>
<hr>
<p>本次的博客就讲到这里，其中PLL的使用讲的很浅显，大家要想深入学习PLL的IP使用的话可以学习官方文档。若文章中存在任何错误或不足欢迎大家指正，欢迎大家在博客下方留言交流。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://david-luge.cn">DavidGu</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://david-luge.cn/2022/09/29/IC/Basic/Verilog%E5%90%84%E7%B1%BB%E5%88%86%E9%A2%91%E5%99%A8%E8%AE%BE%E8%AE%A1%E8%AF%A6%E8%A7%A3/">http://david-luge.cn/2022/09/29/IC/Basic/Verilog%E5%90%84%E7%B1%BB%E5%88%86%E9%A2%91%E5%99%A8%E8%AE%BE%E8%AE%A1%E8%AF%A6%E8%A7%A3/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://david-luge.cn" target="_blank">大卫的博客园</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/Basics/">Basics</a></div><div class="post_share"><div class="social-share" data-image="https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><div class="post-reward"><div class="reward-button"><i class="fas fa-qrcode"></i> 打赏</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/img/HomePage/wechat_pay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/HomePage/wechat_pay.jpg" alt="微信"/></a><div class="post-qr-code-desc">微信</div></li><li class="reward-item"><a href="/img/HomePage/alipay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/HomePage/alipay.jpg" alt="支付宝"/></a><div class="post-qr-code-desc">支付宝</div></li></ul></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/09/29/IC/Basic/%E4%B8%BA%E4%BB%80%E4%B9%88D%E8%A7%A6%E5%8F%91%E5%99%A8%E9%9C%80%E8%A6%81%E5%BB%BA%E7%AB%8B%E6%97%B6%E9%97%B4%E4%B8%8E%E4%BF%9D%E6%8C%81%E6%97%B6%E9%97%B4/"><img class="prev-cover" src="/img/Page_Cover/DFF.png" onerror="onerror=null;src='/img/HomePage/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">为什么D触发器需要建立时间和保持时间</div></div></a></div><div class="next-post pull-right"><a href="/2022/09/29/Proj/NVDLA%E9%98%85%E8%AF%BB%E7%AC%94%E8%AE%B0/"><img class="next-cover" src="/img/Page_Cover/NVIDIA_cover.png" onerror="onerror=null;src='/img/HomePage/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">NVDLA阅读笔记</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2024/04/01/Misc/Git%E5%B8%B8%E7%94%A8%E5%91%BD%E4%BB%A4/" title="Git常用命令"><img class="cover" src="/img/Page_Cover/git.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-01</div><div class="title">Git常用命令</div></div></a></div><div><a href="/2024/04/08/Misc/%E8%81%8A%E8%81%8Agit%E7%9A%84revert/" title="聊聊git的revert"><img class="cover" src="/img/Page_Cover/git.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-08</div><div class="title">聊聊git的revert</div></div></a></div><div><a href="/2023/03/24/IC/Basic/FPGA%E4%B8%8EASIC%E7%9A%84%E5%8C%BA%E5%88%AB/" title="FPGA与ASIC的区别"><img class="cover" src="https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-03-24</div><div class="title">FPGA与ASIC的区别</div></div></a></div><div><a href="/2022/11/04/IC/Basic/Physical%20Synthesis%E6%98%AF%E4%BB%80%E4%B9%88/" title="Physical aware synthesis是什么"><img class="cover" src="https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-11-04</div><div class="title">Physical aware synthesis是什么</div></div></a></div><div><a href="/2022/10/10/IC/Basic/RTL%20Coding%20Style/" title="RTL Coding Style"><img class="cover" src="https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-10</div><div class="title">RTL Coding Style</div></div></a></div><div><a href="/2023/11/05/IC/Basic/SVD%E8%AE%A1%E7%AE%97%E6%96%B9%E6%B3%95/" title="SVD计算方法"><img class="cover" src="https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-05</div><div class="title">SVD计算方法</div></div></a></div></div></div><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div class="vcomment" id="vcomment"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">部分Blog的图片可能裂掉,参考Misc-Git目录下的解决方案</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#Verilog%E5%90%84%E7%B1%BB%E5%88%86%E9%A2%91%E5%99%A8%E8%AE%BE%E8%AE%A1%E8%AF%A6%E8%A7%A3"><span class="toc-number">1.</span> <span class="toc-text">Verilog各类分频器设计详解</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%81%B6%E6%95%B0%E5%88%86%E9%A2%91%E5%99%A8"><span class="toc-number">1.1.</span> <span class="toc-text">偶数分频器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%A5%87%E6%95%B0%E5%88%86%E9%A2%91%E5%99%A8"><span class="toc-number">1.2.</span> <span class="toc-text">奇数分频器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8D%8A%E6%95%B4%E6%95%B0%E5%88%86%E9%A2%91%E5%99%A8"><span class="toc-number">1.3.</span> <span class="toc-text">半整数分频器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B0%8F%E6%95%B0%E5%88%86%E9%A2%91%E5%99%A8"><span class="toc-number">1.4.</span> <span class="toc-text">小数分频器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#PLL%E5%88%86%E9%A2%91"><span class="toc-number">1.5.</span> <span class="toc-text">PLL分频</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/04/13/IC/EDA/Verilog-Mode%E5%85%A5%E9%97%A8/" title="Verilog-Mode入门"><img src="https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="Verilog-Mode入门"/></a><div class="content"><a class="title" href="/2024/04/13/IC/EDA/Verilog-Mode%E5%85%A5%E9%97%A8/" title="Verilog-Mode入门">Verilog-Mode入门</a><time datetime="2024-04-13T13:10:39.000Z" title="发表于 2024-04-13 21:10:39">2024-04-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/04/08/Misc/%E8%81%8A%E8%81%8Agit%E7%9A%84revert/" title="聊聊git的revert"><img src="/img/Page_Cover/git.png" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="聊聊git的revert"/></a><div class="content"><a class="title" href="/2024/04/08/Misc/%E8%81%8A%E8%81%8Agit%E7%9A%84revert/" title="聊聊git的revert">聊聊git的revert</a><time datetime="2024-04-08T12:00:00.000Z" title="发表于 2024-04-08 20:00:00">2024-04-08</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/04/01/Misc/Git%E5%B8%B8%E7%94%A8%E5%91%BD%E4%BB%A4/" title="Git常用命令"><img src="/img/Page_Cover/git.png" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="Git常用命令"/></a><div class="content"><a class="title" href="/2024/04/01/Misc/Git%E5%B8%B8%E7%94%A8%E5%91%BD%E4%BB%A4/" title="Git常用命令">Git常用命令</a><time datetime="2024-04-01T11:15:39.000Z" title="发表于 2024-04-01 19:15:39">2024-04-01</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2024  DavidGu <a href="/love/"><i id="heartbeat" class="fa fas fa-heartbeat"></i></a> LugeWang</div><div class="footer_custom_text">欢迎来到大卫的博客园!</div></div><head><link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/HCLonely/images@master/others/heartbeat.min.css"></head></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><script>function panguFn () {
  if (typeof pangu === 'object') pangu.autoSpacingPage()
  else {
    getScript('https://cdn.jsdelivr.net/npm/pangu/dist/browser/pangu.min.js')
      .then(() => {
        pangu.autoSpacingPage()
      })
  }
}

function panguInit () {
  if (false){
    GLOBAL_CONFIG_SITE.isPost && panguFn()
  } else {
    panguFn()
  }
}

document.addEventListener('DOMContentLoaded', panguInit)</script><script src="/js/search/local-search.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [ ['$','$'], ["\\(","\\)"]],
      tags: 'ams'
    },
    chtml: {
      scale: 1.2
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, ''],
        insertScript: [200, () => {
          document.querySelectorAll('mjx-container:not\([display]\)').forEach(node => {
            const target = node.parentNode
            if (target.nodeName.toLowerCase() === 'li') {
              target.parentNode.classList.add('has-jax')
            } else {
              target.classList.add('has-jax')
            }
          });
        }, '', false]
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typeset()
}</script><script>function loadValine () {
  function initValine () {
    const valine = new Valine(Object.assign({
      el: '#vcomment',
      appId: '4fFz2tMISVCxeHM6f7dDL8hc-gzGzoHsz',
      appKey: '1KNfIKxigPxTCWkGvMnFysl7',
      avatar: 'monsterid',
      serverURLs: '',
      emojiMaps: "",
      path: window.location.pathname,
      visitor: false
    }, null))
  }

  if (typeof Valine === 'function') initValine() 
  else getScript('https://cdn.jsdelivr.net/npm/valine/dist/Valine.min.js').then(initValine)
}

if ('Valine' === 'Valine' || !false) {
  if (false) btf.loadComment(document.getElementById('vcomment'),loadValine)
  else setTimeout(loadValine, 0)
} else {
  function loadOtherComment () {
    loadValine()
  }
}</script></div><script src="https://cdn.bootcss.com/jquery/3.4.1/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/gh/xiabo2/CDN@latest/fishes.js"></script><script type="text/javascript" src="\js\FunnyTitle.js"></script><script id="click-heart" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-heart.min.js" async="async" mobile="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>