$date
	Sun Oct 23 08:51:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#868814
b1111 &
b1111 %
1$
b1111 !
1"
#868815
0"
#868818
b101110 &
b101110 %
#868822
b10111 &
b10111 %
#868826
b1000110 &
b1000110 %
#868830
b100011 &
b100011 %
#868834
b1101010 &
b1101010 %
#868838
b110101 &
b110101 %
#868842
b10100000 &
b10100000 %
#868846
b1010000 &
b1010000 %
#868850
b101000 &
b101000 %
#868854
b10100 &
b10100 %
#868858
b1010 &
b1010 %
#868862
b101 &
b101 %
#868866
b10000 &
b10000 %
#868870
b1000 &
b1000 %
#868874
b100 &
b100 %
#868878
b10 &
b10 %
#868882
b1 &
b1 %
1#
#868886
b0 &
0#
b0 %
0$
#1906750
b11010 &
b11010 %
1$
b11010 !
1"
#1906751
0"
#1906754
b1101 &
b1101 %
#1906758
b101000 &
b101000 %
#1906762
b10100 &
b10100 %
#1906766
b1010 &
b1010 %
#1906770
b101 &
b101 %
#1906774
b10000 &
b10000 %
#1906778
b1000 &
b1000 %
#1906782
b100 &
b100 %
#1906786
b10 &
b10 %
#1906790
b1 &
1#
b1 %
#1906794
b0 &
b0 %
0#
0$
#2934975
b1 !
1"
#2934978
b1 &
b1 %
1$
#2934979
0"
#2934982
1#
#2934986
b0 &
b0 %
0#
0$
#4500012
