# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/80cc/hdl/verilog" --include "../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/22b9/hdl/verilog" --include "D:/xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib  --include "../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/80cc/hdl/verilog" --include "../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/22b9/hdl/verilog" --include "D:/xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/80cc/hdl/verilog" --include "../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/22b9/hdl/verilog" --include "D:/xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_flow_control_loop_pipe_sequential_init.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod4.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod5.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod6.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod7.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod8.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod9.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod10.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod11.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod12.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod13.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod14.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod15.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod16.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod17.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod18.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod19.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod20.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod21.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod22.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod23.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod24.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod24_layer1_weights_21.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod25.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod26.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod27.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod28.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod29.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod30.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod31.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod32.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod33.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod34.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_1.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_2.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_3.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_0.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_1.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_2.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_3.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_4.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_5.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_6.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_7.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_8.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_9.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_10.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_11.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_12.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_13.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_14.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_15.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_0.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_1.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_2.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_3.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_4.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_5.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_6.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_7.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_8.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_9.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_10.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_11.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_12.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_13.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_14.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_15.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_16.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_17.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_18.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_19.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_20.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_21.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_22.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_23.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_24.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_25.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_26.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_27.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_28.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_29.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_30.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_31.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_loop1.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_loop11.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_loop13.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_temp_output2_0.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_temp_output3_0.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_temp_output_0.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/ip/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/ip/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/ip/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_nn_inference_0_0/sim/design_1_nn_inference_0_0.v" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_fix_address_0_0/sim/design_1_fix_address_0_0.v" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_not_gate_0_0/sim/design_1_not_gate_0_0.v" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_nn_ctrl_0_0/sim/design_1_nn_ctrl_0_0.v" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../EMBD_FPGA.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
