============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 08 2025  01:16:17 am
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-29 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE1_root_reg_reg[4].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) DATA_PATH_PIPELINE_STAGE1_root_reg_reg[4].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1260            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1360          100     
                                              
             Setup:-     109                  
       Uncertainty:-      50                  
     Required Time:=    1201                  
      Launch Clock:-     100                  
         Data Path:-    1130                  
             Slack:=     -29                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[0]/CK                        -       -     R     (arrival)     11    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[0]/Q                         -       CK->Q R     DFFRHQX4       1  7.8    68   281     381    (-,-) 
  fopt25/Y                                                   -       A->Y  F     CLKINVX12      2 13.0    52    58     438    (-,-) 
  fopt20/Y                                                   -       A->Y  R     CLKINVX12      4 15.2    44    48     486    (-,-) 
  fopt5/Y                                                    -       A->Y  F     CLKINVX8       2  8.7    46    47     534    (-,-) 
  g6347__6131/Y                                              -       B1->Y R     AOI22X4        2  5.6   111    86     620    (-,-) 
  g6343/Y                                                    -       A->Y  F     INVXL          1  3.1   170   161     782    (-,-) 
  g6306__8246/Y                                              -       A->Y  R     XNOR2X2        1  4.5    80   317    1099    (-,-) 
  g6296__6783/Y                                              -       A1->Y F     OAI22X4        1  3.2   120   131    1230    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_root_reg_reg[4].dffn_sig_q_reg/D <<<     -     F     DFFRHQX4       1    -     -     0    1230    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

