INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/projeto_ted/projeto_ted.sim/sim_1/impl/timing/xsim/teste_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teste
INFO: [VRFC 10-311] analyzing module glbl
