// Seed: 2503027257
module module_0;
  genvar id_1;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1
);
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    input wire id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri id_4,
    input tri0 id_5,
    input supply0 id_6
    , id_27,
    output wand id_7,
    input wor id_8,
    output tri1 id_9,
    output wire id_10,
    input wand id_11,
    input uwire id_12,
    output wire id_13,
    input supply0 id_14,
    input supply1 id_15,
    input tri id_16,
    input tri id_17,
    output uwire id_18,
    input tri1 id_19,
    output wire id_20,
    input supply1 id_21,
    output tri id_22,
    input supply0 id_23,
    input tri0 id_24,
    input tri1 id_25
);
  wire id_28;
  wire id_29;
  assign id_13 = 1;
  module_0 modCall_1 ();
endmodule
