# Stanford EE180 - Computer Architecture

This repository contains work for each lab in EE180 for Spring 2019. Lab 3 contains code for building a 5 stage pipelined processor in Verilog, and this code functions as the basis for Lab 4, in which we build a hardware accelerator for a sobel filter.