-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Wed Mar  1 18:14:52 2023
-- Host        : client32 running 64-bit Ubuntu 16.04.7 LTS
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ check_40G_sim_Ethernet_demux_0_1_stub.vhdl
-- Design      : check_40G_sim_Ethernet_demux_0_1
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xczu19eg-ffvd1760-3-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    eth_data_rx_TVALID : in STD_LOGIC;
    eth_data_rx_TREADY : out STD_LOGIC;
    eth_data_rx_TDATA : in STD_LOGIC_VECTOR ( 127 downto 0 );
    eth_data_rx_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    eth_data_rx_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    eth_data_rx_TKEEP : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cu_data_out_TVALID : out STD_LOGIC;
    cu_data_out_TREADY : in STD_LOGIC;
    cu_data_out_TDATA : out STD_LOGIC_VECTOR ( 127 downto 0 );
    cu_data_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    cu_data_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    cu_data_out_TKEEP : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sync_data_out_TVALID : out STD_LOGIC;
    sync_data_out_TREADY : in STD_LOGIC;
    sync_data_out_TDATA : out STD_LOGIC_VECTOR ( 127 downto 0 );
    sync_data_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_data_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_data_out_TKEEP : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mgmt_data_out_TVALID : out STD_LOGIC;
    mgmt_data_out_TREADY : in STD_LOGIC;
    mgmt_data_out_TDATA : out STD_LOGIC_VECTOR ( 127 downto 0 );
    mgmt_data_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    mgmt_data_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    mgmt_data_out_TKEEP : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_tstamp_in_V : in STD_LOGIC_VECTOR ( 79 downto 0 );
    rx_tstamp_out_V_V_TVALID : out STD_LOGIC;
    rx_tstamp_out_V_V_TREADY : in STD_LOGIC;
    rx_tstamp_out_V_V_TDATA : out STD_LOGIC_VECTOR ( 79 downto 0 );
    ethernet_demux_state_out_V : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "ap_clk,ap_rst_n,eth_data_rx_TVALID,eth_data_rx_TREADY,eth_data_rx_TDATA[127:0],eth_data_rx_TLAST[0:0],eth_data_rx_TUSER[0:0],eth_data_rx_TKEEP[15:0],cu_data_out_TVALID,cu_data_out_TREADY,cu_data_out_TDATA[127:0],cu_data_out_TLAST[0:0],cu_data_out_TUSER[0:0],cu_data_out_TKEEP[15:0],sync_data_out_TVALID,sync_data_out_TREADY,sync_data_out_TDATA[127:0],sync_data_out_TLAST[0:0],sync_data_out_TUSER[0:0],sync_data_out_TKEEP[15:0],mgmt_data_out_TVALID,mgmt_data_out_TREADY,mgmt_data_out_TDATA[127:0],mgmt_data_out_TLAST[0:0],mgmt_data_out_TUSER[0:0],mgmt_data_out_TKEEP[15:0],rx_tstamp_in_V[79:0],rx_tstamp_out_V_V_TVALID,rx_tstamp_out_V_V_TREADY,rx_tstamp_out_V_V_TDATA[79:0],ethernet_demux_state_out_V[2:0]";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "Ethernet_demux,Vivado 2019.1";
begin
end;
