xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../../opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
xpm_fifo.sv,systemverilog,xil_defaultlib,../../../../../../../../../../opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_12,../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
v_tc_v6_1_vh_rfs.vhd,vhdl,v_tc_v6_1_12,../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/6694/hdl/v_tc_v6_1_vh_rfs.vhd,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_v_tc_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
mandelbrot_frame.v,verilog,xil_defaultlib,../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/3bb7/hdl/verilog/mandelbrot_frame.v,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_mandelbrot_frame_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mandelbrot_frame_0_0/sim/design_1_mandelbrot_frame_0_0.v,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
v_vid_in_axi4s_v4_0_vl_rfs.v,verilog,v_vid_in_axi4s_v4_0_7,../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
v_axi4s_vid_out_v4_0_vl_rfs.v,verilog,v_axi4s_vid_out_v4_0_8,../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/fc47/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_v_axi4s_vid_out_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v,incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868"
glbl.v,Verilog,xil_defaultlib,glbl.v
