[05/15 21:10:38      0s] 
[05/15 21:10:38      0s] Cadence Innovus(TM) Implementation System.
[05/15 21:10:38      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/15 21:10:38      0s] 
[05/15 21:10:38      0s] Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
[05/15 21:10:38      0s] Options:	
[05/15 21:10:38      0s] Date:		Thu May 15 21:10:38 2025
[05/15 21:10:38      0s] Host:		ip-10-16-10-154.rdius.us (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (2cores*4cpus*Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz 36608KB)
[05/15 21:10:38      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[05/15 21:10:38      0s] 
[05/15 21:10:38      0s] License:
[05/15 21:10:39      0s] 		[21:10:39.302465] Configured Lic search path (20.02-s004): 50009@10.16.0.85

[05/15 21:10:39      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[05/15 21:10:39      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/15 21:10:55     15s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
[05/15 21:10:58     18s] @(#)CDS: NanoRoute 21.12-s106_1 NR211128-2235/21_12-UB (database version 18.20.567) {superthreading v2.17}
[05/15 21:10:58     18s] @(#)CDS: AAE 21.12-s039 (64bit) 12/08/2021 (Linux 3.10.0-693.el7.x86_64)
[05/15 21:10:58     18s] @(#)CDS: CTE 21.12-s043_1 () Dec  1 2021 10:06:22 ( )
[05/15 21:10:58     18s] @(#)CDS: SYNTECH 21.12-s014_1 () Oct 27 2021 04:39:25 ( )
[05/15 21:10:58     18s] @(#)CDS: CPE v21.12-s094
[05/15 21:10:58     18s] @(#)CDS: IQuantus/TQuantus 20.1.2-s624 (64bit) Thu Sep 2 20:12:03 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/15 21:10:58     18s] @(#)CDS: OA 22.60-p059 Mon Jun 28 12:16:29 2021
[05/15 21:10:58     18s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/15 21:10:58     18s] @(#)CDS: RCDB 11.15.0
[05/15 21:10:58     18s] @(#)CDS: STYLUS 21.11-s011_1 (12/08/2021 02:58 PST)
[05/15 21:10:58     18s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc.

[05/15 21:10:58     18s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[05/15 21:11:01     20s] 
[05/15 21:11:01     20s] **INFO:  MMMC transition support version v31-84 
[05/15 21:11:01     20s] 
[05/15 21:11:01     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/15 21:11:01     20s] <CMD> suppressMessage ENCEXT-2799
[05/15 21:11:01     20s] <CMD> win
[05/15 21:11:49     25s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[05/15 21:11:49     25s] <CMD> set conf_qxconf_file NULL
[05/15 21:11:49     25s] <CMD> set conf_qxlib_file NULL
[05/15 21:11:49     25s] <CMD> set dbgDualViewAwareXTree 1
[05/15 21:11:49     25s] <CMD> set defHierChar /
[05/15 21:11:49     25s] <CMD> set distributed_client_message_echo 1
[05/15 21:11:49     25s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[05/15 21:11:49     25s] <CMD> set dlgflprecConfigFile /CMC/tools/cadence/INNOVUS21.12.000_lnx86/tools.lnx86/dlApp/run_flprec.cfg
[05/15 21:11:49     25s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[05/15 21:11:49     25s] <CMD> set enc_enable_print_mode_command_reset_options 1
[05/15 21:11:49     25s] <CMD> set init_gnd_net VSS
[05/15 21:11:49     25s] <CMD> set init_io_file ../../mcs4_frame_GPDK045.ioc
[05/15 21:11:49     25s] <CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef}
[05/15 21:11:49     25s] <CMD> set init_mmmc_file ../../release/v0.0.7/WC_BC_GPDK045_mcs4_Analysis.view
[05/15 21:11:49     25s] <CMD> set init_pwr_net VDD
[05/15 21:11:49     25s] <CMD> set init_top_cell mcs4_pad_frame
[05/15 21:11:49     25s] <CMD> set init_verilog ../../release/v0.0.7/mcs4_pad_frame_opt.v
[05/15 21:11:49     25s] <CMD> get_message -id GLOBAL-100 -suppress
[05/15 21:11:49     25s] <CMD> get_message -id GLOBAL-100 -suppress
[05/15 21:11:49     25s] <CMD> set latch_time_borrow_mode max_borrow
[05/15 21:11:49     25s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[05/15 21:11:49     25s] <CMD> set pegDefaultResScaleFactor 1
[05/15 21:11:49     25s] <CMD> set pegDetailResScaleFactor 1
[05/15 21:11:49     25s] <CMD> set pegEnableDualViewForTQuantus 1
[05/15 21:11:49     25s] <CMD> get_message -id GLOBAL-100 -suppress
[05/15 21:11:49     25s] <CMD> get_message -id GLOBAL-100 -suppress
[05/15 21:11:49     25s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[05/15 21:11:49     25s] <CMD> set spgUnflattenIlmInCheckPlace 2
[05/15 21:11:49     25s] <CMD> get_message -id GLOBAL-100 -suppress
[05/15 21:11:49     25s] <CMD> get_message -id GLOBAL-100 -suppress
[05/15 21:11:49     25s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[05/15 21:11:49     25s] <CMD> set defStreamOutCheckUncolored false
[05/15 21:11:49     25s] <CMD> set init_verilog_tolerate_port_mismatch 0
[05/15 21:11:49     25s] <CMD> set load_netlist_ignore_undefined_cell 1
[05/15 21:11:54     25s] <CMD> init_design
[05/15 21:11:54     25s] #% Begin Load MMMC data ... (date=05/15 21:11:54, mem=649.8M)
[05/15 21:11:54     25s] #% End Load MMMC data ... (date=05/15 21:11:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=650.2M, current mem=650.2M)
[05/15 21:11:54     25s] 
[05/15 21:11:54     25s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[05/15 21:11:54     25s] 
[05/15 21:11:54     25s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[05/15 21:11:54     25s] Set DBUPerIGU to M2 pitch 400.
[05/15 21:11:54     26s] 
[05/15 21:11:54     26s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-58' for more detail.
[05/15 21:11:54     26s] 
[05/15 21:11:54     26s] Loading LEF file /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef ...
[05/15 21:11:54     26s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[05/15 21:11:54     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 21:11:54     26s] Type 'man IMPLF-61' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-201' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-201' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-201' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-201' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-201' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-201' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 21:11:54     26s] Type 'man IMPLF-200' for more detail.
[05/15 21:11:54     26s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[05/15 21:11:54     26s] To increase the message display limit, refer to the product command reference manual.
[05/15 21:11:54     26s] 
[05/15 21:11:54     26s] viaInitial starts at Thu May 15 21:11:54 2025
viaInitial ends at Thu May 15 21:11:54 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/15 21:11:54     26s] Loading view definition file from ../../release/v0.0.7/WC_BC_GPDK045_mcs4_Analysis.view
[05/15 21:11:54     26s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 21:11:55     26s] Read 489 cells in library 'slow_vdd1v0' 
[05/15 21:11:55     26s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_SS_s1vg.lib' ...
[05/15 21:11:55     26s] Read 8 cells in library 'giolib045' 
[05/15 21:11:55     26s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
[05/15 21:11:55     26s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 21:11:55     26s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 21:11:55     26s] Read 16 cells in library 'slow_vdd1v0' 
[05/15 21:11:55     26s] Ending "PreSetAnalysisView" (total cpu=0:00:00.8, real=0:00:01.0, peak res=710.8M, current mem=667.4M)
[05/15 21:11:55     26s] *** End library_loading (cpu=0.01min, real=0.02min, mem=13.5M, fe_cpu=0.45min, fe_real=1.28min, fe_mem=826.2M) ***
[05/15 21:11:55     26s] #% Begin Load netlist data ... (date=05/15 21:11:55, mem=666.4M)
[05/15 21:11:55     26s] *** Begin netlist parsing (mem=826.2M) ***
[05/15 21:11:55     26s] Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/15 21:11:55     26s] Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/15 21:11:55     26s] Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/15 21:11:55     26s] Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDO' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDO' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDI' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDI' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDB' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDB' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[05/15 21:11:55     26s] Type 'man IMPVL-159' for more detail.
[05/15 21:11:55     26s] Created 513 new cells from 2 timing libraries.
[05/15 21:11:55     26s] Reading netlist ...
[05/15 21:11:55     26s] Backslashed names will retain backslash and a trailing blank character.
[05/15 21:11:55     26s] Reading verilog netlist '../../release/v0.0.7/mcs4_pad_frame_opt.v'
[05/15 21:11:55     27s] 
[05/15 21:11:55     27s] *** Memory Usage v#1 (Current mem = 826.156M, initial mem = 311.355M) ***
[05/15 21:11:55     27s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=826.2M) ***
[05/15 21:11:55     27s] #% End Load netlist data ... (date=05/15 21:11:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=675.1M, current mem=675.1M)
[05/15 21:11:55     27s] Set top cell to mcs4_pad_frame.
[05/15 21:11:56     27s] Hooked 513 DB cells to tlib cells.
[05/15 21:11:56     27s] ** Removed 4 unused lib cells.
[05/15 21:11:56     27s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=683.5M, current mem=683.5M)
[05/15 21:11:56     27s] Starting recursive module instantiation check.
[05/15 21:11:56     27s] No recursion found.
[05/15 21:11:56     27s] Building hierarchical netlist for Cell mcs4_pad_frame ...
[05/15 21:11:56     27s] *** Netlist is unique.
[05/15 21:11:56     27s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[05/15 21:11:56     27s] ** info: there are 601 modules.
[05/15 21:11:56     27s] ** info: there are 1944 stdCell insts.
[05/15 21:11:56     27s] ** info: there are 30 Pad insts.
[05/15 21:11:56     27s] 
[05/15 21:11:56     27s] *** Memory Usage v#1 (Current mem = 881.582M, initial mem = 311.355M) ***
[05/15 21:11:56     27s] Reading IO assignment file "../../mcs4_frame_GPDK045.ioc" ...
[05/15 21:11:56     27s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[05/15 21:11:56     27s] Type 'man IMPFP-4008' for more detail.
[05/15 21:11:56     27s] Adjusting Core to Bottom to: 0.1600.
[05/15 21:11:56     27s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 21:11:56     27s] Type 'man IMPFP-3961' for more detail.
[05/15 21:11:56     27s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 21:11:56     27s] Type 'man IMPFP-3961' for more detail.
[05/15 21:11:56     27s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 21:11:56     27s] Type 'man IMPFP-3961' for more detail.
[05/15 21:11:56     27s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 21:11:56     27s] Type 'man IMPFP-3961' for more detail.
[05/15 21:11:56     27s] Start create_tracks
[05/15 21:11:56     27s] Set Default Net Delay as 1000 ps.
[05/15 21:11:56     27s] Set Default Net Load as 0.5 pF. 
[05/15 21:11:56     27s] Set Default Input Pin Transition as 0.1 ps.
[05/15 21:11:56     27s] Pre-connect netlist-defined P/G connections...
[05/15 21:11:56     27s]   Updated 5 instances.
[05/15 21:11:56     27s] Extraction setup Started 
[05/15 21:11:56     27s] 
[05/15 21:11:56     27s] Trim Metal Layers:
[05/15 21:11:56     27s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/15 21:11:56     27s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/15 21:11:56     27s] __QRC_SADV_USE_LE__ is set 0
[05/15 21:11:57     28s] Metal Layer Id 1 is Metal1 
[05/15 21:11:57     28s] Metal Layer Id 2 is Metal2 
[05/15 21:11:57     28s] Metal Layer Id 3 is Metal3 
[05/15 21:11:57     28s] Metal Layer Id 4 is Metal4 
[05/15 21:11:57     28s] Metal Layer Id 5 is Metal5 
[05/15 21:11:57     28s] Metal Layer Id 6 is Metal6 
[05/15 21:11:57     28s] Metal Layer Id 7 is Metal7 
[05/15 21:11:57     28s] Metal Layer Id 8 is Metal8 
[05/15 21:11:57     28s] Metal Layer Id 9 is Metal9 
[05/15 21:11:57     28s] Metal Layer Id 10 is Metal10 
[05/15 21:11:57     28s] Metal Layer Id 11 is Metal11 
[05/15 21:11:57     28s] Via Layer Id 33 is Cont 
[05/15 21:11:57     28s] Via Layer Id 34 is Via1 
[05/15 21:11:57     28s] Via Layer Id 35 is Via2 
[05/15 21:11:57     28s] Via Layer Id 36 is Via3 
[05/15 21:11:57     28s] Via Layer Id 37 is Via4 
[05/15 21:11:57     28s] Via Layer Id 38 is Via5 
[05/15 21:11:57     28s] Via Layer Id 39 is Via6 
[05/15 21:11:57     28s] Via Layer Id 40 is Via7 
[05/15 21:11:57     28s] Via Layer Id 41 is Via8 
[05/15 21:11:57     28s] Via Layer Id 42 is Via9 
[05/15 21:11:57     28s] Via Layer Id 43 is Via10 
[05/15 21:11:57     28s] Via Layer Id 44 is Bondpad 
[05/15 21:11:57     28s] 
[05/15 21:11:57     28s] Trim Metal Layers:
[05/15 21:11:57     28s] Generating auto layer map file.
[05/15 21:11:57     28s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[05/15 21:11:57     28s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[05/15 21:11:57     28s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[05/15 21:11:57     28s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[05/15 21:11:57     28s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[05/15 21:11:57     28s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[05/15 21:11:57     28s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[05/15 21:11:57     28s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[05/15 21:11:57     28s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[05/15 21:11:57     28s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[05/15 21:11:57     28s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[05/15 21:11:57     28s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[05/15 21:11:57     28s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[05/15 21:11:57     28s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[05/15 21:11:57     28s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[05/15 21:11:57     28s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[05/15 21:11:57     28s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[05/15 21:11:57     28s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[05/15 21:11:57     28s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[05/15 21:11:57     28s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[05/15 21:11:57     28s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[05/15 21:11:57     28s] Metal Layer Id 1 mapped to 5 
[05/15 21:11:57     28s] Via Layer Id 1 mapped to 6 
[05/15 21:11:57     28s] Metal Layer Id 2 mapped to 7 
[05/15 21:11:57     28s] Via Layer Id 2 mapped to 8 
[05/15 21:11:57     28s] Metal Layer Id 3 mapped to 9 
[05/15 21:11:57     28s] Via Layer Id 3 mapped to 10 
[05/15 21:11:57     28s] Metal Layer Id 4 mapped to 11 
[05/15 21:11:57     28s] Via Layer Id 4 mapped to 12 
[05/15 21:11:57     28s] Metal Layer Id 5 mapped to 13 
[05/15 21:11:57     28s] Via Layer Id 5 mapped to 14 
[05/15 21:11:57     28s] Metal Layer Id 6 mapped to 15 
[05/15 21:11:57     28s] Via Layer Id 6 mapped to 16 
[05/15 21:11:57     28s] Metal Layer Id 7 mapped to 17 
[05/15 21:11:57     28s] Via Layer Id 7 mapped to 18 
[05/15 21:11:57     28s] Metal Layer Id 8 mapped to 19 
[05/15 21:11:57     28s] Via Layer Id 8 mapped to 20 
[05/15 21:11:57     28s] Metal Layer Id 9 mapped to 21 
[05/15 21:11:57     28s] Via Layer Id 9 mapped to 22 
[05/15 21:11:57     28s] Metal Layer Id 10 mapped to 23 
[05/15 21:11:57     28s] Via Layer Id 10 mapped to 24 
[05/15 21:11:57     28s] Metal Layer Id 11 mapped to 25 
[05/15 21:11:57     28s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[05/15 21:11:57     28s] eee: Reading patterns meta data.
[05/15 21:11:57     28s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[05/15 21:11:57     28s] Restore PreRoute Pattern Extraction data failed.
[05/15 21:11:57     28s] Importing multi-corner technology file(s) for preRoute extraction...
[05/15 21:11:57     28s] /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/15 21:11:58     29s] Metal Layer Id 1 is Metal1 
[05/15 21:11:58     29s] Metal Layer Id 2 is Metal2 
[05/15 21:11:58     29s] Metal Layer Id 3 is Metal3 
[05/15 21:11:58     29s] Metal Layer Id 4 is Metal4 
[05/15 21:11:58     29s] Metal Layer Id 5 is Metal5 
[05/15 21:11:58     29s] Metal Layer Id 6 is Metal6 
[05/15 21:11:58     29s] Metal Layer Id 7 is Metal7 
[05/15 21:11:58     29s] Metal Layer Id 8 is Metal8 
[05/15 21:11:58     29s] Metal Layer Id 9 is Metal9 
[05/15 21:11:58     29s] Metal Layer Id 10 is Metal10 
[05/15 21:11:58     29s] Metal Layer Id 11 is Metal11 
[05/15 21:11:58     29s] Via Layer Id 33 is Cont 
[05/15 21:11:58     29s] Via Layer Id 34 is Via1 
[05/15 21:11:58     29s] Via Layer Id 35 is Via2 
[05/15 21:11:58     29s] Via Layer Id 36 is Via3 
[05/15 21:11:58     29s] Via Layer Id 37 is Via4 
[05/15 21:11:58     29s] Via Layer Id 38 is Via5 
[05/15 21:11:58     29s] Via Layer Id 39 is Via6 
[05/15 21:11:58     29s] Via Layer Id 40 is Via7 
[05/15 21:11:58     29s] Via Layer Id 41 is Via8 
[05/15 21:11:58     29s] Via Layer Id 42 is Via9 
[05/15 21:11:58     29s] Via Layer Id 43 is Via10 
[05/15 21:11:58     29s] Via Layer Id 44 is Bondpad 
[05/15 21:11:58     29s] 
[05/15 21:11:58     29s] Trim Metal Layers:
[05/15 21:11:58     29s] Generating auto layer map file.
[05/15 21:11:58     29s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[05/15 21:11:58     29s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[05/15 21:11:58     29s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[05/15 21:11:58     29s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[05/15 21:11:58     29s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[05/15 21:11:58     29s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[05/15 21:11:58     29s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[05/15 21:11:58     29s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[05/15 21:11:58     29s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[05/15 21:11:58     29s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[05/15 21:11:58     29s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[05/15 21:11:58     29s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[05/15 21:11:58     29s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[05/15 21:11:58     29s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[05/15 21:11:58     29s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[05/15 21:11:58     29s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[05/15 21:11:58     29s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[05/15 21:11:58     29s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[05/15 21:11:58     29s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[05/15 21:11:58     29s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[05/15 21:11:58     29s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[05/15 21:11:58     29s] Metal Layer Id 1 mapped to 5 
[05/15 21:11:58     29s] Via Layer Id 1 mapped to 6 
[05/15 21:11:58     29s] Metal Layer Id 2 mapped to 7 
[05/15 21:11:58     29s] Via Layer Id 2 mapped to 8 
[05/15 21:11:58     29s] Metal Layer Id 3 mapped to 9 
[05/15 21:11:58     29s] Via Layer Id 3 mapped to 10 
[05/15 21:11:58     29s] Metal Layer Id 4 mapped to 11 
[05/15 21:11:58     29s] Via Layer Id 4 mapped to 12 
[05/15 21:11:58     29s] Metal Layer Id 5 mapped to 13 
[05/15 21:11:58     29s] Via Layer Id 5 mapped to 14 
[05/15 21:11:58     29s] Metal Layer Id 6 mapped to 15 
[05/15 21:11:58     29s] Via Layer Id 6 mapped to 16 
[05/15 21:11:58     29s] Metal Layer Id 7 mapped to 17 
[05/15 21:11:58     29s] Via Layer Id 7 mapped to 18 
[05/15 21:11:58     29s] Metal Layer Id 8 mapped to 19 
[05/15 21:11:58     29s] Via Layer Id 8 mapped to 20 
[05/15 21:11:58     29s] Metal Layer Id 9 mapped to 21 
[05/15 21:11:58     29s] Via Layer Id 9 mapped to 22 
[05/15 21:11:58     29s] Metal Layer Id 10 mapped to 23 
[05/15 21:11:58     29s] Via Layer Id 10 mapped to 24 
[05/15 21:11:58     29s] Metal Layer Id 11 mapped to 25 
[05/15 21:12:01     32s] Completed (cpu: 0:00:04.8 real: 0:00:05.0)
[05/15 21:12:01     32s] Set Shrink Factor to 1.00000
[05/15 21:12:01     32s] Summary of Active RC-Corners : 
[05/15 21:12:01     32s]  
[05/15 21:12:01     32s]  Analysis View: AnalysisView_WC
[05/15 21:12:01     32s]     RC-Corner Name        : RC_Extraction_WC
[05/15 21:12:01     32s]     RC-Corner Index       : 0
[05/15 21:12:01     32s]     RC-Corner Temperature : 25 Celsius
[05/15 21:12:01     32s]     RC-Corner Cap Table   : ''
[05/15 21:12:01     32s]     RC-Corner PreRoute Res Factor         : 1
[05/15 21:12:01     32s]     RC-Corner PreRoute Cap Factor         : 1
[05/15 21:12:01     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/15 21:12:01     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/15 21:12:01     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/15 21:12:01     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/15 21:12:01     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/15 21:12:01     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/15 21:12:01     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/15 21:12:01     32s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/15 21:12:01     32s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[05/15 21:12:01     32s]  
[05/15 21:12:01     32s]  Analysis View: AnalysisView_BC
[05/15 21:12:01     32s]     RC-Corner Name        : RC_Extraction_BC
[05/15 21:12:01     32s]     RC-Corner Index       : 1
[05/15 21:12:01     32s]     RC-Corner Temperature : 25 Celsius
[05/15 21:12:01     32s]     RC-Corner Cap Table   : ''
[05/15 21:12:01     32s]     RC-Corner PreRoute Res Factor         : 1
[05/15 21:12:01     32s]     RC-Corner PreRoute Cap Factor         : 1
[05/15 21:12:01     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/15 21:12:01     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/15 21:12:01     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/15 21:12:01     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/15 21:12:01     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/15 21:12:01     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/15 21:12:01     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/15 21:12:01     32s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/15 21:12:01     32s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[05/15 21:12:01     32s] Technology file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch' associated with first view 'AnalysisView_WC' will be used as the primary corner for the multi-corner extraction.
[05/15 21:12:01     32s] 
[05/15 21:12:01     32s] Trim Metal Layers:
[05/15 21:12:01     32s] LayerId::1 widthSet size::1
[05/15 21:12:01     32s] LayerId::2 widthSet size::1
[05/15 21:12:01     32s] LayerId::3 widthSet size::1
[05/15 21:12:01     32s] LayerId::4 widthSet size::1
[05/15 21:12:01     32s] LayerId::5 widthSet size::1
[05/15 21:12:01     32s] LayerId::6 widthSet size::1
[05/15 21:12:01     32s] LayerId::7 widthSet size::1
[05/15 21:12:01     32s] LayerId::8 widthSet size::1
[05/15 21:12:01     32s] LayerId::9 widthSet size::1
[05/15 21:12:01     32s] LayerId::10 widthSet size::1
[05/15 21:12:01     32s] LayerId::11 widthSet size::1
[05/15 21:12:01     32s] Updating RC grid for preRoute extraction ...
[05/15 21:12:01     32s] eee: pegSigSF::1.070000
[05/15 21:12:01     32s] Initializing multi-corner resistance tables ...
[05/15 21:12:02     32s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:12:02     32s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:12:02     32s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:12:02     32s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:12:02     32s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:12:02     32s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:12:02     32s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:12:02     32s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:12:02     32s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:12:02     32s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:12:02     32s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:12:02     32s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:12:02     32s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 2.500000 ;
[05/15 21:12:02     32s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/15 21:12:02     32s] *Info: initialize multi-corner CTS.
[05/15 21:12:02     32s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[05/15 21:12:02     33s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/15 21:12:02     33s] Read 489 cells in library 'fast_vdd1v2' 
[05/15 21:12:02     33s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
[05/15 21:12:02     33s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
[05/15 21:12:02     33s] Read 16 cells in library 'fast_vdd1v2' 
[05/15 21:12:03     33s] Ending "SetAnalysisView" (total cpu=0:00:00.9, real=0:00:01.0, peak res=940.3M, current mem=766.6M)
[05/15 21:12:03     33s] Reading timing constraints file '../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_slow.sdc' ...
[05/15 21:12:03     33s] Current (total cpu=0:00:33.7, real=0:01:25, peak res=1027.9M, current mem=1027.9M)
[05/15 21:12:03     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_slow.sdc, Line 9).
[05/15 21:12:03     33s] 
[05/15 21:12:03     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_slow.sdc, Line 10).
[05/15 21:12:03     33s] 
[05/15 21:12:03     33s] INFO (CTE): Reading of timing constraints file ../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_slow.sdc completed, with 2 WARNING
[05/15 21:12:03     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1039.8M, current mem=1039.8M)
[05/15 21:12:03     33s] Current (total cpu=0:00:33.8, real=0:01:25, peak res=1039.8M, current mem=1039.8M)
[05/15 21:12:03     33s] Reading timing constraints file '../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_fast.sdc' ...
[05/15 21:12:03     33s] Current (total cpu=0:00:33.8, real=0:01:25, peak res=1039.8M, current mem=1039.8M)
[05/15 21:12:03     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_fast.sdc, Line 9).
[05/15 21:12:03     33s] 
[05/15 21:12:03     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_fast.sdc, Line 10).
[05/15 21:12:03     33s] 
[05/15 21:12:03     33s] INFO (CTE): Reading of timing constraints file ../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_fast.sdc completed, with 2 WARNING
[05/15 21:12:03     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1040.1M, current mem=1040.1M)
[05/15 21:12:03     33s] Current (total cpu=0:00:33.9, real=0:01:25, peak res=1040.1M, current mem=1040.1M)
[05/15 21:12:03     33s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 21:12:03     33s] 
[05/15 21:12:03     33s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/15 21:12:03     33s] Summary for sequential cells identification: 
[05/15 21:12:03     33s]   Identified SBFF number: 104
[05/15 21:12:03     33s]   Identified MBFF number: 16
[05/15 21:12:03     33s]   Identified SB Latch number: 0
[05/15 21:12:03     33s]   Identified MB Latch number: 0
[05/15 21:12:03     33s]   Not identified SBFF number: 16
[05/15 21:12:03     33s]   Not identified MBFF number: 0
[05/15 21:12:03     33s]   Not identified SB Latch number: 0
[05/15 21:12:03     33s]   Not identified MB Latch number: 0
[05/15 21:12:03     33s]   Number of sequential cells which are not FFs: 32
[05/15 21:12:03     33s] Total number of combinational cells: 327
[05/15 21:12:03     33s] Total number of sequential cells: 168
[05/15 21:12:03     33s] Total number of tristate cells: 10
[05/15 21:12:03     33s] Total number of level shifter cells: 0
[05/15 21:12:03     33s] Total number of power gating cells: 0
[05/15 21:12:03     33s] Total number of isolation cells: 0
[05/15 21:12:03     33s] Total number of power switch cells: 0
[05/15 21:12:03     33s] Total number of pulse generator cells: 0
[05/15 21:12:03     33s] Total number of always on buffers: 0
[05/15 21:12:03     33s] Total number of retention cells: 0
[05/15 21:12:03     33s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[05/15 21:12:03     33s] Total number of usable buffers: 16
[05/15 21:12:03     33s] List of unusable buffers:
[05/15 21:12:03     33s] Total number of unusable buffers: 0
[05/15 21:12:03     33s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[05/15 21:12:03     33s] Total number of usable inverters: 19
[05/15 21:12:03     33s] List of unusable inverters:
[05/15 21:12:03     33s] Total number of unusable inverters: 0
[05/15 21:12:03     33s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[05/15 21:12:03     33s] Total number of identified usable delay cells: 8
[05/15 21:12:03     33s] List of identified unusable delay cells:
[05/15 21:12:03     33s] Total number of identified unusable delay cells: 0
[05/15 21:12:03     33s] 
[05/15 21:12:03     33s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/15 21:12:03     33s] 
[05/15 21:12:03     33s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:12:03     33s] 
[05/15 21:12:03     33s] TimeStamp Deleting Cell Server End ...
[05/15 21:12:03     34s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1060.9M, current mem=1060.8M)
[05/15 21:12:03     34s] 
[05/15 21:12:03     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:12:03     34s] Summary for sequential cells identification: 
[05/15 21:12:03     34s]   Identified SBFF number: 104
[05/15 21:12:03     34s]   Identified MBFF number: 16
[05/15 21:12:03     34s]   Identified SB Latch number: 0
[05/15 21:12:03     34s]   Identified MB Latch number: 0
[05/15 21:12:03     34s]   Not identified SBFF number: 16
[05/15 21:12:03     34s]   Not identified MBFF number: 0
[05/15 21:12:03     34s]   Not identified SB Latch number: 0
[05/15 21:12:03     34s]   Not identified MB Latch number: 0
[05/15 21:12:03     34s]   Number of sequential cells which are not FFs: 32
[05/15 21:12:03     34s]  Visiting view : AnalysisView_WC
[05/15 21:12:03     34s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:12:03     34s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:12:03     34s]  Visiting view : AnalysisView_BC
[05/15 21:12:03     34s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:12:03     34s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:12:03     34s]  Visiting view : AnalysisView_WC
[05/15 21:12:03     34s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:12:03     34s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:12:03     34s]  Visiting view : AnalysisView_BC
[05/15 21:12:03     34s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:12:03     34s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:12:03     34s] TLC MultiMap info (StdDelay):
[05/15 21:12:03     34s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:12:03     34s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:12:03     34s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 21:12:03     34s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:12:03     34s]  Setting StdDelay to: 38ps
[05/15 21:12:03     34s] 
[05/15 21:12:03     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:12:03     34s] **WARN: (IMPSYC-2):	Timing information is not defined for cell padIORINGCORNER; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/15 21:12:03     34s] Type 'man IMPSYC-2' for more detail.
[05/15 21:12:03     34s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/15 21:12:03     34s] Type 'man IMPSYC-2' for more detail.
[05/15 21:12:03     34s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSS; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/15 21:12:03     34s] Type 'man IMPSYC-2' for more detail.
[05/15 21:12:03     34s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/15 21:12:03     34s] Type 'man IMPSYC-2' for more detail.
[05/15 21:12:03     34s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/15 21:12:03     34s] Type 'man IMPSYC-2' for more detail.
[05/15 21:12:03     34s] 
[05/15 21:12:03     34s] *** Summary of all messages that are not suppressed in this session:
[05/15 21:12:03     34s] Severity  ID               Count  Summary                                  
[05/15 21:12:03     34s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[05/15 21:12:03     34s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/15 21:12:03     34s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/15 21:12:03     34s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/15 21:12:03     34s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/15 21:12:03     34s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[05/15 21:12:03     34s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[05/15 21:12:03     34s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[05/15 21:12:03     34s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[05/15 21:12:03     34s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[05/15 21:12:03     34s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[05/15 21:12:03     34s] *** Message Summary: 120 warning(s), 0 error(s)
[05/15 21:12:03     34s] 
[05/15 21:12:24     35s] ### Start verbose source output (echo mode) for '../../pnr/Script_mcs4_pnr.tcl' ...
[05/15 21:12:24     35s] # set DESIGN_NAME mcs4_pad_frame
# set PROCESS_MODE 45
# set CORE_SITE "CoreSite"
# set OUTPUT_DIR "outputs" 
# set CLOCK_BUFFER_CELLS {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
# set CLOCK_INVERTER_CELLS {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
# set TARGET_MAX_TRANS 100ps
# set POWER_NETS {VDD VSS}
# set POWER_RING_LAYERS {top Metal1 bottom Metal1 left Metal2 right Metal2}
# set POWER_STRIPE_LAYER Metal6
# set GDS_MAP_FILE "/media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map"  ;
[05/15 21:12:24     35s] # set GDS_LIB_NAME "DesignLib"
# set GDS_MERGE_LIBS {
    "/media/Ext/libs/8HP_IP_CELL_AND_IO_Libs/BiCMOS8HP_Digital_Kit/ibm_cmos8hp/sc_1p2v_12t_rvt/v.20171220/gds2/BICMOS8HP_SC_1P2V_12T_RVT.gds"
    "/opt/libs/IBM_PDK/bicmos8hp/v.20160727/gds2/CMOS8HP_BASE_WB_IO_7LM.gds"
}  
# set TOTAL_CELL_AREA 8002.458  ;
[05/15 21:12:24     35s] # set TARGET_UTILIZATION 0.70  ;
[05/15 21:12:24     35s] # set ASPECT_RATIO 1.2        ;
[05/15 21:12:24     35s] # set CORE_MARGIN 4.0         ;
[05/15 21:12:24     35s] # set ESTIMATED_CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set ESTIMATED_ROW_DENSITY [expr {$TOTAL_CELL_AREA / $ESTIMATED_CORE_AREA}]
# set CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set CORE_HEIGHT_UNFORMATTED [expr {sqrt($CORE_AREA / $ASPECT_RATIO)}]
# set CORE_WIDTH_UNFORMATTED [expr {$CORE_HEIGHT_UNFORMATTED * $ASPECT_RATIO}]
# set CORE_HEIGHT [format "%.2f" $CORE_HEIGHT_UNFORMATTED]
# set CORE_WIDTH [format "%.2f" $CORE_WIDTH_UNFORMATTED]
# puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: [format \"%.2f\" $CORE_AREA]"  ;
[05/15 21:12:24     35s] # puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# file mkdir  ${OUTPUT_DIR}/reports
# file mkdir  ${OUTPUT_DIR}/gds
# puts "\n--- Design Setup ---"
# setDesignMode -process ${PROCESS_MODE}
<CMD> setDesignMode -process 45
[05/15 21:12:24     35s] ##  Process: 45            (User Set)               
[05/15 21:12:24     35s] ##     Node: (not set)                           
[05/15 21:12:24     35s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/15 21:12:24     35s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/15 21:12:24     35s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/15 21:12:24     35s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/15 21:12:24     35s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/15 21:12:24     35s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[05/15 21:12:24     35s] # puts "\n--- Floorplan ---"
# floorPlan -site CoreSite -r 0.932134096484 0.699918 18.0 18.0 20.01 18.21 -adjustToSite 
<CMD> floorPlan -site CoreSite -r 0.932134096484 0.699918 18.0 18.0 20.01 18.21 -adjustToSite
[05/15 21:12:24     36s] Adjusting Core to Bottom to: 18.2100.
[05/15 21:12:24     36s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 21:12:24     36s] Type 'man IMPFP-3961' for more detail.
[05/15 21:12:24     36s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 21:12:24     36s] Type 'man IMPFP-3961' for more detail.
[05/15 21:12:24     36s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 21:12:24     36s] Type 'man IMPFP-3961' for more detail.
[05/15 21:12:24     36s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 21:12:24     36s] Type 'man IMPFP-3961' for more detail.
[05/15 21:12:24     36s] Start create_tracks
[05/15 21:12:24     36s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/15 21:12:24     36s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 21:12:29     36s] invalid command name "resme"
[05/15 21:12:31     36s] # fit
<CMD> fit
[05/15 21:12:31     36s] # setPlaceMode -place_global_ignore_scan true
<CMD> setPlaceMode -place_global_ignore_scan true
[05/15 21:12:31     36s] # puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: ${CORE_AREA}"
# puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# puts "\n--- Power Grid ---"
# clearGlobalNets
<CMD> clearGlobalNets
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Y of instance g31966 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Y of instance g31962 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[3] is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[3] is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g26101__6161 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25732__5526 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Y of instance g31964 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Y of instance g31960 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[2] is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[2] is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g26099__7482 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25737__1705 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Y of instance g31967 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Y of instance g31963 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[1] is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[1] is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g26100__4733 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25731__8428 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:12:31     36s] Pre-connect netlist-defined P/G connections...
[05/15 21:12:31     36s]   Updated 5 instances.
[05/15 21:12:31     36s] # globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[05/15 21:12:31     36s] 1971 new pwr-pin connections were made to global net 'VDD'.
[05/15 21:12:31     36s] # globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[05/15 21:12:31     36s] 0 new pwr-pin connection was made to global net 'VDD'.
[05/15 21:12:31     36s] # globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[05/15 21:12:31     36s] 1972 new gnd-pin connections were made to global net 'VSS'.
[05/15 21:12:31     36s] # globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[05/15 21:12:31     36s] # globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[05/15 21:12:31     36s] # setEndCapMode -create_rows true
<CMD> setEndCapMode -create_rows true
[05/15 21:12:31     36s] # setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
[05/15 21:12:31     36s] The ring targets are set to core/block ring wires.
[05/15 21:12:31     36s] addRing command will consider rows while creating rings.
[05/15 21:12:31     36s] addRing command will disallow rings to go over rows.
[05/15 21:12:31     36s] addRing command will ignore shorts while creating rings.
[05/15 21:12:31     36s] # addRing -nets ${POWER_NETS} -type core_rings -follow core -layer ${POWER_RING_LAYERS} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/15 21:12:31     36s] #% Begin addRing (date=05/15 21:12:31, mem=1078.2M)
[05/15 21:12:31     36s] 
[05/15 21:12:31     36s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1257.6M)
[05/15 21:12:31     36s] Ring generation is complete.
[05/15 21:12:31     36s] vias are now being generated.
[05/15 21:12:31     36s] addRing created 8 wires.
[05/15 21:12:31     36s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/15 21:12:31     36s] +--------+----------------+----------------+
[05/15 21:12:31     36s] |  Layer |     Created    |     Deleted    |
[05/15 21:12:31     36s] +--------+----------------+----------------+
[05/15 21:12:31     36s] | Metal1 |        4       |       NA       |
[05/15 21:12:31     36s] |  Via1  |        8       |        0       |
[05/15 21:12:31     36s] | Metal2 |        4       |       NA       |
[05/15 21:12:31     36s] +--------+----------------+----------------+
[05/15 21:12:31     36s] #% End addRing (date=05/15 21:12:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1080.3M, current mem=1080.3M)
[05/15 21:12:31     36s] # fit
<CMD> fit
[05/15 21:12:31     36s] # setSrouteMode -viaConnectToShape { noshape }
<CMD> setSrouteMode -viaConnectToShape { noshape }
[05/15 21:12:32     36s] # sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets ${POWER_NETS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[05/15 21:12:32     36s] #% Begin sroute (date=05/15 21:12:32, mem=1080.3M)
[05/15 21:12:32     36s] *** Begin SPECIAL ROUTE on Thu May 15 21:12:32 2025 ***
[05/15 21:12:32     36s] SPECIAL ROUTE ran on directory: /users/iteso/iteso-s10043/designs/mcs4/4004/pnr_runs/15_05_25_v7
[05/15 21:12:32     36s] SPECIAL ROUTE ran on machine: ip-10-16-10-154.rdius.us (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)
[05/15 21:12:32     36s] 
[05/15 21:12:32     36s] Begin option processing ...
[05/15 21:12:32     36s] srouteConnectPowerBump set to false
[05/15 21:12:32     36s] routeSelectNet set to "VDD VSS"
[05/15 21:12:32     36s] routeSpecial set to true
[05/15 21:12:32     36s] srouteBlockPin set to "useLef"
[05/15 21:12:32     36s] srouteBottomLayerLimit set to 1
[05/15 21:12:32     36s] srouteBottomTargetLayerLimit set to 1
[05/15 21:12:32     36s] srouteConnectConverterPin set to false
[05/15 21:12:32     36s] srouteCrossoverViaBottomLayer set to 1
[05/15 21:12:32     36s] srouteCrossoverViaTopLayer set to 11
[05/15 21:12:32     36s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/15 21:12:32     36s] srouteFollowCorePinEnd set to 3
[05/15 21:12:32     36s] srouteJogControl set to "preferWithChanges differentLayer"
[05/15 21:12:32     36s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/15 21:12:32     36s] sroutePadPinAllPorts set to true
[05/15 21:12:32     36s] sroutePreserveExistingRoutes set to true
[05/15 21:12:32     36s] srouteRoutePowerBarPortOnBothDir set to true
[05/15 21:12:32     36s] srouteStopBlockPin set to "nearestTarget"
[05/15 21:12:32     36s] srouteTopLayerLimit set to 11
[05/15 21:12:32     36s] srouteTopTargetLayerLimit set to 11
[05/15 21:12:32     36s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2629.00 megs.
[05/15 21:12:32     36s] 
[05/15 21:12:32     36s] Reading DB technology information...
[05/15 21:12:32     37s] Finished reading DB technology information.
[05/15 21:12:32     37s] Reading floorplan and netlist information...
[05/15 21:12:32     37s] Finished reading floorplan and netlist information.
[05/15 21:12:32     37s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/15 21:12:32     37s] Read in 24 layers, 11 routing layers, 1 overlap layer
[05/15 21:12:32     37s] Read in 2 nondefault rules, 0 used
[05/15 21:12:32     37s] Read in 590 macros, 112 used
[05/15 21:12:32     37s] Read in 135 components
[05/15 21:12:32     37s]   105 core components: 105 unplaced, 0 placed, 0 fixed
[05/15 21:12:32     37s]   26 pad components: 0 unplaced, 0 placed, 26 fixed
[05/15 21:12:32     37s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[05/15 21:12:32     37s] Read in 25 logical pins
[05/15 21:12:32     37s] Read in 25 nets
[05/15 21:12:32     37s] Read in 4 special nets, 2 routed
[05/15 21:12:32     37s] Read in 270 terminals
[05/15 21:12:32     37s] 2 nets selected.
[05/15 21:12:32     37s] 
[05/15 21:12:32     37s] Begin power routing ...
[05/15 21:12:32     37s] #create default rule from bind_ndr_rule rule=0x7fd08487e950 0x7fd0786f8568
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 21:12:32     37s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/15 21:12:32     37s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/15 21:12:32     37s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/15 21:12:32     37s] CPU time for VDD FollowPin 0 seconds
[05/15 21:12:32     37s] CPU time for VSS FollowPin 0 seconds
[05/15 21:12:32     37s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
[05/15 21:12:32     37s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VSS. Use 'CLASS CORE' pad pins of net VSS to create pad ring.
[05/15 21:12:39     44s]   Number of IO ports routed: 94  open: 3
[05/15 21:12:39     44s]   Number of Block ports routed: 0
[05/15 21:12:39     44s]   Number of Stripe ports routed: 0
[05/15 21:12:39     44s]   Number of Core ports routed: 380
[05/15 21:12:39     44s]   Number of Pad ports routed: 0
[05/15 21:12:39     44s]   Number of Power Bump ports routed: 0
[05/15 21:12:39     44s]   Number of Pad Ring connections: 17
[05/15 21:12:39     44s]   Number of Followpin connections: 190
[05/15 21:12:39     44s] End power routing: cpu: 0:00:07, real: 0:00:07, peak: 2835.00 megs.
[05/15 21:12:39     44s] 
[05/15 21:12:39     44s] 
[05/15 21:12:39     44s] 
[05/15 21:12:39     44s]  Begin updating DB with routing results ...
[05/15 21:12:39     44s]  Updating DB with 51 via definition ...Extracting standard cell pins and blockage ...... 
[05/15 21:12:39     44s] Pin and blockage extraction finished
[05/15 21:12:39     44s] 
[05/15 21:12:39     44s] 
sroute post-processing starts at Thu May 15 21:12:39 2025
The viaGen is rebuilding shadow vias for net VSS.
[05/15 21:12:40     44s] sroute post-processing ends at Thu May 15 21:12:40 2025

sroute post-processing starts at Thu May 15 21:12:40 2025
The viaGen is rebuilding shadow vias for net VDD.
[05/15 21:12:40     44s] sroute post-processing ends at Thu May 15 21:12:40 2025
sroute created 965 wires.
[05/15 21:12:40     44s] ViaGen created 621 vias, deleted 0 via to avoid violation.
[05/15 21:12:40     44s] +--------+----------------+----------------+
[05/15 21:12:40     44s] |  Layer |     Created    |     Deleted    |
[05/15 21:12:40     44s] +--------+----------------+----------------+
[05/15 21:12:40     44s] | Metal1 |       582      |       NA       |
[05/15 21:12:40     44s] |  Via1  |       428      |        0       |
[05/15 21:12:40     44s] | Metal2 |       113      |       NA       |
[05/15 21:12:40     44s] |  Via2  |       89       |        0       |
[05/15 21:12:40     44s] | Metal3 |       172      |       NA       |
[05/15 21:12:40     44s] |  Via3  |       74       |        0       |
[05/15 21:12:40     44s] | Metal4 |       81       |       NA       |
[05/15 21:12:40     44s] |  Via4  |       30       |        0       |
[05/15 21:12:40     44s] | Metal5 |       17       |       NA       |
[05/15 21:12:40     44s] +--------+----------------+----------------+
[05/15 21:12:40     44s] #% End sroute (date=05/15 21:12:40, total cpu=0:00:07.9, real=0:00:08.0, peak res=1357.1M, current mem=1102.2M)
[05/15 21:12:40     44s] # setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[05/15 21:12:40     44s] addStripe will allow jog to connect padcore ring and block ring.
[05/15 21:12:40     44s] 
[05/15 21:12:40     44s] Stripes will stop at the boundary of the specified area.
[05/15 21:12:40     44s] When breaking rings, the power planner will consider the existence of blocks.
[05/15 21:12:40     44s] Stripes will not extend to closest target.
[05/15 21:12:40     44s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/15 21:12:40     44s] Stripes will not be created over regions without power planning wires.
[05/15 21:12:40     44s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/15 21:12:40     44s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/15 21:12:40     44s] Offset for stripe breaking is set to 0.
[05/15 21:12:40     44s] # addStripe -nets ${POWER_NETS} -layer Metal6 -direction vertical -width 2 -spacing 1 -number_of_sets 2 -start_from left -start_offset 60 -stop_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
<CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 2 -spacing 1 -number_of_sets 2 -start_from left -start_offset 60 -stop_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[05/15 21:12:40     44s] #% Begin addStripe (date=05/15 21:12:40, mem=1102.2M)
[05/15 21:12:40     44s] 
[05/15 21:12:40     44s] Initialize fgc environment(mem: 1288.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1288.2M)
[05/15 21:12:40     44s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1288.2M)
[05/15 21:12:40     44s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1288.2M)
[05/15 21:12:40     44s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1288.2M)
[05/15 21:12:40     44s] Starting stripe generation ...
[05/15 21:12:40     44s] Non-Default Mode Option Settings :
[05/15 21:12:40     44s]   NONE
[05/15 21:12:40     44s] Stripe generation is complete.
[05/15 21:12:40     44s] vias are now being generated.
[05/15 21:12:40     45s] addStripe created 6 wires.
[05/15 21:12:40     45s] ViaGen created 1941 vias, deleted 0 via to avoid violation.
[05/15 21:12:40     45s] +--------+----------------+----------------+
[05/15 21:12:40     45s] |  Layer |     Created    |     Deleted    |
[05/15 21:12:40     45s] +--------+----------------+----------------+
[05/15 21:12:40     45s] |  Via1  |       387      |        0       |
[05/15 21:12:40     45s] |  Via2  |       388      |        0       |
[05/15 21:12:40     45s] |  Via3  |       388      |        0       |
[05/15 21:12:40     45s] |  Via4  |       388      |        0       |
[05/15 21:12:40     45s] |  Via5  |       388      |        0       |
[05/15 21:12:40     45s] | Metal6 |        5       |       NA       |
[05/15 21:12:40     45s] |  Via6  |        2       |        0       |
[05/15 21:12:40     45s] | Metal7 |        1       |       NA       |
[05/15 21:12:40     45s] +--------+----------------+----------------+
[05/15 21:12:40     45s] #% End addStripe (date=05/15 21:12:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1104.3M, current mem=1104.3M)
[05/15 21:12:40     45s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 21:12:51     46s] <CMD> zoomBox -17.89650 -10.91450 963.88050 867.98550
[05/15 21:12:52     46s] <CMD> zoomBox 32.78000 19.75800 867.29050 766.82300
[05/15 21:12:52     46s] <CMD> zoomBox 75.85500 45.82950 785.18900 680.83500
[05/15 21:12:53     46s] <CMD> zoomBox 112.46850 67.99050 715.40250 607.74500
[05/15 21:12:54     46s] <CMD> zoomBox 144.05800 86.82700 656.55200 545.61850
[05/15 21:12:54     46s] <CMD> zoomBox 171.10800 102.63900 606.72800 492.61200
[05/15 21:12:56     47s] <CMD> zoomBox 205.93500 124.36350 576.21200 455.84050
[05/15 21:12:57     47s] <CMD> selectWire 392.7450 201.0550 403.8550 300.0550 4 VDD
[05/15 21:12:58     47s] <CMD> zoomBox 235.03500 136.72200 549.77050 418.47750
[05/15 21:12:59     47s] <CMD> zoomBox 259.77000 147.22650 527.29550 386.71900
[05/15 21:13:03     47s] <CMD> deleteSelectedFromFPlan
[05/15 21:13:05     48s] <CMD> selectWire 409.0000 209.2700 711.0000 220.5000 4 VSS
[05/15 21:13:06     48s] <CMD> zoomBox 282.30050 156.88250 509.69700 360.45100
[05/15 21:13:06     48s] <CMD> zoomBox 301.58350 165.04600 494.87050 338.07900
[05/15 21:13:07     48s] <CMD> zoomBox 331.90600 177.88300 471.55600 302.89950
[05/15 21:13:07     48s] <CMD> zoomBox 353.74100 187.15750 454.63800 277.48200
[05/15 21:13:08     48s] <CMD> zoomBox 369.27950 193.78600 442.17800 259.04550
[05/15 21:13:08     48s] <CMD> zoomBox 375.34800 196.37450 437.31200 251.84550
[05/15 21:13:09     48s] <CMD> zoomBox 380.50650 198.57500 433.17600 245.72550
[05/15 21:13:09     48s] <CMD> zoomBox 384.89100 200.44550 429.66000 240.52350
[05/15 21:13:10     48s] <CMD> deselectAll
[05/15 21:13:10     48s] <CMD> selectWire 409.0000 209.2700 711.0000 220.5000 4 VSS
[05/15 21:13:11     48s] <CMD> uiSetTool stretchWire
[05/15 21:13:14     51s] <CMD> panPage -1 0
[05/15 21:13:14     51s] <CMD> panPage -1 0
[05/15 21:13:14     51s] <CMD> panPage -1 0
[05/15 21:13:14     52s] <CMD> panPage -1 0
[05/15 21:13:15     52s] <CMD> zoomBox 328.68550 197.99250 381.35500 245.14300
[05/15 21:13:18     55s] <CMD> panPage -1 0
[05/15 21:13:20     57s] <CMD> zoomBox 304.98100 191.86900 377.88000 257.12900
[05/15 21:13:24     61s] <CMD> panPage -1 0
[05/15 21:13:25     63s] <CMD> zoomBox 280.49850 187.69150 366.26200 264.46800
[05/15 21:13:35     66s] <CMD> undo
[05/15 21:13:44     67s] <CMD> undo
[05/15 21:13:45     67s] <CMD> zoomBox 265.77500 178.60650 482.84300 280.41850
[05/15 21:14:10     70s] # puts "\n--- Placement ---"
# setPlaceMode -congEffort high -place_global_uniform_density true -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
<CMD> setPlaceMode -congEffort high -place_global_uniform_density true -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
[05/15 21:14:10     70s] # setPlaceMode -fp false
<CMD> setPlaceMode -fp false
[05/15 21:14:10     70s] # setPlaceMode -place_global_ignore_scan true
<CMD> setPlaceMode -place_global_ignore_scan true
[05/15 21:14:10     70s] # place_design
<CMD> place_design
[05/15 21:14:10     70s] [check_scan_connected]: number of scan connected with missing definition = 128, number of scan = 550, number of sequential = 661, percentage of missing scan cell = 19.36% (128 / 661)
[05/15 21:14:10     70s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 19.36% flops. Placement and timing QoR can be severely impacted in this case!
[05/15 21:14:10     70s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/15 21:14:10     70s] #Start colorize_geometry on Thu May 15 21:14:10 2025
[05/15 21:14:10     70s] #
[05/15 21:14:10     70s] ### Time Record (colorize_geometry) is installed.
[05/15 21:14:10     70s] ### Time Record (Pre Callback) is installed.
[05/15 21:14:10     70s] ### Time Record (Pre Callback) is uninstalled.
[05/15 21:14:10     70s] ### Time Record (DB Import) is installed.
[05/15 21:14:10     70s] ### info: trigger incremental cell import ( 596 new cells ).
[05/15 21:14:10     70s] ### info: trigger incremental reloading library data ( #cell = 596 ).
[05/15 21:14:10     70s] #WARNING (NRDB-166) Boundary for CELL_VIEW mcs4_pad_frame,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[05/15 21:14:10     70s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=90343108 placement=1890705123 pin_access=1 inst_pattern=1
[05/15 21:14:10     70s] ### Time Record (DB Import) is uninstalled.
[05/15 21:14:11     70s] ### Time Record (DB Export) is installed.
[05/15 21:14:11     70s] Extracting standard cell pins and blockage ...... 
[05/15 21:14:11     70s] Pin and blockage extraction finished
[05/15 21:14:11     70s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=90343108 placement=1890705123 pin_access=1 inst_pattern=1
[05/15 21:14:11     70s] ### Time Record (DB Export) is uninstalled.
[05/15 21:14:11     70s] ### Time Record (Post Callback) is installed.
[05/15 21:14:11     70s] ### Time Record (Post Callback) is uninstalled.
[05/15 21:14:11     70s] #
[05/15 21:14:11     70s] #colorize_geometry statistics:
[05/15 21:14:11     70s] #Cpu time = 00:00:00
[05/15 21:14:11     70s] #Elapsed time = 00:00:00
[05/15 21:14:11     70s] #Increased memory = -6.46 (MB)
[05/15 21:14:11     70s] #Total memory = 1164.63 (MB)
[05/15 21:14:11     70s] #Peak memory = 1357.09 (MB)
[05/15 21:14:11     70s] #Number of warnings = 1
[05/15 21:14:11     70s] #Total number of warnings = 17
[05/15 21:14:11     70s] #Number of fails = 0
[05/15 21:14:11     70s] #Total number of fails = 0
[05/15 21:14:11     70s] #Complete colorize_geometry on Thu May 15 21:14:11 2025
[05/15 21:14:11     70s] #
[05/15 21:14:11     70s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/15 21:14:11     70s] ### Time Record (colorize_geometry) is uninstalled.
[05/15 21:14:11     70s] ### 
[05/15 21:14:11     70s] ###   Scalability Statistics
[05/15 21:14:11     70s] ### 
[05/15 21:14:11     70s] ### ------------------------+----------------+----------------+----------------+
[05/15 21:14:11     70s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/15 21:14:11     70s] ### ------------------------+----------------+----------------+----------------+
[05/15 21:14:11     70s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/15 21:14:11     70s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/15 21:14:11     70s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/15 21:14:11     70s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/15 21:14:11     70s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/15 21:14:11     70s] ### ------------------------+----------------+----------------+----------------+
[05/15 21:14:11     70s] ### 
[05/15 21:14:11     70s] *** Starting placeDesign default flow ***
[05/15 21:14:11     70s] ### Creating LA Mngr. totSessionCpu=0:01:11 mem=1353.1M
[05/15 21:14:11     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:11 mem=1353.1M
[05/15 21:14:11     70s] *** Start deleteBufferTree ***
[05/15 21:14:11     70s] Info: Detect buffers to remove automatically.
[05/15 21:14:11     70s] Analyzing netlist ...
[05/15 21:14:11     70s] Updating netlist
[05/15 21:14:11     70s] 
[05/15 21:14:11     70s] *summary: 77 instances (buffers/inverters) removed
[05/15 21:14:11     70s] *** Finish deleteBufferTree (0:00:00.2) ***
[05/15 21:14:11     70s] 
[05/15 21:14:11     70s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:14:11     70s] 
[05/15 21:14:11     70s] TimeStamp Deleting Cell Server End ...
[05/15 21:14:11     70s] **INFO: Enable pre-place timing setting for timing analysis
[05/15 21:14:11     70s] Set Using Default Delay Limit as 101.
[05/15 21:14:11     70s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/15 21:14:11     70s] Set Default Net Delay as 0 ps.
[05/15 21:14:11     70s] Set Default Net Load as 0 pF. 
[05/15 21:14:11     70s] **INFO: Analyzing IO path groups for slack adjustment
[05/15 21:14:11     71s] Effort level <high> specified for reg2reg_tmp.490 path_group
[05/15 21:14:11     71s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:14:12     71s] AAE DB initialization (MEM=1384.96 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/15 21:14:12     71s] #################################################################################
[05/15 21:14:12     71s] # Design Stage: PreRoute
[05/15 21:14:12     71s] # Design Name: mcs4_pad_frame
[05/15 21:14:12     71s] # Design Mode: 45nm
[05/15 21:14:12     71s] # Analysis Mode: MMMC Non-OCV 
[05/15 21:14:12     71s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:14:12     71s] # Signoff Settings: SI Off 
[05/15 21:14:12     71s] #################################################################################
[05/15 21:14:12     71s] Calculate delays in Single mode...
[05/15 21:14:12     71s] Calculate delays in Single mode...
[05/15 21:14:12     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 1385.0M, InitMEM = 1385.0M)
[05/15 21:14:12     71s] Start delay calculation (fullDC) (1 T). (MEM=1384.96)
[05/15 21:14:12     71s] siFlow : Timing analysis mode is single, using late cdB files
[05/15 21:14:12     71s] Start AAE Lib Loading. (MEM=1396.57)
[05/15 21:14:12     71s] End AAE Lib Loading. (MEM=1415.65 CPU=0:00:00.0 Real=0:00:00.0)
[05/15 21:14:12     71s] End AAE Lib Interpolated Model. (MEM=1415.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:14:12     72s] Total number of fetched objects 1905
[05/15 21:14:12     72s] Total number of fetched objects 1905
[05/15 21:14:12     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:14:12     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:14:12     72s] End delay calculation. (MEM=1521.57 CPU=0:00:00.4 REAL=0:00:00.0)
[05/15 21:14:12     72s] End delay calculation (fullDC). (MEM=1484.96 CPU=0:00:00.6 REAL=0:00:00.0)
[05/15 21:14:12     72s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1485.0M) ***
[05/15 21:14:13     72s] **INFO: Disable pre-place timing setting for timing analysis
[05/15 21:14:13     72s] Set Using Default Delay Limit as 1000.
[05/15 21:14:13     72s] Set Default Net Delay as 1000 ps.
[05/15 21:14:13     72s] Set Default Net Load as 0.5 pF. 
[05/15 21:14:13     72s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/15 21:14:13     72s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1475.3M, EPOCH TIME: 1747358053.050661
[05/15 21:14:13     72s] Deleted 0 physical inst  (cell - / prefix -).
[05/15 21:14:13     72s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1475.3M, EPOCH TIME: 1747358053.051783
[05/15 21:14:13     72s] INFO: #ExclusiveGroups=0
[05/15 21:14:13     72s] INFO: There are no Exclusive Groups.
[05/15 21:14:13     72s] *** Starting "NanoPlace(TM) placement v#8 (mem=1475.3M)" ...
[05/15 21:14:13     72s] Wait...
[05/15 21:14:14     73s] *** Build Buffered Sizing Timing Model
[05/15 21:14:14     73s] (cpu=0:00:01.4 mem=1483.4M) ***
[05/15 21:14:14     74s] *** Build Virtual Sizing Timing Model
[05/15 21:14:14     74s] (cpu=0:00:01.5 mem=1483.4M) ***
[05/15 21:14:14     74s] No user-set net weight.
[05/15 21:14:14     74s] Net fanout histogram:
[05/15 21:14:14     74s] 2		: 752 (39.8%) nets
[05/15 21:14:14     74s] 3		: 657 (34.8%) nets
[05/15 21:14:14     74s] 4     -	14	: 449 (23.8%) nets
[05/15 21:14:14     74s] 15    -	39	: 25 (1.3%) nets
[05/15 21:14:14     74s] 40    -	79	: 1 (0.1%) nets
[05/15 21:14:14     74s] 80    -	159	: 4 (0.2%) nets
[05/15 21:14:14     74s] 160   -	319	: 0 (0.0%) nets
[05/15 21:14:14     74s] 320   -	639	: 0 (0.0%) nets
[05/15 21:14:14     74s] 640   -	1279	: 1 (0.1%) nets
[05/15 21:14:14     74s] 1280  -	2559	: 0 (0.0%) nets
[05/15 21:14:14     74s] 2560  -	5119	: 0 (0.0%) nets
[05/15 21:14:14     74s] 5120+		: 0 (0.0%) nets
[05/15 21:14:14     74s] **WARN: (IMPSP-196):	User sets both -place_global_uniform_density and -place_global_initial_padding_level options. Overriding -place_global_initial_padding_level to 5.
[05/15 21:14:14     74s] no activity file in design. spp won't run.
[05/15 21:14:14     74s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[05/15 21:14:14     74s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/15 21:14:14     74s] Define the scan chains before using this option.
[05/15 21:14:14     74s] Type 'man IMPSP-9042' for more detail.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Y of instance g31966 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Y of instance g31962 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[3] is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[3] is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g26101__6161 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25732__5526 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Y of instance g31964 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Y of instance g31960 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[2] is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[2] is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g26099__7482 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25737__1705 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Y of instance g31967 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Y of instance g31963 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[1] is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[1] is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g26100__4733 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25731__8428 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:14     74s] z: 2, totalTracks: 1
[05/15 21:14:14     74s] z: 4, totalTracks: 1
[05/15 21:14:14     74s] z: 6, totalTracks: 1
[05/15 21:14:14     74s] z: 8, totalTracks: 1
[05/15 21:14:14     74s] #spOpts: N=45 gp_ipad=5 hrOri=1 hrSnap=1 
[05/15 21:14:14     74s] All LLGs are deleted
[05/15 21:14:14     74s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1483.4M, EPOCH TIME: 1747358054.777492
[05/15 21:14:14     74s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:1483.4M, EPOCH TIME: 1747358054.780888
[05/15 21:14:14     74s] # Building mcs4_pad_frame llgBox search-tree.
[05/15 21:14:14     74s] #std cell=1867 (0 fixed + 1867 movable) #buf cell=9 #inv cell=80 #block=0 (0 floating + 0 preplaced)
[05/15 21:14:14     74s] #ioInst=30 #net=1889 #term=7533 #term/net=3.99, #fixedIo=30, #floatIo=0, #fixedPin=21, #floatPin=0
[05/15 21:14:14     74s] stdCell: 1867 single + 0 double + 0 multi
[05/15 21:14:14     74s] Total standard cell length = 4.4620 (mm), area = 0.0076 (mm^2)
[05/15 21:14:14     74s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1483.4M, EPOCH TIME: 1747358054.784973
[05/15 21:14:14     74s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1483.4M, EPOCH TIME: 1747358054.786367
[05/15 21:14:14     74s] Core basic site is CoreSite
[05/15 21:14:14     74s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1483.4M, EPOCH TIME: 1747358054.810592
[05/15 21:14:14     74s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1483.4M, EPOCH TIME: 1747358054.811042
[05/15 21:14:14     74s] Use non-trimmed site array because memory saving is not enough.
[05/15 21:14:14     74s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:14:14     74s] SiteArray: use 1,548,288 bytes
[05/15 21:14:14     74s] SiteArray: current memory after site array memory allocation 1484.8M
[05/15 21:14:14     74s] SiteArray: FP blocked sites are writable
[05/15 21:14:14     74s] Estimated cell power/ground rail width = 0.160 um
[05/15 21:14:14     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:14:14     74s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1484.8M, EPOCH TIME: 1747358054.837571
[05/15 21:14:14     74s] Process 570 wires and vias for routing blockage and capacity analysis
[05/15 21:14:14     74s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1484.8M, EPOCH TIME: 1747358054.837892
[05/15 21:14:14     74s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.054, MEM:1484.8M, EPOCH TIME: 1747358054.840734
[05/15 21:14:14     74s] 
[05/15 21:14:14     74s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:14:14     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.058, MEM:1484.8M, EPOCH TIME: 1747358054.842844
[05/15 21:14:14     74s] 
[05/15 21:14:14     74s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:14:14     74s] Average module density = 0.062.
[05/15 21:14:14     74s] Density for the design = 0.062.
[05/15 21:14:14     74s]        = stdcell_area 22310 sites (7630 um^2) / alloc_area 360801 sites (123394 um^2).
[05/15 21:14:14     74s] Pin Density = 0.02088.
[05/15 21:14:14     74s]             = total # of pins 7533 / total area 360801.
[05/15 21:14:14     74s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1484.8M, EPOCH TIME: 1747358054.862255
[05/15 21:14:14     74s] Identified 6 spare or floating instances, with no clusters.
[05/15 21:14:14     74s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.007, MEM:1484.8M, EPOCH TIME: 1747358054.868999
[05/15 21:14:14     74s] OPERPROF: Starting pre-place ADS at level 1, MEM:1484.8M, EPOCH TIME: 1747358054.869924
[05/15 21:14:14     74s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1484.8M, EPOCH TIME: 1747358054.877802
[05/15 21:14:14     74s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1484.8M, EPOCH TIME: 1747358054.877924
[05/15 21:14:14     74s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1484.8M, EPOCH TIME: 1747358054.878052
[05/15 21:14:14     74s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1484.8M, EPOCH TIME: 1747358054.878133
[05/15 21:14:14     74s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1484.8M, EPOCH TIME: 1747358054.878211
[05/15 21:14:14     74s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1484.8M, EPOCH TIME: 1747358054.878508
[05/15 21:14:14     74s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1484.8M, EPOCH TIME: 1747358054.881050
[05/15 21:14:14     74s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1484.8M, EPOCH TIME: 1747358054.881222
[05/15 21:14:14     74s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.003, MEM:1484.8M, EPOCH TIME: 1747358054.881284
[05/15 21:14:14     74s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.004, MEM:1484.8M, EPOCH TIME: 1747358054.881521
[05/15 21:14:14     74s] ADSU 0.062 -> 0.062. site 360801.000 -> 360801.000. GS 13.680
[05/15 21:14:14     74s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.020, REAL:0.018, MEM:1484.8M, EPOCH TIME: 1747358054.888376
[05/15 21:14:14     74s] OPERPROF: Starting spMPad at level 1, MEM:1454.8M, EPOCH TIME: 1747358054.892437
[05/15 21:14:14     74s] OPERPROF:   Starting spContextMPad at level 2, MEM:1454.8M, EPOCH TIME: 1747358054.892696
[05/15 21:14:14     74s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1454.8M, EPOCH TIME: 1747358054.892765
[05/15 21:14:14     74s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1454.8M, EPOCH TIME: 1747358054.892826
[05/15 21:14:14     74s] MP  (1867): mp=1.230. U=0.062.
[05/15 21:14:14     74s] InitP A=156170.000, MA=5126.152.
[05/15 21:14:14     74s] Initial padding reaches pin density 0.054 for top
[05/15 21:14:14     74s] InitPadU 0.062 -> 0.401 for top
[05/15 21:14:14     74s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1456.3M, EPOCH TIME: 1747358054.918059
[05/15 21:14:14     74s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.005, MEM:1456.3M, EPOCH TIME: 1747358054.923428
[05/15 21:14:14     74s] === lastAutoLevel = 9 
[05/15 21:14:14     74s] OPERPROF: Starting spInitNetWt at level 1, MEM:1456.3M, EPOCH TIME: 1747358054.926519
[05/15 21:14:14     74s] no activity file in design. spp won't run.
[05/15 21:14:14     74s] [spp] 0
[05/15 21:14:14     74s] [adp] 0:1:1:3
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin g31967/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin g31966/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin g31964/Y is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin g31963/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin g31962/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin g31960/Y is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_0_data_out_reg[1] /Q is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_0_data_out_reg[2] /Q is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_0_data_out_reg[3] /Q is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_1_data_out_reg[1] /Q is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_1_data_out_reg[2] /Q is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_1_data_out_reg[3] /Q is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin mcs4_core_g25731__8428/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin mcs4_core_g25732__5526/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin mcs4_core_g25737__1705/Y is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin mcs4_core_g26099__7482/Y is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin mcs4_core_g26100__4733/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin mcs4_core_g26101__6161/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin g31967/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (IMPDC-348):	The output pin g31966/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 21:14:15     74s] **WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
[05/15 21:14:15     74s] To increase the message display limit, refer to the product command reference manual.
[05/15 21:14:15     74s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.510, REAL:0.594, MEM:1494.6M, EPOCH TIME: 1747358055.520826
[05/15 21:14:15     74s] Clock gating cells determined by native netlist tracing.
[05/15 21:14:15     74s] no activity file in design. spp won't run.
[05/15 21:14:15     74s] no activity file in design. spp won't run.
[05/15 21:14:15     74s] Effort level <high> specified for reg2reg path_group
[05/15 21:14:15     75s] OPERPROF: Starting npMain at level 1, MEM:1497.6M, EPOCH TIME: 1747358055.788074
[05/15 21:14:16     75s] OPERPROF:   Starting npPlace at level 2, MEM:1505.6M, EPOCH TIME: 1747358056.796027
[05/15 21:14:16     75s] Iteration  1: Total net bbox = 8.653e+03 (4.48e+03 4.17e+03)
[05/15 21:14:16     75s]               Est.  stn bbox = 1.059e+04 (5.70e+03 4.89e+03)
[05/15 21:14:16     75s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1510.6M
[05/15 21:14:16     75s] Iteration  2: Total net bbox = 8.653e+03 (4.48e+03 4.17e+03)
[05/15 21:14:16     75s]               Est.  stn bbox = 1.059e+04 (5.70e+03 4.89e+03)
[05/15 21:14:16     75s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1510.6M
[05/15 21:14:16     75s] exp_mt_sequential is set from setPlaceMode option to 1
[05/15 21:14:16     75s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/15 21:14:16     75s] place_exp_mt_interval set to default 32
[05/15 21:14:16     75s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/15 21:14:17     75s] Iteration  3: Total net bbox = 7.351e+03 (4.12e+03 3.23e+03)
[05/15 21:14:17     75s]               Est.  stn bbox = 1.091e+04 (6.03e+03 4.87e+03)
[05/15 21:14:17     75s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1515.7M
[05/15 21:14:17     75s] Total number of setup views is 2.
[05/15 21:14:17     75s] Total number of active setup views is 1.
[05/15 21:14:17     75s] Active setup views:
[05/15 21:14:17     75s]     AnalysisView_WC
[05/15 21:14:17     75s] Iteration  4: Total net bbox = 1.412e+04 (9.51e+03 4.61e+03)
[05/15 21:14:17     75s]               Est.  stn bbox = 1.919e+04 (1.27e+04 6.47e+03)
[05/15 21:14:17     75s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1547.1M
[05/15 21:14:17     75s] Total number of setup views is 1.
[05/15 21:14:17     75s] Total number of active setup views is 1.
[05/15 21:14:17     75s] Active setup views:
[05/15 21:14:17     75s]     AnalysisView_WC
[05/15 21:14:18     76s] Iteration  5: Total net bbox = 3.311e+04 (1.63e+04 1.68e+04)
[05/15 21:14:18     76s]               Est.  stn bbox = 4.203e+04 (2.09e+04 2.11e+04)
[05/15 21:14:18     76s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1547.1M
[05/15 21:14:18     76s] OPERPROF:   Finished npPlace at level 2, CPU:1.370, REAL:1.582, MEM:1547.1M, EPOCH TIME: 1747358058.377787
[05/15 21:14:18     76s] OPERPROF: Finished npMain at level 1, CPU:1.390, REAL:2.592, MEM:1547.1M, EPOCH TIME: 1747358058.380480
[05/15 21:14:18     76s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1547.1M, EPOCH TIME: 1747358058.387755
[05/15 21:14:18     76s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 21:14:18     76s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:1547.1M, EPOCH TIME: 1747358058.390088
[05/15 21:14:18     76s] OPERPROF: Starting npMain at level 1, MEM:1547.1M, EPOCH TIME: 1747358058.390552
[05/15 21:14:18     76s] OPERPROF:   Starting npPlace at level 2, MEM:1547.1M, EPOCH TIME: 1747358058.406000
[05/15 21:14:18     76s] Total number of setup views is 1.
[05/15 21:14:18     76s] Total number of active setup views is 1.
[05/15 21:14:18     76s] Active setup views:
[05/15 21:14:18     76s]     AnalysisView_WC
[05/15 21:14:19     77s] Iteration  6: Total net bbox = 3.958e+04 (1.91e+04 2.04e+04)
[05/15 21:14:19     77s]               Est.  stn bbox = 5.003e+04 (2.42e+04 2.59e+04)
[05/15 21:14:19     77s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1547.1M
[05/15 21:14:19     77s] OPERPROF:   Finished npPlace at level 2, CPU:0.660, REAL:0.700, MEM:1547.1M, EPOCH TIME: 1747358059.105948
[05/15 21:14:19     77s] OPERPROF: Finished npMain at level 1, CPU:0.670, REAL:0.725, MEM:1547.1M, EPOCH TIME: 1747358059.115054
[05/15 21:14:19     77s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1547.1M, EPOCH TIME: 1747358059.118375
[05/15 21:14:19     77s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 21:14:19     77s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1547.1M, EPOCH TIME: 1747358059.118724
[05/15 21:14:19     77s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1547.1M, EPOCH TIME: 1747358059.118823
[05/15 21:14:19     77s] Starting Early Global Route rough congestion estimation: mem = 1547.1M
[05/15 21:14:19     77s] (I)      ==================== Layers =====================
[05/15 21:14:19     77s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:19     77s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:14:19     77s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:19     77s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:14:19     77s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:14:19     77s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:14:19     77s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:14:19     77s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:14:19     77s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:14:19     77s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:14:19     77s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:14:19     77s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:14:19     77s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:14:19     77s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:14:19     77s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:14:19     77s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:14:19     77s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:14:19     77s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:14:19     77s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:14:19     77s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:14:19     77s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:14:19     77s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:14:19     77s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:14:19     77s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:14:19     77s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:14:19     77s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:19     77s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:14:19     77s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:14:19     77s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:14:19     77s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:14:19     77s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:14:19     77s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:14:19     77s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:14:19     77s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:14:19     77s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:14:19     77s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:14:19     77s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:14:19     77s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:14:19     77s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:14:19     77s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:14:19     77s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:19     77s] (I)      Started Import and model ( Curr Mem: 1547.14 MB )
[05/15 21:14:19     77s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:14:19     77s] (I)      == Non-default Options ==
[05/15 21:14:19     77s] (I)      Print mode                                         : 2
[05/15 21:14:19     77s] (I)      Stop if highly congested                           : false
[05/15 21:14:19     77s] (I)      Maximum routing layer                              : 11
[05/15 21:14:19     77s] (I)      Assign partition pins                              : false
[05/15 21:14:19     77s] (I)      Support large GCell                                : true
[05/15 21:14:19     77s] (I)      Number of threads                                  : 1
[05/15 21:14:19     77s] (I)      Number of rows per GCell                           : 13
[05/15 21:14:19     77s] (I)      Max num rows per GCell                             : 32
[05/15 21:14:19     77s] (I)      Method to set GCell size                           : row
[05/15 21:14:19     77s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:14:19     77s] (I)      Use row-based GCell size
[05/15 21:14:19     77s] (I)      Use row-based GCell align
[05/15 21:14:19     77s] (I)      layer 0 area = 80000
[05/15 21:14:19     77s] (I)      layer 1 area = 80000
[05/15 21:14:19     77s] (I)      layer 2 area = 80000
[05/15 21:14:19     77s] (I)      layer 3 area = 80000
[05/15 21:14:19     77s] (I)      layer 4 area = 80000
[05/15 21:14:19     77s] (I)      layer 5 area = 80000
[05/15 21:14:19     77s] (I)      layer 6 area = 80000
[05/15 21:14:19     77s] (I)      layer 7 area = 80000
[05/15 21:14:19     77s] (I)      layer 8 area = 80000
[05/15 21:14:19     77s] (I)      layer 9 area = 400000
[05/15 21:14:19     77s] (I)      layer 10 area = 400000
[05/15 21:14:19     77s] (I)      GCell unit size   : 3420
[05/15 21:14:19     77s] (I)      GCell multiplier  : 13
[05/15 21:14:19     77s] (I)      GCell row height  : 3420
[05/15 21:14:19     77s] (I)      Actual row height : 3420
[05/15 21:14:19     77s] (I)      GCell align ref   : 616000 616420
[05/15 21:14:19     77s] [NR-eGR] Track table information for default rule: 
[05/15 21:14:19     77s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:14:19     77s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:14:19     77s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:14:19     77s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:14:19     77s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:14:19     77s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:14:19     77s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:14:19     77s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:14:19     77s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:14:19     77s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:14:19     77s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:14:19     77s] (I)      ==================== Default via =====================
[05/15 21:14:19     77s] (I)      +----+------------------+----------------------------+
[05/15 21:14:19     77s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 21:14:19     77s] (I)      +----+------------------+----------------------------+
[05/15 21:14:19     77s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 21:14:19     77s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 21:14:19     77s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 21:14:19     77s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 21:14:19     77s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 21:14:19     77s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 21:14:19     77s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 21:14:19     77s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 21:14:19     77s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 21:14:19     77s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 21:14:19     77s] (I)      +----+------------------+----------------------------+
[05/15 21:14:19     77s] [NR-eGR] Read 1171 PG shapes
[05/15 21:14:19     77s] [NR-eGR] Read 0 clock shapes
[05/15 21:14:19     77s] [NR-eGR] Read 0 other shapes
[05/15 21:14:19     77s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:14:19     77s] [NR-eGR] #Instance Blockages : 640
[05/15 21:14:19     77s] [NR-eGR] #PG Blockages       : 1171
[05/15 21:14:19     77s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:14:19     77s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:14:19     77s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:14:19     77s] [NR-eGR] #Other Blockages    : 0
[05/15 21:14:19     77s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:14:19     77s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 21:14:19     77s] [NR-eGR] Read 1889 nets ( ignored 0 )
[05/15 21:14:19     77s] (I)      early_global_route_priority property id does not exist.
[05/15 21:14:19     77s] (I)      Read Num Blocks=1811  Num Prerouted Wires=0  Num CS=0
[05/15 21:14:19     77s] (I)      Layer 1 (V) : #blockages 634 : #preroutes 0
[05/15 21:14:19     77s] (I)      Layer 2 (H) : #blockages 348 : #preroutes 0
[05/15 21:14:19     77s] (I)      Layer 3 (V) : #blockages 761 : #preroutes 0
[05/15 21:14:19     77s] (I)      Layer 4 (H) : #blockages 47 : #preroutes 0
[05/15 21:14:19     77s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:14:19     77s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:14:19     77s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:14:19     77s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:14:19     77s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:14:19     77s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 21:14:19     77s] (I)      Number of ignored nets                =      0
[05/15 21:14:19     77s] (I)      Number of connected nets              =      0
[05/15 21:14:19     77s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 21:14:19     77s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/15 21:14:19     77s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:14:19     77s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:14:19     77s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:14:19     77s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:14:19     77s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:14:19     77s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:14:19     77s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:14:19     77s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/15 21:14:19     77s] (I)      Ndr track 0 does not exist
[05/15 21:14:19     77s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:14:19     77s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:14:19     77s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:14:19     77s] (I)      Site width          :   400  (dbu)
[05/15 21:14:19     77s] (I)      Row height          :  3420  (dbu)
[05/15 21:14:19     77s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:14:19     77s] (I)      GCell width         : 44460  (dbu)
[05/15 21:14:19     77s] (I)      GCell height        : 44460  (dbu)
[05/15 21:14:19     77s] (I)      Grid                :    45    43    11
[05/15 21:14:19     77s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:14:19     77s] (I)      Vertical capacity   :     0 44460     0 44460     0 44460     0 44460     0 44460     0
[05/15 21:14:19     77s] (I)      Horizontal capacity :     0     0 44460     0 44460     0 44460     0 44460     0 44460
[05/15 21:14:19     77s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:14:19     77s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:14:19     77s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:14:19     77s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:14:19     77s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:14:19     77s] (I)      Num tracks per GCell: 185.25 111.15 117.00 111.15 117.00 111.15 117.00 111.15 117.00 44.46 46.80
[05/15 21:14:19     77s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:14:19     77s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:14:19     77s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:14:19     77s] (I)      --------------------------------------------------------
[05/15 21:14:19     77s] 
[05/15 21:14:19     77s] [NR-eGR] ============ Routing rule table ============
[05/15 21:14:19     77s] [NR-eGR] Rule id: 0  Nets: 1868
[05/15 21:14:19     77s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:14:19     77s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:14:19     77s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:14:19     77s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:14:19     77s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:14:19     77s] [NR-eGR] ========================================
[05/15 21:14:19     77s] [NR-eGR] 
[05/15 21:14:19     77s] (I)      =============== Blocked Tracks ===============
[05/15 21:14:19     77s] (I)      +-------+---------+----------+---------------+
[05/15 21:14:19     77s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:14:19     77s] (I)      +-------+---------+----------+---------------+
[05/15 21:14:19     77s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:14:19     77s] (I)      |     2 |  215000 |    12522 |         5.82% |
[05/15 21:14:19     77s] (I)      |     3 |  222615 |     8460 |         3.80% |
[05/15 21:14:19     77s] (I)      |     4 |  215000 |    22944 |        10.67% |
[05/15 21:14:19     77s] (I)      |     5 |  222615 |     4554 |         2.05% |
[05/15 21:14:19     77s] (I)      |     6 |  215000 |        0 |         0.00% |
[05/15 21:14:19     77s] (I)      |     7 |  222615 |        0 |         0.00% |
[05/15 21:14:19     77s] (I)      |     8 |  215000 |        0 |         0.00% |
[05/15 21:14:19     77s] (I)      |     9 |  222615 |        0 |         0.00% |
[05/15 21:14:19     77s] (I)      |    10 |   85957 |        0 |         0.00% |
[05/15 21:14:19     77s] (I)      |    11 |   89010 |      201 |         0.23% |
[05/15 21:14:19     77s] (I)      +-------+---------+----------+---------------+
[05/15 21:14:19     77s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.20 sec, Curr Mem: 1547.14 MB )
[05/15 21:14:19     77s] (I)      Reset routing kernel
[05/15 21:14:19     77s] (I)      numLocalWires=7982  numGlobalNetBranches=2331  numLocalNetBranches=1662
[05/15 21:14:19     77s] (I)      totalPins=7491  totalGlobalPin=2539 (33.89%)
[05/15 21:14:19     77s] (I)      total 2D Cap : 1893357 = (970554 H, 922803 V)
[05/15 21:14:19     77s] (I)      
[05/15 21:14:19     77s] (I)      ============  Phase 1a Route ============
[05/15 21:14:19     77s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/15 21:14:19     77s] (I)      Usage: 2189 = (1082 H, 1107 V) = (0.11% H, 0.12% V) = (2.405e+04um H, 2.461e+04um V)
[05/15 21:14:19     77s] (I)      
[05/15 21:14:19     77s] (I)      ============  Phase 1b Route ============
[05/15 21:14:19     77s] (I)      Usage: 2189 = (1082 H, 1107 V) = (0.11% H, 0.12% V) = (2.405e+04um H, 2.461e+04um V)
[05/15 21:14:19     77s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/15 21:14:19     77s] 
[05/15 21:14:19     77s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:14:19     77s] Finished Early Global Route rough congestion estimation: mem = 1547.1M
[05/15 21:14:19     77s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.070, REAL:0.251, MEM:1547.1M, EPOCH TIME: 1747358059.369461
[05/15 21:14:19     77s] earlyGlobalRoute rough estimation gcell size 13 row height
[05/15 21:14:19     77s] OPERPROF: Starting CDPad at level 1, MEM:1547.1M, EPOCH TIME: 1747358059.373781
[05/15 21:14:19     77s] CDPadU 0.401 -> 0.201. R=0.062, N=1867, GS=22.230
[05/15 21:14:19     77s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.024, MEM:1547.1M, EPOCH TIME: 1747358059.397378
[05/15 21:14:19     77s] OPERPROF: Starting npMain at level 1, MEM:1547.1M, EPOCH TIME: 1747358059.400118
[05/15 21:14:19     77s] OPERPROF:   Starting npPlace at level 2, MEM:1547.1M, EPOCH TIME: 1747358059.411708
[05/15 21:14:19     77s] Total number of setup views is 1.
[05/15 21:14:19     77s] Total number of active setup views is 1.
[05/15 21:14:19     77s] Active setup views:
[05/15 21:14:19     77s]     AnalysisView_WC
[05/15 21:14:19     77s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.039, MEM:1549.9M, EPOCH TIME: 1747358059.450345
[05/15 21:14:19     77s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.059, MEM:1549.9M, EPOCH TIME: 1747358059.459105
[05/15 21:14:19     77s] Global placement CDP skipped at cutLevel 7.
[05/15 21:14:19     77s] Iteration  7: Total net bbox = 4.131e+04 (2.07e+04 2.06e+04)
[05/15 21:14:19     77s]               Est.  stn bbox = 5.188e+04 (2.58e+04 2.61e+04)
[05/15 21:14:19     77s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1549.9M
[05/15 21:14:19     77s] 
[05/15 21:14:19     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:14:19     77s] TLC MultiMap info (StdDelay):
[05/15 21:14:19     77s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:14:19     77s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:14:19     77s]  Setting StdDelay to: 38ps
[05/15 21:14:19     77s] 
[05/15 21:14:19     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:14:19     77s] nrCritNet: 0.00% ( 0 / 1889 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/15 21:14:19     77s] nrCritNet: 0.00% ( 0 / 1889 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/15 21:14:19     77s] Iteration  8: Total net bbox = 4.131e+04 (2.07e+04 2.06e+04)
[05/15 21:14:19     77s]               Est.  stn bbox = 5.188e+04 (2.58e+04 2.61e+04)
[05/15 21:14:19     77s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1549.9M
[05/15 21:14:19     77s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1549.9M, EPOCH TIME: 1747358059.824858
[05/15 21:14:19     77s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 21:14:19     77s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1549.9M, EPOCH TIME: 1747358059.827620
[05/15 21:14:19     77s] OPERPROF: Starting npMain at level 1, MEM:1549.9M, EPOCH TIME: 1747358059.828181
[05/15 21:14:19     77s] OPERPROF:   Starting npPlace at level 2, MEM:1549.9M, EPOCH TIME: 1747358059.842291
[05/15 21:14:19     77s] Total number of setup views is 1.
[05/15 21:14:19     77s] Total number of active setup views is 1.
[05/15 21:14:19     77s] Active setup views:
[05/15 21:14:19     77s]     AnalysisView_WC
[05/15 21:14:20     78s] OPERPROF:   Finished npPlace at level 2, CPU:0.540, REAL:0.576, MEM:1549.9M, EPOCH TIME: 1747358060.418165
[05/15 21:14:20     78s] OPERPROF: Finished npMain at level 1, CPU:0.560, REAL:0.599, MEM:1549.9M, EPOCH TIME: 1747358060.426889
[05/15 21:14:20     78s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1549.9M, EPOCH TIME: 1747358060.427302
[05/15 21:14:20     78s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 21:14:20     78s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1549.9M, EPOCH TIME: 1747358060.430202
[05/15 21:14:20     78s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1549.9M, EPOCH TIME: 1747358060.430305
[05/15 21:14:20     78s] Starting Early Global Route rough congestion estimation: mem = 1549.9M
[05/15 21:14:20     78s] (I)      ==================== Layers =====================
[05/15 21:14:20     78s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:20     78s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:14:20     78s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:20     78s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:14:20     78s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:14:20     78s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:14:20     78s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:14:20     78s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:14:20     78s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:14:20     78s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:14:20     78s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:14:20     78s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:14:20     78s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:14:20     78s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:14:20     78s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:14:20     78s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:14:20     78s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:14:20     78s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:14:20     78s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:14:20     78s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:14:20     78s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:14:20     78s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:14:20     78s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:14:20     78s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:14:20     78s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:14:20     78s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:20     78s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:14:20     78s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:14:20     78s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:14:20     78s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:14:20     78s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:14:20     78s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:14:20     78s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:14:20     78s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:14:20     78s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:14:20     78s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:14:20     78s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:14:20     78s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:14:20     78s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:14:20     78s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:14:20     78s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:20     78s] (I)      Started Import and model ( Curr Mem: 1549.87 MB )
[05/15 21:14:20     78s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:14:20     78s] (I)      == Non-default Options ==
[05/15 21:14:20     78s] (I)      Print mode                                         : 2
[05/15 21:14:20     78s] (I)      Stop if highly congested                           : false
[05/15 21:14:20     78s] (I)      Maximum routing layer                              : 11
[05/15 21:14:20     78s] (I)      Assign partition pins                              : false
[05/15 21:14:20     78s] (I)      Support large GCell                                : true
[05/15 21:14:20     78s] (I)      Number of threads                                  : 1
[05/15 21:14:20     78s] (I)      Number of rows per GCell                           : 7
[05/15 21:14:20     78s] (I)      Max num rows per GCell                             : 32
[05/15 21:14:20     78s] (I)      Method to set GCell size                           : row
[05/15 21:14:20     78s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:14:20     78s] (I)      Use row-based GCell size
[05/15 21:14:20     78s] (I)      Use row-based GCell align
[05/15 21:14:20     78s] (I)      layer 0 area = 80000
[05/15 21:14:20     78s] (I)      layer 1 area = 80000
[05/15 21:14:20     78s] (I)      layer 2 area = 80000
[05/15 21:14:20     78s] (I)      layer 3 area = 80000
[05/15 21:14:20     78s] (I)      layer 4 area = 80000
[05/15 21:14:20     78s] (I)      layer 5 area = 80000
[05/15 21:14:20     78s] (I)      layer 6 area = 80000
[05/15 21:14:20     78s] (I)      layer 7 area = 80000
[05/15 21:14:20     78s] (I)      layer 8 area = 80000
[05/15 21:14:20     78s] (I)      layer 9 area = 400000
[05/15 21:14:20     78s] (I)      layer 10 area = 400000
[05/15 21:14:20     78s] (I)      GCell unit size   : 3420
[05/15 21:14:20     78s] (I)      GCell multiplier  : 7
[05/15 21:14:20     78s] (I)      GCell row height  : 3420
[05/15 21:14:20     78s] (I)      Actual row height : 3420
[05/15 21:14:20     78s] (I)      GCell align ref   : 616000 616420
[05/15 21:14:20     78s] [NR-eGR] Track table information for default rule: 
[05/15 21:14:20     78s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:14:20     78s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:14:20     78s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:14:20     78s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:14:20     78s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:14:20     78s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:14:20     78s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:14:20     78s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:14:20     78s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:14:20     78s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:14:20     78s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:14:20     78s] (I)      ==================== Default via =====================
[05/15 21:14:20     78s] (I)      +----+------------------+----------------------------+
[05/15 21:14:20     78s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 21:14:20     78s] (I)      +----+------------------+----------------------------+
[05/15 21:14:20     78s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 21:14:20     78s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 21:14:20     78s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 21:14:20     78s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 21:14:20     78s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 21:14:20     78s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 21:14:20     78s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 21:14:20     78s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 21:14:20     78s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 21:14:20     78s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 21:14:20     78s] (I)      +----+------------------+----------------------------+
[05/15 21:14:20     78s] [NR-eGR] Read 1171 PG shapes
[05/15 21:14:20     78s] [NR-eGR] Read 0 clock shapes
[05/15 21:14:20     78s] [NR-eGR] Read 0 other shapes
[05/15 21:14:20     78s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:14:20     78s] [NR-eGR] #Instance Blockages : 640
[05/15 21:14:20     78s] [NR-eGR] #PG Blockages       : 1171
[05/15 21:14:20     78s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:14:20     78s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:14:20     78s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:14:20     78s] [NR-eGR] #Other Blockages    : 0
[05/15 21:14:20     78s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:14:20     78s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 21:14:20     78s] [NR-eGR] Read 1889 nets ( ignored 0 )
[05/15 21:14:20     78s] (I)      early_global_route_priority property id does not exist.
[05/15 21:14:20     78s] (I)      Read Num Blocks=1811  Num Prerouted Wires=0  Num CS=0
[05/15 21:14:20     78s] (I)      Layer 1 (V) : #blockages 634 : #preroutes 0
[05/15 21:14:20     78s] (I)      Layer 2 (H) : #blockages 348 : #preroutes 0
[05/15 21:14:20     78s] (I)      Layer 3 (V) : #blockages 761 : #preroutes 0
[05/15 21:14:20     78s] (I)      Layer 4 (H) : #blockages 47 : #preroutes 0
[05/15 21:14:20     78s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:14:20     78s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:14:20     78s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:14:20     78s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:14:20     78s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:14:20     78s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 21:14:20     78s] (I)      Number of ignored nets                =      0
[05/15 21:14:20     78s] (I)      Number of connected nets              =      0
[05/15 21:14:20     78s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 21:14:20     78s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/15 21:14:20     78s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:14:20     78s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:14:20     78s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:14:20     78s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:14:20     78s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:14:20     78s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:14:20     78s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:14:20     78s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/15 21:14:20     78s] (I)      Ndr track 0 does not exist
[05/15 21:14:20     78s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:14:20     78s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:14:20     78s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:14:20     78s] (I)      Site width          :   400  (dbu)
[05/15 21:14:20     78s] (I)      Row height          :  3420  (dbu)
[05/15 21:14:20     78s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:14:20     78s] (I)      GCell width         : 23940  (dbu)
[05/15 21:14:20     78s] (I)      GCell height        : 23940  (dbu)
[05/15 21:14:20     78s] (I)      Grid                :    84    79    11
[05/15 21:14:20     78s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:14:20     78s] (I)      Vertical capacity   :     0 23940     0 23940     0 23940     0 23940     0 23940     0
[05/15 21:14:20     78s] (I)      Horizontal capacity :     0     0 23940     0 23940     0 23940     0 23940     0 23940
[05/15 21:14:20     78s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:14:20     78s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:14:20     78s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:14:21     78s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:14:21     78s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:14:21     78s] (I)      Num tracks per GCell: 99.75 59.85 63.00 59.85 63.00 59.85 63.00 59.85 63.00 23.94 25.20
[05/15 21:14:21     78s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:14:21     78s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:14:21     78s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:14:21     78s] (I)      --------------------------------------------------------
[05/15 21:14:21     78s] 
[05/15 21:14:21     78s] [NR-eGR] ============ Routing rule table ============
[05/15 21:14:21     78s] [NR-eGR] Rule id: 0  Nets: 1868
[05/15 21:14:21     78s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:14:21     78s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:14:21     78s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:14:21     78s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:14:21     78s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:14:21     78s] [NR-eGR] ========================================
[05/15 21:14:21     78s] [NR-eGR] 
[05/15 21:14:21     78s] (I)      =============== Blocked Tracks ===============
[05/15 21:14:21     78s] (I)      +-------+---------+----------+---------------+
[05/15 21:14:21     78s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:14:21     78s] (I)      +-------+---------+----------+---------------+
[05/15 21:14:21     78s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:14:21     78s] (I)      |     2 |  395000 |    20555 |         5.20% |
[05/15 21:14:21     78s] (I)      |     3 |  415548 |    11995 |         2.89% |
[05/15 21:14:21     78s] (I)      |     4 |  395000 |    31245 |         7.91% |
[05/15 21:14:21     78s] (I)      |     5 |  415548 |     7605 |         1.83% |
[05/15 21:14:21     78s] (I)      |     6 |  395000 |        0 |         0.00% |
[05/15 21:14:21     78s] (I)      |     7 |  415548 |        0 |         0.00% |
[05/15 21:14:21     78s] (I)      |     8 |  395000 |        0 |         0.00% |
[05/15 21:14:21     78s] (I)      |     9 |  415548 |        0 |         0.00% |
[05/15 21:14:21     78s] (I)      |    10 |  157921 |        0 |         0.00% |
[05/15 21:14:21     78s] (I)      |    11 |  166152 |      263 |         0.16% |
[05/15 21:14:21     78s] (I)      +-------+---------+----------+---------------+
[05/15 21:14:21     78s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.30 sec, Curr Mem: 1549.87 MB )
[05/15 21:14:21     78s] (I)      Reset routing kernel
[05/15 21:14:21     78s] (I)      numLocalWires=6711  numGlobalNetBranches=2158  numLocalNetBranches=1202
[05/15 21:14:21     78s] (I)      totalPins=7491  totalGlobalPin=3361 (44.87%)
[05/15 21:14:21     78s] (I)      total 2D Cap : 3508830 = (1812548 H, 1696282 V)
[05/15 21:14:21     78s] (I)      
[05/15 21:14:21     78s] (I)      ============  Phase 1a Route ============
[05/15 21:14:21     78s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/15 21:14:21     78s] (I)      Usage: 3409 = (1697 H, 1712 V) = (0.09% H, 0.10% V) = (2.031e+04um H, 2.049e+04um V)
[05/15 21:14:21     78s] (I)      
[05/15 21:14:21     78s] (I)      ============  Phase 1b Route ============
[05/15 21:14:21     78s] (I)      Usage: 3409 = (1697 H, 1712 V) = (0.09% H, 0.10% V) = (2.031e+04um H, 2.049e+04um V)
[05/15 21:14:21     78s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/15 21:14:21     78s] 
[05/15 21:14:21     78s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:14:21     78s] Finished Early Global Route rough congestion estimation: mem = 1549.9M
[05/15 21:14:21     78s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.060, REAL:0.718, MEM:1549.9M, EPOCH TIME: 1747358061.148214
[05/15 21:14:21     78s] earlyGlobalRoute rough estimation gcell size 7 row height
[05/15 21:14:21     78s] OPERPROF: Starting CDPad at level 1, MEM:1549.9M, EPOCH TIME: 1747358061.148496
[05/15 21:14:21     78s] CDPadU 0.201 -> 0.158. R=0.062, N=1867, GS=11.970
[05/15 21:14:21     78s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.024, MEM:1549.9M, EPOCH TIME: 1747358061.172621
[05/15 21:14:21     78s] OPERPROF: Starting npMain at level 1, MEM:1549.9M, EPOCH TIME: 1747358061.174707
[05/15 21:14:21     78s] OPERPROF:   Starting npPlace at level 2, MEM:1549.9M, EPOCH TIME: 1747358061.186701
[05/15 21:14:21     78s] Total number of setup views is 1.
[05/15 21:14:21     78s] Total number of active setup views is 1.
[05/15 21:14:21     78s] Active setup views:
[05/15 21:14:21     78s]     AnalysisView_WC
[05/15 21:14:21     78s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.036, MEM:1549.9M, EPOCH TIME: 1747358061.222351
[05/15 21:14:21     78s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.057, MEM:1549.9M, EPOCH TIME: 1747358061.231276
[05/15 21:14:21     78s] Global placement CDP skipped at cutLevel 9.
[05/15 21:14:21     78s] Iteration  9: Total net bbox = 3.496e+04 (1.83e+04 1.67e+04)
[05/15 21:14:21     78s]               Est.  stn bbox = 4.371e+04 (2.28e+04 2.09e+04)
[05/15 21:14:21     78s]               cpu = 0:00:00.7 real = 0:00:02.0 mem = 1549.9M
[05/15 21:14:21     78s] nrCritNet: 0.00% ( 0 / 1889 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/15 21:14:21     78s] nrCritNet: 0.00% ( 0 / 1889 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/15 21:14:21     78s] Iteration 10: Total net bbox = 3.496e+04 (1.83e+04 1.67e+04)
[05/15 21:14:21     78s]               Est.  stn bbox = 4.371e+04 (2.28e+04 2.09e+04)
[05/15 21:14:21     78s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1549.9M
[05/15 21:14:21     78s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1549.9M, EPOCH TIME: 1747358061.564317
[05/15 21:14:21     78s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 21:14:21     78s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1549.9M, EPOCH TIME: 1747358061.564731
[05/15 21:14:21     78s] OPERPROF: Starting npMain at level 1, MEM:1549.9M, EPOCH TIME: 1747358061.565186
[05/15 21:14:21     78s] OPERPROF:   Starting npPlace at level 2, MEM:1549.9M, EPOCH TIME: 1747358061.577587
[05/15 21:14:21     78s] Total number of setup views is 1.
[05/15 21:14:21     78s] Total number of active setup views is 1.
[05/15 21:14:21     78s] Active setup views:
[05/15 21:14:21     78s]     AnalysisView_WC
[05/15 21:14:22     79s] OPERPROF:   Finished npPlace at level 2, CPU:0.870, REAL:0.918, MEM:1549.9M, EPOCH TIME: 1747358062.495790
[05/15 21:14:22     79s] OPERPROF: Finished npMain at level 1, CPU:0.900, REAL:0.939, MEM:1549.9M, EPOCH TIME: 1747358062.504571
[05/15 21:14:22     79s] Legalizing MH Cells... 0 / 0 (level 6)
[05/15 21:14:22     79s] No instances found in the vector
[05/15 21:14:22     79s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1549.9M, DRC: 0)
[05/15 21:14:22     79s] 0 (out of 0) MH cells were successfully legalized.
[05/15 21:14:22     79s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1549.9M, EPOCH TIME: 1747358062.507770
[05/15 21:14:22     79s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 21:14:22     79s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1549.9M, EPOCH TIME: 1747358062.508127
[05/15 21:14:22     79s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1549.9M, EPOCH TIME: 1747358062.508212
[05/15 21:14:22     79s] Starting Early Global Route rough congestion estimation: mem = 1549.9M
[05/15 21:14:22     79s] (I)      ==================== Layers =====================
[05/15 21:14:22     79s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:22     79s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:14:22     79s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:22     79s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:14:22     79s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:14:22     79s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:14:22     79s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:14:22     79s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:14:22     79s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:14:22     79s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:14:22     79s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:14:22     79s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:14:22     79s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:14:22     79s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:14:22     79s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:14:22     79s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:14:22     79s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:14:22     79s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:14:22     79s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:14:22     79s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:14:22     79s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:14:22     79s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:14:22     79s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:14:22     79s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:14:22     79s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:14:22     79s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:22     79s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:14:22     79s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:14:22     79s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:14:22     79s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:14:22     79s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:14:22     79s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:14:22     79s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:14:22     79s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:14:22     79s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:14:22     79s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:14:22     79s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:14:22     79s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:14:22     79s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:14:22     79s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:14:22     79s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:22     79s] (I)      Started Import and model ( Curr Mem: 1549.87 MB )
[05/15 21:14:22     79s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:14:22     79s] (I)      == Non-default Options ==
[05/15 21:14:22     79s] (I)      Print mode                                         : 2
[05/15 21:14:22     79s] (I)      Stop if highly congested                           : false
[05/15 21:14:22     79s] (I)      Maximum routing layer                              : 11
[05/15 21:14:22     79s] (I)      Assign partition pins                              : false
[05/15 21:14:22     79s] (I)      Support large GCell                                : true
[05/15 21:14:22     79s] (I)      Number of threads                                  : 1
[05/15 21:14:22     79s] (I)      Number of rows per GCell                           : 4
[05/15 21:14:22     79s] (I)      Max num rows per GCell                             : 32
[05/15 21:14:22     79s] (I)      Method to set GCell size                           : row
[05/15 21:14:22     79s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:14:22     79s] (I)      Use row-based GCell size
[05/15 21:14:22     79s] (I)      Use row-based GCell align
[05/15 21:14:22     79s] (I)      layer 0 area = 80000
[05/15 21:14:22     79s] (I)      layer 1 area = 80000
[05/15 21:14:22     79s] (I)      layer 2 area = 80000
[05/15 21:14:22     79s] (I)      layer 3 area = 80000
[05/15 21:14:22     79s] (I)      layer 4 area = 80000
[05/15 21:14:22     79s] (I)      layer 5 area = 80000
[05/15 21:14:22     79s] (I)      layer 6 area = 80000
[05/15 21:14:22     79s] (I)      layer 7 area = 80000
[05/15 21:14:22     79s] (I)      layer 8 area = 80000
[05/15 21:14:22     79s] (I)      layer 9 area = 400000
[05/15 21:14:22     79s] (I)      layer 10 area = 400000
[05/15 21:14:22     79s] (I)      GCell unit size   : 3420
[05/15 21:14:22     79s] (I)      GCell multiplier  : 4
[05/15 21:14:22     79s] (I)      GCell row height  : 3420
[05/15 21:14:22     79s] (I)      Actual row height : 3420
[05/15 21:14:22     79s] (I)      GCell align ref   : 616000 616420
[05/15 21:14:22     79s] [NR-eGR] Track table information for default rule: 
[05/15 21:14:22     79s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:14:22     79s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:14:22     79s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:14:22     79s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:14:22     79s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:14:22     79s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:14:22     79s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:14:22     79s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:14:22     79s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:14:22     79s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:14:22     79s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:14:22     79s] (I)      ==================== Default via =====================
[05/15 21:14:22     79s] (I)      +----+------------------+----------------------------+
[05/15 21:14:22     79s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 21:14:22     79s] (I)      +----+------------------+----------------------------+
[05/15 21:14:22     79s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 21:14:22     79s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 21:14:22     79s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 21:14:22     79s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 21:14:22     79s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 21:14:22     79s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 21:14:22     79s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 21:14:22     79s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 21:14:22     79s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 21:14:22     79s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 21:14:22     79s] (I)      +----+------------------+----------------------------+
[05/15 21:14:22     79s] [NR-eGR] Read 1171 PG shapes
[05/15 21:14:22     79s] [NR-eGR] Read 0 clock shapes
[05/15 21:14:22     79s] [NR-eGR] Read 0 other shapes
[05/15 21:14:22     79s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:14:22     79s] [NR-eGR] #Instance Blockages : 640
[05/15 21:14:22     79s] [NR-eGR] #PG Blockages       : 1171
[05/15 21:14:22     79s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:14:22     79s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:14:22     79s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:14:22     79s] [NR-eGR] #Other Blockages    : 0
[05/15 21:14:22     79s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:14:22     79s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 21:14:22     79s] [NR-eGR] Read 1889 nets ( ignored 0 )
[05/15 21:14:22     79s] (I)      early_global_route_priority property id does not exist.
[05/15 21:14:22     79s] (I)      Read Num Blocks=1811  Num Prerouted Wires=0  Num CS=0
[05/15 21:14:22     79s] (I)      Layer 1 (V) : #blockages 634 : #preroutes 0
[05/15 21:14:22     79s] (I)      Layer 2 (H) : #blockages 348 : #preroutes 0
[05/15 21:14:22     79s] (I)      Layer 3 (V) : #blockages 761 : #preroutes 0
[05/15 21:14:22     79s] (I)      Layer 4 (H) : #blockages 47 : #preroutes 0
[05/15 21:14:22     79s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:14:22     79s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:14:22     79s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:14:22     79s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:14:22     79s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:14:22     79s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 21:14:22     79s] (I)      Number of ignored nets                =      0
[05/15 21:14:22     79s] (I)      Number of connected nets              =      0
[05/15 21:14:22     79s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 21:14:22     79s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/15 21:14:22     79s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:14:22     79s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:14:22     79s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:14:22     79s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:14:22     79s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:14:22     79s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:14:22     79s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:14:22     79s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/15 21:14:22     79s] (I)      Ndr track 0 does not exist
[05/15 21:14:22     79s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:14:22     79s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:14:22     79s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:14:22     79s] (I)      Site width          :   400  (dbu)
[05/15 21:14:22     79s] (I)      Row height          :  3420  (dbu)
[05/15 21:14:22     79s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:14:22     79s] (I)      GCell width         : 13680  (dbu)
[05/15 21:14:22     79s] (I)      GCell height        : 13680  (dbu)
[05/15 21:14:22     79s] (I)      Grid                :   147   138    11
[05/15 21:14:22     79s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:14:22     79s] (I)      Vertical capacity   :     0 13680     0 13680     0 13680     0 13680     0 13680     0
[05/15 21:14:22     79s] (I)      Horizontal capacity :     0     0 13680     0 13680     0 13680     0 13680     0 13680
[05/15 21:14:22     79s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:14:22     79s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:14:22     79s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:14:22     79s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:14:22     79s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:14:22     79s] (I)      Num tracks per GCell: 57.00 34.20 36.00 34.20 36.00 34.20 36.00 34.20 36.00 13.68 14.40
[05/15 21:14:22     79s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:14:22     79s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:14:22     79s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:14:22     79s] (I)      --------------------------------------------------------
[05/15 21:14:22     79s] 
[05/15 21:14:22     79s] [NR-eGR] ============ Routing rule table ============
[05/15 21:14:22     79s] [NR-eGR] Rule id: 0  Nets: 1868
[05/15 21:14:22     79s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:14:22     79s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:14:22     79s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:14:22     79s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:14:22     79s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:14:22     79s] [NR-eGR] ========================================
[05/15 21:14:22     79s] [NR-eGR] 
[05/15 21:14:22     79s] (I)      =============== Blocked Tracks ===============
[05/15 21:14:22     79s] (I)      +-------+---------+----------+---------------+
[05/15 21:14:22     79s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:14:22     79s] (I)      +-------+---------+----------+---------------+
[05/15 21:14:22     79s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:14:22     79s] (I)      |     2 |  690000 |    32757 |         4.75% |
[05/15 21:14:22     79s] (I)      |     3 |  727209 |    17420 |         2.40% |
[05/15 21:14:22     79s] (I)      |     4 |  690000 |    49671 |         7.20% |
[05/15 21:14:22     79s] (I)      |     5 |  727209 |    12167 |         1.67% |
[05/15 21:14:22     79s] (I)      |     6 |  690000 |        0 |         0.00% |
[05/15 21:14:22     79s] (I)      |     7 |  727209 |        0 |         0.00% |
[05/15 21:14:22     79s] (I)      |     8 |  690000 |        0 |         0.00% |
[05/15 21:14:22     79s] (I)      |     9 |  727209 |        0 |         0.00% |
[05/15 21:14:22     79s] (I)      |    10 |  275862 |        0 |         0.00% |
[05/15 21:14:22     79s] (I)      |    11 |  290766 |      332 |         0.11% |
[05/15 21:14:22     79s] (I)      +-------+---------+----------+---------------+
[05/15 21:14:22     79s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.24 sec, Curr Mem: 1549.87 MB )
[05/15 21:14:22     79s] (I)      Reset routing kernel
[05/15 21:14:22     79s] (I)      numLocalWires=4484  numGlobalNetBranches=1575  numLocalNetBranches=671
[05/15 21:14:22     79s] (I)      totalPins=7491  totalGlobalPin=4776 (63.76%)
[05/15 21:14:22     79s] (I)      total 2D Cap : 6135925 = (3172482 H, 2963443 V)
[05/15 21:14:22     79s] (I)      
[05/15 21:14:22     79s] (I)      ============  Phase 1a Route ============
[05/15 21:14:22     79s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/15 21:14:22     79s] (I)      Usage: 6016 = (3241 H, 2775 V) = (0.10% H, 0.09% V) = (2.217e+04um H, 1.898e+04um V)
[05/15 21:14:22     79s] (I)      
[05/15 21:14:22     79s] (I)      ============  Phase 1b Route ============
[05/15 21:14:22     79s] (I)      Usage: 6016 = (3241 H, 2775 V) = (0.10% H, 0.09% V) = (2.217e+04um H, 1.898e+04um V)
[05/15 21:14:22     79s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/15 21:14:22     79s] 
[05/15 21:14:22     79s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:14:22     79s] Finished Early Global Route rough congestion estimation: mem = 1549.9M
[05/15 21:14:22     79s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.100, REAL:0.361, MEM:1549.9M, EPOCH TIME: 1747358062.869601
[05/15 21:14:22     79s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/15 21:14:22     79s] OPERPROF: Starting CDPad at level 1, MEM:1549.9M, EPOCH TIME: 1747358062.869780
[05/15 21:14:22     79s] CDPadU 0.158 -> 0.150. R=0.062, N=1867, GS=6.840
[05/15 21:14:22     79s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.028, MEM:1549.9M, EPOCH TIME: 1747358062.897935
[05/15 21:14:22     79s] OPERPROF: Starting npMain at level 1, MEM:1549.9M, EPOCH TIME: 1747358062.898556
[05/15 21:14:22     79s] OPERPROF:   Starting npPlace at level 2, MEM:1549.9M, EPOCH TIME: 1747358062.910943
[05/15 21:14:22     79s] Total number of setup views is 1.
[05/15 21:14:22     79s] Total number of active setup views is 1.
[05/15 21:14:22     79s] Active setup views:
[05/15 21:14:22     79s]     AnalysisView_WC
[05/15 21:14:22     79s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.042, MEM:1553.3M, EPOCH TIME: 1747358062.953111
[05/15 21:14:22     79s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.064, MEM:1553.3M, EPOCH TIME: 1747358062.962174
[05/15 21:14:22     79s] Global placement CDP skipped at cutLevel 11.
[05/15 21:14:22     79s] Iteration 11: Total net bbox = 3.372e+04 (1.86e+04 1.51e+04)
[05/15 21:14:22     79s]               Est.  stn bbox = 4.192e+04 (2.29e+04 1.90e+04)
[05/15 21:14:22     79s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1553.3M
[05/15 21:14:23     80s] nrCritNet: 0.00% ( 0 / 1889 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/15 21:14:23     80s] nrCritNet: 0.00% ( 0 / 1889 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/15 21:14:23     80s] Iteration 12: Total net bbox = 3.372e+04 (1.86e+04 1.51e+04)
[05/15 21:14:23     80s]               Est.  stn bbox = 4.192e+04 (2.29e+04 1.90e+04)
[05/15 21:14:23     80s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1553.3M
[05/15 21:14:23     80s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1553.3M, EPOCH TIME: 1747358063.376428
[05/15 21:14:23     80s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 21:14:23     80s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1553.3M, EPOCH TIME: 1747358063.376812
[05/15 21:14:23     80s] Legalizing MH Cells... 0 / 0 (level 9)
[05/15 21:14:23     80s] No instances found in the vector
[05/15 21:14:23     80s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1553.3M, DRC: 0)
[05/15 21:14:23     80s] 0 (out of 0) MH cells were successfully legalized.
[05/15 21:14:23     80s] OPERPROF: Starting npMain at level 1, MEM:1553.3M, EPOCH TIME: 1747358063.377164
[05/15 21:14:23     80s] OPERPROF:   Starting npPlace at level 2, MEM:1553.3M, EPOCH TIME: 1747358063.389422
[05/15 21:14:23     80s] Total number of setup views is 1.
[05/15 21:14:23     80s] Total number of active setup views is 1.
[05/15 21:14:23     80s] Active setup views:
[05/15 21:14:23     80s]     AnalysisView_WC
[05/15 21:14:24     81s] Total number of setup views is 1.
[05/15 21:14:24     81s] Total number of active setup views is 1.
[05/15 21:14:24     81s] Active setup views:
[05/15 21:14:24     81s]     AnalysisView_WC
[05/15 21:14:25     81s] GP RA stats: MHOnly 0 nrInst 1867 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/15 21:14:25     81s] Total number of setup views is 1.
[05/15 21:14:25     81s] Total number of active setup views is 1.
[05/15 21:14:25     81s] Active setup views:
[05/15 21:14:25     81s]     AnalysisView_WC
[05/15 21:14:26     82s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1558.7M, EPOCH TIME: 1747358066.024902
[05/15 21:14:26     82s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1561.7M, EPOCH TIME: 1747358066.025076
[05/15 21:14:26     82s] OPERPROF:   Finished npPlace at level 2, CPU:2.240, REAL:2.639, MEM:1561.7M, EPOCH TIME: 1747358066.028596
[05/15 21:14:26     82s] OPERPROF: Finished npMain at level 1, CPU:2.270, REAL:2.660, MEM:1561.7M, EPOCH TIME: 1747358066.037336
[05/15 21:14:26     82s] Iteration 13: Total net bbox = 3.602e+04 (1.95e+04 1.65e+04)
[05/15 21:14:26     82s]               Est.  stn bbox = 4.428e+04 (2.38e+04 2.04e+04)
[05/15 21:14:26     82s]               cpu = 0:00:02.3 real = 0:00:03.0 mem = 1561.7M
[05/15 21:14:26     82s] [adp] clock
[05/15 21:14:26     82s] [adp] weight, nr nets, wire length
[05/15 21:14:26     82s] [adp]      0        2  570.052000
[05/15 21:14:26     82s] [adp] data
[05/15 21:14:26     82s] [adp] weight, nr nets, wire length
[05/15 21:14:26     82s] [adp]      0     1893  35377.212500
[05/15 21:14:26     82s] [adp] 0.000000|0.000000|0.000000
[05/15 21:14:26     82s] Iteration 14: Total net bbox = 3.602e+04 (1.95e+04 1.65e+04)
[05/15 21:14:26     82s]               Est.  stn bbox = 4.428e+04 (2.38e+04 2.04e+04)
[05/15 21:14:26     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1561.7M
[05/15 21:14:26     82s] *** cost = 3.602e+04 (1.95e+04 1.65e+04) (cpu for global=0:00:07.6) real=0:00:11.0***
[05/15 21:14:26     82s] Info: 1 clock gating cells identified, 0 (on average) moved 0/7
[05/15 21:14:26     82s] **WARN: (IMPDB-2078):	Output pin Y of instance g31966 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:26     82s] **WARN: (IMPDB-2078):	Output pin Y of instance g31962 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 21:14:26     82s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[05/15 21:14:26     82s] To increase the message display limit, refer to the product command reference manual.
[05/15 21:14:26     82s] Saved padding area to DB
[05/15 21:14:26     82s] All LLGs are deleted
[05/15 21:14:26     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1561.7M, EPOCH TIME: 1747358066.096127
[05/15 21:14:26     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1561.7M, EPOCH TIME: 1747358066.096636
[05/15 21:14:26     82s] Solver runtime cpu: 0:00:05.2 real: 0:00:05.8
[05/15 21:14:26     82s] Core Placement runtime cpu: 0:00:06.0 real: 0:00:09.0
[05/15 21:14:26     82s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/15 21:14:26     82s] Type 'man IMPSP-9025' for more detail.
[05/15 21:14:26     82s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1561.7M, EPOCH TIME: 1747358066.114245
[05/15 21:14:26     82s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1561.7M, EPOCH TIME: 1747358066.114407
[05/15 21:14:26     82s] z: 2, totalTracks: 1
[05/15 21:14:26     82s] z: 4, totalTracks: 1
[05/15 21:14:26     82s] z: 6, totalTracks: 1
[05/15 21:14:26     82s] z: 8, totalTracks: 1
[05/15 21:14:26     82s] #spOpts: N=45 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:14:26     82s] All LLGs are deleted
[05/15 21:14:26     82s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1561.7M, EPOCH TIME: 1747358066.118930
[05/15 21:14:26     82s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1561.7M, EPOCH TIME: 1747358066.119373
[05/15 21:14:26     82s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1561.7M, EPOCH TIME: 1747358066.122740
[05/15 21:14:26     82s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1561.7M, EPOCH TIME: 1747358066.124245
[05/15 21:14:26     82s] Core basic site is CoreSite
[05/15 21:14:26     82s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1561.7M, EPOCH TIME: 1747358066.151039
[05/15 21:14:26     82s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.001, MEM:1561.7M, EPOCH TIME: 1747358066.151768
[05/15 21:14:26     82s] Fast DP-INIT is on for default
[05/15 21:14:26     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:14:26     82s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.036, MEM:1561.7M, EPOCH TIME: 1747358066.160429
[05/15 21:14:26     82s] 
[05/15 21:14:26     82s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:14:26     82s] OPERPROF:       Starting CMU at level 4, MEM:1561.7M, EPOCH TIME: 1747358066.186563
[05/15 21:14:26     82s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:1561.7M, EPOCH TIME: 1747358066.191263
[05/15 21:14:26     82s] 
[05/15 21:14:26     82s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:14:26     82s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.076, MEM:1561.7M, EPOCH TIME: 1747358066.199057
[05/15 21:14:26     82s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1561.7M, EPOCH TIME: 1747358066.201876
[05/15 21:14:26     82s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1561.7M, EPOCH TIME: 1747358066.202051
[05/15 21:14:26     82s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1561.7MB).
[05/15 21:14:26     82s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.092, MEM:1561.7M, EPOCH TIME: 1747358066.205923
[05/15 21:14:26     82s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.092, MEM:1561.7M, EPOCH TIME: 1747358066.206000
[05/15 21:14:26     82s] TDRefine: refinePlace mode is spiral
[05/15 21:14:26     82s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.1
[05/15 21:14:26     82s] OPERPROF: Starting RefinePlace at level 1, MEM:1561.7M, EPOCH TIME: 1747358066.206141
[05/15 21:14:26     82s] *** Starting refinePlace (0:01:22 mem=1561.7M) ***
[05/15 21:14:26     82s] Total net bbox length = 3.595e+04 (1.946e+04 1.649e+04) (ext = 2.724e+03)
[05/15 21:14:26     82s] 
[05/15 21:14:26     82s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:14:26     82s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1561.7M, EPOCH TIME: 1747358066.216074
[05/15 21:14:26     82s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:14:26     82s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1561.7M, EPOCH TIME: 1747358066.216326
[05/15 21:14:26     82s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:14:26     82s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:14:26     82s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:14:26     82s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1561.7M, EPOCH TIME: 1747358066.252494
[05/15 21:14:26     82s] Starting refinePlace ...
[05/15 21:14:26     82s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:14:26     82s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:14:26     82s]   Spread Effort: high, standalone mode, useDDP on.
[05/15 21:14:26     82s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7MB) @(0:01:22 - 0:01:22).
[05/15 21:14:26     82s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:14:26     82s] wireLenOptFixPriorityInst 0 inst fixed
[05/15 21:14:26     82s] Placement tweakage begins.
[05/15 21:14:26     82s] wire length = 4.656e+04
[05/15 21:14:26     82s] wire length = 4.644e+04
[05/15 21:14:26     82s] Placement tweakage ends.
[05/15 21:14:26     82s] Move report: tweak moves 141 insts, mean move: 4.21 um, max move: 13.63 um 
[05/15 21:14:26     82s] 	Max move on inst (mcs4_core_i4004_ip_board_incr_in_reg[2]): (566.41, 449.45) --> (566.84, 462.64)
[05/15 21:14:26     82s] 
[05/15 21:14:26     82s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 21:14:26     82s] Move report: legalization moves 1867 insts, mean move: 0.97 um, max move: 1.89 um spiral
[05/15 21:14:26     82s] 	Max move on inst (mcs4_core_g25855__6131): (436.60, 397.12) --> (436.40, 395.42)
[05/15 21:14:26     82s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:14:26     82s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:14:26     82s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7MB) @(0:01:22 - 0:01:23).
[05/15 21:14:26     82s] Move report: Detail placement moves 1867 insts, mean move: 1.21 um, max move: 13.06 um 
[05/15 21:14:26     82s] 	Max move on inst (mcs4_core_i4004_ip_board_incr_in_reg[2]): (566.41, 449.45) --> (566.80, 462.11)
[05/15 21:14:26     82s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1561.7MB
[05/15 21:14:26     82s] Statistics of distance of Instance movement in refine placement:
[05/15 21:14:26     82s]   maximum (X+Y) =        13.06 um
[05/15 21:14:26     82s]   inst (mcs4_core_i4004_ip_board_incr_in_reg[2]) with max move: (566.406, 449.448) -> (566.8, 462.11)
[05/15 21:14:26     82s]   mean    (X+Y) =         1.21 um
[05/15 21:14:26     82s] Summary Report:
[05/15 21:14:26     82s] Instances move: 1867 (out of 1867 movable)
[05/15 21:14:26     82s] Instances flipped: 0
[05/15 21:14:26     82s] Mean displacement: 1.21 um
[05/15 21:14:26     82s] Max displacement: 13.06 um (Instance: mcs4_core_i4004_ip_board_incr_in_reg[2]) (566.406, 449.448) -> (566.8, 462.11)
[05/15 21:14:26     82s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[05/15 21:14:26     82s] Total instances moved : 1867
[05/15 21:14:26     82s] Ripped up 0 affected routes.
[05/15 21:14:26     82s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.110, REAL:0.162, MEM:1561.7M, EPOCH TIME: 1747358066.414916
[05/15 21:14:26     82s] Total net bbox length = 3.604e+04 (1.944e+04 1.659e+04) (ext = 2.723e+03)
[05/15 21:14:26     82s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1561.7MB
[05/15 21:14:26     82s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1561.7MB) @(0:01:22 - 0:01:23).
[05/15 21:14:26     82s] *** Finished refinePlace (0:01:23 mem=1561.7M) ***
[05/15 21:14:26     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.1
[05/15 21:14:26     82s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.232, MEM:1561.7M, EPOCH TIME: 1747358066.438330
[05/15 21:14:26     82s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1561.7M, EPOCH TIME: 1747358066.438395
[05/15 21:14:26     82s] All LLGs are deleted
[05/15 21:14:26     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1561.7M, EPOCH TIME: 1747358066.447326
[05/15 21:14:26     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1561.7M, EPOCH TIME: 1747358066.448517
[05/15 21:14:26     82s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.016, MEM:1552.7M, EPOCH TIME: 1747358066.454633
[05/15 21:14:26     82s] *** End of Placement (cpu=0:00:10.0, real=0:00:13.0, mem=1552.7M) ***
[05/15 21:14:26     82s] z: 2, totalTracks: 1
[05/15 21:14:26     82s] z: 4, totalTracks: 1
[05/15 21:14:26     82s] z: 6, totalTracks: 1
[05/15 21:14:26     82s] z: 8, totalTracks: 1
[05/15 21:14:26     82s] #spOpts: N=45 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:14:26     82s] All LLGs are deleted
[05/15 21:14:26     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1552.7M, EPOCH TIME: 1747358066.465099
[05/15 21:14:26     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1552.7M, EPOCH TIME: 1747358066.465585
[05/15 21:14:26     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1552.7M, EPOCH TIME: 1747358066.465987
[05/15 21:14:26     82s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1552.7M, EPOCH TIME: 1747358066.467294
[05/15 21:14:26     82s] Core basic site is CoreSite
[05/15 21:14:26     82s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1552.7M, EPOCH TIME: 1747358066.498139
[05/15 21:14:26     82s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1552.7M, EPOCH TIME: 1747358066.498783
[05/15 21:14:26     82s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:14:26     82s] SiteArray: use 1,548,288 bytes
[05/15 21:14:26     82s] SiteArray: current memory after site array memory allocation 1552.7M
[05/15 21:14:26     82s] SiteArray: FP blocked sites are writable
[05/15 21:14:26     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:14:26     82s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1552.7M, EPOCH TIME: 1747358066.523263
[05/15 21:14:26     82s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1552.7M, EPOCH TIME: 1747358066.523531
[05/15 21:14:26     82s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.059, MEM:1552.7M, EPOCH TIME: 1747358066.525814
[05/15 21:14:26     82s] 
[05/15 21:14:26     82s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:14:26     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.077, MEM:1552.7M, EPOCH TIME: 1747358066.543124
[05/15 21:14:26     82s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1552.7M, EPOCH TIME: 1747358066.549556
[05/15 21:14:26     82s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1552.7M, EPOCH TIME: 1747358066.550354
[05/15 21:14:26     82s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.003, MEM:1552.7M, EPOCH TIME: 1747358066.553420
[05/15 21:14:26     82s] default core: bins with density > 0.750 =  0.00 % ( 0 / 437 )
[05/15 21:14:26     82s] Density distribution unevenness ratio = 74.037%
[05/15 21:14:26     82s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.007, MEM:1552.7M, EPOCH TIME: 1747358066.556791
[05/15 21:14:26     82s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1552.7M, EPOCH TIME: 1747358066.556913
[05/15 21:14:26     82s] All LLGs are deleted
[05/15 21:14:26     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1552.7M, EPOCH TIME: 1747358066.561012
[05/15 21:14:26     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1552.7M, EPOCH TIME: 1747358066.561427
[05/15 21:14:26     82s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:1552.7M, EPOCH TIME: 1747358066.562941
[05/15 21:14:26     82s] *** Free Virtual Timing Model ...(mem=1552.7M)
[05/15 21:14:26     82s] Starting IO pin assignment...
[05/15 21:14:26     82s] The design is not routed. Using placement based method for pin assignment.
[05/15 21:14:26     82s] Completed IO pin assignment.
[05/15 21:14:26     82s] **INFO: Enable pre-place timing setting for timing analysis
[05/15 21:14:26     82s] Set Using Default Delay Limit as 101.
[05/15 21:14:26     82s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/15 21:14:26     82s] Set Default Net Delay as 0 ps.
[05/15 21:14:26     82s] Set Default Net Load as 0 pF. 
[05/15 21:14:26     82s] **INFO: Analyzing IO path groups for slack adjustment
[05/15 21:14:26     82s] Effort level <high> specified for reg2reg_tmp.490 path_group
[05/15 21:14:26     82s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:14:26     82s] #################################################################################
[05/15 21:14:26     82s] # Design Stage: PreRoute
[05/15 21:14:26     82s] # Design Name: mcs4_pad_frame
[05/15 21:14:26     82s] # Design Mode: 45nm
[05/15 21:14:26     82s] # Analysis Mode: MMMC Non-OCV 
[05/15 21:14:26     82s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:14:26     82s] # Signoff Settings: SI Off 
[05/15 21:14:26     82s] #################################################################################
[05/15 21:14:26     82s] Calculate delays in Single mode...
[05/15 21:14:26     82s] Topological Sorting (REAL = 0:00:00.0, MEM = 1562.1M, InitMEM = 1562.1M)
[05/15 21:14:26     82s] Start delay calculation (fullDC) (1 T). (MEM=1562.09)
[05/15 21:14:26     82s] End AAE Lib Interpolated Model. (MEM=1573.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:14:27     83s] Total number of fetched objects 1905
[05/15 21:14:27     83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:14:27     83s] End delay calculation. (MEM=1595.85 CPU=0:00:00.3 REAL=0:00:01.0)
[05/15 21:14:27     83s] End delay calculation (fullDC). (MEM=1595.85 CPU=0:00:00.3 REAL=0:00:01.0)
[05/15 21:14:27     83s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1595.8M) ***
[05/15 21:14:27     83s] **INFO: Disable pre-place timing setting for timing analysis
[05/15 21:14:27     83s] Set Using Default Delay Limit as 1000.
[05/15 21:14:27     83s] Set Default Net Delay as 1000 ps.
[05/15 21:14:27     83s] Set Default Net Load as 0.5 pF. 
[05/15 21:14:27     83s] Info: Disable timing driven in postCTS congRepair.
[05/15 21:14:27     83s] 
[05/15 21:14:27     83s] Starting congRepair ...
[05/15 21:14:27     83s] User Input Parameters:
[05/15 21:14:27     83s] - Congestion Driven    : On
[05/15 21:14:27     83s] - Timing Driven        : Off
[05/15 21:14:27     83s] - Area-Violation Based : On
[05/15 21:14:27     83s] - Start Rollback Level : -5
[05/15 21:14:27     83s] - Legalized            : On
[05/15 21:14:27     83s] - Window Based         : Off
[05/15 21:14:27     83s] - eDen incr mode       : Off
[05/15 21:14:27     83s] - Small incr mode      : Off
[05/15 21:14:27     83s] 
[05/15 21:14:27     83s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1586.2M, EPOCH TIME: 1747358067.470741
[05/15 21:14:27     83s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.009, MEM:1586.2M, EPOCH TIME: 1747358067.479992
[05/15 21:14:27     83s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1586.2M, EPOCH TIME: 1747358067.484539
[05/15 21:14:27     83s] Starting Early Global Route congestion estimation: mem = 1586.2M
[05/15 21:14:27     83s] (I)      ==================== Layers =====================
[05/15 21:14:27     83s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:27     83s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:14:27     83s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:27     83s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:14:27     83s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:14:27     83s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:14:27     83s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:14:27     83s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:14:27     83s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:14:27     83s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:14:27     83s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:14:27     83s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:14:27     83s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:14:27     83s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:14:27     83s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:14:27     83s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:14:27     83s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:14:27     83s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:14:27     83s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:14:27     83s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:14:27     83s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:14:27     83s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:14:27     83s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:14:27     83s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:14:27     83s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:14:27     83s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:27     83s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:14:27     83s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:14:27     83s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:14:27     83s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:14:27     83s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:14:27     83s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:14:27     83s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:14:27     83s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:14:27     83s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:14:27     83s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:14:27     83s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:14:27     83s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:14:27     83s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:14:27     83s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:14:27     83s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:14:27     83s] (I)      Started Import and model ( Curr Mem: 1586.24 MB )
[05/15 21:14:27     83s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:14:27     83s] (I)      == Non-default Options ==
[05/15 21:14:27     83s] (I)      Maximum routing layer                              : 11
[05/15 21:14:27     83s] (I)      Number of threads                                  : 1
[05/15 21:14:27     83s] (I)      Use non-blocking free Dbs wires                    : false
[05/15 21:14:27     83s] (I)      Method to set GCell size                           : row
[05/15 21:14:27     83s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:14:27     83s] (I)      Use row-based GCell size
[05/15 21:14:27     83s] (I)      Use row-based GCell align
[05/15 21:14:27     83s] (I)      layer 0 area = 80000
[05/15 21:14:27     83s] (I)      layer 1 area = 80000
[05/15 21:14:27     83s] (I)      layer 2 area = 80000
[05/15 21:14:27     83s] (I)      layer 3 area = 80000
[05/15 21:14:27     83s] (I)      layer 4 area = 80000
[05/15 21:14:27     83s] (I)      layer 5 area = 80000
[05/15 21:14:27     83s] (I)      layer 6 area = 80000
[05/15 21:14:27     83s] (I)      layer 7 area = 80000
[05/15 21:14:27     83s] (I)      layer 8 area = 80000
[05/15 21:14:27     83s] (I)      layer 9 area = 400000
[05/15 21:14:27     83s] (I)      layer 10 area = 400000
[05/15 21:14:27     83s] (I)      GCell unit size   : 3420
[05/15 21:14:27     83s] (I)      GCell multiplier  : 1
[05/15 21:14:27     83s] (I)      GCell row height  : 3420
[05/15 21:14:27     83s] (I)      Actual row height : 3420
[05/15 21:14:27     83s] (I)      GCell align ref   : 616000 616420
[05/15 21:14:27     83s] [NR-eGR] Track table information for default rule: 
[05/15 21:14:27     83s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:14:27     83s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:14:27     83s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:14:27     83s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:14:27     83s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:14:27     83s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:14:27     83s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:14:27     83s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:14:27     83s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:14:27     83s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:14:27     83s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:14:27     83s] (I)      ==================== Default via =====================
[05/15 21:14:27     83s] (I)      +----+------------------+----------------------------+
[05/15 21:14:27     83s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 21:14:27     83s] (I)      +----+------------------+----------------------------+
[05/15 21:14:27     83s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 21:14:27     83s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 21:14:27     83s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 21:14:27     83s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 21:14:27     83s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 21:14:27     83s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 21:14:27     83s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 21:14:27     83s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 21:14:27     83s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 21:14:27     83s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 21:14:27     83s] (I)      +----+------------------+----------------------------+
[05/15 21:14:27     83s] [NR-eGR] Read 1171 PG shapes
[05/15 21:14:27     83s] [NR-eGR] Read 0 clock shapes
[05/15 21:14:27     83s] [NR-eGR] Read 0 other shapes
[05/15 21:14:27     83s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:14:27     83s] [NR-eGR] #Instance Blockages : 640
[05/15 21:14:27     83s] [NR-eGR] #PG Blockages       : 1171
[05/15 21:14:27     83s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:14:27     83s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:14:27     83s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:14:27     83s] [NR-eGR] #Other Blockages    : 0
[05/15 21:14:27     83s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:14:27     83s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 21:14:27     83s] [NR-eGR] Read 1889 nets ( ignored 0 )
[05/15 21:14:27     83s] (I)      early_global_route_priority property id does not exist.
[05/15 21:14:27     83s] (I)      Read Num Blocks=1811  Num Prerouted Wires=0  Num CS=0
[05/15 21:14:27     83s] (I)      Layer 1 (V) : #blockages 634 : #preroutes 0
[05/15 21:14:27     83s] (I)      Layer 2 (H) : #blockages 348 : #preroutes 0
[05/15 21:14:27     83s] (I)      Layer 3 (V) : #blockages 761 : #preroutes 0
[05/15 21:14:27     83s] (I)      Layer 4 (H) : #blockages 47 : #preroutes 0
[05/15 21:14:27     83s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:14:27     83s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:14:27     83s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:14:27     83s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:14:27     83s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:14:27     83s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 21:14:27     83s] (I)      Number of ignored nets                =      0
[05/15 21:14:27     83s] (I)      Number of connected nets              =      0
[05/15 21:14:27     83s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 21:14:27     83s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/15 21:14:27     83s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:14:27     83s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:14:27     83s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:14:27     83s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:14:27     83s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:14:27     83s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:14:27     83s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:14:27     83s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/15 21:14:27     83s] (I)      Ndr track 0 does not exist
[05/15 21:14:27     83s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:14:27     83s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:14:27     83s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:14:27     83s] (I)      Site width          :   400  (dbu)
[05/15 21:14:27     83s] (I)      Row height          :  3420  (dbu)
[05/15 21:14:27     83s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:14:27     83s] (I)      GCell width         :  3420  (dbu)
[05/15 21:14:27     83s] (I)      GCell height        :  3420  (dbu)
[05/15 21:14:27     83s] (I)      Grid                :   585   550    11
[05/15 21:14:27     83s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:14:27     83s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 21:14:27     83s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 21:14:27     83s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:14:27     83s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:14:27     83s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:14:27     83s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:14:27     83s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:14:27     83s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 21:14:27     83s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:14:27     83s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:14:27     83s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:14:27     83s] (I)      --------------------------------------------------------
[05/15 21:14:27     83s] 
[05/15 21:14:27     83s] [NR-eGR] ============ Routing rule table ============
[05/15 21:14:27     83s] [NR-eGR] Rule id: 0  Nets: 1868
[05/15 21:14:27     83s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:14:27     83s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:14:27     83s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:14:27     83s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:14:27     83s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:14:27     83s] [NR-eGR] ========================================
[05/15 21:14:27     83s] [NR-eGR] 
[05/15 21:14:27     83s] (I)      =============== Blocked Tracks ===============
[05/15 21:14:27     83s] (I)      +-------+---------+----------+---------------+
[05/15 21:14:27     83s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:14:27     83s] (I)      +-------+---------+----------+---------------+
[05/15 21:14:27     83s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:14:27     83s] (I)      |     2 | 2750000 |   125926 |         4.58% |
[05/15 21:14:27     83s] (I)      |     3 | 2893995 |    59196 |         2.05% |
[05/15 21:14:27     83s] (I)      |     4 | 2750000 |   164127 |         5.97% |
[05/15 21:14:27     83s] (I)      |     5 | 2893995 |    47515 |         1.64% |
[05/15 21:14:27     83s] (I)      |     6 | 2750000 |        0 |         0.00% |
[05/15 21:14:27     83s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 21:14:27     83s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 21:14:27     83s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 21:14:27     83s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 21:14:27     83s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 21:14:27     83s] (I)      +-------+---------+----------+---------------+
[05/15 21:14:27     83s] (I)      Finished Import and model ( CPU: 0.33 sec, Real: 0.37 sec, Curr Mem: 1586.24 MB )
[05/15 21:14:27     83s] (I)      Reset routing kernel
[05/15 21:14:27     83s] (I)      Started Global Routing ( Curr Mem: 1586.24 MB )
[05/15 21:14:27     83s] (I)      totalPins=7491  totalGlobalPin=7491 (100.00%)
[05/15 21:14:27     83s] (I)      total 2D Cap : 24448649 = (12627972 H, 11820677 V)
[05/15 21:14:27     83s] [NR-eGR] Layer group 1: route 1868 net(s) in layer range [2, 11]
[05/15 21:14:27     83s] (I)      
[05/15 21:14:27     83s] (I)      ============  Phase 1a Route ============
[05/15 21:14:27     83s] (I)      Usage: 26051 = (13770 H, 12281 V) = (0.11% H, 0.10% V) = (2.355e+04um H, 2.100e+04um V)
[05/15 21:14:27     83s] (I)      
[05/15 21:14:27     83s] (I)      ============  Phase 1b Route ============
[05/15 21:14:27     83s] (I)      Usage: 26051 = (13770 H, 12281 V) = (0.11% H, 0.10% V) = (2.355e+04um H, 2.100e+04um V)
[05/15 21:14:27     83s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.454721e+04um
[05/15 21:14:27     83s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 21:14:27     83s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 21:14:27     83s] (I)      
[05/15 21:14:27     83s] (I)      ============  Phase 1c Route ============
[05/15 21:14:27     83s] (I)      Usage: 26051 = (13770 H, 12281 V) = (0.11% H, 0.10% V) = (2.355e+04um H, 2.100e+04um V)
[05/15 21:14:27     83s] (I)      
[05/15 21:14:27     83s] (I)      ============  Phase 1d Route ============
[05/15 21:14:27     83s] (I)      Usage: 26051 = (13770 H, 12281 V) = (0.11% H, 0.10% V) = (2.355e+04um H, 2.100e+04um V)
[05/15 21:14:27     83s] (I)      
[05/15 21:14:27     83s] (I)      ============  Phase 1e Route ============
[05/15 21:14:27     83s] (I)      Usage: 26051 = (13770 H, 12281 V) = (0.11% H, 0.10% V) = (2.355e+04um H, 2.100e+04um V)
[05/15 21:14:27     83s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.454721e+04um
[05/15 21:14:27     83s] (I)      
[05/15 21:14:27     83s] (I)      ============  Phase 1l Route ============
[05/15 21:14:28     83s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 21:14:28     83s] (I)      Layer  2:    2620784     14005         0      105139     2640821    ( 3.83%) 
[05/15 21:14:28     83s] (I)      Layer  3:    2831914     13658         0       44091     2846709    ( 1.53%) 
[05/15 21:14:28     83s] (I)      Layer  4:    2592608       436         0      116519     2629441    ( 4.24%) 
[05/15 21:14:28     83s] (I)      Layer  5:    2842060         1         0       38718     2852082    ( 1.34%) 
[05/15 21:14:28     83s] (I)      Layer  6:    2745000        50         0           0     2745961    ( 0.00%) 
[05/15 21:14:28     83s] (I)      Layer  7:    2889048       118         0           0     2890800    ( 0.00%) 
[05/15 21:14:28     83s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 21:14:28     83s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 21:14:28     83s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 21:14:28     83s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 21:14:28     83s] (I)      Total:      24407524     28268         0      304737    24497007    ( 1.23%) 
[05/15 21:14:28     83s] (I)      
[05/15 21:14:28     83s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 21:14:28     83s] [NR-eGR]                        OverCon            
[05/15 21:14:28     83s] [NR-eGR]                         #Gcell     %Gcell
[05/15 21:14:28     83s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 21:14:28     83s] [NR-eGR] ----------------------------------------------
[05/15 21:14:28     83s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 21:14:28     83s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 21:14:28     83s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 21:14:28     83s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 21:14:28     83s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 21:14:28     83s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 21:14:28     83s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 21:14:28     83s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 21:14:28     83s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 21:14:28     83s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 21:14:28     83s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 21:14:28     83s] [NR-eGR] ----------------------------------------------
[05/15 21:14:28     83s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 21:14:28     83s] [NR-eGR] 
[05/15 21:14:28     83s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.32 sec, Curr Mem: 1594.24 MB )
[05/15 21:14:28     83s] (I)      total 2D Cap : 24451302 = (12628446 H, 11822856 V)
[05/15 21:14:28     84s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:14:28     84s] Early Global Route congestion estimation runtime: 0.83 seconds, mem = 1594.2M
[05/15 21:14:28     84s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.740, REAL:0.840, MEM:1594.2M, EPOCH TIME: 1747358068.324068
[05/15 21:14:28     84s] OPERPROF: Starting HotSpotCal at level 1, MEM:1594.2M, EPOCH TIME: 1747358068.326439
[05/15 21:14:28     84s] [hotspot] +------------+---------------+---------------+
[05/15 21:14:28     84s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 21:14:28     84s] [hotspot] +------------+---------------+---------------+
[05/15 21:14:28     84s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 21:14:28     84s] [hotspot] +------------+---------------+---------------+
[05/15 21:14:28     84s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 21:14:28     84s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 21:14:28     84s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.013, MEM:1594.2M, EPOCH TIME: 1747358068.339366
[05/15 21:14:28     84s] Skipped repairing congestion.
[05/15 21:14:28     84s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1594.2M, EPOCH TIME: 1747358068.339561
[05/15 21:14:28     84s] Starting Early Global Route wiring: mem = 1594.2M
[05/15 21:14:28     84s] (I)      ============= Track Assignment ============
[05/15 21:14:28     84s] (I)      Started Track Assignment (1T) ( Curr Mem: 1594.24 MB )
[05/15 21:14:28     84s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 21:14:28     84s] (I)      Run Multi-thread track assignment
[05/15 21:14:28     84s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 1594.24 MB )
[05/15 21:14:28     84s] (I)      Started Export ( Curr Mem: 1594.24 MB )
[05/15 21:14:28     84s] [NR-eGR]                  Length (um)   Vias 
[05/15 21:14:28     84s] [NR-eGR] ------------------------------------
[05/15 21:14:28     84s] [NR-eGR]  Metal1   (1H)             0   7470 
[05/15 21:14:28     84s] [NR-eGR]  Metal2   (2V)         21152  11839 
[05/15 21:14:28     84s] [NR-eGR]  Metal3   (3H)         23803    151 
[05/15 21:14:28     84s] [NR-eGR]  Metal4   (4V)           761      2 
[05/15 21:14:28     84s] [NR-eGR]  Metal5   (5H)             0      2 
[05/15 21:14:28     84s] [NR-eGR]  Metal6   (6V)            82      2 
[05/15 21:14:28     84s] [NR-eGR]  Metal7   (7H)           202      0 
[05/15 21:14:28     84s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 21:14:28     84s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 21:14:28     84s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 21:14:28     84s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 21:14:28     84s] [NR-eGR] ------------------------------------
[05/15 21:14:28     84s] [NR-eGR]           Total        46001  19466 
[05/15 21:14:28     84s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:14:28     84s] [NR-eGR] Total half perimeter of net bounding box: 36043um
[05/15 21:14:28     84s] [NR-eGR] Total length: 46001um, number of vias: 19466
[05/15 21:14:28     84s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:14:28     84s] [NR-eGR] Total eGR-routed clock nets wire length: 3313um, number of vias: 1823
[05/15 21:14:28     84s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:14:28     84s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1594.24 MB )
[05/15 21:14:28     84s] Early Global Route wiring runtime: 0.21 seconds, mem = 1544.2M
[05/15 21:14:28     84s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.190, REAL:0.208, MEM:1544.2M, EPOCH TIME: 1747358068.547156
[05/15 21:14:28     84s] Tdgp not successfully inited but do clear! skip clearing
[05/15 21:14:28     84s] End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
[05/15 21:14:28     84s] *** Finishing placeDesign default flow ***
[05/15 21:14:28     84s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 19.36% flops. Placement and timing QoR can be severely impacted in this case!
[05/15 21:14:28     84s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/15 21:14:28     84s] **placeDesign ... cpu = 0: 0:14, real = 0: 0:18, mem = 1536.2M **
[05/15 21:14:28     84s] 
[05/15 21:14:28     84s] Optimization is working on the following views:
[05/15 21:14:28     84s]   Setup views: AnalysisView_WC AnalysisView_BC 
[05/15 21:14:28     84s]   Hold  views: AnalysisView_WC AnalysisView_BC 
[05/15 21:14:28     84s] Tdgp not successfully inited but do clear! skip clearing
[05/15 21:14:28     84s] 
[05/15 21:14:28     84s] *** Summary of all messages that are not suppressed in this session:
[05/15 21:14:28     84s] Severity  ID               Count  Summary                                  
[05/15 21:14:28     84s] WARNING   IMPDB-2078          36  Output pin %s of instance %s is connecte...
[05/15 21:14:28     84s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/15 21:14:28     84s] WARNING   IMPDC-348           90  The output pin %s is connected to power/...
[05/15 21:14:28     84s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[05/15 21:14:28     84s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/15 21:14:28     84s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/15 21:14:28     84s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[05/15 21:14:28     84s] *** Message Summary: 131 warning(s), 2 error(s)
[05/15 21:14:28     84s] 
[05/15 21:14:28     84s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 21:14:59     87s] # checkPlace
<CMD> checkPlace
[05/15 21:14:59     87s] OPERPROF: Starting checkPlace at level 1, MEM:1546.1M, EPOCH TIME: 1747358099.620724
[05/15 21:14:59     87s] z: 2, totalTracks: 1
[05/15 21:14:59     87s] z: 4, totalTracks: 1
[05/15 21:14:59     87s] z: 6, totalTracks: 1
[05/15 21:14:59     87s] z: 8, totalTracks: 1
[05/15 21:14:59     87s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 21:14:59     87s] All LLGs are deleted
[05/15 21:14:59     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1546.1M, EPOCH TIME: 1747358099.627746
[05/15 21:14:59     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1546.1M, EPOCH TIME: 1747358099.628395
[05/15 21:14:59     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1546.1M, EPOCH TIME: 1747358099.628568
[05/15 21:14:59     87s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1546.1M, EPOCH TIME: 1747358099.630014
[05/15 21:14:59     87s] Core basic site is CoreSite
[05/15 21:14:59     87s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1546.1M, EPOCH TIME: 1747358099.657706
[05/15 21:14:59     87s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1546.1M, EPOCH TIME: 1747358099.668079
[05/15 21:14:59     87s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:14:59     87s] SiteArray: use 1,548,288 bytes
[05/15 21:14:59     87s] SiteArray: current memory after site array memory allocation 1546.1M
[05/15 21:14:59     87s] SiteArray: FP blocked sites are writable
[05/15 21:14:59     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:14:59     87s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1546.1M, EPOCH TIME: 1747358099.686737
[05/15 21:14:59     87s] Process 42643 wires and vias for routing blockage and capacity analysis
[05/15 21:14:59     87s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.018, MEM:1546.1M, EPOCH TIME: 1747358099.705071
[05/15 21:14:59     87s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.080, MEM:1546.1M, EPOCH TIME: 1747358099.710473
[05/15 21:14:59     87s] 
[05/15 21:14:59     87s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:14:59     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.087, MEM:1546.1M, EPOCH TIME: 1747358099.715348
[05/15 21:14:59     87s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1546.1M, EPOCH TIME: 1747358099.718606
[05/15 21:14:59     87s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:14:59     87s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.005, MEM:1546.1M, EPOCH TIME: 1747358099.723827
[05/15 21:14:59     87s] Begin checking placement ... (start mem=1546.1M, init mem=1546.1M)
[05/15 21:14:59     87s] Begin checking exclusive groups violation ...
[05/15 21:14:59     87s] There are 0 groups to check, max #box is 0, total #box is 0
[05/15 21:14:59     87s] Finished checking exclusive groups violations. Found 0 Vio.
[05/15 21:14:59     87s] 
[05/15 21:14:59     87s] Running CheckPlace using 1 thread in normal mode...
[05/15 21:14:59     87s] 
[05/15 21:14:59     87s] ...checkPlace normal is done!
[05/15 21:14:59     87s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1546.1M, EPOCH TIME: 1747358099.762836
[05/15 21:14:59     87s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1546.1M, EPOCH TIME: 1747358099.764801
[05/15 21:14:59     87s] *info: Placed = 1867          
[05/15 21:14:59     87s] *info: Unplaced = 0           
[05/15 21:14:59     87s] Placement Density:6.18%(7630/123394)
[05/15 21:14:59     87s] Placement Density (including fixed std cells):6.18%(7630/123394)
[05/15 21:14:59     87s] All LLGs are deleted
[05/15 21:14:59     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1546.1M, EPOCH TIME: 1747358099.771095
[05/15 21:14:59     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1546.1M, EPOCH TIME: 1747358099.772246
[05/15 21:14:59     87s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1546.1M)
[05/15 21:14:59     87s] OPERPROF: Finished checkPlace at level 1, CPU:0.120, REAL:0.158, MEM:1546.1M, EPOCH TIME: 1747358099.778799
[05/15 21:14:59     87s] # checkPinAssignment -report_violating_pin
<CMD> checkPinAssignment -report_violating_pin
[05/15 21:14:59     87s] #% Begin checkPinAssignment (date=05/15 21:14:59, mem=1273.3M)
[05/15 21:14:59     87s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/15 21:14:59     87s] Checking pins of top cell mcs4_pad_frame ... completed
[05/15 21:14:59     87s] 
[05/15 21:14:59     87s] ================================================================================================================================
[05/15 21:14:59     87s]                                                    checkPinAssignment Summary
[05/15 21:14:59     87s] ================================================================================================================================
[05/15 21:14:59     87s] Partition        | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[05/15 21:14:59     87s] ================================================================================================================================
[05/15 21:14:59     87s] mcs4_pad_frame   |    21 |      4 |      4 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[05/15 21:14:59     87s] ================================================================================================================================
[05/15 21:14:59     87s] TOTAL            |    21 |      4 |      4 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[05/15 21:14:59     87s] ================================================================================================================================
[05/15 21:14:59     87s] #% End checkPinAssignment (date=05/15 21:14:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1273.7M, current mem=1273.7M)
[05/15 21:14:59     87s] # puts "\n--- Pre-CTS Timing Analysis ---"
# setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -analysisType onChipVariation
[05/15 21:14:59     87s] # timeDesign -preCTS -prefix preCTS_setup
<CMD> timeDesign -preCTS -prefix preCTS_setup
[05/15 21:14:59     87s] AAE DB initialization (MEM=1538.15 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/15 21:14:59     87s] #optDebug: fT-S <1 1 0 0 0>
[05/15 21:15:00     87s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/15 21:15:00     87s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/15 21:15:00     87s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:27.5/0:04:19.2 (0.3), mem = 1538.1M
[05/15 21:15:00     87s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1538.1M, EPOCH TIME: 1747358100.142814
[05/15 21:15:00     87s] All LLGs are deleted
[05/15 21:15:00     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1538.1M, EPOCH TIME: 1747358100.143013
[05/15 21:15:00     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1538.1M, EPOCH TIME: 1747358100.143129
[05/15 21:15:00     87s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1538.1M, EPOCH TIME: 1747358100.143322
[05/15 21:15:00     87s] Start to check current routing status for nets...
[05/15 21:15:00     87s] All nets are already routed correctly.
[05/15 21:15:00     87s] End to check current routing status for nets (mem=1538.1M)
[05/15 21:15:00     87s] Extraction called for design 'mcs4_pad_frame' of instances=1897 and nets=1921 using extraction engine 'preRoute' .
[05/15 21:15:00     87s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 21:15:00     87s] RC Extraction called in multi-corner(2) mode.
[05/15 21:15:00     87s] RCMode: PreRoute
[05/15 21:15:00     87s]       RC Corner Indexes            0       1   
[05/15 21:15:00     87s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 21:15:00     87s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 21:15:00     87s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 21:15:00     87s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 21:15:00     87s] Shrink Factor                : 1.00000
[05/15 21:15:00     87s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 21:15:00     87s] Using Quantus QRC technology file ...
[05/15 21:15:00     87s] 
[05/15 21:15:00     87s] Trim Metal Layers:
[05/15 21:15:00     87s] LayerId::1 widthSet size::1
[05/15 21:15:00     87s] LayerId::2 widthSet size::1
[05/15 21:15:00     87s] LayerId::3 widthSet size::1
[05/15 21:15:00     87s] LayerId::4 widthSet size::1
[05/15 21:15:00     87s] LayerId::5 widthSet size::1
[05/15 21:15:00     87s] LayerId::6 widthSet size::1
[05/15 21:15:00     87s] LayerId::7 widthSet size::1
[05/15 21:15:00     87s] LayerId::8 widthSet size::1
[05/15 21:15:00     87s] LayerId::9 widthSet size::1
[05/15 21:15:00     87s] LayerId::10 widthSet size::1
[05/15 21:15:00     87s] LayerId::11 widthSet size::1
[05/15 21:15:00     87s] Updating RC grid for preRoute extraction ...
[05/15 21:15:00     87s] eee: pegSigSF::1.070000
[05/15 21:15:00     87s] Initializing multi-corner resistance tables ...
[05/15 21:15:00     87s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/15 21:15:00     87s] eee: l::2 avDens::0.041226 usedTrk::1762.413161 availTrk::42750.000000 sigTrk::1762.413161
[05/15 21:15:00     87s] eee: l::3 avDens::0.040224 usedTrk::1629.059358 availTrk::40500.000000 sigTrk::1629.059358
[05/15 21:15:00     87s] eee: l::4 avDens::0.011736 usedTrk::383.325438 availTrk::32661.000000 sigTrk::383.325438
[05/15 21:15:00     87s] eee: l::5 avDens::0.011601 usedTrk::163.922223 availTrk::14130.000000 sigTrk::163.922223
[05/15 21:15:00     87s] eee: l::6 avDens::0.009400 usedTrk::4.822222 availTrk::513.000000 sigTrk::4.822222
[05/15 21:15:00     87s] eee: l::7 avDens::0.010108 usedTrk::11.826316 availTrk::1170.000000 sigTrk::11.826316
[05/15 21:15:00     87s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:00     87s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:00     87s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:00     87s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:00     87s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:15:00     87s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.022743 ; aWlH: 0.000000 ; Pmax: 0.804900 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 21:15:00     87s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1538.148M)
[05/15 21:15:00     87s] Effort level <high> specified for reg2reg path_group
[05/15 21:15:00     87s] All LLGs are deleted
[05/15 21:15:00     87s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1557.0M, EPOCH TIME: 1747358100.683127
[05/15 21:15:00     87s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1557.0M, EPOCH TIME: 1747358100.686833
[05/15 21:15:00     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1557.0M, EPOCH TIME: 1747358100.687492
[05/15 21:15:00     87s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1557.0M, EPOCH TIME: 1747358100.691696
[05/15 21:15:00     87s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1557.0M, EPOCH TIME: 1747358100.720893
[05/15 21:15:00     87s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1557.0M, EPOCH TIME: 1747358100.721647
[05/15 21:15:00     87s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1557.0M, EPOCH TIME: 1747358100.730022
[05/15 21:15:00     87s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1557.0M, EPOCH TIME: 1747358100.730285
[05/15 21:15:00     87s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.044, MEM:1557.0M, EPOCH TIME: 1747358100.735639
[05/15 21:15:00     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.051, MEM:1557.0M, EPOCH TIME: 1747358100.738580
[05/15 21:15:00     87s] All LLGs are deleted
[05/15 21:15:00     87s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1557.0M, EPOCH TIME: 1747358100.746084
[05/15 21:15:00     87s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1557.0M, EPOCH TIME: 1747358100.749334
[05/15 21:15:00     87s] Starting delay calculation for Setup views
[05/15 21:15:00     87s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:15:00     87s] #################################################################################
[05/15 21:15:00     87s] # Design Stage: PreRoute
[05/15 21:15:00     87s] # Design Name: mcs4_pad_frame
[05/15 21:15:00     87s] # Design Mode: 45nm
[05/15 21:15:00     87s] # Analysis Mode: MMMC OCV 
[05/15 21:15:00     87s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:15:00     87s] # Signoff Settings: SI Off 
[05/15 21:15:00     87s] #################################################################################
[05/15 21:15:00     87s] Calculate early delays in OCV mode...
[05/15 21:15:00     87s] Calculate late delays in OCV mode...
[05/15 21:15:00     87s] Calculate early delays in OCV mode...
[05/15 21:15:00     87s] Calculate late delays in OCV mode...
[05/15 21:15:00     88s] Topological Sorting (REAL = 0:00:00.0, MEM = 1555.0M, InitMEM = 1555.0M)
[05/15 21:15:00     88s] Start delay calculation (fullDC) (1 T). (MEM=1554.99)
[05/15 21:15:00     88s] Start AAE Lib Loading. (MEM=1575)
[05/15 21:15:00     88s] End AAE Lib Loading. (MEM=1594.08 CPU=0:00:00.0 Real=0:00:00.0)
[05/15 21:15:00     88s] End AAE Lib Interpolated Model. (MEM=1594.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:01     88s] Total number of fetched objects 1905
[05/15 21:15:01     88s] Total number of fetched objects 1905
[05/15 21:15:01     88s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:01     88s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 21:15:01     88s] End delay calculation. (MEM=1660.36 CPU=0:00:00.7 REAL=0:00:00.0)
[05/15 21:15:01     88s] End delay calculation (fullDC). (MEM=1623.74 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 21:15:01     88s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1623.7M) ***
[05/15 21:15:01     89s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:29 mem=1623.7M)
[05/15 21:15:04     89s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.541  | 45.273  | 41.541  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |     4 (327)      |   -1.133   |    12 (1104)     |
|   max_fanout   |     23 (23)      |    -68     |     24 (24)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:15:04     89s] Density: 6.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 21:15:04     89s] Total CPU time: 1.94 sec
[05/15 21:15:04     89s] Total Real time: 5.0 sec
[05/15 21:15:04     89s] Total Memory Usage: 1595.152344 Mbytes
[05/15 21:15:04     89s] Info: pop threads available for lower-level modules during optimization.
[05/15 21:15:04     89s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.9/0:00:04.1 (0.5), totSession cpu/real = 0:01:29.4/0:04:23.3 (0.3), mem = 1595.2M
[05/15 21:15:04     89s] 
[05/15 21:15:04     89s] =============================================================================================
[05/15 21:15:04     89s]  Final TAT Report for timeDesign #1                                             21.12-s106_1
[05/15 21:15:04     89s] =============================================================================================
[05/15 21:15:04     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:15:04     89s] ---------------------------------------------------------------------------------------------
[05/15 21:15:04     89s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:15:04     89s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:03.4 /  0:00:01.4    0.4
[05/15 21:15:04     89s] [ DrvReport              ]      1   0:00:01.8  (  43.2 % )     0:00:01.8 /  0:00:00.1    0.1
[05/15 21:15:04     89s] [ ExtractRC              ]      1   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.2    0.8
[05/15 21:15:04     89s] [ TimingUpdate           ]      1   0:00:00.1  (   1.7 % )     0:00:01.2 /  0:00:01.0    0.9
[05/15 21:15:04     89s] [ FullDelayCalc          ]      1   0:00:01.1  (  27.8 % )     0:00:01.1 /  0:00:01.0    0.9
[05/15 21:15:04     89s] [ TimingReport           ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.6
[05/15 21:15:04     89s] [ GenerateReports        ]      1   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    0.8
[05/15 21:15:04     89s] [ MISC                   ]          0:00:00.5  (  12.1 % )     0:00:00.5 /  0:00:00.3    0.6
[05/15 21:15:04     89s] ---------------------------------------------------------------------------------------------
[05/15 21:15:04     89s]  timeDesign #1 TOTAL                0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:01.9    0.5
[05/15 21:15:04     89s] ---------------------------------------------------------------------------------------------
[05/15 21:15:04     89s] 
[05/15 21:15:04     89s] # timeDesign -preCTS -prefix preCTS_hold -hold
<CMD> timeDesign -preCTS -prefix preCTS_hold -hold
[05/15 21:15:04     89s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:29.4/0:04:23.3 (0.3), mem = 1595.2M
[05/15 21:15:04     89s] 
[05/15 21:15:04     89s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:15:04     89s] 
[05/15 21:15:04     89s] TimeStamp Deleting Cell Server End ...
[05/15 21:15:04     89s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1555.1M, EPOCH TIME: 1747358104.173920
[05/15 21:15:04     89s] All LLGs are deleted
[05/15 21:15:04     89s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1555.1M, EPOCH TIME: 1747358104.179468
[05/15 21:15:04     89s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1555.1M, EPOCH TIME: 1747358104.179602
[05/15 21:15:04     89s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.006, MEM:1555.1M, EPOCH TIME: 1747358104.179753
[05/15 21:15:04     89s] Start to check current routing status for nets...
[05/15 21:15:04     89s] All nets are already routed correctly.
[05/15 21:15:04     89s] End to check current routing status for nets (mem=1555.1M)
[05/15 21:15:04     89s] Effort level <high> specified for reg2reg path_group
[05/15 21:15:04     89s] All LLGs are deleted
[05/15 21:15:04     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1572.0M, EPOCH TIME: 1747358104.347357
[05/15 21:15:04     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1572.0M, EPOCH TIME: 1747358104.347804
[05/15 21:15:04     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1572.0M, EPOCH TIME: 1747358104.351111
[05/15 21:15:04     89s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1572.0M, EPOCH TIME: 1747358104.352664
[05/15 21:15:04     89s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1572.0M, EPOCH TIME: 1747358104.383710
[05/15 21:15:04     89s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1572.0M, EPOCH TIME: 1747358104.384505
[05/15 21:15:04     89s] Fast DP-INIT is on for default
[05/15 21:15:04     89s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.040, MEM:1572.0M, EPOCH TIME: 1747358104.393141
[05/15 21:15:04     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.044, MEM:1572.0M, EPOCH TIME: 1747358104.394996
[05/15 21:15:04     89s] All LLGs are deleted
[05/15 21:15:04     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1572.0M, EPOCH TIME: 1747358104.401163
[05/15 21:15:04     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1572.0M, EPOCH TIME: 1747358104.404374
[05/15 21:15:04     89s] Starting delay calculation for Hold views
[05/15 21:15:04     89s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:15:04     89s] #################################################################################
[05/15 21:15:04     89s] # Design Stage: PreRoute
[05/15 21:15:04     89s] # Design Name: mcs4_pad_frame
[05/15 21:15:04     89s] # Design Mode: 45nm
[05/15 21:15:04     89s] # Analysis Mode: MMMC OCV 
[05/15 21:15:04     89s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:15:04     89s] # Signoff Settings: SI Off 
[05/15 21:15:04     89s] #################################################################################
[05/15 21:15:04     89s] Calculate late delays in OCV mode...
[05/15 21:15:04     89s] Calculate early delays in OCV mode...
[05/15 21:15:04     89s] Calculate late delays in OCV mode...
[05/15 21:15:04     89s] Calculate early delays in OCV mode...
[05/15 21:15:04     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 1570.0M, InitMEM = 1570.0M)
[05/15 21:15:04     89s] Start delay calculation (fullDC) (1 T). (MEM=1569.97)
[05/15 21:15:04     89s] End AAE Lib Interpolated Model. (MEM=1589.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:04     90s] Total number of fetched objects 1905
[05/15 21:15:05     90s] Total number of fetched objects 1905
[05/15 21:15:05     90s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:05     90s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:05     90s] End delay calculation. (MEM=1631.46 CPU=0:00:00.7 REAL=0:00:01.0)
[05/15 21:15:05     90s] End delay calculation (fullDC). (MEM=1631.46 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 21:15:05     90s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1631.5M) ***
[05/15 21:15:05     90s] Turning on fast DC mode.
[05/15 21:15:05     90s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:31 mem=1631.5M)
[05/15 21:15:05     90s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.346  |  0.683  |
|           TNS (ns):|-405.230 |-405.230 |  0.000  |
|    Violating Paths:|  1545   |  1545   |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:15:05     90s] Density: 6.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 21:15:05     90s] Total CPU time: 1.52 sec
[05/15 21:15:05     90s] Total Real time: 1.0 sec
[05/15 21:15:05     90s] Total Memory Usage: 1546.441406 Mbytes
[05/15 21:15:05     90s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.5/0:00:01.7 (0.9), totSession cpu/real = 0:01:30.9/0:04:25.0 (0.3), mem = 1546.4M
[05/15 21:15:05     90s] 
[05/15 21:15:05     90s] =============================================================================================
[05/15 21:15:05     90s]  Final TAT Report for timeDesign #2                                             21.12-s106_1
[05/15 21:15:05     90s] =============================================================================================
[05/15 21:15:05     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:15:05     90s] ---------------------------------------------------------------------------------------------
[05/15 21:15:05     90s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:15:05     90s] [ OptSummaryReport       ]      1   0:00:00.1  (   6.2 % )     0:00:01.4 /  0:00:01.3    0.9
[05/15 21:15:05     90s] [ TimingUpdate           ]      1   0:00:00.1  (   7.3 % )     0:00:01.0 /  0:00:01.0    0.9
[05/15 21:15:05     90s] [ FullDelayCalc          ]      1   0:00:00.9  (  52.9 % )     0:00:00.9 /  0:00:00.9    0.9
[05/15 21:15:05     90s] [ TimingReport           ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:15:05     90s] [ GenerateReports        ]      1   0:00:00.2  (  10.2 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 21:15:05     90s] [ MISC                   ]          0:00:00.3  (  17.4 % )     0:00:00.3 /  0:00:00.3    0.8
[05/15 21:15:05     90s] ---------------------------------------------------------------------------------------------
[05/15 21:15:05     90s]  timeDesign #2 TOTAL                0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.5    0.9
[05/15 21:15:05     90s] ---------------------------------------------------------------------------------------------
[05/15 21:15:05     90s] 
[05/15 21:15:05     90s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 21:15:08     91s] # puts "\n--- Clock Tree Synthesis ---"
# set_ccopt_property buffer_cells ${CLOCK_BUFFER_CELLS}
<CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
[05/15 21:15:08     91s] # set_ccopt_property inverter_cells ${CLOCK_INVERTER_CELLS}
<CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
[05/15 21:15:08     91s] # set_ccopt_property target_max_trans ${TARGET_MAX_TRANS}
<CMD> set_ccopt_property target_max_trans 100ps
[05/15 21:15:08     91s] # create_ccopt_clock_tree_spec -file ${DESIGN_NAME}_ccopt_CTS.spec
<CMD> create_ccopt_clock_tree_spec -file mcs4_pad_frame_ccopt_CTS.spec
[05/15 21:15:08     91s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[05/15 21:15:08     91s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/15 21:15:08     91s] 
[05/15 21:15:08     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:15:08     91s] Summary for sequential cells identification: 
[05/15 21:15:08     91s]   Identified SBFF number: 104
[05/15 21:15:08     91s]   Identified MBFF number: 16
[05/15 21:15:08     91s]   Identified SB Latch number: 0
[05/15 21:15:08     91s]   Identified MB Latch number: 0
[05/15 21:15:08     91s]   Not identified SBFF number: 16
[05/15 21:15:08     91s]   Not identified MBFF number: 0
[05/15 21:15:08     91s]   Not identified SB Latch number: 0
[05/15 21:15:08     91s]   Not identified MB Latch number: 0
[05/15 21:15:08     91s]   Number of sequential cells which are not FFs: 32
[05/15 21:15:08     91s]  Visiting view : AnalysisView_WC
[05/15 21:15:08     91s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:15:08     91s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:15:08     91s]  Visiting view : AnalysisView_BC
[05/15 21:15:08     91s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:15:08     91s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:15:08     91s]  Visiting view : AnalysisView_WC
[05/15 21:15:08     91s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:15:08     91s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:15:08     91s]  Visiting view : AnalysisView_BC
[05/15 21:15:08     91s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:15:08     91s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:15:08     91s] TLC MultiMap info (StdDelay):
[05/15 21:15:08     91s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:15:08     91s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:15:08     91s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 21:15:08     91s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:15:08     91s]  Setting StdDelay to: 38ps
[05/15 21:15:08     91s] 
[05/15 21:15:08     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:15:08     91s] Reset timing graph...
[05/15 21:15:08     91s] Ignoring AAE DB Resetting ...
[05/15 21:15:08     91s] Reset timing graph done.
[05/15 21:15:08     91s] Ignoring AAE DB Resetting ...
[05/15 21:15:08     91s] Analyzing clock structure...
[05/15 21:15:09     91s] Analyzing clock structure done.
[05/15 21:15:09     91s] Reset timing graph...
[05/15 21:15:09     91s] Ignoring AAE DB Resetting ...
[05/15 21:15:09     91s] Reset timing graph done.
[05/15 21:15:09     91s] Wrote: mcs4_pad_frame_ccopt_CTS.spec
[05/15 21:15:09     91s] # source ${DESIGN_NAME}_ccopt_CTS.spec
<CMD> get_ccopt_clock_trees
[05/15 21:15:09     91s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[05/15 21:15:09     91s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin sysclk true
[05/15 21:15:09     91s] <CMD> create_ccopt_clock_tree -name My_CLK -source sysclk -no_skew_group
[05/15 21:15:09     91s] Extracting original clock gating for My_CLK...
[05/15 21:15:09     91s]   clock_tree My_CLK contains 661 sinks and 0 clock gates.
[05/15 21:15:09     91s] Extracting original clock gating for My_CLK done.
[05/15 21:15:09     91s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -early -clock_tree My_CLK 2.000
[05/15 21:15:09     91s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -late -clock_tree My_CLK 2.750
[05/15 21:15:09     91s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -early -clock_tree My_CLK 2.400
[05/15 21:15:09     91s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -late -clock_tree My_CLK 3.300
[05/15 21:15:09     91s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -rise -clock_tree My_CLK 1.000
[05/15 21:15:09     91s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -fall -clock_tree My_CLK 0.750
[05/15 21:15:09     91s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -rise -clock_tree My_CLK 1.000
[05/15 21:15:09     91s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -fall -clock_tree My_CLK 0.750
[05/15 21:15:09     91s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -rise -clock_tree My_CLK 1.200
[05/15 21:15:09     91s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -fall -clock_tree My_CLK 0.900
[05/15 21:15:09     91s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -rise -clock_tree My_CLK 1.200
[05/15 21:15:09     91s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -fall -clock_tree My_CLK 0.900
[05/15 21:15:09     91s] <CMD> set_ccopt_property clock_period -pin sysclk 50
[05/15 21:15:09     91s] <CMD> set_ccopt_property timing_connectivity_info {}
[05/15 21:15:09     91s] <CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_WC -sources sysclk -auto_sinks
[05/15 21:15:09     91s] The skew group My_CLK/ConstraintMode_WC was created. It contains 661 sinks and 1 sources.
[05/15 21:15:09     91s] <CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_WC true
[05/15 21:15:09     91s] <CMD> set_ccopt_property target_insertion_delay -skew_group My_CLK/ConstraintMode_WC 3.000
[05/15 21:15:09     91s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_WC My_CLK
[05/15 21:15:09     91s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_WC ConstraintMode_WC
[05/15 21:15:09     91s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_WC DelayCorner_WC
[05/15 21:15:09     91s] <CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_BC -sources sysclk -auto_sinks
[05/15 21:15:09     91s] The skew group My_CLK/ConstraintMode_BC was created. It contains 661 sinks and 1 sources.
[05/15 21:15:09     91s] <CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_BC true
[05/15 21:15:09     91s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_BC My_CLK
[05/15 21:15:09     91s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_BC ConstraintMode_BC
[05/15 21:15:09     91s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_BC DelayCorner_BC
[05/15 21:15:09     91s] <CMD> check_ccopt_clock_tree_convergence
[05/15 21:15:09     91s] Checking clock tree convergence...
[05/15 21:15:09     91s] Checking clock tree convergence done.
[05/15 21:15:09     91s] <CMD> get_ccopt_property auto_design_state_for_ilms
[05/15 21:15:09     91s] # ccopt_design
<CMD> ccopt_design
[05/15 21:15:09     91s] #% Begin ccopt_design (date=05/15 21:15:09, mem=1238.4M)
[05/15 21:15:09     91s] Turning off fast DC mode.
[05/15 21:15:09     91s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:31.7/0:04:28.5 (0.3), mem = 1545.9M
[05/15 21:15:09     91s] Runtime...
[05/15 21:15:09     91s] **INFO: User's settings:
[05/15 21:15:09     91s] setNanoRouteMode -extractThirdPartyCompatible       false
[05/15 21:15:09     91s] setDesignMode -process                              45
[05/15 21:15:09     91s] setExtractRCMode -coupling_c_th                     0.1
[05/15 21:15:09     91s] setExtractRCMode -engine                            preRoute
[05/15 21:15:09     91s] setExtractRCMode -relative_c_th                     1
[05/15 21:15:09     91s] setExtractRCMode -total_c_th                        0
[05/15 21:15:09     91s] setDelayCalMode -enable_high_fanout                 true
[05/15 21:15:09     91s] setDelayCalMode -engine                             aae
[05/15 21:15:09     91s] setDelayCalMode -ignoreNetLoad                      false
[05/15 21:15:09     91s] setDelayCalMode -socv_accuracy_mode                 low
[05/15 21:15:09     91s] setOptMode -preserveAllSequential                   true
[05/15 21:15:09     91s] setPlaceMode -honorSoftBlockage                     true
[05/15 21:15:09     91s] setPlaceMode -place_design_floorplan_mode           false
[05/15 21:15:09     91s] setPlaceMode -place_detail_check_route              true
[05/15 21:15:09     91s] setPlaceMode -place_detail_preserve_routing         true
[05/15 21:15:09     91s] setPlaceMode -place_detail_remove_affected_routing  true
[05/15 21:15:09     91s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/15 21:15:09     91s] setPlaceMode -place_global_clock_gate_aware         true
[05/15 21:15:09     91s] setPlaceMode -place_global_cong_effort              high
[05/15 21:15:09     91s] setPlaceMode -place_global_ignore_scan              true
[05/15 21:15:09     91s] setPlaceMode -place_global_ignore_spare             false
[05/15 21:15:09     91s] setPlaceMode -place_global_module_aware_spare       false
[05/15 21:15:09     91s] setPlaceMode -place_global_place_io_pins            true
[05/15 21:15:09     91s] setPlaceMode -place_global_reorder_scan             true
[05/15 21:15:09     91s] setPlaceMode -place_global_uniform_density          true
[05/15 21:15:09     91s] setPlaceMode -powerDriven                           false
[05/15 21:15:09     91s] setPlaceMode -timingDriven                          true
[05/15 21:15:09     91s] 
[05/15 21:15:09     91s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/15 21:15:09     91s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/15 21:15:09     91s] Set place::cacheFPlanSiteMark to 1
[05/15 21:15:09     91s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/15 21:15:09     91s] Using CCOpt effort standard.
[05/15 21:15:09     91s] CCOpt::Phase::Initialization...
[05/15 21:15:09     91s] Check Prerequisites...
[05/15 21:15:09     91s] Leaving CCOpt scope - CheckPlace...
[05/15 21:15:09     91s] OPERPROF: Starting checkPlace at level 1, MEM:1545.9M, EPOCH TIME: 1747358109.449228
[05/15 21:15:09     91s] z: 2, totalTracks: 1
[05/15 21:15:09     91s] z: 4, totalTracks: 1
[05/15 21:15:09     91s] z: 6, totalTracks: 1
[05/15 21:15:09     91s] z: 8, totalTracks: 1
[05/15 21:15:09     91s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 21:15:09     91s] All LLGs are deleted
[05/15 21:15:09     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1545.9M, EPOCH TIME: 1747358109.456030
[05/15 21:15:09     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1545.9M, EPOCH TIME: 1747358109.456880
[05/15 21:15:09     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1545.9M, EPOCH TIME: 1747358109.457285
[05/15 21:15:09     91s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1545.9M, EPOCH TIME: 1747358109.460046
[05/15 21:15:09     91s] Core basic site is CoreSite
[05/15 21:15:09     91s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1545.9M, EPOCH TIME: 1747358109.460425
[05/15 21:15:09     91s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.017, MEM:1545.9M, EPOCH TIME: 1747358109.477178
[05/15 21:15:09     91s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:15:09     91s] SiteArray: use 1,548,288 bytes
[05/15 21:15:09     91s] SiteArray: current memory after site array memory allocation 1545.9M
[05/15 21:15:09     91s] SiteArray: FP blocked sites are writable
[05/15 21:15:09     91s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.029, MEM:1545.9M, EPOCH TIME: 1747358109.488939
[05/15 21:15:09     91s] 
[05/15 21:15:09     91s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:09     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:1545.9M, EPOCH TIME: 1747358109.497953
[05/15 21:15:09     91s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1545.9M, EPOCH TIME: 1747358109.501278
[05/15 21:15:09     91s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:15:09     91s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1545.9M, EPOCH TIME: 1747358109.502296
[05/15 21:15:09     91s] Begin checking placement ... (start mem=1545.9M, init mem=1545.9M)
[05/15 21:15:09     91s] Begin checking exclusive groups violation ...
[05/15 21:15:09     91s] There are 0 groups to check, max #box is 0, total #box is 0
[05/15 21:15:09     91s] Finished checking exclusive groups violations. Found 0 Vio.
[05/15 21:15:09     91s] 
[05/15 21:15:09     91s] Running CheckPlace using 1 thread in normal mode...
[05/15 21:15:09     91s] 
[05/15 21:15:09     91s] ...checkPlace normal is done!
[05/15 21:15:09     91s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1545.9M, EPOCH TIME: 1747358109.521686
[05/15 21:15:09     91s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1545.9M, EPOCH TIME: 1747358109.522666
[05/15 21:15:09     91s] *info: Placed = 1867          
[05/15 21:15:09     91s] *info: Unplaced = 0           
[05/15 21:15:09     91s] Placement Density:6.18%(7630/123394)
[05/15 21:15:09     91s] Placement Density (including fixed std cells):6.18%(7630/123394)
[05/15 21:15:09     91s] All LLGs are deleted
[05/15 21:15:09     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1545.9M, EPOCH TIME: 1747358109.530125
[05/15 21:15:09     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1545.9M, EPOCH TIME: 1747358109.531131
[05/15 21:15:09     91s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1545.9M)
[05/15 21:15:09     91s] OPERPROF: Finished checkPlace at level 1, CPU:0.070, REAL:0.088, MEM:1545.9M, EPOCH TIME: 1747358109.537547
[05/15 21:15:09     91s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:09     91s] Innovus will update I/O latencies
[05/15 21:15:09     91s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/15 21:15:09     91s] 
[05/15 21:15:09     91s] 
[05/15 21:15:09     91s] 
[05/15 21:15:09     91s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:09     91s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:09     91s] Info: 1 threads available for lower-level modules during optimization.
[05/15 21:15:09     91s] Executing ccopt post-processing.
[05/15 21:15:09     91s] Synthesizing clock trees with CCOpt...
[05/15 21:15:09     91s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/15 21:15:09     91s] CCOpt::Phase::PreparingToBalance...
[05/15 21:15:09     91s] Leaving CCOpt scope - Initializing power interface...
[05/15 21:15:09     91s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:09     91s] 
[05/15 21:15:09     91s] Positive (advancing) pin insertion delays
[05/15 21:15:09     91s] =========================================
[05/15 21:15:09     91s] 
[05/15 21:15:09     91s] Found 0 advancing pin insertion delay (0.000% of 661 clock tree sinks)
[05/15 21:15:09     91s] 
[05/15 21:15:09     91s] Negative (delaying) pin insertion delays
[05/15 21:15:09     91s] ========================================
[05/15 21:15:09     91s] 
[05/15 21:15:09     91s] Found 0 delaying pin insertion delay (0.000% of 661 clock tree sinks)
[05/15 21:15:09     91s] Notify start of optimization...
[05/15 21:15:09     91s] Notify start of optimization done.
[05/15 21:15:09     91s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/15 21:15:09     91s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1545.9M, EPOCH TIME: 1747358109.569372
[05/15 21:15:09     91s] All LLGs are deleted
[05/15 21:15:09     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1545.9M, EPOCH TIME: 1747358109.577105
[05/15 21:15:09     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1545.9M, EPOCH TIME: 1747358109.577829
[05/15 21:15:09     91s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.012, MEM:1545.9M, EPOCH TIME: 1747358109.581146
[05/15 21:15:09     91s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=1545.9M
[05/15 21:15:09     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=1545.9M
[05/15 21:15:09     91s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1545.88 MB )
[05/15 21:15:09     91s] (I)      ==================== Layers =====================
[05/15 21:15:09     91s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:09     91s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:15:09     91s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:09     91s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:15:09     91s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:15:09     91s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:15:09     91s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:15:09     91s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:15:09     91s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:15:09     91s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:15:09     91s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:15:09     91s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:15:09     91s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:15:09     91s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:15:09     91s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:15:09     91s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:15:09     91s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:15:09     91s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:15:09     91s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:15:09     91s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:15:09     91s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:15:09     91s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:15:09     91s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:15:09     91s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:15:09     91s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:15:09     91s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:09     91s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:15:09     91s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:15:09     91s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:15:09     91s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:15:09     91s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:15:09     91s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:15:09     91s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:15:09     91s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:15:09     91s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:15:09     91s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:15:09     91s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:15:09     91s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:15:09     91s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:15:09     91s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:15:09     91s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:09     91s] (I)      Started Import and model ( Curr Mem: 1545.88 MB )
[05/15 21:15:09     91s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:09     91s] (I)      == Non-default Options ==
[05/15 21:15:09     91s] (I)      Maximum routing layer                              : 11
[05/15 21:15:09     91s] (I)      Number of threads                                  : 1
[05/15 21:15:09     91s] (I)      Method to set GCell size                           : row
[05/15 21:15:09     91s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:15:09     91s] (I)      Use row-based GCell size
[05/15 21:15:09     91s] (I)      Use row-based GCell align
[05/15 21:15:09     91s] (I)      layer 0 area = 80000
[05/15 21:15:09     91s] (I)      layer 1 area = 80000
[05/15 21:15:09     91s] (I)      layer 2 area = 80000
[05/15 21:15:09     91s] (I)      layer 3 area = 80000
[05/15 21:15:09     91s] (I)      layer 4 area = 80000
[05/15 21:15:09     91s] (I)      layer 5 area = 80000
[05/15 21:15:09     91s] (I)      layer 6 area = 80000
[05/15 21:15:09     91s] (I)      layer 7 area = 80000
[05/15 21:15:09     91s] (I)      layer 8 area = 80000
[05/15 21:15:09     91s] (I)      layer 9 area = 400000
[05/15 21:15:09     91s] (I)      layer 10 area = 400000
[05/15 21:15:09     91s] (I)      GCell unit size   : 3420
[05/15 21:15:09     91s] (I)      GCell multiplier  : 1
[05/15 21:15:09     91s] (I)      GCell row height  : 3420
[05/15 21:15:09     91s] (I)      Actual row height : 3420
[05/15 21:15:09     91s] (I)      GCell align ref   : 616000 616420
[05/15 21:15:09     91s] [NR-eGR] Track table information for default rule: 
[05/15 21:15:09     91s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:15:09     91s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:15:09     91s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:15:09     91s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:15:09     91s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:15:09     91s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:15:09     91s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:15:09     91s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:15:09     91s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:15:09     91s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:15:09     91s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:15:09     91s] (I)      ==================== Default via =====================
[05/15 21:15:09     91s] (I)      +----+------------------+----------------------------+
[05/15 21:15:09     91s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 21:15:09     91s] (I)      +----+------------------+----------------------------+
[05/15 21:15:09     91s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 21:15:09     91s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 21:15:09     91s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 21:15:09     91s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 21:15:09     91s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 21:15:09     91s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 21:15:09     91s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 21:15:09     91s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 21:15:09     91s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 21:15:09     91s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 21:15:09     91s] (I)      +----+------------------+----------------------------+
[05/15 21:15:09     91s] [NR-eGR] Read 1171 PG shapes
[05/15 21:15:09     91s] [NR-eGR] Read 0 clock shapes
[05/15 21:15:09     91s] [NR-eGR] Read 0 other shapes
[05/15 21:15:09     91s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:15:09     91s] [NR-eGR] #Instance Blockages : 640
[05/15 21:15:09     91s] [NR-eGR] #PG Blockages       : 1171
[05/15 21:15:09     91s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:15:09     91s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:15:09     91s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:15:09     91s] [NR-eGR] #Other Blockages    : 0
[05/15 21:15:09     91s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:15:09     91s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 21:15:09     91s] [NR-eGR] Read 1889 nets ( ignored 0 )
[05/15 21:15:09     91s] (I)      early_global_route_priority property id does not exist.
[05/15 21:15:09     91s] (I)      Read Num Blocks=1811  Num Prerouted Wires=0  Num CS=0
[05/15 21:15:09     91s] (I)      Layer 1 (V) : #blockages 634 : #preroutes 0
[05/15 21:15:09     91s] (I)      Layer 2 (H) : #blockages 348 : #preroutes 0
[05/15 21:15:09     91s] (I)      Layer 3 (V) : #blockages 761 : #preroutes 0
[05/15 21:15:09     91s] (I)      Layer 4 (H) : #blockages 47 : #preroutes 0
[05/15 21:15:09     92s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:09     92s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:15:09     92s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:09     92s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:15:09     92s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:09     92s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 21:15:09     92s] (I)      Number of ignored nets                =      0
[05/15 21:15:09     92s] (I)      Number of connected nets              =      0
[05/15 21:15:09     92s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 21:15:09     92s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/15 21:15:09     92s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:15:09     92s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:15:09     92s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:15:09     92s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:15:09     92s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:15:09     92s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:15:09     92s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:15:09     92s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/15 21:15:09     92s] (I)      Ndr track 0 does not exist
[05/15 21:15:10     92s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:15:10     92s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:15:10     92s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:15:10     92s] (I)      Site width          :   400  (dbu)
[05/15 21:15:10     92s] (I)      Row height          :  3420  (dbu)
[05/15 21:15:10     92s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:15:10     92s] (I)      GCell width         :  3420  (dbu)
[05/15 21:15:10     92s] (I)      GCell height        :  3420  (dbu)
[05/15 21:15:10     92s] (I)      Grid                :   585   550    11
[05/15 21:15:10     92s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:15:10     92s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 21:15:10     92s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 21:15:10     92s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:15:10     92s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:15:10     92s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:15:10     92s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:15:10     92s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:15:10     92s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 21:15:10     92s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:15:10     92s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:15:10     92s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:15:10     92s] (I)      --------------------------------------------------------
[05/15 21:15:10     92s] 
[05/15 21:15:10     92s] [NR-eGR] ============ Routing rule table ============
[05/15 21:15:10     92s] [NR-eGR] Rule id: 0  Nets: 1868
[05/15 21:15:10     92s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:15:10     92s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:15:10     92s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:15:10     92s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:15:10     92s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:15:10     92s] [NR-eGR] ========================================
[05/15 21:15:10     92s] [NR-eGR] 
[05/15 21:15:10     92s] (I)      =============== Blocked Tracks ===============
[05/15 21:15:10     92s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:10     92s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:15:10     92s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:10     92s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:15:10     92s] (I)      |     2 | 2750000 |   125926 |         4.58% |
[05/15 21:15:10     92s] (I)      |     3 | 2893995 |    59196 |         2.05% |
[05/15 21:15:10     92s] (I)      |     4 | 2750000 |   164127 |         5.97% |
[05/15 21:15:10     92s] (I)      |     5 | 2893995 |    47515 |         1.64% |
[05/15 21:15:10     92s] (I)      |     6 | 2750000 |        0 |         0.00% |
[05/15 21:15:10     92s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 21:15:10     92s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 21:15:10     92s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 21:15:10     92s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 21:15:10     92s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 21:15:10     92s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:10     92s] (I)      Finished Import and model ( CPU: 0.38 sec, Real: 0.43 sec, Curr Mem: 1588.30 MB )
[05/15 21:15:10     92s] (I)      Reset routing kernel
[05/15 21:15:10     92s] (I)      Started Global Routing ( Curr Mem: 1588.30 MB )
[05/15 21:15:10     92s] (I)      totalPins=7491  totalGlobalPin=7491 (100.00%)
[05/15 21:15:10     92s] (I)      total 2D Cap : 24448649 = (12627972 H, 11820677 V)
[05/15 21:15:10     92s] [NR-eGR] Layer group 1: route 1868 net(s) in layer range [2, 11]
[05/15 21:15:10     92s] (I)      
[05/15 21:15:10     92s] (I)      ============  Phase 1a Route ============
[05/15 21:15:10     92s] (I)      Usage: 26051 = (13770 H, 12281 V) = (0.11% H, 0.10% V) = (2.355e+04um H, 2.100e+04um V)
[05/15 21:15:10     92s] (I)      
[05/15 21:15:10     92s] (I)      ============  Phase 1b Route ============
[05/15 21:15:10     92s] (I)      Usage: 26051 = (13770 H, 12281 V) = (0.11% H, 0.10% V) = (2.355e+04um H, 2.100e+04um V)
[05/15 21:15:10     92s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.454721e+04um
[05/15 21:15:10     92s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 21:15:10     92s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 21:15:10     92s] (I)      
[05/15 21:15:10     92s] (I)      ============  Phase 1c Route ============
[05/15 21:15:10     92s] (I)      Usage: 26051 = (13770 H, 12281 V) = (0.11% H, 0.10% V) = (2.355e+04um H, 2.100e+04um V)
[05/15 21:15:10     92s] (I)      
[05/15 21:15:10     92s] (I)      ============  Phase 1d Route ============
[05/15 21:15:10     92s] (I)      Usage: 26051 = (13770 H, 12281 V) = (0.11% H, 0.10% V) = (2.355e+04um H, 2.100e+04um V)
[05/15 21:15:10     92s] (I)      
[05/15 21:15:10     92s] (I)      ============  Phase 1e Route ============
[05/15 21:15:10     92s] (I)      Usage: 26051 = (13770 H, 12281 V) = (0.11% H, 0.10% V) = (2.355e+04um H, 2.100e+04um V)
[05/15 21:15:10     92s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.454721e+04um
[05/15 21:15:10     92s] (I)      
[05/15 21:15:10     92s] (I)      ============  Phase 1l Route ============
[05/15 21:15:10     92s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 21:15:10     92s] (I)      Layer  2:    2620784     14005         0      105139     2640821    ( 3.83%) 
[05/15 21:15:10     92s] (I)      Layer  3:    2831914     13658         0       44091     2846709    ( 1.53%) 
[05/15 21:15:10     92s] (I)      Layer  4:    2592608       436         0      116519     2629441    ( 4.24%) 
[05/15 21:15:10     92s] (I)      Layer  5:    2842060         1         0       38718     2852082    ( 1.34%) 
[05/15 21:15:10     92s] (I)      Layer  6:    2745000        50         0           0     2745961    ( 0.00%) 
[05/15 21:15:10     92s] (I)      Layer  7:    2889048       118         0           0     2890800    ( 0.00%) 
[05/15 21:15:10     92s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 21:15:10     92s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 21:15:10     92s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 21:15:10     92s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 21:15:10     92s] (I)      Total:      24407524     28268         0      304737    24497007    ( 1.23%) 
[05/15 21:15:10     92s] (I)      
[05/15 21:15:10     92s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 21:15:10     92s] [NR-eGR]                        OverCon            
[05/15 21:15:10     92s] [NR-eGR]                         #Gcell     %Gcell
[05/15 21:15:10     92s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 21:15:10     92s] [NR-eGR] ----------------------------------------------
[05/15 21:15:10     92s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:10     92s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:10     92s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:10     92s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:10     92s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:10     92s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:10     92s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:10     92s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:10     92s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:10     92s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:10     92s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:10     92s] [NR-eGR] ----------------------------------------------
[05/15 21:15:10     92s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 21:15:10     92s] [NR-eGR] 
[05/15 21:15:10     92s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.29 sec, Curr Mem: 1596.30 MB )
[05/15 21:15:10     92s] (I)      total 2D Cap : 24451302 = (12628446 H, 11822856 V)
[05/15 21:15:10     92s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:15:10     92s] (I)      ============= Track Assignment ============
[05/15 21:15:10     92s] (I)      Started Track Assignment (1T) ( Curr Mem: 1596.30 MB )
[05/15 21:15:10     92s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 21:15:10     92s] (I)      Run Multi-thread track assignment
[05/15 21:15:10     92s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1601.55 MB )
[05/15 21:15:10     92s] (I)      Started Export ( Curr Mem: 1601.55 MB )
[05/15 21:15:10     92s] [NR-eGR]                  Length (um)   Vias 
[05/15 21:15:10     92s] [NR-eGR] ------------------------------------
[05/15 21:15:10     92s] [NR-eGR]  Metal1   (1H)             0   7470 
[05/15 21:15:10     92s] [NR-eGR]  Metal2   (2V)         21152  11839 
[05/15 21:15:10     92s] [NR-eGR]  Metal3   (3H)         23803    151 
[05/15 21:15:10     92s] [NR-eGR]  Metal4   (4V)           761      2 
[05/15 21:15:10     92s] [NR-eGR]  Metal5   (5H)             0      2 
[05/15 21:15:10     92s] [NR-eGR]  Metal6   (6V)            82      2 
[05/15 21:15:10     92s] [NR-eGR]  Metal7   (7H)           202      0 
[05/15 21:15:10     92s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 21:15:10     92s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 21:15:10     92s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 21:15:10     92s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 21:15:10     92s] [NR-eGR] ------------------------------------
[05/15 21:15:10     92s] [NR-eGR]           Total        46001  19466 
[05/15 21:15:10     92s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:10     92s] [NR-eGR] Total half perimeter of net bounding box: 36035um
[05/15 21:15:10     92s] [NR-eGR] Total length: 46001um, number of vias: 19466
[05/15 21:15:10     92s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:10     92s] [NR-eGR] Total eGR-routed clock nets wire length: 3313um, number of vias: 1823
[05/15 21:15:10     92s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:10     92s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1601.55 MB )
[05/15 21:15:10     92s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.91 sec, Real: 1.06 sec, Curr Mem: 1565.55 MB )
[05/15 21:15:10     92s] (I)      ==================================== Runtime Summary =====================================
[05/15 21:15:10     92s] (I)       Step                                         %      Start     Finish      Real       CPU 
[05/15 21:15:10     92s] (I)      ------------------------------------------------------------------------------------------
[05/15 21:15:10     92s] (I)       Early Global Route kernel              100.00%  50.47 sec  51.53 sec  1.06 sec  0.91 sec 
[05/15 21:15:10     92s] (I)       +-Import and model                      40.40%  50.48 sec  50.91 sec  0.43 sec  0.38 sec 
[05/15 21:15:10     92s] (I)       | +-Create place DB                      1.37%  50.48 sec  50.49 sec  0.01 sec  0.01 sec 
[05/15 21:15:10     92s] (I)       | | +-Import place data                  1.35%  50.48 sec  50.49 sec  0.01 sec  0.01 sec 
[05/15 21:15:10     92s] (I)       | | | +-Read instances and placement     0.65%  50.48 sec  50.49 sec  0.01 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | | +-Read nets                        0.65%  50.49 sec  50.49 sec  0.01 sec  0.01 sec 
[05/15 21:15:10     92s] (I)       | +-Create route DB                     33.80%  50.49 sec  50.85 sec  0.36 sec  0.32 sec 
[05/15 21:15:10     92s] (I)       | | +-Import route data (1T)            33.47%  50.50 sec  50.85 sec  0.36 sec  0.32 sec 
[05/15 21:15:10     92s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.30%  50.52 sec  50.52 sec  0.00 sec  0.01 sec 
[05/15 21:15:10     92s] (I)       | | | | +-Read routing blockages         0.00%  50.52 sec  50.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | | | +-Read instance blockages        0.10%  50.52 sec  50.52 sec  0.00 sec  0.01 sec 
[05/15 21:15:10     92s] (I)       | | | | +-Read PG blockages              0.04%  50.52 sec  50.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | | | +-Read clock blockages           0.00%  50.52 sec  50.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | | | +-Read other blockages           0.00%  50.52 sec  50.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | | | +-Read halo blockages            0.00%  50.52 sec  50.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | | | +-Read boundary cut boxes        0.00%  50.52 sec  50.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | | +-Read blackboxes                  0.00%  50.52 sec  50.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | | +-Read prerouted                   0.02%  50.52 sec  50.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | | +-Read unlegalized nets            0.03%  50.52 sec  50.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | | +-Read nets                        0.25%  50.52 sec  50.53 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | | +-Set up via pillars               0.00%  50.53 sec  50.53 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | | +-Initialize 3D grid graph         1.45%  50.53 sec  50.54 sec  0.02 sec  0.01 sec 
[05/15 21:15:10     92s] (I)       | | | +-Model blockage capacity         29.21%  50.54 sec  50.85 sec  0.31 sec  0.29 sec 
[05/15 21:15:10     92s] (I)       | | | | +-Initialize 3D capacity        27.86%  50.54 sec  50.84 sec  0.30 sec  0.28 sec 
[05/15 21:15:10     92s] (I)       | +-Read aux data                        0.00%  50.85 sec  50.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | +-Others data preparation              0.67%  50.85 sec  50.86 sec  0.01 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | +-Create route kernel                  4.43%  50.86 sec  50.91 sec  0.05 sec  0.05 sec 
[05/15 21:15:10     92s] (I)       +-Global Routing                        27.47%  50.91 sec  51.21 sec  0.29 sec  0.22 sec 
[05/15 21:15:10     92s] (I)       | +-Initialization                       0.16%  50.91 sec  50.91 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | +-Net group 1                         16.33%  50.92 sec  51.09 sec  0.17 sec  0.13 sec 
[05/15 21:15:10     92s] (I)       | | +-Generate topology                  0.33%  50.92 sec  50.92 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | +-Phase 1a                           1.72%  50.97 sec  50.99 sec  0.02 sec  0.01 sec 
[05/15 21:15:10     92s] (I)       | | | +-Pattern routing (1T)             1.24%  50.97 sec  50.98 sec  0.01 sec  0.01 sec 
[05/15 21:15:10     92s] (I)       | | | +-Add via demand to 2D             0.43%  50.98 sec  50.99 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | +-Phase 1b                           0.35%  50.99 sec  50.99 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | +-Phase 1c                           0.00%  50.99 sec  50.99 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | +-Phase 1d                           0.00%  50.99 sec  50.99 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | +-Phase 1e                           0.64%  50.99 sec  51.00 sec  0.01 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | | +-Route legalization               0.00%  50.99 sec  50.99 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | +-Phase 1l                           8.48%  51.00 sec  51.09 sec  0.09 sec  0.07 sec 
[05/15 21:15:10     92s] (I)       | | | +-Layer assignment (1T)            4.99%  51.04 sec  51.09 sec  0.05 sec  0.03 sec 
[05/15 21:15:10     92s] (I)       | +-Clean cong LA                        0.00%  51.09 sec  51.09 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       +-Export 3D cong map                    11.87%  51.21 sec  51.33 sec  0.13 sec  0.13 sec 
[05/15 21:15:10     92s] (I)       | +-Export 2D cong map                   1.31%  51.32 sec  51.33 sec  0.01 sec  0.01 sec 
[05/15 21:15:10     92s] (I)       +-Extract Global 3D Wires                0.12%  51.33 sec  51.33 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       +-Track Assignment (1T)                 14.88%  51.33 sec  51.49 sec  0.16 sec  0.15 sec 
[05/15 21:15:10     92s] (I)       | +-Initialization                       0.04%  51.33 sec  51.34 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | +-Track Assignment Kernel             14.71%  51.34 sec  51.49 sec  0.16 sec  0.15 sec 
[05/15 21:15:10     92s] (I)       | +-Free Memory                          0.00%  51.49 sec  51.49 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       +-Export                                 2.62%  51.49 sec  51.52 sec  0.03 sec  0.03 sec 
[05/15 21:15:10     92s] (I)       | +-Export DB wires                      1.07%  51.49 sec  51.50 sec  0.01 sec  0.01 sec 
[05/15 21:15:10     92s] (I)       | | +-Export all nets                    0.82%  51.49 sec  51.50 sec  0.01 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | | +-Set wire vias                      0.17%  51.50 sec  51.50 sec  0.00 sec  0.01 sec 
[05/15 21:15:10     92s] (I)       | +-Report wirelength                    1.02%  51.50 sec  51.52 sec  0.01 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       | +-Update net boxes                     0.46%  51.52 sec  51.52 sec  0.00 sec  0.01 sec 
[05/15 21:15:10     92s] (I)       | +-Update timing                        0.00%  51.52 sec  51.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)       +-Postprocess design                     0.46%  51.53 sec  51.53 sec  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)      ===================== Summary by functions =====================
[05/15 21:15:10     92s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 21:15:10     92s] (I)      ----------------------------------------------------------------
[05/15 21:15:10     92s] (I)        0  Early Global Route kernel      100.00%  1.06 sec  0.91 sec 
[05/15 21:15:10     92s] (I)        1  Import and model                40.40%  0.43 sec  0.38 sec 
[05/15 21:15:10     92s] (I)        1  Global Routing                  27.47%  0.29 sec  0.22 sec 
[05/15 21:15:10     92s] (I)        1  Track Assignment (1T)           14.88%  0.16 sec  0.15 sec 
[05/15 21:15:10     92s] (I)        1  Export 3D cong map              11.87%  0.13 sec  0.13 sec 
[05/15 21:15:10     92s] (I)        1  Export                           2.62%  0.03 sec  0.03 sec 
[05/15 21:15:10     92s] (I)        1  Postprocess design               0.46%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        1  Extract Global 3D Wires          0.12%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        2  Create route DB                 33.80%  0.36 sec  0.32 sec 
[05/15 21:15:10     92s] (I)        2  Net group 1                     16.33%  0.17 sec  0.13 sec 
[05/15 21:15:10     92s] (I)        2  Track Assignment Kernel         14.71%  0.16 sec  0.15 sec 
[05/15 21:15:10     92s] (I)        2  Create route kernel              4.43%  0.05 sec  0.05 sec 
[05/15 21:15:10     92s] (I)        2  Create place DB                  1.37%  0.01 sec  0.01 sec 
[05/15 21:15:10     92s] (I)        2  Export 2D cong map               1.31%  0.01 sec  0.01 sec 
[05/15 21:15:10     92s] (I)        2  Export DB wires                  1.07%  0.01 sec  0.01 sec 
[05/15 21:15:10     92s] (I)        2  Report wirelength                1.02%  0.01 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        2  Others data preparation          0.67%  0.01 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        2  Update net boxes                 0.46%  0.00 sec  0.01 sec 
[05/15 21:15:10     92s] (I)        2  Initialization                   0.20%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        3  Import route data (1T)          33.47%  0.36 sec  0.32 sec 
[05/15 21:15:10     92s] (I)        3  Phase 1l                         8.48%  0.09 sec  0.07 sec 
[05/15 21:15:10     92s] (I)        3  Phase 1a                         1.72%  0.02 sec  0.01 sec 
[05/15 21:15:10     92s] (I)        3  Import place data                1.35%  0.01 sec  0.01 sec 
[05/15 21:15:10     92s] (I)        3  Export all nets                  0.82%  0.01 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        3  Phase 1e                         0.64%  0.01 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        3  Phase 1b                         0.35%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        3  Generate topology                0.33%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        3  Set wire vias                    0.17%  0.00 sec  0.01 sec 
[05/15 21:15:10     92s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        4  Model blockage capacity         29.21%  0.31 sec  0.29 sec 
[05/15 21:15:10     92s] (I)        4  Layer assignment (1T)            4.99%  0.05 sec  0.03 sec 
[05/15 21:15:10     92s] (I)        4  Initialize 3D grid graph         1.45%  0.02 sec  0.01 sec 
[05/15 21:15:10     92s] (I)        4  Pattern routing (1T)             1.24%  0.01 sec  0.01 sec 
[05/15 21:15:10     92s] (I)        4  Read nets                        0.90%  0.01 sec  0.01 sec 
[05/15 21:15:10     92s] (I)        4  Read instances and placement     0.65%  0.01 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        4  Add via demand to 2D             0.43%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        4  Read blockages ( Layer 2-11 )    0.30%  0.00 sec  0.01 sec 
[05/15 21:15:10     92s] (I)        4  Read unlegalized nets            0.03%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        4  Read prerouted                   0.02%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        5  Initialize 3D capacity          27.86%  0.30 sec  0.28 sec 
[05/15 21:15:10     92s] (I)        5  Read instance blockages          0.10%  0.00 sec  0.01 sec 
[05/15 21:15:10     92s] (I)        5  Read PG blockages                0.04%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 21:15:10     92s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.0 real=0:00:01.1)
[05/15 21:15:10     92s] Legalization setup...
[05/15 21:15:10     92s] Using cell based legalization.
[05/15 21:15:10     92s] Initializing placement interface...
[05/15 21:15:10     92s]   Use check_library -place or consult logv if problems occur.
[05/15 21:15:10     92s]   Leaving CCOpt scope - Initializing placement interface...
[05/15 21:15:10     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:1558.6M, EPOCH TIME: 1747358110.707197
[05/15 21:15:10     92s] z: 2, totalTracks: 1
[05/15 21:15:10     92s] z: 4, totalTracks: 1
[05/15 21:15:10     92s] z: 6, totalTracks: 1
[05/15 21:15:10     92s] z: 8, totalTracks: 1
[05/15 21:15:10     92s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 21:15:10     92s] All LLGs are deleted
[05/15 21:15:10     92s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1558.6M, EPOCH TIME: 1747358110.711927
[05/15 21:15:10     92s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1558.6M, EPOCH TIME: 1747358110.712390
[05/15 21:15:10     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1558.6M, EPOCH TIME: 1747358110.712903
[05/15 21:15:10     92s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1558.6M, EPOCH TIME: 1747358110.714309
[05/15 21:15:10     92s] Core basic site is CoreSite
[05/15 21:15:10     92s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1558.6M, EPOCH TIME: 1747358110.740506
[05/15 21:15:10     92s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.037, MEM:1558.6M, EPOCH TIME: 1747358110.777775
[05/15 21:15:10     92s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:15:10     92s] SiteArray: use 1,548,288 bytes
[05/15 21:15:10     92s] SiteArray: current memory after site array memory allocation 1558.6M
[05/15 21:15:10     92s] SiteArray: FP blocked sites are writable
[05/15 21:15:10     92s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:15:10     92s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1558.6M, EPOCH TIME: 1747358110.789692
[05/15 21:15:10     92s] Process 42643 wires and vias for routing blockage and capacity analysis
[05/15 21:15:10     92s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.015, MEM:1558.6M, EPOCH TIME: 1747358110.804662
[05/15 21:15:10     92s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.096, MEM:1558.6M, EPOCH TIME: 1747358110.810195
[05/15 21:15:10     92s] 
[05/15 21:15:10     92s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:10     92s] OPERPROF:     Starting CMU at level 3, MEM:1558.6M, EPOCH TIME: 1747358110.814488
[05/15 21:15:10     92s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1558.6M, EPOCH TIME: 1747358110.818063
[05/15 21:15:10     92s] 
[05/15 21:15:10     92s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:15:10     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.108, MEM:1558.6M, EPOCH TIME: 1747358110.820575
[05/15 21:15:10     92s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1558.6M, EPOCH TIME: 1747358110.823140
[05/15 21:15:10     92s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1558.6M, EPOCH TIME: 1747358110.823313
[05/15 21:15:10     92s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1558.6MB).
[05/15 21:15:10     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.120, MEM:1558.6M, EPOCH TIME: 1747358110.827134
[05/15 21:15:10     92s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:10     92s] Initializing placement interface done.
[05/15 21:15:10     92s] Leaving CCOpt scope - Cleaning up placement interface...
[05/15 21:15:10     92s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1558.6M, EPOCH TIME: 1747358110.827433
[05/15 21:15:10     92s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1558.6M, EPOCH TIME: 1747358110.837772
[05/15 21:15:10     92s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:10     92s] Leaving CCOpt scope - Initializing placement interface...
[05/15 21:15:10     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:1558.6M, EPOCH TIME: 1747358110.856036
[05/15 21:15:10     92s] z: 2, totalTracks: 1
[05/15 21:15:10     92s] z: 4, totalTracks: 1
[05/15 21:15:10     92s] z: 6, totalTracks: 1
[05/15 21:15:10     92s] z: 8, totalTracks: 1
[05/15 21:15:10     92s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:15:10     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1558.6M, EPOCH TIME: 1747358110.860750
[05/15 21:15:10     92s] 
[05/15 21:15:10     92s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:10     92s] OPERPROF:     Starting CMU at level 3, MEM:1558.6M, EPOCH TIME: 1747358110.897525
[05/15 21:15:10     92s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1558.6M, EPOCH TIME: 1747358110.899600
[05/15 21:15:10     92s] 
[05/15 21:15:10     92s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:15:10     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.043, MEM:1558.6M, EPOCH TIME: 1747358110.903496
[05/15 21:15:10     92s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1558.6M, EPOCH TIME: 1747358110.906568
[05/15 21:15:10     92s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1558.6M, EPOCH TIME: 1747358110.906693
[05/15 21:15:10     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1558.6MB).
[05/15 21:15:10     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.054, MEM:1558.6M, EPOCH TIME: 1747358110.910305
[05/15 21:15:10     92s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:10     92s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:10     92s] (I)      Load db... (mem=1558.6M)
[05/15 21:15:10     92s] (I)      Read data from FE... (mem=1558.6M)
[05/15 21:15:10     92s] (I)      Number of ignored instance 0
[05/15 21:15:10     92s] (I)      Number of inbound cells 0
[05/15 21:15:10     92s] (I)      Number of opened ILM blockages 0
[05/15 21:15:10     92s] (I)      Number of instances temporarily fixed by detailed placement 30
[05/15 21:15:10     92s] (I)      numMoveCells=1867, numMacros=30  numPads=25  numMultiRowHeightInsts=0
[05/15 21:15:10     92s] (I)      cell height: 3420, count: 1867
[05/15 21:15:10     92s] (I)      Read rows... (mem=1558.6M)
[05/15 21:15:10     92s] (I)      Reading non-standard rows with height 6840
[05/15 21:15:10     92s] (I)      Done Read rows (cpu=0.000s, mem=1558.6M)
[05/15 21:15:10     92s] (I)      Done Read data from FE (cpu=0.010s, mem=1558.6M)
[05/15 21:15:10     92s] (I)      Done Load db (cpu=0.010s, mem=1558.6M)
[05/15 21:15:10     92s] (I)      Constructing placeable region... (mem=1558.6M)
[05/15 21:15:10     92s] (I)      Constructing bin map
[05/15 21:15:10     92s] (I)      Initialize bin information with width=34200 height=34200
[05/15 21:15:10     92s] (I)      Done constructing bin map
[05/15 21:15:10     92s] (I)      Compute region effective width... (mem=1558.6M)
[05/15 21:15:10     92s] (I)      Done Compute region effective width (cpu=0.000s, mem=1558.6M)
[05/15 21:15:10     92s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1558.6M)
[05/15 21:15:10     92s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/15 21:15:10     92s] Validating CTS configuration...
[05/15 21:15:10     92s] Checking module port directions...
[05/15 21:15:10     92s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:10     92s] Non-default CCOpt properties:
[05/15 21:15:10     92s]   Public non-default CCOpt properties:
[05/15 21:15:10     92s]     buffer_cells is set for at least one object
[05/15 21:15:10     92s]     cts_merge_clock_gates is set for at least one object
[05/15 21:15:10     92s]     cts_merge_clock_logic is set for at least one object
[05/15 21:15:10     92s]     inverter_cells is set for at least one object
[05/15 21:15:10     92s]     route_type is set for at least one object
[05/15 21:15:10     92s]     source_latency is set for at least one object
[05/15 21:15:10     92s]     target_insertion_delay is set for at least one object
[05/15 21:15:10     92s]     target_max_trans is set for at least one object
[05/15 21:15:10     92s]     target_max_trans_sdc is set for at least one object
[05/15 21:15:10     92s]   No private non-default CCOpt properties
[05/15 21:15:10     92s] Route type trimming info:
[05/15 21:15:10     92s]   No route type modifications were made.
[05/15 21:15:10     92s] 
[05/15 21:15:10     92s] Trim Metal Layers:
[05/15 21:15:10     92s] LayerId::1 widthSet size::1
[05/15 21:15:10     92s] LayerId::2 widthSet size::1
[05/15 21:15:10     92s] LayerId::3 widthSet size::1
[05/15 21:15:10     92s] LayerId::4 widthSet size::1
[05/15 21:15:10     92s] LayerId::5 widthSet size::1
[05/15 21:15:10     92s] LayerId::6 widthSet size::1
[05/15 21:15:10     92s] LayerId::7 widthSet size::1
[05/15 21:15:10     92s] LayerId::8 widthSet size::1
[05/15 21:15:10     92s] LayerId::9 widthSet size::1
[05/15 21:15:10     92s] LayerId::10 widthSet size::1
[05/15 21:15:10     92s] LayerId::11 widthSet size::1
[05/15 21:15:10     92s] Updating RC grid for preRoute extraction ...
[05/15 21:15:10     92s] eee: pegSigSF::1.070000
[05/15 21:15:10     92s] Initializing multi-corner resistance tables ...
[05/15 21:15:11     92s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/15 21:15:11     92s] eee: l::2 avDens::0.041226 usedTrk::1762.413161 availTrk::42750.000000 sigTrk::1762.413161
[05/15 21:15:11     92s] eee: l::3 avDens::0.040224 usedTrk::1629.059358 availTrk::40500.000000 sigTrk::1629.059358
[05/15 21:15:11     92s] eee: l::4 avDens::0.011736 usedTrk::383.325438 availTrk::32661.000000 sigTrk::383.325438
[05/15 21:15:11     92s] eee: l::5 avDens::0.011601 usedTrk::163.922223 availTrk::14130.000000 sigTrk::163.922223
[05/15 21:15:11     92s] eee: l::6 avDens::0.009400 usedTrk::4.822222 availTrk::513.000000 sigTrk::4.822222
[05/15 21:15:11     92s] eee: l::7 avDens::0.010108 usedTrk::11.826316 availTrk::1170.000000 sigTrk::11.826316
[05/15 21:15:11     92s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:11     92s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:11     92s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:11     92s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:11     92s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:15:11     92s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.022743 ; aWlH: 0.000000 ; Pmax: 0.804900 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 21:15:11     93s] End AAE Lib Interpolated Model. (MEM=1558.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] (I)      Initializing Steiner engine. 
[05/15 21:15:11     93s] (I)      ==================== Layers =====================
[05/15 21:15:11     93s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:11     93s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:15:11     93s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:11     93s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:15:11     93s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:15:11     93s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:15:11     93s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:15:11     93s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:15:11     93s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:15:11     93s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:15:11     93s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:15:11     93s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:15:11     93s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:15:11     93s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:15:11     93s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:15:11     93s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:15:11     93s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:15:11     93s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:15:11     93s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:15:11     93s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:15:11     93s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:15:11     93s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:15:11     93s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:15:11     93s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:15:11     93s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:15:11     93s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:11     93s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:15:11     93s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:15:11     93s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:15:11     93s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:15:11     93s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:15:11     93s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:15:11     93s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:15:11     93s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:15:11     93s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:15:11     93s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:15:11     93s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:15:11     93s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:15:11     93s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:15:11     93s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:15:11     93s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:11     93s] Library trimming buffers in power domain auto-default and half-corner DelayCorner_WC:both.late removed 0 of 8 cells
[05/15 21:15:11     93s] Original list had 8 cells:
[05/15 21:15:11     93s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/15 21:15:11     93s] Library trimming was not able to trim any cells:
[05/15 21:15:11     93s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Library trimming inverters in power domain auto-default and half-corner DelayCorner_WC:both.late removed 1 of 9 cells
[05/15 21:15:11     93s] Original list had 9 cells:
[05/15 21:15:11     93s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
[05/15 21:15:11     93s] New trimmed list has 8 cells:
[05/15 21:15:11     93s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1 
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:11     93s] Accumulated time to calculate placeable region: 0
[05/15 21:15:13     95s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of sysclk, which drives the root of clock_tree My_CLK. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[05/15 21:15:13     95s] Clock tree balancer configuration for clock_tree My_CLK:
[05/15 21:15:13     95s] Non-default CCOpt properties:
[05/15 21:15:13     95s]   Public non-default CCOpt properties:
[05/15 21:15:13     95s]     cts_merge_clock_gates: true (default: false)
[05/15 21:15:13     95s]     cts_merge_clock_logic: true (default: false)
[05/15 21:15:13     95s]     route_type (leaf): default_route_type_leaf (default: default)
[05/15 21:15:13     95s]     route_type (top): default_route_type_nonleaf (default: default)
[05/15 21:15:13     95s]     route_type (trunk): default_route_type_nonleaf (default: default)
[05/15 21:15:13     95s]   No private non-default CCOpt properties
[05/15 21:15:13     95s] For power domain auto-default:
[05/15 21:15:13     95s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/15 21:15:13     95s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
[05/15 21:15:13     95s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[05/15 21:15:13     95s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[05/15 21:15:13     95s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 123393.942um^2
[05/15 21:15:13     95s] Top Routing info:
[05/15 21:15:13     95s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 21:15:13     95s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/15 21:15:13     95s] Trunk Routing info:
[05/15 21:15:13     95s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 21:15:13     95s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/15 21:15:13     95s] Leaf Routing info:
[05/15 21:15:13     95s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 21:15:13     95s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/15 21:15:13     95s] For timing_corner DelayCorner_WC:both, late and power domain auto-default:
[05/15 21:15:13     95s]   Slew time target (leaf):    0.100ns
[05/15 21:15:13     95s]   Slew time target (trunk):   0.100ns
[05/15 21:15:13     95s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/15 21:15:13     95s]   Buffer unit delay: 0.105ns
[05/15 21:15:13     95s]   Buffer max distance: 449.275um
[05/15 21:15:13     95s] Fastest wire driving cells and distances:
[05/15 21:15:13     95s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.275um, saturatedSlew=0.086ns, speed=3197.687um per ns, cellArea=18.269um^2 per 1000um}
[05/15 21:15:13     95s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=357.183um, saturatedSlew=0.084ns, speed=4434.301um per ns, cellArea=18.192um^2 per 1000um}
[05/15 21:15:13     95s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=448.955um, saturatedSlew=0.090ns, speed=1281.264um per ns, cellArea=33.518um^2 per 1000um}
[05/15 21:15:13     95s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.231um, saturatedSlew=0.090ns, speed=1282.418um per ns, cellArea=30.452um^2 per 1000um}
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Logic Sizing Table:
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] ----------------------------------------------------------------
[05/15 21:15:13     95s] Cell     Instance count    Source         Eligible library cells
[05/15 21:15:13     95s] ----------------------------------------------------------------
[05/15 21:15:13     95s] PADDI          1           library set    {PADDI}
[05/15 21:15:13     95s] ----------------------------------------------------------------
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 21:15:13     95s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 21:15:13     95s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 21:15:13     95s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:13     95s] Clock tree My_CLK has 1 max_capacitance violation.
[05/15 21:15:13     95s] Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_BC:
[05/15 21:15:13     95s]   Sources:                     pin sysclk
[05/15 21:15:13     95s]   Total number of sinks:       661
[05/15 21:15:13     95s]   Delay constrained sinks:     661
[05/15 21:15:13     95s]   Constrains:                  default
[05/15 21:15:13     95s]   Non-leaf sinks:              0
[05/15 21:15:13     95s]   Ignore pins:                 0
[05/15 21:15:13     95s]  Timing corner DelayCorner_WC:both.late:
[05/15 21:15:13     95s]   Skew target:                 0.105ns
[05/15 21:15:13     95s] Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_WC:
[05/15 21:15:13     95s]   Sources:                     pin sysclk
[05/15 21:15:13     95s]   Total number of sinks:       661
[05/15 21:15:13     95s]   Delay constrained sinks:     661
[05/15 21:15:13     95s]   Constrains:                  default
[05/15 21:15:13     95s]   Non-leaf sinks:              0
[05/15 21:15:13     95s]   Ignore pins:                 0
[05/15 21:15:13     95s]  Timing corner DelayCorner_WC:both.late:
[05/15 21:15:13     95s]   Skew target:                 0.105ns
[05/15 21:15:13     95s]   Insertion delay target:      3.000ns
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Clock Tree Violations Report
[05/15 21:15:13     95s] ============================
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[05/15 21:15:13     95s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[05/15 21:15:13     95s] Consider reviewing your design and relaunching CCOpt.
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Max Capacitance Violations
[05/15 21:15:13     95s] --------------------------
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree My_CLK at (130.710,500.000), in power domain auto-default, which drives a net sysclk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 2.387pF.
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Primary reporting skew groups are:
[05/15 21:15:13     95s] skew_group My_CLK/ConstraintMode_BC with 661 clock sinks
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Clock DAG stats initial state:
[05/15 21:15:13     95s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[05/15 21:15:13     95s]   misc counts      : r=1, pp=0
[05/15 21:15:13     95s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[05/15 21:15:13     95s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=809.570um, total=809.570um
[05/15 21:15:13     95s] Clock DAG library cell distribution initial state {count}:
[05/15 21:15:13     95s]  Logics: PADDI: 1 
[05/15 21:15:13     95s] Clock DAG hash initial state: 13951845127771200562 13086329223832371748
[05/15 21:15:13     95s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 21:15:13     95s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Layer information for route type default_route_type_leaf:
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] ----------------------------------------------------------------------
[05/15 21:15:13     95s] Layer      Preferred    Route    Res.          Cap.          RC
[05/15 21:15:13     95s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/15 21:15:13     95s] ----------------------------------------------------------------------
[05/15 21:15:13     95s] Metal1     N            H          1.227         0.111         0.136
[05/15 21:15:13     95s] Metal2     N            V          0.755         0.107         0.081
[05/15 21:15:13     95s] Metal3     Y            H          0.755         0.115         0.087
[05/15 21:15:13     95s] Metal4     Y            V          0.755         0.107         0.081
[05/15 21:15:13     95s] Metal5     N            H          0.755         0.111         0.084
[05/15 21:15:13     95s] Metal6     N            V          0.755         0.113         0.085
[05/15 21:15:13     95s] Metal7     N            H          0.755         0.116         0.088
[05/15 21:15:13     95s] Metal8     N            V          0.268         0.115         0.031
[05/15 21:15:13     95s] Metal9     N            H          0.268         0.600         0.160
[05/15 21:15:13     95s] Metal10    N            V          0.097         0.336         0.033
[05/15 21:15:13     95s] Metal11    N            H          0.095         0.415         0.040
[05/15 21:15:13     95s] ----------------------------------------------------------------------
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 21:15:13     95s] Unshielded; Mask Constraint: 0; Source: route_type.
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Layer information for route type default_route_type_nonleaf:
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] ----------------------------------------------------------------------
[05/15 21:15:13     95s] Layer      Preferred    Route    Res.          Cap.          RC
[05/15 21:15:13     95s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/15 21:15:13     95s] ----------------------------------------------------------------------
[05/15 21:15:13     95s] Metal1     N            H          1.227         0.160         0.196
[05/15 21:15:13     95s] Metal2     N            V          0.755         0.143         0.108
[05/15 21:15:13     95s] Metal3     Y            H          0.755         0.151         0.114
[05/15 21:15:13     95s] Metal4     Y            V          0.755         0.146         0.110
[05/15 21:15:13     95s] Metal5     N            H          0.755         0.146         0.110
[05/15 21:15:13     95s] Metal6     N            V          0.755         0.150         0.113
[05/15 21:15:13     95s] Metal7     N            H          0.755         0.153         0.116
[05/15 21:15:13     95s] Metal8     N            V          0.268         0.153         0.041
[05/15 21:15:13     95s] Metal9     N            H          0.268         0.967         0.259
[05/15 21:15:13     95s] Metal10    N            V          0.097         0.459         0.045
[05/15 21:15:13     95s] Metal11    N            H          0.095         0.587         0.056
[05/15 21:15:13     95s] ----------------------------------------------------------------------
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 21:15:13     95s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Layer information for route type default_route_type_nonleaf:
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] ----------------------------------------------------------------------
[05/15 21:15:13     95s] Layer      Preferred    Route    Res.          Cap.          RC
[05/15 21:15:13     95s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/15 21:15:13     95s] ----------------------------------------------------------------------
[05/15 21:15:13     95s] Metal1     N            H          1.227         0.111         0.136
[05/15 21:15:13     95s] Metal2     N            V          0.755         0.107         0.081
[05/15 21:15:13     95s] Metal3     Y            H          0.755         0.115         0.087
[05/15 21:15:13     95s] Metal4     Y            V          0.755         0.107         0.081
[05/15 21:15:13     95s] Metal5     N            H          0.755         0.111         0.084
[05/15 21:15:13     95s] Metal6     N            V          0.755         0.113         0.085
[05/15 21:15:13     95s] Metal7     N            H          0.755         0.116         0.088
[05/15 21:15:13     95s] Metal8     N            V          0.268         0.115         0.031
[05/15 21:15:13     95s] Metal9     N            H          0.268         0.600         0.160
[05/15 21:15:13     95s] Metal10    N            V          0.097         0.336         0.033
[05/15 21:15:13     95s] Metal11    N            H          0.095         0.415         0.040
[05/15 21:15:13     95s] ----------------------------------------------------------------------
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Via selection for estimated routes (rule default):
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] ----------------------------------------------------------------------------
[05/15 21:15:13     95s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[05/15 21:15:13     95s] Range                                (Ohm)    (fF)     (fs)     Only
[05/15 21:15:13     95s] ----------------------------------------------------------------------------
[05/15 21:15:13     95s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[05/15 21:15:13     95s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[05/15 21:15:13     95s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[05/15 21:15:13     95s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[05/15 21:15:13     95s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[05/15 21:15:13     95s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[05/15 21:15:13     95s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[05/15 21:15:13     95s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[05/15 21:15:13     95s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[05/15 21:15:13     95s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[05/15 21:15:13     95s] ----------------------------------------------------------------------------
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] No ideal or dont_touch nets found in the clock tree
[05/15 21:15:13     95s] No dont_touch hnets found in the clock tree
[05/15 21:15:13     95s] No dont_touch hpins found in the clock network.
[05/15 21:15:13     95s] Checking for illegal sizes of clock logic instances...
[05/15 21:15:13     95s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Filtering reasons for cell type: inverter
[05/15 21:15:13     95s] =========================================
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] ----------------------------------------------------------------
[05/15 21:15:13     95s] Clock trees    Power domain    Reason              Library cells
[05/15 21:15:13     95s] ----------------------------------------------------------------
[05/15 21:15:13     95s] all            auto-default    Library trimming    { CLKINVX3 }
[05/15 21:15:13     95s] ----------------------------------------------------------------
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Filtering reasons for cell type: logic cell
[05/15 21:15:13     95s] ===========================================
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] -------------------------------------------------------------------
[05/15 21:15:13     95s] Clock trees    Power domain    Reason                 Library cells
[05/15 21:15:13     95s] -------------------------------------------------------------------
[05/15 21:15:13     95s] all            auto-default    Cannot be legalized    { PADDI }
[05/15 21:15:13     95s] -------------------------------------------------------------------
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.6)
[05/15 21:15:13     95s] CCOpt configuration status: all checks passed.
[05/15 21:15:13     95s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[05/15 21:15:13     95s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/15 21:15:13     95s]   No exclusion drivers are needed.
[05/15 21:15:13     95s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[05/15 21:15:13     95s] Antenna diode management...
[05/15 21:15:13     95s]   Found 0 antenna diodes in the clock trees.
[05/15 21:15:13     95s]   
[05/15 21:15:13     95s] Antenna diode management done.
[05/15 21:15:13     95s] Adding driver cells for primary IOs...
[05/15 21:15:13     95s]   
[05/15 21:15:13     95s]   ----------------------------------------------------------------------------------------------
[05/15 21:15:13     95s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/15 21:15:13     95s]   ----------------------------------------------------------------------------------------------
[05/15 21:15:13     95s]     (empty table)
[05/15 21:15:13     95s]   ----------------------------------------------------------------------------------------------
[05/15 21:15:13     95s]   
[05/15 21:15:13     95s]   
[05/15 21:15:13     95s] Adding driver cells for primary IOs done.
[05/15 21:15:13     95s] Adding driver cell for primary IO roots...
[05/15 21:15:13     95s] Adding driver cell for primary IO roots done.
[05/15 21:15:13     95s] Maximizing clock DAG abstraction...
[05/15 21:15:13     95s]   Removing clock DAG drivers
[05/15 21:15:13     95s] Maximizing clock DAG abstraction done.
[05/15 21:15:13     95s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.5 real=0:00:04.0)
[05/15 21:15:13     95s] Synthesizing clock trees...
[05/15 21:15:13     95s]   Preparing To Balance...
[05/15 21:15:13     95s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/15 21:15:13     95s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1665.4M, EPOCH TIME: 1747358113.521097
[05/15 21:15:13     95s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.011, MEM:1663.4M, EPOCH TIME: 1747358113.532552
[05/15 21:15:13     95s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:13     95s]   Leaving CCOpt scope - Initializing placement interface...
[05/15 21:15:13     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:1653.9M, EPOCH TIME: 1747358113.538553
[05/15 21:15:13     95s] z: 2, totalTracks: 1
[05/15 21:15:13     95s] z: 4, totalTracks: 1
[05/15 21:15:13     95s] z: 6, totalTracks: 1
[05/15 21:15:13     95s] z: 8, totalTracks: 1
[05/15 21:15:13     95s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:15:13     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1653.9M, EPOCH TIME: 1747358113.543661
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:13     95s] OPERPROF:     Starting CMU at level 3, MEM:1653.9M, EPOCH TIME: 1747358113.582654
[05/15 21:15:13     95s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1653.9M, EPOCH TIME: 1747358113.583832
[05/15 21:15:13     95s] 
[05/15 21:15:13     95s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:15:13     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:1653.9M, EPOCH TIME: 1747358113.584561
[05/15 21:15:13     95s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1653.9M, EPOCH TIME: 1747358113.584664
[05/15 21:15:13     95s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1653.9M, EPOCH TIME: 1747358113.584739
[05/15 21:15:13     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1653.9MB).
[05/15 21:15:13     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:1653.9M, EPOCH TIME: 1747358113.585224
[05/15 21:15:13     95s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:13     95s]   Merging duplicate siblings in DAG...
[05/15 21:15:13     95s]     Clock DAG stats before merging:
[05/15 21:15:13     95s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[05/15 21:15:13     95s]       misc counts      : r=1, pp=0
[05/15 21:15:13     95s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[05/15 21:15:13     95s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=809.570um, total=809.570um
[05/15 21:15:13     95s]     Clock DAG library cell distribution before merging {count}:
[05/15 21:15:13     95s]      Logics: PADDI: 1 
[05/15 21:15:13     95s]     Clock DAG hash before merging: 13951845127771200562 13086329223832371748
[05/15 21:15:13     95s]     Resynthesising clock tree into netlist...
[05/15 21:15:13     95s]       Reset timing graph...
[05/15 21:15:13     95s] Ignoring AAE DB Resetting ...
[05/15 21:15:13     95s]       Reset timing graph done.
[05/15 21:15:13     95s]     Resynthesising clock tree into netlist done.
[05/15 21:15:13     95s]     
[05/15 21:15:13     95s]     Clock logic merging summary:
[05/15 21:15:13     95s]     
[05/15 21:15:13     95s]     -----------------------------------------------------------
[05/15 21:15:13     95s]     Description                           Number of occurrences
[05/15 21:15:13     95s]     -----------------------------------------------------------
[05/15 21:15:13     95s]     Total clock logics                              1
[05/15 21:15:13     95s]     Globally unique logic expressions               1
[05/15 21:15:13     95s]     Potentially mergeable clock logics              0
[05/15 21:15:13     95s]     Actually merged clock logics                    0
[05/15 21:15:13     95s]     -----------------------------------------------------------
[05/15 21:15:13     95s]     
[05/15 21:15:13     95s]     --------------------------------------------
[05/15 21:15:13     95s]     Cannot merge reason    Number of occurrences
[05/15 21:15:13     95s]     --------------------------------------------
[05/15 21:15:13     95s]     GloballyUnique                   1
[05/15 21:15:13     95s]     --------------------------------------------
[05/15 21:15:13     95s]     
[05/15 21:15:13     95s]     Disconnecting clock tree from netlist...
[05/15 21:15:13     95s]     Disconnecting clock tree from netlist done.
[05/15 21:15:13     95s]   Merging duplicate siblings in DAG done.
[05/15 21:15:13     95s]   Applying movement limits...
[05/15 21:15:13     95s]   Applying movement limits done.
[05/15 21:15:13     95s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:13     95s]   CCOpt::Phase::Construction...
[05/15 21:15:13     95s]   Stage::Clustering...
[05/15 21:15:13     95s]   Clustering...
[05/15 21:15:13     95s]     Clock DAG hash before 'Clustering': 13951845127771200562 13086329223832371748
[05/15 21:15:13     95s]     Initialize for clustering...
[05/15 21:15:13     95s]     Clock DAG stats before clustering:
[05/15 21:15:13     95s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[05/15 21:15:13     95s]       misc counts      : r=1, pp=0
[05/15 21:15:13     95s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[05/15 21:15:13     95s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=809.570um, total=809.570um
[05/15 21:15:13     95s]     Clock DAG library cell distribution before clustering {count}:
[05/15 21:15:13     95s]      Logics: PADDI: 1 
[05/15 21:15:13     95s]     Clock DAG hash before clustering: 13951845127771200562 13086329223832371748
[05/15 21:15:13     95s]     Computing optimal clock node locations...
[05/15 21:15:13     95s]       Optimal path computation stats:
[05/15 21:15:13     95s]         Successful          : 0
[05/15 21:15:13     95s]         Unsuccessful        : 0
[05/15 21:15:13     95s]         Immovable           : 2
[05/15 21:15:13     95s]         lockedParentLocation: 0
[05/15 21:15:13     95s]       Unsuccessful details:
[05/15 21:15:13     95s]       
[05/15 21:15:13     95s]     Computing optimal clock node locations done.
[05/15 21:15:13     95s]     Computing max distances from locked parents...
[05/15 21:15:13     95s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/15 21:15:13     95s]     Computing max distances from locked parents done.
[05/15 21:15:13     95s] End AAE Lib Interpolated Model. (MEM=1653.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:13     95s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:13     95s]     Bottom-up phase...
[05/15 21:15:13     95s]     Clustering bottom-up starting from leaves...
[05/15 21:15:14     95s]       Clustering clock_tree My_CLK...
[05/15 21:15:14     95s]       Clustering clock_tree My_CLK done.
[05/15 21:15:14     95s]     Clustering bottom-up starting from leaves done.
[05/15 21:15:14     95s]     Rebuilding the clock tree after clustering...
[05/15 21:15:14     95s]     Rebuilding the clock tree after clustering done.
[05/15 21:15:14     95s]     Clock DAG stats after bottom-up phase:
[05/15 21:15:14     95s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:14     95s]       misc counts      : r=1, pp=0
[05/15 21:15:14     95s]       cell areas       : b=65.664um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14465.664um^2
[05/15 21:15:14     95s]       hp wire lengths  : top=0.000um, trunk=585.880um, leaf=1251.805um, total=1837.685um
[05/15 21:15:14     95s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/15 21:15:14     95s]        Bufs: CLKBUFX20: 8 
[05/15 21:15:14     95s]      Logics: PADDI: 1 
[05/15 21:15:14     95s]     Clock DAG hash after bottom-up phase: 1570537928540547361 17551247129884698929
[05/15 21:15:14     95s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.5)
[05/15 21:15:14     95s]     Legalizing clock trees...
[05/15 21:15:14     95s]     Resynthesising clock tree into netlist...
[05/15 21:15:14     95s]       Reset timing graph...
[05/15 21:15:14     95s] Ignoring AAE DB Resetting ...
[05/15 21:15:14     95s]       Reset timing graph done.
[05/15 21:15:14     95s]     Resynthesising clock tree into netlist done.
[05/15 21:15:14     95s]     Commiting net attributes....
[05/15 21:15:14     95s]     Commiting net attributes. done.
[05/15 21:15:14     95s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 21:15:14     95s]     Leaving CCOpt scope - ClockRefiner...
[05/15 21:15:14     95s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1653.9M, EPOCH TIME: 1747358114.160760
[05/15 21:15:14     95s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.013, MEM:1615.9M, EPOCH TIME: 1747358114.173623
[05/15 21:15:14     95s]     Assigned high priority to 670 instances.
[05/15 21:15:14     95s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[05/15 21:15:14     95s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[05/15 21:15:14     95s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1615.9M, EPOCH TIME: 1747358114.208117
[05/15 21:15:14     95s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1615.9M, EPOCH TIME: 1747358114.208353
[05/15 21:15:14     95s] z: 2, totalTracks: 1
[05/15 21:15:14     95s] z: 4, totalTracks: 1
[05/15 21:15:14     95s] z: 6, totalTracks: 1
[05/15 21:15:14     95s] z: 8, totalTracks: 1
[05/15 21:15:14     95s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:15:14     95s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1615.9M, EPOCH TIME: 1747358114.215597
[05/15 21:15:14     95s] 
[05/15 21:15:14     95s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:14     95s] OPERPROF:       Starting CMU at level 4, MEM:1615.9M, EPOCH TIME: 1747358114.265697
[05/15 21:15:14     95s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1615.9M, EPOCH TIME: 1747358114.266793
[05/15 21:15:14     95s] 
[05/15 21:15:14     95s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:15:14     95s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.052, MEM:1615.9M, EPOCH TIME: 1747358114.267475
[05/15 21:15:14     95s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1615.9M, EPOCH TIME: 1747358114.267564
[05/15 21:15:14     95s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1615.9M, EPOCH TIME: 1747358114.267630
[05/15 21:15:14     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1615.9MB).
[05/15 21:15:14     95s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.060, MEM:1615.9M, EPOCH TIME: 1747358114.268140
[05/15 21:15:14     95s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.060, MEM:1615.9M, EPOCH TIME: 1747358114.268197
[05/15 21:15:14     95s] TDRefine: refinePlace mode is spiral
[05/15 21:15:14     95s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.2
[05/15 21:15:14     95s] OPERPROF: Starting RefinePlace at level 1, MEM:1615.9M, EPOCH TIME: 1747358114.268287
[05/15 21:15:14     95s] *** Starting refinePlace (0:01:36 mem=1615.9M) ***
[05/15 21:15:14     95s] Total net bbox length = 3.707e+04 (1.998e+04 1.709e+04) (ext = 2.800e+03)
[05/15 21:15:14     95s] 
[05/15 21:15:14     95s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:14     95s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1615.9M, EPOCH TIME: 1747358114.273004
[05/15 21:15:14     95s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:15:14     95s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1615.9M, EPOCH TIME: 1747358114.273940
[05/15 21:15:14     95s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:14     95s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:14     95s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:14     95s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1615.9M, EPOCH TIME: 1747358114.281059
[05/15 21:15:14     95s] Starting refinePlace ...
[05/15 21:15:14     95s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:14     95s] One DDP V2 for no tweak run.
[05/15 21:15:14     95s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:14     95s]   Spread Effort: high, standalone mode, useDDP on.
[05/15 21:15:14     95s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1618.9MB) @(0:01:36 - 0:01:36).
[05/15 21:15:14     95s] Move report: preRPlace moves 2 insts, mean move: 2.90 um, max move: 3.40 um 
[05/15 21:15:14     95s] 	Max move on inst (CTS_ccl_a_buf_00001): (433.60, 501.44) --> (437.00, 501.44)
[05/15 21:15:14     95s] 	Length: 24 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX20
[05/15 21:15:14     95s] wireLenOptFixPriorityInst 661 inst fixed
[05/15 21:15:14     95s] 
[05/15 21:15:14     95s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 21:15:14     95s] Move report: legalization moves 11 insts, mean move: 2.04 um, max move: 5.13 um spiral
[05/15 21:15:14     95s] 	Max move on inst (mcs4_core_i4004_tio_board_timing_generator_m21_reg): (545.40, 477.50) --> (545.40, 472.37)
[05/15 21:15:14     95s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:15:14     95s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:15:14     95s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1634.9MB) @(0:01:36 - 0:01:36).
[05/15 21:15:14     95s] Move report: Detail placement moves 13 insts, mean move: 2.17 um, max move: 5.13 um 
[05/15 21:15:14     95s] 	Max move on inst (mcs4_core_i4004_tio_board_timing_generator_m21_reg): (545.40, 477.50) --> (545.40, 472.37)
[05/15 21:15:14     95s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1634.9MB
[05/15 21:15:14     95s] Statistics of distance of Instance movement in refine placement:
[05/15 21:15:14     95s]   maximum (X+Y) =         5.13 um
[05/15 21:15:14     95s]   inst (mcs4_core_i4004_tio_board_timing_generator_m21_reg) with max move: (545.4, 477.5) -> (545.4, 472.37)
[05/15 21:15:14     95s]   mean    (X+Y) =         2.17 um
[05/15 21:15:14     95s] Summary Report:
[05/15 21:15:14     95s] Instances move: 13 (out of 1875 movable)
[05/15 21:15:14     95s] Instances flipped: 0
[05/15 21:15:14     95s] Mean displacement: 2.17 um
[05/15 21:15:14     95s] Max displacement: 5.13 um (Instance: mcs4_core_i4004_tio_board_timing_generator_m21_reg) (545.4, 477.5) -> (545.4, 472.37)
[05/15 21:15:14     95s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[05/15 21:15:14     95s] Total instances moved : 13
[05/15 21:15:14     95s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.100, MEM:1634.9M, EPOCH TIME: 1747358114.380983
[05/15 21:15:14     95s] Total net bbox length = 3.708e+04 (1.998e+04 1.710e+04) (ext = 2.800e+03)
[05/15 21:15:14     95s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1634.9MB
[05/15 21:15:14     95s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1634.9MB) @(0:01:36 - 0:01:36).
[05/15 21:15:14     95s] *** Finished refinePlace (0:01:36 mem=1634.9M) ***
[05/15 21:15:14     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.2
[05/15 21:15:14     95s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.122, MEM:1634.9M, EPOCH TIME: 1747358114.390322
[05/15 21:15:14     95s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1634.9M, EPOCH TIME: 1747358114.390426
[05/15 21:15:14     95s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1631.9M, EPOCH TIME: 1747358114.399109
[05/15 21:15:14     95s]     ClockRefiner summary
[05/15 21:15:14     95s]     All clock instances: Moved 9, flipped 6 and cell swapped 0 (out of a total of 670).
[05/15 21:15:14     95s]     The largest move was 5.13 um for mcs4_core_i4004_tio_board_timing_generator_m21_reg.
[05/15 21:15:14     95s]     Non-sink clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 9).
[05/15 21:15:14     95s]     The largest move was 3.4 um for CTS_ccl_a_buf_00001.
[05/15 21:15:14     95s]     Clock sinks: Moved 7, flipped 6 and cell swapped 0 (out of a total of 661).
[05/15 21:15:14     95s]     The largest move was 5.13 um for mcs4_core_i4004_tio_board_timing_generator_m21_reg.
[05/15 21:15:14     95s]     Revert refine place priority changes on 0 instances.
[05/15 21:15:14     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:1631.9M, EPOCH TIME: 1747358114.423388
[05/15 21:15:14     95s] z: 2, totalTracks: 1
[05/15 21:15:14     95s] z: 4, totalTracks: 1
[05/15 21:15:14     95s] z: 6, totalTracks: 1
[05/15 21:15:14     95s] z: 8, totalTracks: 1
[05/15 21:15:14     95s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:15:14     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1631.9M, EPOCH TIME: 1747358114.428656
[05/15 21:15:14     95s] 
[05/15 21:15:14     95s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:14     95s] OPERPROF:     Starting CMU at level 3, MEM:1631.9M, EPOCH TIME: 1747358114.463538
[05/15 21:15:14     95s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.018, MEM:1631.9M, EPOCH TIME: 1747358114.481060
[05/15 21:15:14     95s] 
[05/15 21:15:14     95s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:15:14     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.071, MEM:1631.9M, EPOCH TIME: 1747358114.499766
[05/15 21:15:14     95s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1631.9M, EPOCH TIME: 1747358114.499907
[05/15 21:15:14     95s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1631.9M, EPOCH TIME: 1747358114.499979
[05/15 21:15:14     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1631.9MB).
[05/15 21:15:14     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.077, MEM:1631.9M, EPOCH TIME: 1747358114.500478
[05/15 21:15:14     95s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 21:15:14     95s]     Disconnecting clock tree from netlist...
[05/15 21:15:14     95s]     Disconnecting clock tree from netlist done.
[05/15 21:15:14     95s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/15 21:15:14     95s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1631.9M, EPOCH TIME: 1747358114.501941
[05/15 21:15:14     95s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:1631.9M, EPOCH TIME: 1747358114.509304
[05/15 21:15:14     95s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:14     95s]     Leaving CCOpt scope - Initializing placement interface...
[05/15 21:15:14     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:1631.9M, EPOCH TIME: 1747358114.514018
[05/15 21:15:14     95s] z: 2, totalTracks: 1
[05/15 21:15:14     95s] z: 4, totalTracks: 1
[05/15 21:15:14     95s] z: 6, totalTracks: 1
[05/15 21:15:14     95s] z: 8, totalTracks: 1
[05/15 21:15:14     95s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:15:14     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1631.9M, EPOCH TIME: 1747358114.518991
[05/15 21:15:14     96s] 
[05/15 21:15:14     96s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:14     96s] OPERPROF:     Starting CMU at level 3, MEM:1631.9M, EPOCH TIME: 1747358114.583042
[05/15 21:15:14     96s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.014, MEM:1631.9M, EPOCH TIME: 1747358114.596573
[05/15 21:15:14     96s] 
[05/15 21:15:14     96s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:15:14     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.081, MEM:1631.9M, EPOCH TIME: 1747358114.599641
[05/15 21:15:14     96s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1631.9M, EPOCH TIME: 1747358114.601646
[05/15 21:15:14     96s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1631.9M, EPOCH TIME: 1747358114.601816
[05/15 21:15:14     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1631.9MB).
[05/15 21:15:14     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.089, MEM:1631.9M, EPOCH TIME: 1747358114.602746
[05/15 21:15:14     96s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:14     96s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 21:15:14     96s] End AAE Lib Interpolated Model. (MEM=1631.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:14     96s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 21:15:14     96s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 21:15:14     96s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:14     96s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 21:15:14     96s]     
[05/15 21:15:14     96s]     Clock tree legalization - Histogram:
[05/15 21:15:14     96s]     ====================================
[05/15 21:15:14     96s]     
[05/15 21:15:14     96s]     --------------------------------
[05/15 21:15:14     96s]     Movement (um)    Number of cells
[05/15 21:15:14     96s]     --------------------------------
[05/15 21:15:14     96s]     [2.4,2.9)               1
[05/15 21:15:14     96s]     [2.9,3.4)               1
[05/15 21:15:14     96s]     --------------------------------
[05/15 21:15:14     96s]     
[05/15 21:15:14     96s]     
[05/15 21:15:14     96s]     Clock tree legalization - Top 10 Movements:
[05/15 21:15:14     96s]     ===========================================
[05/15 21:15:14     96s]     
[05/15 21:15:14     96s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:14     96s]     Movement (um)    Desired              Achieved             Node
[05/15 21:15:14     96s]                      location             location             
[05/15 21:15:14     96s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:14     96s]          3.4         (433.600,501.440)    (437.000,501.440)    CTS_ccl_a_buf_00001 (a lib_cell CLKBUFX20) at (437.000,501.440), in power domain auto-default
[05/15 21:15:14     96s]          2.4         (428.200,501.440)    (430.600,501.440)    CTS_ccl_a_buf_00005 (a lib_cell CLKBUFX20) at (430.600,501.440), in power domain auto-default
[05/15 21:15:14     96s]          0           (478.705,473.415)    (478.705,473.415)    CTS_ccl_a_buf_00002 (a lib_cell CLKBUFX20) at (477.000,472.370), in power domain auto-default
[05/15 21:15:14     96s]          0           (425.905,439.215)    (425.905,439.215)    CTS_ccl_a_buf_00007 (a lib_cell CLKBUFX20) at (424.200,438.170), in power domain auto-default
[05/15 21:15:14     96s]          0           (425.105,497.355)    (425.105,497.355)    CTS_ccl_a_buf_00006 (a lib_cell CLKBUFX20) at (423.400,496.310), in power domain auto-default
[05/15 21:15:14     96s]          0           (438.705,502.105)    (438.705,502.105)    CTS_ccl_a_buf_00001 (a lib_cell CLKBUFX20) at (437.000,501.440), in power domain auto-default
[05/15 21:15:14     96s]          0           (547.105,480.255)    (547.105,480.255)    CTS_ccl_a_buf_00004 (a lib_cell CLKBUFX20) at (545.400,479.210), in power domain auto-default
[05/15 21:15:14     96s]          0           (565.105,511.035)    (565.105,511.035)    CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX20) at (563.400,509.990), in power domain auto-default
[05/15 21:15:14     96s]          0           (425.905,502.105)    (425.905,502.105)    CTS_ccl_a_buf_00008 (a lib_cell CLKBUFX20) at (424.200,501.440), in power domain auto-default
[05/15 21:15:14     96s]          0           (289.275,502.450)    (289.275,502.450)    cell pad_sysclk (a lib_cell PADDI) at (50.000,470.000), in power domain auto-default
[05/15 21:15:14     96s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:14     96s]     
[05/15 21:15:14     96s]     Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.5)
[05/15 21:15:14     96s]     Clock DAG stats after 'Clustering':
[05/15 21:15:14     96s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:14     96s]       misc counts      : r=1, pp=0
[05/15 21:15:14     96s]       cell areas       : b=65.664um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14465.664um^2
[05/15 21:15:14     96s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:14     96s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:14     96s]       wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.228pF, total=0.251pF
[05/15 21:15:14     96s]       wire lengths     : top=0.000um, trunk=393.160um, leaf=3423.999um, total=3817.159um
[05/15 21:15:14     96s]       hp wire lengths  : top=0.000um, trunk=617.460um, leaf=1252.660um, total=1870.120um
[05/15 21:15:14     96s]     Clock DAG net violations after 'Clustering':
[05/15 21:15:14     96s]       Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 21:15:14     96s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/15 21:15:14     96s]       Trunk : target=0.100ns count=3 avg=0.049ns sd=0.043ns min=0.000ns max=0.083ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 21:15:14     96s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:14     96s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/15 21:15:14     96s]        Bufs: CLKBUFX20: 8 
[05/15 21:15:14     96s]      Logics: PADDI: 1 
[05/15 21:15:14     96s]     Clock DAG hash after 'Clustering': 12364914772805145533 12721282135227464549
[05/15 21:15:14     96s]     Clock DAG hash after 'Clustering': 12364914772805145533 12721282135227464549
[05/15 21:15:14     96s]     Primary reporting skew groups after 'Clustering':
[05/15 21:15:14     96s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.339, max=1.347, avg=1.343, sd=0.002], skew [0.007 vs 0.105], 100% {1.339, 1.347} (wid=1.008 ws=0.006) (gid=0.340 gs=0.004)
[05/15 21:15:14     96s]           min path sink: mcs4_core_ram_0_ram3_ram_array_reg[13][2]/CK
[05/15 21:15:14     96s]           max path sink: mcs4_core_i4004_ip_board_row_reg[1]/CK
[05/15 21:15:14     96s]     Skew group summary after 'Clustering':
[05/15 21:15:14     96s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.339, max=1.347, avg=1.343, sd=0.002], skew [0.007 vs 0.105], 100% {1.339, 1.347} (wid=1.008 ws=0.006) (gid=0.340 gs=0.004)
[05/15 21:15:14     96s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.339, max=1.347, avg=1.343, sd=0.002], skew [0.007 vs 0.105], 100% {1.339, 1.347} (wid=1.008 ws=0.006) (gid=0.340 gs=0.004)
[05/15 21:15:14     96s]     Legalizer API calls during this step: 97 succeeded with high effort: 97 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:14     96s]   Clustering done. (took cpu=0:00:00.8 real=0:00:01.2)
[05/15 21:15:14     96s]   
[05/15 21:15:14     96s]   Post-Clustering Statistics Report
[05/15 21:15:14     96s]   =================================
[05/15 21:15:14     96s]   
[05/15 21:15:14     96s]   Fanout Statistics:
[05/15 21:15:14     96s]   
[05/15 21:15:14     96s]   --------------------------------------------------------------------------------------------
[05/15 21:15:14     96s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/15 21:15:14     96s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[05/15 21:15:14     96s]   --------------------------------------------------------------------------------------------
[05/15 21:15:14     96s]   Trunk         4       2.500       1         7        3.000      {3 <= 2, 1 <= 8}
[05/15 21:15:14     96s]   Leaf          7      94.429      76       100        8.904      {1 <= 80, 2 <= 95, 4 <= 100}
[05/15 21:15:14     96s]   --------------------------------------------------------------------------------------------
[05/15 21:15:14     96s]   
[05/15 21:15:14     96s]   Clustering Failure Statistics:
[05/15 21:15:14     96s]   
[05/15 21:15:14     96s]   --------------------------------
[05/15 21:15:14     96s]   Net Type    Clusters    Clusters
[05/15 21:15:14     96s]               Tried       Failed
[05/15 21:15:14     96s]   --------------------------------
[05/15 21:15:14     96s]   Trunk          1           0
[05/15 21:15:14     96s]   Leaf           7           0
[05/15 21:15:14     96s]   --------------------------------
[05/15 21:15:14     96s]   
[05/15 21:15:14     96s]   Clustering Partition Statistics:
[05/15 21:15:14     96s]   
[05/15 21:15:14     96s]   -------------------------------------------------------------------------------------
[05/15 21:15:14     96s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[05/15 21:15:14     96s]               Fraction    Fraction    Count        Size       Size    Size    Size
[05/15 21:15:14     96s]   -------------------------------------------------------------------------------------
[05/15 21:15:14     96s]   Trunk        0.000       1.000          1          7.000      7       7       0.000
[05/15 21:15:14     96s]   Leaf         0.000       1.000          1        661.000    661     661       0.000
[05/15 21:15:14     96s]   -------------------------------------------------------------------------------------
[05/15 21:15:14     96s]   
[05/15 21:15:14     96s]   
[05/15 21:15:14     96s]   Looking for fanout violations...
[05/15 21:15:14     96s]   Looking for fanout violations done.
[05/15 21:15:14     96s]   CongRepair After Initial Clustering...
[05/15 21:15:14     96s]   Reset timing graph...
[05/15 21:15:14     96s] Ignoring AAE DB Resetting ...
[05/15 21:15:14     96s]   Reset timing graph done.
[05/15 21:15:14     96s]   Leaving CCOpt scope - Early Global Route...
[05/15 21:15:14     96s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1670.1M, EPOCH TIME: 1747358114.836019
[05/15 21:15:14     96s] All LLGs are deleted
[05/15 21:15:14     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1670.1M, EPOCH TIME: 1747358114.846629
[05/15 21:15:14     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1670.1M, EPOCH TIME: 1747358114.847201
[05/15 21:15:14     96s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.013, MEM:1632.1M, EPOCH TIME: 1747358114.849014
[05/15 21:15:14     96s]   Clock implementation routing...
[05/15 21:15:14     96s] Net route status summary:
[05/15 21:15:14     96s]   Clock:        10 (unrouted=10, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 21:15:14     96s]   Non-clock:  1919 (unrouted=52, trialRouted=1867, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 21:15:14     96s]     Routing using eGR only...
[05/15 21:15:14     96s]       Early Global Route - eGR only step...
[05/15 21:15:14     96s] (ccopt eGR): There are 10 nets for routing of which 9 have one or more fixed wires.
[05/15 21:15:14     96s] (ccopt eGR): Start to route 10 all nets
[05/15 21:15:14     96s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1632.10 MB )
[05/15 21:15:14     96s] (I)      ==================== Layers =====================
[05/15 21:15:14     96s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:14     96s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:15:14     96s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:14     96s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:15:14     96s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:15:14     96s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:15:14     96s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:15:14     96s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:15:14     96s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:15:14     96s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:15:14     96s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:15:14     96s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:15:14     96s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:15:14     96s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:15:14     96s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:15:14     96s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:15:14     96s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:15:14     96s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:15:14     96s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:15:14     96s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:15:14     96s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:15:14     96s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:15:14     96s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:15:14     96s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:15:14     96s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:15:14     96s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:14     96s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:15:14     96s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:15:14     96s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:15:14     96s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:15:14     96s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:15:14     96s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:15:14     96s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:15:14     96s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:15:14     96s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:15:14     96s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:15:14     96s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:15:14     96s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:15:14     96s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:15:14     96s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:15:14     96s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:14     96s] (I)      Started Import and model ( Curr Mem: 1632.10 MB )
[05/15 21:15:14     96s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:14     96s] (I)      == Non-default Options ==
[05/15 21:15:14     96s] (I)      Clean congestion better                            : true
[05/15 21:15:14     96s] (I)      Estimate vias on DPT layer                         : true
[05/15 21:15:14     96s] (I)      Clean congestion layer assignment rounds           : 3
[05/15 21:15:14     96s] (I)      Layer constraints as soft constraints              : true
[05/15 21:15:14     96s] (I)      Soft top layer                                     : true
[05/15 21:15:14     96s] (I)      Skip prospective layer relax nets                  : true
[05/15 21:15:14     96s] (I)      Better NDR handling                                : true
[05/15 21:15:14     96s] (I)      Improved NDR modeling in LA                        : true
[05/15 21:15:14     96s] (I)      Routing cost fix for NDR handling                  : true
[05/15 21:15:14     96s] (I)      Block tracks for preroutes                         : true
[05/15 21:15:14     96s] (I)      Assign IRoute by net group key                     : true
[05/15 21:15:14     96s] (I)      Block unroutable channels                          : true
[05/15 21:15:14     96s] (I)      Block unroutable channels 3D                       : true
[05/15 21:15:14     96s] (I)      Bound layer relaxed segment wl                     : true
[05/15 21:15:14     96s] (I)      Blocked pin reach length threshold                 : 2
[05/15 21:15:14     96s] (I)      Check blockage within NDR space in TA              : true
[05/15 21:15:14     96s] (I)      Skip must join for term with via pillar            : true
[05/15 21:15:14     96s] (I)      Model find APA for IO pin                          : true
[05/15 21:15:14     96s] (I)      On pin location for off pin term                   : true
[05/15 21:15:14     96s] (I)      Handle EOL spacing                                 : true
[05/15 21:15:14     96s] (I)      Merge PG vias by gap                               : true
[05/15 21:15:14     96s] (I)      Maximum routing layer                              : 11
[05/15 21:15:14     96s] (I)      Route selected nets only                           : true
[05/15 21:15:14     96s] (I)      Refine MST                                         : true
[05/15 21:15:14     96s] (I)      Honor PRL                                          : true
[05/15 21:15:14     96s] (I)      Strong congestion aware                            : true
[05/15 21:15:14     96s] (I)      Improved initial location for IRoutes              : true
[05/15 21:15:14     96s] (I)      Multi panel TA                                     : true
[05/15 21:15:14     96s] (I)      Penalize wire overlap                              : true
[05/15 21:15:14     96s] (I)      Expand small instance blockage                     : true
[05/15 21:15:14     96s] (I)      Reduce via in TA                                   : true
[05/15 21:15:14     96s] (I)      SS-aware routing                                   : true
[05/15 21:15:14     96s] (I)      Improve tree edge sharing                          : true
[05/15 21:15:14     96s] (I)      Improve 2D via estimation                          : true
[05/15 21:15:14     96s] (I)      Refine Steiner tree                                : true
[05/15 21:15:14     96s] (I)      Build spine tree                                   : true
[05/15 21:15:14     96s] (I)      Model pass through capacity                        : true
[05/15 21:15:14     96s] (I)      Extend blockages by a half GCell                   : true
[05/15 21:15:14     96s] (I)      Consider pin shapes                                : true
[05/15 21:15:14     96s] (I)      Consider pin shapes for all nodes                  : true
[05/15 21:15:14     96s] (I)      Consider NR APA                                    : true
[05/15 21:15:14     96s] (I)      Consider IO pin shape                              : true
[05/15 21:15:14     96s] (I)      Fix pin connection bug                             : true
[05/15 21:15:14     96s] (I)      Consider layer RC for local wires                  : true
[05/15 21:15:14     96s] (I)      Route to clock mesh pin                            : true
[05/15 21:15:14     96s] (I)      LA-aware pin escape length                         : 2
[05/15 21:15:14     96s] (I)      Connect multiple ports                             : true
[05/15 21:15:14     96s] (I)      Split for must join                                : true
[05/15 21:15:14     96s] (I)      Number of threads                                  : 1
[05/15 21:15:14     96s] (I)      Routing effort level                               : 10000
[05/15 21:15:14     96s] (I)      Prefer layer length threshold                      : 8
[05/15 21:15:14     96s] (I)      Overflow penalty cost                              : 10
[05/15 21:15:14     96s] (I)      A-star cost                                        : 0.300000
[05/15 21:15:14     96s] (I)      Misalignment cost                                  : 10.000000
[05/15 21:15:14     96s] (I)      Threshold for short IRoute                         : 6
[05/15 21:15:14     96s] (I)      Via cost during post routing                       : 1.000000
[05/15 21:15:14     96s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/15 21:15:14     96s] (I)      Source-to-sink ratio                               : 0.300000
[05/15 21:15:14     96s] (I)      Scenic ratio bound                                 : 3.000000
[05/15 21:15:14     96s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/15 21:15:14     96s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/15 21:15:14     96s] (I)      PG-aware similar topology routing                  : true
[05/15 21:15:14     96s] (I)      Maze routing via cost fix                          : true
[05/15 21:15:14     96s] (I)      Apply PRL on PG terms                              : true
[05/15 21:15:14     96s] (I)      Apply PRL on obs objects                           : true
[05/15 21:15:14     96s] (I)      Handle range-type spacing rules                    : true
[05/15 21:15:14     96s] (I)      PG gap threshold multiplier                        : 10.000000
[05/15 21:15:14     96s] (I)      Parallel spacing query fix                         : true
[05/15 21:15:14     96s] (I)      Force source to root IR                            : true
[05/15 21:15:14     96s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/15 21:15:14     96s] (I)      Do not relax to DPT layer                          : true
[05/15 21:15:14     96s] (I)      No DPT in post routing                             : true
[05/15 21:15:14     96s] (I)      Modeling PG via merging fix                        : true
[05/15 21:15:14     96s] (I)      Shield aware TA                                    : true
[05/15 21:15:14     96s] (I)      Strong shield aware TA                             : true
[05/15 21:15:14     96s] (I)      Overflow calculation fix in LA                     : true
[05/15 21:15:14     96s] (I)      Post routing fix                                   : true
[05/15 21:15:14     96s] (I)      Strong post routing                                : true
[05/15 21:15:14     96s] (I)      Access via pillar from top                         : true
[05/15 21:15:14     96s] (I)      NDR via pillar fix                                 : true
[05/15 21:15:14     96s] (I)      Violation on path threshold                        : 1
[05/15 21:15:14     96s] (I)      Pass through capacity modeling                     : true
[05/15 21:15:14     96s] (I)      Select the non-relaxed segments in post routing stage : true
[05/15 21:15:14     96s] (I)      Select term pin box for io pin                     : true
[05/15 21:15:14     96s] (I)      Penalize NDR sharing                               : true
[05/15 21:15:14     96s] (I)      Enable special modeling                            : false
[05/15 21:15:14     96s] (I)      Keep fixed segments                                : true
[05/15 21:15:14     96s] (I)      Reorder net groups by key                          : true
[05/15 21:15:14     96s] (I)      Increase net scenic ratio                          : true
[05/15 21:15:14     96s] (I)      Method to set GCell size                           : row
[05/15 21:15:14     96s] (I)      Connect multiple ports and must join fix           : true
[05/15 21:15:14     96s] (I)      Avoid high resistance layers                       : true
[05/15 21:15:14     96s] (I)      Model find APA for IO pin fix                      : true
[05/15 21:15:14     96s] (I)      Avoid connecting non-metal layers                  : true
[05/15 21:15:14     96s] (I)      Use track pitch for NDR                            : true
[05/15 21:15:14     96s] (I)      Enable layer relax to lower layer                  : true
[05/15 21:15:14     96s] (I)      Enable layer relax to upper layer                  : true
[05/15 21:15:14     96s] (I)      Top layer relaxation fix                           : true
[05/15 21:15:14     96s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:15:14     96s] (I)      Use row-based GCell size
[05/15 21:15:14     96s] (I)      Use row-based GCell align
[05/15 21:15:14     96s] (I)      layer 0 area = 80000
[05/15 21:15:14     96s] (I)      layer 1 area = 80000
[05/15 21:15:14     96s] (I)      layer 2 area = 80000
[05/15 21:15:14     96s] (I)      layer 3 area = 80000
[05/15 21:15:14     96s] (I)      layer 4 area = 80000
[05/15 21:15:14     96s] (I)      layer 5 area = 80000
[05/15 21:15:14     96s] (I)      layer 6 area = 80000
[05/15 21:15:14     96s] (I)      layer 7 area = 80000
[05/15 21:15:14     96s] (I)      layer 8 area = 80000
[05/15 21:15:14     96s] (I)      layer 9 area = 400000
[05/15 21:15:14     96s] (I)      layer 10 area = 400000
[05/15 21:15:14     96s] (I)      GCell unit size   : 3420
[05/15 21:15:14     96s] (I)      GCell multiplier  : 1
[05/15 21:15:14     96s] (I)      GCell row height  : 3420
[05/15 21:15:14     96s] (I)      Actual row height : 3420
[05/15 21:15:14     96s] (I)      GCell align ref   : 616000 616420
[05/15 21:15:14     96s] [NR-eGR] Track table information for default rule: 
[05/15 21:15:14     96s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:15:14     96s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:15:14     96s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:15:14     96s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:15:14     96s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:15:14     96s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:15:14     96s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:15:14     96s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:15:14     96s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:15:14     96s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:15:14     96s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:15:14     96s] (I)      ==================== Default via =====================
[05/15 21:15:14     96s] (I)      +----+------------------+----------------------------+
[05/15 21:15:14     96s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 21:15:14     96s] (I)      +----+------------------+----------------------------+
[05/15 21:15:14     96s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 21:15:14     96s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 21:15:14     96s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 21:15:14     96s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 21:15:14     96s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 21:15:14     96s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 21:15:14     96s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 21:15:14     96s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 21:15:14     96s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 21:15:14     96s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 21:15:14     96s] (I)      +----+------------------+----------------------------+
[05/15 21:15:14     96s] [NR-eGR] Read 12118 PG shapes
[05/15 21:15:14     96s] [NR-eGR] Read 0 clock shapes
[05/15 21:15:14     96s] [NR-eGR] Read 0 other shapes
[05/15 21:15:14     96s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:15:14     96s] [NR-eGR] #Instance Blockages : 2012
[05/15 21:15:14     96s] [NR-eGR] #PG Blockages       : 12118
[05/15 21:15:14     96s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:15:14     96s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:15:14     96s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:15:14     96s] [NR-eGR] #Other Blockages    : 0
[05/15 21:15:14     96s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:15:14     96s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 21:15:14     96s] [NR-eGR] Read 1897 nets ( ignored 1887 )
[05/15 21:15:14     96s] [NR-eGR] Connected 0 must-join pins/ports
[05/15 21:15:14     96s] (I)      early_global_route_priority property id does not exist.
[05/15 21:15:15     96s] (I)      Read Num Blocks=14750  Num Prerouted Wires=0  Num CS=0
[05/15 21:15:15     96s] (I)      Layer 1 (V) : #blockages 5236 : #preroutes 0
[05/15 21:15:15     96s] (I)      Layer 2 (H) : #blockages 2944 : #preroutes 0
[05/15 21:15:15     96s] (I)      Layer 3 (V) : #blockages 4978 : #preroutes 0
[05/15 21:15:15     96s] (I)      Layer 4 (H) : #blockages 1477 : #preroutes 0
[05/15 21:15:15     96s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:15     96s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:15:15     96s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:15     96s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:15:15     96s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:15     96s] (I)      Layer 10 (H) : #blockages 115 : #preroutes 0
[05/15 21:15:15     96s] (I)      Moved 1 terms for better access 
[05/15 21:15:15     96s] (I)      Number of ignored nets                =      0
[05/15 21:15:15     96s] (I)      Number of connected nets              =      0
[05/15 21:15:15     96s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 21:15:15     96s] (I)      Number of clock nets                  =     10.  Ignored: No
[05/15 21:15:15     96s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:15:15     96s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:15:15     96s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:15:15     96s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:15:15     96s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:15:15     96s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:15:15     96s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:15:15     96s] [NR-eGR] There are 9 clock nets ( 9 with NDR ).
[05/15 21:15:15     96s] (I)      Ndr track 0 does not exist
[05/15 21:15:15     96s] (I)      Ndr track 0 does not exist
[05/15 21:15:15     96s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:15:15     96s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:15:15     96s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:15:15     96s] (I)      Site width          :   400  (dbu)
[05/15 21:15:15     96s] (I)      Row height          :  3420  (dbu)
[05/15 21:15:15     96s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:15:15     96s] (I)      GCell width         :  3420  (dbu)
[05/15 21:15:15     96s] (I)      GCell height        :  3420  (dbu)
[05/15 21:15:15     96s] (I)      Grid                :   585   550    11
[05/15 21:15:15     96s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:15:15     96s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 21:15:15     96s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 21:15:15     96s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:15:15     96s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:15:15     96s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:15:15     96s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:15:15     96s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:15:15     96s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 21:15:15     96s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:15:15     96s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:15:15     96s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:15:15     96s] (I)      --------------------------------------------------------
[05/15 21:15:15     96s] 
[05/15 21:15:15     96s] [NR-eGR] ============ Routing rule table ============
[05/15 21:15:15     96s] [NR-eGR] Rule id: 0  Nets: 9
[05/15 21:15:15     96s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 21:15:15     96s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 21:15:15     96s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 21:15:15     96s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 21:15:15     96s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 21:15:15     96s] [NR-eGR] Rule id: 1  Nets: 0
[05/15 21:15:15     96s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:15:15     96s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:15:15     96s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:15:15     96s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:15:15     96s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:15:15     96s] [NR-eGR] ========================================
[05/15 21:15:15     96s] [NR-eGR] 
[05/15 21:15:15     96s] (I)      =============== Blocked Tracks ===============
[05/15 21:15:15     96s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:15     96s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:15:15     96s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:15     96s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:15:15     96s] (I)      |     2 | 2750000 |   130445 |         4.74% |
[05/15 21:15:15     96s] (I)      |     3 | 2893995 |    61815 |         2.14% |
[05/15 21:15:15     96s] (I)      |     4 | 2750000 |   163265 |         5.94% |
[05/15 21:15:15     96s] (I)      |     5 | 2893995 |    50384 |         1.74% |
[05/15 21:15:15     96s] (I)      |     6 | 2750000 |        0 |         0.00% |
[05/15 21:15:15     96s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 21:15:15     96s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 21:15:15     96s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 21:15:15     96s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 21:15:15     96s] (I)      |    11 | 1157130 |      637 |         0.06% |
[05/15 21:15:15     96s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:15     96s] (I)      Finished Import and model ( CPU: 0.47 sec, Real: 0.56 sec, Curr Mem: 1678.99 MB )
[05/15 21:15:15     96s] (I)      Reset routing kernel
[05/15 21:15:15     96s] (I)      Started Global Routing ( Curr Mem: 1678.99 MB )
[05/15 21:15:15     96s] (I)      totalPins=678  totalGlobalPin=678 (100.00%)
[05/15 21:15:15     96s] (I)      total 2D Cap : 5427367 = (2833488 H, 2593879 V)
[05/15 21:15:15     96s] [NR-eGR] Layer group 1: route 9 net(s) in layer range [3, 4]
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1a Route ============
[05/15 21:15:15     96s] (I)      Usage: 2196 = (1009 H, 1187 V) = (0.04% H, 0.05% V) = (1.725e+03um H, 2.030e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1b Route ============
[05/15 21:15:15     96s] (I)      Usage: 2196 = (1009 H, 1187 V) = (0.04% H, 0.05% V) = (1.725e+03um H, 2.030e+03um V)
[05/15 21:15:15     96s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.755160e+03um
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1c Route ============
[05/15 21:15:15     96s] (I)      Usage: 2196 = (1009 H, 1187 V) = (0.04% H, 0.05% V) = (1.725e+03um H, 2.030e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1d Route ============
[05/15 21:15:15     96s] (I)      Usage: 2196 = (1009 H, 1187 V) = (0.04% H, 0.05% V) = (1.725e+03um H, 2.030e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1e Route ============
[05/15 21:15:15     96s] (I)      Usage: 2196 = (1009 H, 1187 V) = (0.04% H, 0.05% V) = (1.725e+03um H, 2.030e+03um V)
[05/15 21:15:15     96s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.755160e+03um
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1f Route ============
[05/15 21:15:15     96s] (I)      Usage: 2196 = (1009 H, 1187 V) = (0.04% H, 0.05% V) = (1.725e+03um H, 2.030e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1g Route ============
[05/15 21:15:15     96s] (I)      Usage: 2191 = (1009 H, 1182 V) = (0.04% H, 0.05% V) = (1.725e+03um H, 2.021e+03um V)
[05/15 21:15:15     96s] (I)      #Nets         : 9
[05/15 21:15:15     96s] (I)      #Relaxed nets : 1
[05/15 21:15:15     96s] (I)      Wire length   : 1924
[05/15 21:15:15     96s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1h Route ============
[05/15 21:15:15     96s] (I)      Usage: 2204 = (1012 H, 1192 V) = (0.04% H, 0.05% V) = (1.731e+03um H, 2.038e+03um V)
[05/15 21:15:15     96s] (I)      total 2D Cap : 11026275 = (5677971 H, 5348304 V)
[05/15 21:15:15     96s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1a Route ============
[05/15 21:15:15     96s] (I)      Usage: 2474 = (1141 H, 1333 V) = (0.02% H, 0.02% V) = (1.951e+03um H, 2.279e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1b Route ============
[05/15 21:15:15     96s] (I)      Usage: 2474 = (1141 H, 1333 V) = (0.02% H, 0.02% V) = (1.951e+03um H, 2.279e+03um V)
[05/15 21:15:15     96s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.230540e+03um
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1c Route ============
[05/15 21:15:15     96s] (I)      Usage: 2474 = (1141 H, 1333 V) = (0.02% H, 0.02% V) = (1.951e+03um H, 2.279e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1d Route ============
[05/15 21:15:15     96s] (I)      Usage: 2474 = (1141 H, 1333 V) = (0.02% H, 0.02% V) = (1.951e+03um H, 2.279e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1e Route ============
[05/15 21:15:15     96s] (I)      Usage: 2474 = (1141 H, 1333 V) = (0.02% H, 0.02% V) = (1.951e+03um H, 2.279e+03um V)
[05/15 21:15:15     96s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.230540e+03um
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1f Route ============
[05/15 21:15:15     96s] (I)      Usage: 2474 = (1141 H, 1333 V) = (0.02% H, 0.02% V) = (1.951e+03um H, 2.279e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1g Route ============
[05/15 21:15:15     96s] (I)      Usage: 2471 = (1141 H, 1330 V) = (0.02% H, 0.02% V) = (1.951e+03um H, 2.274e+03um V)
[05/15 21:15:15     96s] (I)      #Nets         : 1
[05/15 21:15:15     96s] (I)      #Relaxed nets : 1
[05/15 21:15:15     96s] (I)      Wire length   : 0
[05/15 21:15:15     96s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1h Route ============
[05/15 21:15:15     96s] (I)      Usage: 2471 = (1141 H, 1330 V) = (0.02% H, 0.02% V) = (1.951e+03um H, 2.274e+03um V)
[05/15 21:15:15     96s] (I)      total 2D Cap : 16670577 = (8572273 H, 8098304 V)
[05/15 21:15:15     96s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1a Route ============
[05/15 21:15:15     96s] (I)      Usage: 2741 = (1270 H, 1471 V) = (0.01% H, 0.02% V) = (2.172e+03um H, 2.515e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1b Route ============
[05/15 21:15:15     96s] (I)      Usage: 2741 = (1270 H, 1471 V) = (0.01% H, 0.02% V) = (2.172e+03um H, 2.515e+03um V)
[05/15 21:15:15     96s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.687110e+03um
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1c Route ============
[05/15 21:15:15     96s] (I)      Usage: 2741 = (1270 H, 1471 V) = (0.01% H, 0.02% V) = (2.172e+03um H, 2.515e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1d Route ============
[05/15 21:15:15     96s] (I)      Usage: 2741 = (1270 H, 1471 V) = (0.01% H, 0.02% V) = (2.172e+03um H, 2.515e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1e Route ============
[05/15 21:15:15     96s] (I)      Usage: 2741 = (1270 H, 1471 V) = (0.01% H, 0.02% V) = (2.172e+03um H, 2.515e+03um V)
[05/15 21:15:15     96s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.687110e+03um
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1f Route ============
[05/15 21:15:15     96s] (I)      Usage: 2741 = (1270 H, 1471 V) = (0.01% H, 0.02% V) = (2.172e+03um H, 2.515e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1g Route ============
[05/15 21:15:15     96s] (I)      Usage: 2738 = (1270 H, 1468 V) = (0.01% H, 0.02% V) = (2.172e+03um H, 2.510e+03um V)
[05/15 21:15:15     96s] (I)      #Nets         : 1
[05/15 21:15:15     96s] (I)      #Relaxed nets : 1
[05/15 21:15:15     96s] (I)      Wire length   : 0
[05/15 21:15:15     96s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1h Route ============
[05/15 21:15:15     96s] (I)      Usage: 2738 = (1270 H, 1468 V) = (0.01% H, 0.02% V) = (2.172e+03um H, 2.510e+03um V)
[05/15 21:15:15     96s] (I)      total 2D Cap : 20664022 = (11466268 H, 9197754 V)
[05/15 21:15:15     96s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1a Route ============
[05/15 21:15:15     96s] (I)      Usage: 3008 = (1399 H, 1609 V) = (0.01% H, 0.02% V) = (2.392e+03um H, 2.751e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1b Route ============
[05/15 21:15:15     96s] (I)      Usage: 3008 = (1399 H, 1609 V) = (0.01% H, 0.02% V) = (2.392e+03um H, 2.751e+03um V)
[05/15 21:15:15     96s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.143680e+03um
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1c Route ============
[05/15 21:15:15     96s] (I)      Usage: 3008 = (1399 H, 1609 V) = (0.01% H, 0.02% V) = (2.392e+03um H, 2.751e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1d Route ============
[05/15 21:15:15     96s] (I)      Usage: 3008 = (1399 H, 1609 V) = (0.01% H, 0.02% V) = (2.392e+03um H, 2.751e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1e Route ============
[05/15 21:15:15     96s] (I)      Usage: 3008 = (1399 H, 1609 V) = (0.01% H, 0.02% V) = (2.392e+03um H, 2.751e+03um V)
[05/15 21:15:15     96s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.143680e+03um
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1f Route ============
[05/15 21:15:15     96s] (I)      Usage: 3008 = (1399 H, 1609 V) = (0.01% H, 0.02% V) = (2.392e+03um H, 2.751e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1g Route ============
[05/15 21:15:15     96s] (I)      Usage: 3005 = (1399 H, 1606 V) = (0.01% H, 0.02% V) = (2.392e+03um H, 2.746e+03um V)
[05/15 21:15:15     96s] (I)      #Nets         : 1
[05/15 21:15:15     96s] (I)      #Relaxed nets : 1
[05/15 21:15:15     96s] (I)      Wire length   : 0
[05/15 21:15:15     96s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1h Route ============
[05/15 21:15:15     96s] (I)      Usage: 3005 = (1399 H, 1606 V) = (0.01% H, 0.02% V) = (2.392e+03um H, 2.746e+03um V)
[05/15 21:15:15     96s] (I)      total 2D Cap : 21820627 = (12622873 H, 9197754 V)
[05/15 21:15:15     96s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1a Route ============
[05/15 21:15:15     96s] (I)      Usage: 3275 = (1528 H, 1747 V) = (0.01% H, 0.02% V) = (2.613e+03um H, 2.987e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1b Route ============
[05/15 21:15:15     96s] (I)      Usage: 3275 = (1528 H, 1747 V) = (0.01% H, 0.02% V) = (2.613e+03um H, 2.987e+03um V)
[05/15 21:15:15     96s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.600250e+03um
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1c Route ============
[05/15 21:15:15     96s] (I)      Usage: 3275 = (1528 H, 1747 V) = (0.01% H, 0.02% V) = (2.613e+03um H, 2.987e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1d Route ============
[05/15 21:15:15     96s] (I)      Usage: 3275 = (1528 H, 1747 V) = (0.01% H, 0.02% V) = (2.613e+03um H, 2.987e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1e Route ============
[05/15 21:15:15     96s] (I)      Usage: 3275 = (1528 H, 1747 V) = (0.01% H, 0.02% V) = (2.613e+03um H, 2.987e+03um V)
[05/15 21:15:15     96s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.600250e+03um
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1f Route ============
[05/15 21:15:15     96s] (I)      Usage: 3275 = (1528 H, 1747 V) = (0.01% H, 0.02% V) = (2.613e+03um H, 2.987e+03um V)
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1g Route ============
[05/15 21:15:15     96s] (I)      Usage: 3272 = (1528 H, 1744 V) = (0.01% H, 0.02% V) = (2.613e+03um H, 2.982e+03um V)
[05/15 21:15:15     96s] (I)      #Nets         : 1
[05/15 21:15:15     96s] (I)      #Relaxed nets : 1
[05/15 21:15:15     96s] (I)      Wire length   : 0
[05/15 21:15:15     96s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[05/15 21:15:15     96s] (I)      
[05/15 21:15:15     96s] (I)      ============  Phase 1h Route ============
[05/15 21:15:15     96s] (I)      Usage: 3272 = (1528 H, 1744 V) = (0.01% H, 0.02% V) = (2.613e+03um H, 2.982e+03um V)
[05/15 21:15:15     97s] (I)      total 2D Cap : 24441722 = (12622873 H, 11818849 V)
[05/15 21:15:15     97s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[05/15 21:15:15     97s] (I)      
[05/15 21:15:15     97s] (I)      ============  Phase 1a Route ============
[05/15 21:15:15     97s] (I)      Usage: 3812 = (1786 H, 2026 V) = (0.01% H, 0.02% V) = (3.054e+03um H, 3.464e+03um V)
[05/15 21:15:15     97s] (I)      
[05/15 21:15:15     97s] (I)      ============  Phase 1b Route ============
[05/15 21:15:15     97s] (I)      Usage: 3812 = (1786 H, 2026 V) = (0.01% H, 0.02% V) = (3.054e+03um H, 3.464e+03um V)
[05/15 21:15:15     97s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 6.518520e+03um
[05/15 21:15:15     97s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 21:15:15     97s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 21:15:15     97s] (I)      
[05/15 21:15:15     97s] (I)      ============  Phase 1c Route ============
[05/15 21:15:15     97s] (I)      Usage: 3812 = (1786 H, 2026 V) = (0.01% H, 0.02% V) = (3.054e+03um H, 3.464e+03um V)
[05/15 21:15:15     97s] (I)      
[05/15 21:15:15     97s] (I)      ============  Phase 1d Route ============
[05/15 21:15:15     97s] (I)      Usage: 3812 = (1786 H, 2026 V) = (0.01% H, 0.02% V) = (3.054e+03um H, 3.464e+03um V)
[05/15 21:15:15     97s] (I)      
[05/15 21:15:15     97s] (I)      ============  Phase 1e Route ============
[05/15 21:15:15     97s] (I)      Usage: 3812 = (1786 H, 2026 V) = (0.01% H, 0.02% V) = (3.054e+03um H, 3.464e+03um V)
[05/15 21:15:15     97s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 6.518520e+03um
[05/15 21:15:15     97s] (I)      
[05/15 21:15:15     97s] (I)      ============  Phase 1f Route ============
[05/15 21:15:15     97s] (I)      Usage: 3812 = (1786 H, 2026 V) = (0.01% H, 0.02% V) = (3.054e+03um H, 3.464e+03um V)
[05/15 21:15:15     97s] (I)      
[05/15 21:15:15     97s] (I)      ============  Phase 1g Route ============
[05/15 21:15:15     97s] (I)      Usage: 3812 = (1786 H, 2026 V) = (0.01% H, 0.02% V) = (3.054e+03um H, 3.464e+03um V)
[05/15 21:15:15     97s] (I)      
[05/15 21:15:15     97s] (I)      ============  Phase 1h Route ============
[05/15 21:15:15     97s] (I)      Usage: 3812 = (1786 H, 2026 V) = (0.01% H, 0.02% V) = (3.054e+03um H, 3.464e+03um V)
[05/15 21:15:16     97s] (I)      
[05/15 21:15:16     97s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 21:15:16     97s] [NR-eGR]                        OverCon            
[05/15 21:15:16     97s] [NR-eGR]                         #Gcell     %Gcell
[05/15 21:15:16     97s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 21:15:16     97s] [NR-eGR] ----------------------------------------------
[05/15 21:15:16     97s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:16     97s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:16     97s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:16     97s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:16     97s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:16     97s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:16     97s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:16     97s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:16     97s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:16     97s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:16     97s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:16     97s] [NR-eGR] ----------------------------------------------
[05/15 21:15:16     97s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 21:15:16     97s] [NR-eGR] 
[05/15 21:15:16     97s] (I)      Finished Global Routing ( CPU: 0.44 sec, Real: 0.58 sec, Curr Mem: 1678.99 MB )
[05/15 21:15:16     97s] (I)      total 2D Cap : 24444553 = (12623344 H, 11821209 V)
[05/15 21:15:16     97s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:15:16     97s] (I)      ============= Track Assignment ============
[05/15 21:15:16     97s] (I)      Started Track Assignment (1T) ( Curr Mem: 1678.99 MB )
[05/15 21:15:16     97s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 21:15:16     97s] (I)      Run Multi-thread track assignment
[05/15 21:15:16     97s] (I)      Finished Track Assignment (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1681.62 MB )
[05/15 21:15:16     97s] (I)      Started Export ( Curr Mem: 1681.62 MB )
[05/15 21:15:16     97s] [NR-eGR]                  Length (um)   Vias 
[05/15 21:15:16     97s] [NR-eGR] ------------------------------------
[05/15 21:15:16     97s] [NR-eGR]  Metal1   (1H)             0   7486 
[05/15 21:15:16     97s] [NR-eGR]  Metal2   (2V)         20187  11434 
[05/15 21:15:16     97s] [NR-eGR]  Metal3   (3H)         24034    525 
[05/15 21:15:16     97s] [NR-eGR]  Metal4   (4V)          2064      2 
[05/15 21:15:16     97s] [NR-eGR]  Metal5   (5H)             0      2 
[05/15 21:15:16     97s] [NR-eGR]  Metal6   (6V)            82      2 
[05/15 21:15:16     97s] [NR-eGR]  Metal7   (7H)           202      0 
[05/15 21:15:16     97s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 21:15:16     97s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 21:15:16     97s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 21:15:16     97s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 21:15:16     97s] [NR-eGR] ------------------------------------
[05/15 21:15:16     97s] [NR-eGR]           Total        46569  19451 
[05/15 21:15:16     97s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:16     97s] [NR-eGR] Total half perimeter of net bounding box: 37085um
[05/15 21:15:16     97s] [NR-eGR] Total length: 46569um, number of vias: 19451
[05/15 21:15:16     97s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:16     97s] [NR-eGR] Total eGR-routed clock nets wire length: 3880um, number of vias: 1808
[05/15 21:15:16     97s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:16     97s] [NR-eGR] Report for selected net(s) only.
[05/15 21:15:16     97s] [NR-eGR]                  Length (um)  Vias 
[05/15 21:15:16     97s] [NR-eGR] -----------------------------------
[05/15 21:15:16     97s] [NR-eGR]  Metal1   (1H)             0   677 
[05/15 21:15:16     97s] [NR-eGR]  Metal2   (2V)           778   741 
[05/15 21:15:16     97s] [NR-eGR]  Metal3   (3H)          1795   390 
[05/15 21:15:16     97s] [NR-eGR]  Metal4   (4V)          1307     0 
[05/15 21:15:16     97s] [NR-eGR]  Metal5   (5H)             0     0 
[05/15 21:15:16     97s] [NR-eGR]  Metal6   (6V)             0     0 
[05/15 21:15:16     97s] [NR-eGR]  Metal7   (7H)             0     0 
[05/15 21:15:16     97s] [NR-eGR]  Metal8   (8V)             0     0 
[05/15 21:15:16     97s] [NR-eGR]  Metal9   (9H)             0     0 
[05/15 21:15:16     97s] [NR-eGR]  Metal10  (10V)            0     0 
[05/15 21:15:16     97s] [NR-eGR]  Metal11  (11H)            0     0 
[05/15 21:15:16     97s] [NR-eGR] -----------------------------------
[05/15 21:15:16     97s] [NR-eGR]           Total         3880  1808 
[05/15 21:15:16     97s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:16     97s] [NR-eGR] Total half perimeter of net bounding box: 1605um
[05/15 21:15:16     97s] [NR-eGR] Total length: 3880um, number of vias: 1808
[05/15 21:15:16     97s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:16     97s] [NR-eGR] Total routed clock nets wire length: 3880um, number of vias: 1808
[05/15 21:15:16     97s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:16     97s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.10 sec, Curr Mem: 1681.62 MB )
[05/15 21:15:16     97s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.20 sec, Real: 1.54 sec, Curr Mem: 1646.62 MB )
[05/15 21:15:16     97s] (I)      ===================================== Runtime Summary =====================================
[05/15 21:15:16     97s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/15 21:15:16     97s] (I)      -------------------------------------------------------------------------------------------
[05/15 21:15:16     97s] (I)       Early Global Route kernel               100.00%  55.80 sec  57.34 sec  1.54 sec  1.20 sec 
[05/15 21:15:16     97s] (I)       +-Import and model                       36.14%  55.81 sec  56.36 sec  0.56 sec  0.47 sec 
[05/15 21:15:16     97s] (I)       | +-Create place DB                       0.76%  55.81 sec  55.82 sec  0.01 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | | +-Import place data                   0.74%  55.81 sec  55.82 sec  0.01 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | | | +-Read instances and placement      0.16%  55.81 sec  55.81 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Read nets                         0.55%  55.81 sec  55.82 sec  0.01 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | +-Create route DB                      32.37%  55.82 sec  56.32 sec  0.50 sec  0.42 sec 
[05/15 21:15:16     97s] (I)       | | +-Import route data (1T)             30.86%  55.84 sec  56.32 sec  0.48 sec  0.42 sec 
[05/15 21:15:16     97s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.28%  55.85 sec  55.85 sec  0.00 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | | | | +-Read routing blockages          0.00%  55.85 sec  55.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | | +-Read instance blockages         0.08%  55.85 sec  55.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | | +-Read PG blockages               0.09%  55.85 sec  55.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | | +-Read clock blockages            0.00%  55.85 sec  55.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | | +-Read other blockages            0.00%  55.85 sec  55.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | | +-Read halo blockages             0.00%  55.85 sec  55.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | | +-Read boundary cut boxes         0.00%  55.85 sec  55.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Read blackboxes                   0.00%  55.85 sec  55.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Read prerouted                    0.69%  55.85 sec  55.86 sec  0.01 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Read unlegalized nets             0.04%  55.86 sec  55.86 sec  0.00 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | | | +-Read nets                         0.01%  55.86 sec  55.86 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Set up via pillars                0.00%  55.86 sec  55.86 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Initialize 3D grid graph          3.01%  55.86 sec  55.91 sec  0.05 sec  0.04 sec 
[05/15 21:15:16     97s] (I)       | | | +-Model blockage capacity          24.38%  55.91 sec  56.29 sec  0.38 sec  0.36 sec 
[05/15 21:15:16     97s] (I)       | | | | +-Initialize 3D capacity         22.87%  55.91 sec  56.26 sec  0.35 sec  0.33 sec 
[05/15 21:15:16     97s] (I)       | | | +-Move terms for access (1T)        0.02%  56.29 sec  56.29 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | +-Read aux data                         0.00%  56.32 sec  56.32 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | +-Others data preparation               0.08%  56.32 sec  56.32 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | +-Create route kernel                   2.84%  56.32 sec  56.36 sec  0.04 sec  0.04 sec 
[05/15 21:15:16     97s] (I)       +-Global Routing                         37.41%  56.37 sec  56.94 sec  0.58 sec  0.44 sec 
[05/15 21:15:16     97s] (I)       | +-Initialization                        0.06%  56.37 sec  56.37 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | +-Net group 1                           6.88%  56.37 sec  56.47 sec  0.11 sec  0.05 sec 
[05/15 21:15:16     97s] (I)       | | +-Generate topology                   0.30%  56.37 sec  56.37 sec  0.00 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1a                            0.21%  56.40 sec  56.40 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Pattern routing (1T)              0.17%  56.40 sec  56.40 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1b                            0.38%  56.40 sec  56.40 sec  0.01 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1c                            0.00%  56.40 sec  56.40 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1d                            0.00%  56.40 sec  56.40 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1e                            0.20%  56.41 sec  56.41 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Route legalization                0.02%  56.41 sec  56.41 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | | +-Legalize Blockage Violations    0.01%  56.41 sec  56.41 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1f                            0.00%  56.41 sec  56.41 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1g                            0.56%  56.41 sec  56.42 sec  0.01 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | | | +-Post Routing                      0.54%  56.41 sec  56.42 sec  0.01 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1h                            0.47%  56.42 sec  56.43 sec  0.01 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Post Routing                      0.45%  56.42 sec  56.43 sec  0.01 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Layer assignment (1T)               2.88%  56.43 sec  56.47 sec  0.04 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | +-Net group 2                           3.34%  56.47 sec  56.52 sec  0.05 sec  0.04 sec 
[05/15 21:15:16     97s] (I)       | | +-Generate topology                   0.06%  56.47 sec  56.47 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1a                            0.64%  56.50 sec  56.51 sec  0.01 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Pattern routing (1T)              0.19%  56.50 sec  56.51 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1b                            0.09%  56.51 sec  56.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1c                            0.00%  56.52 sec  56.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1d                            0.00%  56.52 sec  56.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1e                            0.10%  56.52 sec  56.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Route legalization                0.01%  56.52 sec  56.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | | +-Legalize Blockage Violations    0.00%  56.52 sec  56.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1f                            0.00%  56.52 sec  56.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1g                            0.17%  56.52 sec  56.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Post Routing                      0.16%  56.52 sec  56.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1h                            0.18%  56.52 sec  56.52 sec  0.00 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | | | +-Post Routing                      0.16%  56.52 sec  56.52 sec  0.00 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | +-Net group 3                           4.03%  56.52 sec  56.59 sec  0.06 sec  0.05 sec 
[05/15 21:15:16     97s] (I)       | | +-Generate topology                   0.05%  56.52 sec  56.53 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1a                            0.18%  56.57 sec  56.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Pattern routing (1T)              0.16%  56.57 sec  56.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1b                            0.08%  56.57 sec  56.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1c                            0.00%  56.57 sec  56.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1d                            0.00%  56.57 sec  56.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1e                            0.43%  56.57 sec  56.58 sec  0.01 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Route legalization                0.00%  56.57 sec  56.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1f                            0.00%  56.58 sec  56.58 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1g                            0.27%  56.58 sec  56.58 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Post Routing                      0.14%  56.58 sec  56.58 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1h                            0.14%  56.58 sec  56.59 sec  0.00 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | | | +-Post Routing                      0.13%  56.58 sec  56.59 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | +-Net group 4                           5.65%  56.59 sec  56.67 sec  0.09 sec  0.07 sec 
[05/15 21:15:16     97s] (I)       | | +-Generate topology                   0.05%  56.59 sec  56.59 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1a                            0.18%  56.65 sec  56.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Pattern routing (1T)              0.16%  56.65 sec  56.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1b                            0.08%  56.66 sec  56.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1c                            0.00%  56.66 sec  56.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1d                            0.00%  56.66 sec  56.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1e                            0.08%  56.66 sec  56.66 sec  0.00 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | | | +-Route legalization                0.00%  56.66 sec  56.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1f                            0.00%  56.66 sec  56.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1g                            0.21%  56.66 sec  56.66 sec  0.00 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | | | +-Post Routing                      0.19%  56.66 sec  56.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1h                            0.15%  56.67 sec  56.67 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Post Routing                      0.13%  56.67 sec  56.67 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | +-Net group 5                           5.62%  56.67 sec  56.76 sec  0.09 sec  0.07 sec 
[05/15 21:15:16     97s] (I)       | | +-Generate topology                   0.06%  56.67 sec  56.68 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1a                            0.18%  56.75 sec  56.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Pattern routing (1T)              0.16%  56.75 sec  56.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1b                            0.08%  56.75 sec  56.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1c                            0.00%  56.75 sec  56.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1d                            0.00%  56.75 sec  56.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1e                            0.08%  56.75 sec  56.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Route legalization                0.00%  56.75 sec  56.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1f                            0.00%  56.75 sec  56.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1g                            0.16%  56.76 sec  56.76 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Post Routing                      0.15%  56.76 sec  56.76 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1h                            0.14%  56.76 sec  56.76 sec  0.00 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | | | +-Post Routing                      0.12%  56.76 sec  56.76 sec  0.00 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | +-Net group 6                           8.48%  56.76 sec  56.89 sec  0.13 sec  0.11 sec 
[05/15 21:15:16     97s] (I)       | | +-Generate topology                   0.00%  56.76 sec  56.76 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1a                            0.33%  56.83 sec  56.84 sec  0.01 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Pattern routing (1T)              0.16%  56.83 sec  56.84 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Add via demand to 2D              0.15%  56.84 sec  56.84 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1b                            0.27%  56.84 sec  56.84 sec  0.00 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1c                            0.00%  56.84 sec  56.84 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1d                            0.00%  56.84 sec  56.84 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1e                            0.09%  56.84 sec  56.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Route legalization                0.00%  56.84 sec  56.84 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1f                            0.00%  56.85 sec  56.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1g                            0.13%  56.85 sec  56.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Post Routing                      0.12%  56.85 sec  56.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Phase 1h                            0.13%  56.85 sec  56.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | | +-Post Routing                      0.11%  56.85 sec  56.85 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Layer assignment (1T)               0.06%  56.89 sec  56.89 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       +-Export 3D cong map                      9.12%  56.94 sec  57.08 sec  0.14 sec  0.13 sec 
[05/15 21:15:16     97s] (I)       | +-Export 2D cong map                    0.94%  57.07 sec  57.08 sec  0.01 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       +-Extract Global 3D Wires                 0.00%  57.08 sec  57.08 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       +-Track Assignment (1T)                   8.61%  57.08 sec  57.22 sec  0.13 sec  0.13 sec 
[05/15 21:15:16     97s] (I)       | +-Initialization                        0.00%  57.08 sec  57.08 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | +-Track Assignment Kernel               8.53%  57.08 sec  57.22 sec  0.13 sec  0.13 sec 
[05/15 21:15:16     97s] (I)       | +-Free Memory                           0.00%  57.22 sec  57.22 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       +-Export                                  6.70%  57.22 sec  57.32 sec  0.10 sec  0.02 sec 
[05/15 21:15:16     97s] (I)       | +-Export DB wires                       0.09%  57.22 sec  57.22 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Export all nets                     0.06%  57.22 sec  57.22 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | | +-Set wire vias                       0.01%  57.22 sec  57.22 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       | +-Report wirelength                     5.55%  57.22 sec  57.31 sec  0.09 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | +-Update net boxes                      0.64%  57.31 sec  57.32 sec  0.01 sec  0.01 sec 
[05/15 21:15:16     97s] (I)       | +-Update timing                         0.00%  57.32 sec  57.32 sec  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)       +-Postprocess design                      1.28%  57.32 sec  57.34 sec  0.02 sec  0.01 sec 
[05/15 21:15:16     97s] (I)      ===================== Summary by functions =====================
[05/15 21:15:16     97s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 21:15:16     97s] (I)      ----------------------------------------------------------------
[05/15 21:15:16     97s] (I)        0  Early Global Route kernel      100.00%  1.54 sec  1.20 sec 
[05/15 21:15:16     97s] (I)        1  Global Routing                  37.41%  0.58 sec  0.44 sec 
[05/15 21:15:16     97s] (I)        1  Import and model                36.14%  0.56 sec  0.47 sec 
[05/15 21:15:16     97s] (I)        1  Export 3D cong map               9.12%  0.14 sec  0.13 sec 
[05/15 21:15:16     97s] (I)        1  Track Assignment (1T)            8.61%  0.13 sec  0.13 sec 
[05/15 21:15:16     97s] (I)        1  Export                           6.70%  0.10 sec  0.02 sec 
[05/15 21:15:16     97s] (I)        1  Postprocess design               1.28%  0.02 sec  0.01 sec 
[05/15 21:15:16     97s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        2  Create route DB                 32.37%  0.50 sec  0.42 sec 
[05/15 21:15:16     97s] (I)        2  Track Assignment Kernel          8.53%  0.13 sec  0.13 sec 
[05/15 21:15:16     97s] (I)        2  Net group 6                      8.48%  0.13 sec  0.11 sec 
[05/15 21:15:16     97s] (I)        2  Net group 1                      6.88%  0.11 sec  0.05 sec 
[05/15 21:15:16     97s] (I)        2  Net group 4                      5.65%  0.09 sec  0.07 sec 
[05/15 21:15:16     97s] (I)        2  Net group 5                      5.62%  0.09 sec  0.07 sec 
[05/15 21:15:16     97s] (I)        2  Report wirelength                5.55%  0.09 sec  0.01 sec 
[05/15 21:15:16     97s] (I)        2  Net group 3                      4.03%  0.06 sec  0.05 sec 
[05/15 21:15:16     97s] (I)        2  Net group 2                      3.34%  0.05 sec  0.04 sec 
[05/15 21:15:16     97s] (I)        2  Create route kernel              2.84%  0.04 sec  0.04 sec 
[05/15 21:15:16     97s] (I)        2  Export 2D cong map               0.94%  0.01 sec  0.01 sec 
[05/15 21:15:16     97s] (I)        2  Create place DB                  0.76%  0.01 sec  0.01 sec 
[05/15 21:15:16     97s] (I)        2  Update net boxes                 0.64%  0.01 sec  0.01 sec 
[05/15 21:15:16     97s] (I)        2  Export DB wires                  0.09%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        2  Others data preparation          0.08%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        2  Initialization                   0.06%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        3  Import route data (1T)          30.86%  0.48 sec  0.42 sec 
[05/15 21:15:16     97s] (I)        3  Layer assignment (1T)            2.94%  0.05 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        3  Phase 1a                         1.72%  0.03 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        3  Phase 1g                         1.50%  0.02 sec  0.02 sec 
[05/15 21:15:16     97s] (I)        3  Phase 1h                         1.21%  0.02 sec  0.03 sec 
[05/15 21:15:16     97s] (I)        3  Phase 1e                         0.99%  0.02 sec  0.01 sec 
[05/15 21:15:16     97s] (I)        3  Phase 1b                         0.97%  0.02 sec  0.01 sec 
[05/15 21:15:16     97s] (I)        3  Import place data                0.74%  0.01 sec  0.01 sec 
[05/15 21:15:16     97s] (I)        3  Generate topology                0.52%  0.01 sec  0.01 sec 
[05/15 21:15:16     97s] (I)        3  Export all nets                  0.06%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        4  Model blockage capacity         24.38%  0.38 sec  0.36 sec 
[05/15 21:15:16     97s] (I)        4  Initialize 3D grid graph         3.01%  0.05 sec  0.04 sec 
[05/15 21:15:16     97s] (I)        4  Post Routing                     2.41%  0.04 sec  0.03 sec 
[05/15 21:15:16     97s] (I)        4  Pattern routing (1T)             1.01%  0.02 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        4  Read prerouted                   0.69%  0.01 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        4  Read nets                        0.56%  0.01 sec  0.01 sec 
[05/15 21:15:16     97s] (I)        4  Read blockages ( Layer 2-11 )    0.28%  0.00 sec  0.01 sec 
[05/15 21:15:16     97s] (I)        4  Read instances and placement     0.16%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        4  Add via demand to 2D             0.15%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        4  Read unlegalized nets            0.04%  0.00 sec  0.01 sec 
[05/15 21:15:16     97s] (I)        4  Route legalization               0.03%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        4  Move terms for access (1T)       0.02%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        5  Initialize 3D capacity          22.87%  0.35 sec  0.33 sec 
[05/15 21:15:16     97s] (I)        5  Read PG blockages                0.09%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        5  Read instance blockages          0.08%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 21:15:16     97s]       Early Global Route - eGR only step done. (took cpu=0:00:01.3 real=0:00:01.7)
[05/15 21:15:16     97s]     Routing using eGR only done.
[05/15 21:15:16     97s] Net route status summary:
[05/15 21:15:16     97s]   Clock:        10 (unrouted=1, trialRouted=0, noStatus=0, routed=9, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 21:15:16     97s]   Non-clock:  1919 (unrouted=52, trialRouted=1867, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 21:15:16     97s] 
[05/15 21:15:16     97s] CCOPT: Done with clock implementation routing.
[05/15 21:15:16     97s] 
[05/15 21:15:16     97s]   Clock implementation routing done.
[05/15 21:15:16     97s]   Fixed 9 wires.
[05/15 21:15:16     97s]   CCOpt: Starting congestion repair using flow wrapper...
[05/15 21:15:16     97s]     Congestion Repair...
[05/15 21:15:16     97s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:01:37.5/0:04:35.8 (0.4), mem = 1646.6M
[05/15 21:15:16     97s] Info: Disable timing driven in postCTS congRepair.
[05/15 21:15:16     97s] 
[05/15 21:15:16     97s] Starting congRepair ...
[05/15 21:15:16     97s] User Input Parameters:
[05/15 21:15:16     97s] - Congestion Driven    : On
[05/15 21:15:16     97s] - Timing Driven        : Off
[05/15 21:15:16     97s] - Area-Violation Based : On
[05/15 21:15:16     97s] - Start Rollback Level : -5
[05/15 21:15:16     97s] - Legalized            : On
[05/15 21:15:16     97s] - Window Based         : Off
[05/15 21:15:16     97s] - eDen incr mode       : Off
[05/15 21:15:16     97s] - Small incr mode      : Off
[05/15 21:15:16     97s] 
[05/15 21:15:16     97s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1646.6M, EPOCH TIME: 1747358116.642053
[05/15 21:15:16     97s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1646.6M, EPOCH TIME: 1747358116.645943
[05/15 21:15:16     97s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1646.6M, EPOCH TIME: 1747358116.650242
[05/15 21:15:16     97s] Starting Early Global Route congestion estimation: mem = 1646.6M
[05/15 21:15:16     97s] (I)      ==================== Layers =====================
[05/15 21:15:16     97s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:16     97s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:15:16     97s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:16     97s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:15:16     97s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:15:16     97s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:15:16     97s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:15:16     97s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:15:16     97s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:15:16     97s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:15:16     97s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:15:16     97s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:15:16     97s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:15:16     97s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:15:16     97s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:15:16     97s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:15:16     97s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:15:16     97s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:15:16     97s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:15:16     97s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:15:16     97s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:15:16     97s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:15:16     97s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:15:16     97s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:15:16     97s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:15:16     97s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:16     97s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:15:16     97s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:15:16     97s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:15:16     97s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:15:16     97s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:15:16     97s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:15:16     97s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:15:16     97s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:15:16     97s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:15:16     97s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:15:16     97s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:15:16     97s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:15:16     97s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:15:16     97s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:15:16     97s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:16     97s] (I)      Started Import and model ( Curr Mem: 1646.62 MB )
[05/15 21:15:16     97s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:16     97s] (I)      == Non-default Options ==
[05/15 21:15:16     97s] (I)      Maximum routing layer                              : 11
[05/15 21:15:16     97s] (I)      Number of threads                                  : 1
[05/15 21:15:16     97s] (I)      Use non-blocking free Dbs wires                    : false
[05/15 21:15:16     97s] (I)      Method to set GCell size                           : row
[05/15 21:15:16     97s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:15:16     97s] (I)      Use row-based GCell size
[05/15 21:15:16     97s] (I)      Use row-based GCell align
[05/15 21:15:16     97s] (I)      layer 0 area = 80000
[05/15 21:15:16     97s] (I)      layer 1 area = 80000
[05/15 21:15:16     97s] (I)      layer 2 area = 80000
[05/15 21:15:16     97s] (I)      layer 3 area = 80000
[05/15 21:15:16     97s] (I)      layer 4 area = 80000
[05/15 21:15:16     97s] (I)      layer 5 area = 80000
[05/15 21:15:16     97s] (I)      layer 6 area = 80000
[05/15 21:15:16     97s] (I)      layer 7 area = 80000
[05/15 21:15:16     97s] (I)      layer 8 area = 80000
[05/15 21:15:16     97s] (I)      layer 9 area = 400000
[05/15 21:15:16     97s] (I)      layer 10 area = 400000
[05/15 21:15:16     97s] (I)      GCell unit size   : 3420
[05/15 21:15:16     97s] (I)      GCell multiplier  : 1
[05/15 21:15:16     97s] (I)      GCell row height  : 3420
[05/15 21:15:16     97s] (I)      Actual row height : 3420
[05/15 21:15:16     97s] (I)      GCell align ref   : 616000 616420
[05/15 21:15:16     97s] [NR-eGR] Track table information for default rule: 
[05/15 21:15:16     97s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:15:16     97s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:15:16     97s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:15:16     97s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:15:16     97s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:15:16     97s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:15:16     97s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:15:16     97s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:15:16     97s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:15:16     97s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:15:16     97s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:15:16     97s] (I)      ==================== Default via =====================
[05/15 21:15:16     97s] (I)      +----+------------------+----------------------------+
[05/15 21:15:16     97s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 21:15:16     97s] (I)      +----+------------------+----------------------------+
[05/15 21:15:16     97s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 21:15:16     97s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 21:15:16     97s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 21:15:16     97s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 21:15:16     97s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 21:15:16     97s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 21:15:16     97s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 21:15:16     97s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 21:15:16     97s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 21:15:16     97s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 21:15:16     97s] (I)      +----+------------------+----------------------------+
[05/15 21:15:16     97s] [NR-eGR] Read 1171 PG shapes
[05/15 21:15:16     97s] [NR-eGR] Read 0 clock shapes
[05/15 21:15:16     97s] [NR-eGR] Read 0 other shapes
[05/15 21:15:16     97s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:15:16     97s] [NR-eGR] #Instance Blockages : 640
[05/15 21:15:16     97s] [NR-eGR] #PG Blockages       : 1171
[05/15 21:15:16     97s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:15:16     97s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:15:16     97s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:15:16     97s] [NR-eGR] #Other Blockages    : 0
[05/15 21:15:16     97s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:15:16     97s] [NR-eGR] Num Prerouted Nets = 9  Num Prerouted Wires = 2281
[05/15 21:15:16     97s] [NR-eGR] Read 1897 nets ( ignored 9 )
[05/15 21:15:16     97s] (I)      early_global_route_priority property id does not exist.
[05/15 21:15:16     97s] (I)      Read Num Blocks=1811  Num Prerouted Wires=2281  Num CS=0
[05/15 21:15:16     97s] (I)      Layer 1 (V) : #blockages 634 : #preroutes 1376
[05/15 21:15:16     97s] (I)      Layer 2 (H) : #blockages 348 : #preroutes 801
[05/15 21:15:16     97s] (I)      Layer 3 (V) : #blockages 761 : #preroutes 104
[05/15 21:15:16     97s] (I)      Layer 4 (H) : #blockages 47 : #preroutes 0
[05/15 21:15:16     97s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:16     97s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:15:16     97s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:16     97s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:15:16     97s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:16     97s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 21:15:16     97s] (I)      Number of ignored nets                =      9
[05/15 21:15:16     97s] (I)      Number of connected nets              =      0
[05/15 21:15:16     97s] (I)      Number of fixed nets                  =      9.  Ignored: Yes
[05/15 21:15:16     97s] (I)      Number of clock nets                  =     10.  Ignored: No
[05/15 21:15:16     97s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:15:16     97s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:15:16     97s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:15:16     97s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:15:16     97s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:15:16     97s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:15:16     97s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:15:16     97s] (I)      Ndr track 0 does not exist
[05/15 21:15:16     97s] (I)      Ndr track 0 does not exist
[05/15 21:15:16     97s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:15:16     97s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:15:16     97s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:15:16     97s] (I)      Site width          :   400  (dbu)
[05/15 21:15:16     97s] (I)      Row height          :  3420  (dbu)
[05/15 21:15:16     97s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:15:16     97s] (I)      GCell width         :  3420  (dbu)
[05/15 21:15:16     97s] (I)      GCell height        :  3420  (dbu)
[05/15 21:15:16     97s] (I)      Grid                :   585   550    11
[05/15 21:15:16     97s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:15:16     97s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 21:15:16     97s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 21:15:16     97s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:15:16     97s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:15:16     97s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:15:16     97s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:15:16     97s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:15:16     97s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 21:15:16     97s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:15:16     97s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:15:16     97s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:15:16     97s] (I)      --------------------------------------------------------
[05/15 21:15:16     97s] 
[05/15 21:15:16     97s] [NR-eGR] ============ Routing rule table ============
[05/15 21:15:16     97s] [NR-eGR] Rule id: 0  Nets: 0
[05/15 21:15:16     97s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 21:15:16     97s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 21:15:16     97s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 21:15:16     97s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 21:15:16     97s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 21:15:16     97s] [NR-eGR] Rule id: 1  Nets: 1867
[05/15 21:15:16     97s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:15:16     97s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:15:16     97s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:15:16     97s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:15:16     97s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:15:16     97s] [NR-eGR] ========================================
[05/15 21:15:16     97s] [NR-eGR] 
[05/15 21:15:16     97s] (I)      =============== Blocked Tracks ===============
[05/15 21:15:16     97s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:17     97s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:15:17     97s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:17     97s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:15:17     97s] (I)      |     2 | 2750000 |   125926 |         4.58% |
[05/15 21:15:17     97s] (I)      |     3 | 2893995 |    59196 |         2.05% |
[05/15 21:15:17     97s] (I)      |     4 | 2750000 |   164127 |         5.97% |
[05/15 21:15:17     97s] (I)      |     5 | 2893995 |    47515 |         1.64% |
[05/15 21:15:17     97s] (I)      |     6 | 2750000 |        0 |         0.00% |
[05/15 21:15:17     97s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 21:15:17     97s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 21:15:17     97s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 21:15:17     97s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 21:15:17     97s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 21:15:17     97s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:17     97s] (I)      Finished Import and model ( CPU: 0.31 sec, Real: 0.35 sec, Curr Mem: 1681.66 MB )
[05/15 21:15:17     97s] (I)      Reset routing kernel
[05/15 21:15:17     97s] (I)      Started Global Routing ( Curr Mem: 1681.66 MB )
[05/15 21:15:17     97s] (I)      totalPins=6829  totalGlobalPin=6829 (100.00%)
[05/15 21:15:17     97s] (I)      total 2D Cap : 24448649 = (12627972 H, 11820677 V)
[05/15 21:15:17     97s] [NR-eGR] Layer group 1: route 1867 net(s) in layer range [2, 11]
[05/15 21:15:17     97s] (I)      
[05/15 21:15:17     97s] (I)      ============  Phase 1a Route ============
[05/15 21:15:17     97s] (I)      Usage: 24202 = (12903 H, 11299 V) = (0.10% H, 0.10% V) = (2.206e+04um H, 1.932e+04um V)
[05/15 21:15:17     97s] (I)      
[05/15 21:15:17     97s] (I)      ============  Phase 1b Route ============
[05/15 21:15:17     97s] (I)      Usage: 24202 = (12903 H, 11299 V) = (0.10% H, 0.10% V) = (2.206e+04um H, 1.932e+04um V)
[05/15 21:15:17     97s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.138542e+04um
[05/15 21:15:17     97s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 21:15:17     97s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 21:15:17     97s] (I)      
[05/15 21:15:17     97s] (I)      ============  Phase 1c Route ============
[05/15 21:15:17     97s] (I)      Usage: 24202 = (12903 H, 11299 V) = (0.10% H, 0.10% V) = (2.206e+04um H, 1.932e+04um V)
[05/15 21:15:17     97s] (I)      
[05/15 21:15:17     97s] (I)      ============  Phase 1d Route ============
[05/15 21:15:17     97s] (I)      Usage: 24202 = (12903 H, 11299 V) = (0.10% H, 0.10% V) = (2.206e+04um H, 1.932e+04um V)
[05/15 21:15:17     97s] (I)      
[05/15 21:15:17     97s] (I)      ============  Phase 1e Route ============
[05/15 21:15:17     97s] (I)      Usage: 24202 = (12903 H, 11299 V) = (0.10% H, 0.10% V) = (2.206e+04um H, 1.932e+04um V)
[05/15 21:15:17     97s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.138542e+04um
[05/15 21:15:17     97s] (I)      
[05/15 21:15:17     97s] (I)      ============  Phase 1l Route ============
[05/15 21:15:17     97s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 21:15:17     97s] (I)      Layer  2:    2620784     14358         0      105139     2640821    ( 3.83%) 
[05/15 21:15:17     97s] (I)      Layer  3:    2831914     15899         0       44091     2846709    ( 1.53%) 
[05/15 21:15:17     97s] (I)      Layer  4:    2592608      2847         0      116519     2629441    ( 4.24%) 
[05/15 21:15:17     97s] (I)      Layer  5:    2842060       114         0       38718     2852082    ( 1.34%) 
[05/15 21:15:17     97s] (I)      Layer  6:    2745000        50         0           0     2745961    ( 0.00%) 
[05/15 21:15:17     97s] (I)      Layer  7:    2889048       118         0           0     2890800    ( 0.00%) 
[05/15 21:15:17     97s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 21:15:17     97s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 21:15:17     97s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 21:15:17     97s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 21:15:17     97s] (I)      Total:      24407524     33386         0      304737    24497007    ( 1.23%) 
[05/15 21:15:17     98s] (I)      
[05/15 21:15:17     98s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 21:15:17     98s] [NR-eGR]                        OverCon            
[05/15 21:15:17     98s] [NR-eGR]                         #Gcell     %Gcell
[05/15 21:15:17     98s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 21:15:17     98s] [NR-eGR] ----------------------------------------------
[05/15 21:15:17     98s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:17     98s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:17     98s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:17     98s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:17     98s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:17     98s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:17     98s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:17     98s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:17     98s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:17     98s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:17     98s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:17     98s] [NR-eGR] ----------------------------------------------
[05/15 21:15:17     98s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 21:15:17     98s] [NR-eGR] 
[05/15 21:15:17     98s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.27 sec, Curr Mem: 1681.66 MB )
[05/15 21:15:17     98s] (I)      total 2D Cap : 24451302 = (12628446 H, 11822856 V)
[05/15 21:15:17     98s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:15:17     98s] Early Global Route congestion estimation runtime: 0.79 seconds, mem = 1681.7M
[05/15 21:15:17     98s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.680, REAL:0.790, MEM:1681.7M, EPOCH TIME: 1747358117.440270
[05/15 21:15:17     98s] OPERPROF: Starting HotSpotCal at level 1, MEM:1681.7M, EPOCH TIME: 1747358117.440385
[05/15 21:15:17     98s] [hotspot] +------------+---------------+---------------+
[05/15 21:15:17     98s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 21:15:17     98s] [hotspot] +------------+---------------+---------------+
[05/15 21:15:17     98s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 21:15:17     98s] [hotspot] +------------+---------------+---------------+
[05/15 21:15:17     98s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 21:15:17     98s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 21:15:17     98s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.017, MEM:1681.7M, EPOCH TIME: 1747358117.457606
[05/15 21:15:17     98s] Skipped repairing congestion.
[05/15 21:15:17     98s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1681.7M, EPOCH TIME: 1747358117.457815
[05/15 21:15:17     98s] Starting Early Global Route wiring: mem = 1681.7M
[05/15 21:15:17     98s] (I)      ============= Track Assignment ============
[05/15 21:15:17     98s] (I)      Started Track Assignment (1T) ( Curr Mem: 1681.66 MB )
[05/15 21:15:17     98s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 21:15:17     98s] (I)      Run Multi-thread track assignment
[05/15 21:15:17     98s] (I)      Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.24 sec, Curr Mem: 1686.91 MB )
[05/15 21:15:17     98s] (I)      Started Export ( Curr Mem: 1686.91 MB )
[05/15 21:15:17     98s] [NR-eGR]                  Length (um)   Vias 
[05/15 21:15:17     98s] [NR-eGR] ------------------------------------
[05/15 21:15:17     98s] [NR-eGR]  Metal1   (1H)             0   7486 
[05/15 21:15:17     98s] [NR-eGR]  Metal2   (2V)         19998  11481 
[05/15 21:15:17     98s] [NR-eGR]  Metal3   (3H)         23872    551 
[05/15 21:15:17     98s] [NR-eGR]  Metal4   (4V)          2240     12 
[05/15 21:15:17     98s] [NR-eGR]  Metal5   (5H)           196      2 
[05/15 21:15:17     98s] [NR-eGR]  Metal6   (6V)            82      2 
[05/15 21:15:17     98s] [NR-eGR]  Metal7   (7H)           202      0 
[05/15 21:15:17     98s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 21:15:17     98s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 21:15:17     98s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 21:15:17     98s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 21:15:17     98s] [NR-eGR] ------------------------------------
[05/15 21:15:17     98s] [NR-eGR]           Total        46591  19534 
[05/15 21:15:17     98s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:17     98s] [NR-eGR] Total half perimeter of net bounding box: 37085um
[05/15 21:15:17     98s] [NR-eGR] Total length: 46591um, number of vias: 19534
[05/15 21:15:17     98s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:17     98s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/15 21:15:17     98s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:17     98s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 1686.91 MB )
[05/15 21:15:17     98s] Early Global Route wiring runtime: 0.35 seconds, mem = 1643.9M
[05/15 21:15:17     98s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.250, REAL:0.349, MEM:1643.9M, EPOCH TIME: 1747358117.806917
[05/15 21:15:17     98s] Tdgp not successfully inited but do clear! skip clearing
[05/15 21:15:17     98s] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[05/15 21:15:17     98s] *** IncrReplace #1 [finish] : cpu/real = 0:00:01.0/0:00:01.2 (0.8), totSession cpu/real = 0:01:38.4/0:04:37.0 (0.4), mem = 1643.9M
[05/15 21:15:17     98s] 
[05/15 21:15:17     98s] =============================================================================================
[05/15 21:15:17     98s]  Step TAT Report for IncrReplace #1                                             21.12-s106_1
[05/15 21:15:17     98s] =============================================================================================
[05/15 21:15:17     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:15:17     98s] ---------------------------------------------------------------------------------------------
[05/15 21:15:17     98s] [ MISC                   ]          0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.0    0.8
[05/15 21:15:17     98s] ---------------------------------------------------------------------------------------------
[05/15 21:15:17     98s]  IncrReplace #1 TOTAL               0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.0    0.8
[05/15 21:15:17     98s] ---------------------------------------------------------------------------------------------
[05/15 21:15:17     98s] 
[05/15 21:15:17     98s]     Congestion Repair done. (took cpu=0:00:01.0 real=0:00:01.2)
[05/15 21:15:17     98s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/15 21:15:17     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:1643.9M, EPOCH TIME: 1747358117.868819
[05/15 21:15:17     98s] z: 2, totalTracks: 1
[05/15 21:15:17     98s] z: 4, totalTracks: 1
[05/15 21:15:17     98s] z: 6, totalTracks: 1
[05/15 21:15:17     98s] z: 8, totalTracks: 1
[05/15 21:15:17     98s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 21:15:17     98s] All LLGs are deleted
[05/15 21:15:17     98s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1643.9M, EPOCH TIME: 1747358117.880386
[05/15 21:15:17     98s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1643.9M, EPOCH TIME: 1747358117.881001
[05/15 21:15:17     98s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1643.9M, EPOCH TIME: 1747358117.881599
[05/15 21:15:17     98s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1643.9M, EPOCH TIME: 1747358117.885927
[05/15 21:15:17     98s] Core basic site is CoreSite
[05/15 21:15:17     98s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1643.9M, EPOCH TIME: 1747358117.911439
[05/15 21:15:17     98s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1643.9M, EPOCH TIME: 1747358117.921911
[05/15 21:15:17     98s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:15:17     98s] SiteArray: use 1,548,288 bytes
[05/15 21:15:17     98s] SiteArray: current memory after site array memory allocation 1643.9M
[05/15 21:15:17     98s] SiteArray: FP blocked sites are writable
[05/15 21:15:17     98s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:15:17     98s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1643.9M, EPOCH TIME: 1747358117.944282
[05/15 21:15:17     98s] Process 42567 wires and vias for routing blockage and capacity analysis
[05/15 21:15:17     98s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.018, MEM:1643.9M, EPOCH TIME: 1747358117.962142
[05/15 21:15:17     98s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.081, MEM:1643.9M, EPOCH TIME: 1747358117.967418
[05/15 21:15:17     98s] 
[05/15 21:15:17     98s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:17     98s] OPERPROF:     Starting CMU at level 3, MEM:1643.9M, EPOCH TIME: 1747358117.973798
[05/15 21:15:17     98s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1643.9M, EPOCH TIME: 1747358117.977117
[05/15 21:15:17     98s] 
[05/15 21:15:17     98s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:15:17     98s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.098, MEM:1643.9M, EPOCH TIME: 1747358117.979300
[05/15 21:15:17     98s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1643.9M, EPOCH TIME: 1747358117.982280
[05/15 21:15:17     98s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1643.9M, EPOCH TIME: 1747358117.982408
[05/15 21:15:17     98s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1643.9MB).
[05/15 21:15:17     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.114, MEM:1643.9M, EPOCH TIME: 1747358117.982895
[05/15 21:15:17     98s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.4 real=0:00:03.1)
[05/15 21:15:17     98s]   Leaving CCOpt scope - extractRC...
[05/15 21:15:17     98s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/15 21:15:17     98s] Extraction called for design 'mcs4_pad_frame' of instances=1905 and nets=1929 using extraction engine 'preRoute' .
[05/15 21:15:17     98s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 21:15:17     98s] RC Extraction called in multi-corner(2) mode.
[05/15 21:15:17     98s] RCMode: PreRoute
[05/15 21:15:17     98s]       RC Corner Indexes            0       1   
[05/15 21:15:17     98s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 21:15:17     98s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 21:15:17     98s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 21:15:17     98s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 21:15:17     98s] Shrink Factor                : 1.00000
[05/15 21:15:17     98s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 21:15:17     98s] Using Quantus QRC technology file ...
[05/15 21:15:17     98s] 
[05/15 21:15:17     98s] Trim Metal Layers:
[05/15 21:15:17     98s] LayerId::1 widthSet size::1
[05/15 21:15:17     98s] LayerId::2 widthSet size::1
[05/15 21:15:17     98s] LayerId::3 widthSet size::1
[05/15 21:15:17     98s] LayerId::4 widthSet size::1
[05/15 21:15:17     98s] LayerId::5 widthSet size::1
[05/15 21:15:17     98s] LayerId::6 widthSet size::1
[05/15 21:15:17     98s] LayerId::7 widthSet size::1
[05/15 21:15:17     98s] LayerId::8 widthSet size::1
[05/15 21:15:17     98s] LayerId::9 widthSet size::1
[05/15 21:15:17     98s] LayerId::10 widthSet size::1
[05/15 21:15:17     98s] LayerId::11 widthSet size::1
[05/15 21:15:17     98s] Updating RC grid for preRoute extraction ...
[05/15 21:15:17     98s] eee: pegSigSF::1.070000
[05/15 21:15:17     98s] Initializing multi-corner resistance tables ...
[05/15 21:15:18     98s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/15 21:15:18     98s] eee: l::2 avDens::0.039887 usedTrk::1694.939770 availTrk::42493.500000 sigTrk::1694.939770
[05/15 21:15:18     98s] eee: l::3 avDens::0.040234 usedTrk::1633.083621 availTrk::40590.000000 sigTrk::1633.083621
[05/15 21:15:18     98s] eee: l::4 avDens::0.012487 usedTrk::469.771636 availTrk::37620.000000 sigTrk::469.771636
[05/15 21:15:18     98s] eee: l::5 avDens::0.011264 usedTrk::175.382457 availTrk::15570.000000 sigTrk::175.382457
[05/15 21:15:18     98s] eee: l::6 avDens::0.009400 usedTrk::4.822222 availTrk::513.000000 sigTrk::4.822222
[05/15 21:15:18     98s] eee: l::7 avDens::0.010108 usedTrk::11.826316 availTrk::1170.000000 sigTrk::11.826316
[05/15 21:15:18     98s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:18     98s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:18     98s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:18     98s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:18     98s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:15:18     98s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.033100 ; aWlH: 0.000000 ; Pmax: 0.805200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 21:15:18     98s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1643.906M)
[05/15 21:15:18     98s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/15 21:15:18     98s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:18     98s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 21:15:18     98s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 21:15:18     98s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 21:15:18     98s] End AAE Lib Interpolated Model. (MEM=1643.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:18     98s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:18     98s]   Clock DAG stats after clustering cong repair call:
[05/15 21:15:18     98s]     cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:18     98s]     misc counts      : r=1, pp=0
[05/15 21:15:18     98s]     cell areas       : b=65.664um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14465.664um^2
[05/15 21:15:18     98s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:18     98s]     sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:18     98s]     wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.229pF, total=0.252pF
[05/15 21:15:18     98s]     wire lengths     : top=0.000um, trunk=393.160um, leaf=3423.999um, total=3817.159um
[05/15 21:15:18     98s]     hp wire lengths  : top=0.000um, trunk=617.460um, leaf=1252.660um, total=1870.120um
[05/15 21:15:18     98s]   Clock DAG net violations after clustering cong repair call:
[05/15 21:15:18     98s]     Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 21:15:18     98s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/15 21:15:18     98s]     Trunk : target=0.100ns count=3 avg=0.049ns sd=0.043ns min=0.000ns max=0.083ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 21:15:18     98s]     Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:18     98s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[05/15 21:15:18     98s]      Bufs: CLKBUFX20: 8 
[05/15 21:15:18     98s]    Logics: PADDI: 1 
[05/15 21:15:18     98s]   Clock DAG hash after clustering cong repair call: 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]   Clock DAG hash after clustering cong repair call: 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]   Primary reporting skew groups after clustering cong repair call:
[05/15 21:15:18     98s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.340, max=1.347, avg=1.344, sd=0.002], skew [0.007 vs 0.105], 100% {1.340, 1.347} (wid=1.008 ws=0.006) (gid=0.340 gs=0.004)
[05/15 21:15:18     98s]         min path sink: mcs4_core_ram_0_ram3_ram_array_reg[15][2]/CK
[05/15 21:15:18     98s]         max path sink: mcs4_core_i4004_ip_board_row_reg[1]/CK
[05/15 21:15:18     98s]   Skew group summary after clustering cong repair call:
[05/15 21:15:18     98s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.340, max=1.347, avg=1.344, sd=0.002], skew [0.007 vs 0.105], 100% {1.340, 1.347} (wid=1.008 ws=0.006) (gid=0.340 gs=0.004)
[05/15 21:15:18     98s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.340, max=1.347, avg=1.344, sd=0.002], skew [0.007 vs 0.105], 100% {1.340, 1.347} (wid=1.008 ws=0.006) (gid=0.340 gs=0.004)
[05/15 21:15:18     98s]   CongRepair After Initial Clustering done. (took cpu=0:00:02.6 real=0:00:03.4)
[05/15 21:15:18     98s]   Stage::Clustering done. (took cpu=0:00:03.4 real=0:00:04.6)
[05/15 21:15:18     98s]   Stage::DRV Fixing...
[05/15 21:15:18     98s]   Fixing clock tree slew time and max cap violations...
[05/15 21:15:18     98s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/15 21:15:18     98s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/15 21:15:18     98s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:18     98s]       misc counts      : r=1, pp=0
[05/15 21:15:18     98s]       cell areas       : b=65.664um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14465.664um^2
[05/15 21:15:18     98s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:18     98s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:18     98s]       wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.229pF, total=0.252pF
[05/15 21:15:18     98s]       wire lengths     : top=0.000um, trunk=393.160um, leaf=3423.999um, total=3817.159um
[05/15 21:15:18     98s]       hp wire lengths  : top=0.000um, trunk=617.460um, leaf=1252.660um, total=1870.120um
[05/15 21:15:18     98s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/15 21:15:18     98s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/15 21:15:18     98s]       Trunk : target=0.100ns count=3 avg=0.049ns sd=0.043ns min=0.000ns max=0.083ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 21:15:18     98s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:18     98s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/15 21:15:18     98s]        Bufs: CLKBUFX20: 8 
[05/15 21:15:18     98s]      Logics: PADDI: 1 
[05/15 21:15:18     98s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:18     98s]           min path sink: mcs4_core_ram_0_ram3_ram_array_reg[15][2]/CK
[05/15 21:15:18     98s]           max path sink: mcs4_core_i4004_ip_board_row_reg[1]/CK
[05/15 21:15:18     98s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:18     98s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:18     98s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:18     98s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/15 21:15:18     98s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/15 21:15:18     98s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/15 21:15:18     98s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:18     98s]       misc counts      : r=1, pp=0
[05/15 21:15:18     98s]       cell areas       : b=65.664um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14465.664um^2
[05/15 21:15:18     98s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:18     98s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:18     98s]       wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.229pF, total=0.252pF
[05/15 21:15:18     98s]       wire lengths     : top=0.000um, trunk=393.160um, leaf=3423.999um, total=3817.159um
[05/15 21:15:18     98s]       hp wire lengths  : top=0.000um, trunk=617.460um, leaf=1252.660um, total=1870.120um
[05/15 21:15:18     98s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/15 21:15:18     98s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/15 21:15:18     98s]       Trunk : target=0.100ns count=3 avg=0.049ns sd=0.043ns min=0.000ns max=0.083ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 21:15:18     98s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:18     98s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/15 21:15:18     98s]        Bufs: CLKBUFX20: 8 
[05/15 21:15:18     98s]      Logics: PADDI: 1 
[05/15 21:15:18     98s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.340, max=1.347, avg=1.344, sd=0.002], skew [0.007 vs 0.105], 100% {1.340, 1.347} (wid=1.008 ws=0.006) (gid=0.340 gs=0.004)
[05/15 21:15:18     98s]           min path sink: mcs4_core_ram_0_ram3_ram_array_reg[15][2]/CK
[05/15 21:15:18     98s]           max path sink: mcs4_core_i4004_ip_board_row_reg[1]/CK
[05/15 21:15:18     98s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.340, max=1.347, avg=1.344, sd=0.002], skew [0.007 vs 0.105], 100% {1.340, 1.347} (wid=1.008 ws=0.006) (gid=0.340 gs=0.004)
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.340, max=1.347, avg=1.344, sd=0.002], skew [0.007 vs 0.105], 100% {1.340, 1.347} (wid=1.008 ws=0.006) (gid=0.340 gs=0.004)
[05/15 21:15:18     98s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:18     98s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:18     98s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:18     98s]   Stage::Insertion Delay Reduction...
[05/15 21:15:18     98s]   Removing unnecessary root buffering...
[05/15 21:15:18     98s]     Clock DAG hash before 'Removing unnecessary root buffering': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/15 21:15:18     98s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:18     98s]       misc counts      : r=1, pp=0
[05/15 21:15:18     98s]       cell areas       : b=65.664um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14465.664um^2
[05/15 21:15:18     98s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:18     98s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:18     98s]       wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.229pF, total=0.252pF
[05/15 21:15:18     98s]       wire lengths     : top=0.000um, trunk=393.160um, leaf=3423.999um, total=3817.159um
[05/15 21:15:18     98s]       hp wire lengths  : top=0.000um, trunk=617.460um, leaf=1252.660um, total=1870.120um
[05/15 21:15:18     98s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/15 21:15:18     98s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/15 21:15:18     98s]       Trunk : target=0.100ns count=3 avg=0.049ns sd=0.043ns min=0.000ns max=0.083ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 21:15:18     98s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:18     98s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/15 21:15:18     98s]        Bufs: CLKBUFX20: 8 
[05/15 21:15:18     98s]      Logics: PADDI: 1 
[05/15 21:15:18     98s]     Clock DAG hash after 'Removing unnecessary root buffering': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Clock DAG hash after 'Removing unnecessary root buffering': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:18     98s]           min path sink: mcs4_core_ram_0_ram3_ram_array_reg[15][2]/CK
[05/15 21:15:18     98s]           max path sink: mcs4_core_i4004_ip_board_row_reg[1]/CK
[05/15 21:15:18     98s]     Skew group summary after 'Removing unnecessary root buffering':
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:18     98s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:18     98s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:18     98s]   Removing unconstrained drivers...
[05/15 21:15:18     98s]     Clock DAG hash before 'Removing unconstrained drivers': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/15 21:15:18     98s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:18     98s]       misc counts      : r=1, pp=0
[05/15 21:15:18     98s]       cell areas       : b=65.664um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14465.664um^2
[05/15 21:15:18     98s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:18     98s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:18     98s]       wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.229pF, total=0.252pF
[05/15 21:15:18     98s]       wire lengths     : top=0.000um, trunk=393.160um, leaf=3423.999um, total=3817.159um
[05/15 21:15:18     98s]       hp wire lengths  : top=0.000um, trunk=617.460um, leaf=1252.660um, total=1870.120um
[05/15 21:15:18     98s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/15 21:15:18     98s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/15 21:15:18     98s]       Trunk : target=0.100ns count=3 avg=0.049ns sd=0.043ns min=0.000ns max=0.083ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 21:15:18     98s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:18     98s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/15 21:15:18     98s]        Bufs: CLKBUFX20: 8 
[05/15 21:15:18     98s]      Logics: PADDI: 1 
[05/15 21:15:18     98s]     Clock DAG hash after 'Removing unconstrained drivers': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Clock DAG hash after 'Removing unconstrained drivers': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:18     98s]           min path sink: mcs4_core_ram_0_ram3_ram_array_reg[15][2]/CK
[05/15 21:15:18     98s]           max path sink: mcs4_core_i4004_ip_board_row_reg[1]/CK
[05/15 21:15:18     98s]     Skew group summary after 'Removing unconstrained drivers':
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:18     98s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:18     98s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:18     98s]   Reducing insertion delay 1...
[05/15 21:15:18     98s]     Clock DAG hash before 'Reducing insertion delay 1': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/15 21:15:18     98s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:18     98s]       misc counts      : r=1, pp=0
[05/15 21:15:18     98s]       cell areas       : b=65.664um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14465.664um^2
[05/15 21:15:18     98s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:18     98s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:18     98s]       wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.229pF, total=0.252pF
[05/15 21:15:18     98s]       wire lengths     : top=0.000um, trunk=393.160um, leaf=3423.999um, total=3817.159um
[05/15 21:15:18     98s]       hp wire lengths  : top=0.000um, trunk=617.460um, leaf=1252.660um, total=1870.120um
[05/15 21:15:18     98s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/15 21:15:18     98s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/15 21:15:18     98s]       Trunk : target=0.100ns count=3 avg=0.049ns sd=0.043ns min=0.000ns max=0.083ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 21:15:18     98s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:18     98s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/15 21:15:18     98s]        Bufs: CLKBUFX20: 8 
[05/15 21:15:18     98s]      Logics: PADDI: 1 
[05/15 21:15:18     98s]     Clock DAG hash after 'Reducing insertion delay 1': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Clock DAG hash after 'Reducing insertion delay 1': 12364914772805145533 12721282135227464549
[05/15 21:15:18     98s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:18     98s]           min path sink: mcs4_core_ram_0_ram3_ram_array_reg[15][2]/CK
[05/15 21:15:18     98s]           max path sink: mcs4_core_i4004_ip_board_row_reg[1]/CK
[05/15 21:15:18     98s]     Skew group summary after 'Reducing insertion delay 1':
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:18     98s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:18     98s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:18     98s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:18     98s]   Removing longest path buffering...
[05/15 21:15:18     98s]     Clock DAG hash before 'Removing longest path buffering': 12364914772805145533 12721282135227464549
[05/15 21:15:19     99s]     Clock DAG stats after 'Removing longest path buffering':
[05/15 21:15:19     99s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:19     99s]       misc counts      : r=1, pp=0
[05/15 21:15:19     99s]       cell areas       : b=65.664um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14465.664um^2
[05/15 21:15:19     99s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:19     99s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:19     99s]       wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.229pF, total=0.252pF
[05/15 21:15:19     99s]       wire lengths     : top=0.000um, trunk=393.160um, leaf=3423.999um, total=3817.159um
[05/15 21:15:19     99s]       hp wire lengths  : top=0.000um, trunk=617.460um, leaf=1252.660um, total=1870.120um
[05/15 21:15:19     99s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/15 21:15:19     99s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/15 21:15:19     99s]       Trunk : target=0.100ns count=3 avg=0.049ns sd=0.043ns min=0.000ns max=0.083ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 21:15:19     99s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:19     99s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/15 21:15:19     99s]        Bufs: CLKBUFX20: 8 
[05/15 21:15:19     99s]      Logics: PADDI: 1 
[05/15 21:15:19     99s]     Clock DAG hash after 'Removing longest path buffering': 12364914772805145533 12721282135227464549
[05/15 21:15:19     99s]     Clock DAG hash after 'Removing longest path buffering': 12364914772805145533 12721282135227464549
[05/15 21:15:19     99s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/15 21:15:19     99s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:19     99s]           min path sink: mcs4_core_ram_0_ram3_ram_array_reg[15][2]/CK
[05/15 21:15:19     99s]           max path sink: mcs4_core_i4004_ip_board_row_reg[1]/CK
[05/15 21:15:19     99s]     Skew group summary after 'Removing longest path buffering':
[05/15 21:15:19     99s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:19     99s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.340, max=1.347], skew [0.007 vs 0.105]
[05/15 21:15:19     99s]     Legalizer API calls during this step: 39 succeeded with high effort: 39 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:19     99s]   Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/15 21:15:19     99s]   Reducing insertion delay 2...
[05/15 21:15:19     99s]     Clock DAG hash before 'Reducing insertion delay 2': 12364914772805145533 12721282135227464549
[05/15 21:15:21    101s]     Path optimization required 334 stage delay updates 
[05/15 21:15:21    101s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/15 21:15:21    101s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:21    101s]       misc counts      : r=1, pp=0
[05/15 21:15:21    101s]       cell areas       : b=65.664um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14465.664um^2
[05/15 21:15:21    101s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:21    101s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:21    101s]       wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.229pF, total=0.250pF
[05/15 21:15:21    101s]       wire lengths     : top=0.000um, trunk=351.510um, leaf=3429.621um, total=3781.131um
[05/15 21:15:21    101s]       hp wire lengths  : top=0.000um, trunk=590.110um, leaf=1252.660um, total=1842.770um
[05/15 21:15:21    101s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[05/15 21:15:21    101s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/15 21:15:21    101s]       Trunk : target=0.100ns count=3 avg=0.049ns sd=0.042ns min=0.000ns max=0.077ns {1 <= 0.060ns, 2 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 21:15:21    101s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:21    101s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/15 21:15:21    101s]        Bufs: CLKBUFX20: 8 
[05/15 21:15:21    101s]      Logics: PADDI: 1 
[05/15 21:15:21    101s]     Clock DAG hash after 'Reducing insertion delay 2': 11150557612073045709 15241374546287393565
[05/15 21:15:21    101s]     Clock DAG hash after 'Reducing insertion delay 2': 11150557612073045709 15241374546287393565
[05/15 21:15:21    101s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.330, max=1.337, avg=1.333, sd=0.002], skew [0.008 vs 0.105], 100% {1.330, 1.337} (wid=1.009 ws=0.005) (gid=0.329 gs=0.005)
[05/15 21:15:21    101s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:21    101s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:21    101s]     Skew group summary after 'Reducing insertion delay 2':
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.330, max=1.337, avg=1.333, sd=0.002], skew [0.008 vs 0.105], 100% {1.330, 1.337} (wid=1.009 ws=0.005) (gid=0.329 gs=0.005)
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.330, max=1.337, avg=1.333, sd=0.002], skew [0.008 vs 0.105], 100% {1.330, 1.337} (wid=1.009 ws=0.005) (gid=0.329 gs=0.005)
[05/15 21:15:21    101s]     Legalizer API calls during this step: 155 succeeded with high effort: 155 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:21    101s]   Reducing insertion delay 2 done. (took cpu=0:00:02.0 real=0:00:02.0)
[05/15 21:15:21    101s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:02.6 real=0:00:02.7)
[05/15 21:15:21    101s]   CCOpt::Phase::Construction done. (took cpu=0:00:06.1 real=0:00:07.5)
[05/15 21:15:21    101s]   CCOpt::Phase::Implementation...
[05/15 21:15:21    101s]   Stage::Reducing Power...
[05/15 21:15:21    101s]   Improving clock tree routing...
[05/15 21:15:21    101s]     Clock DAG hash before 'Improving clock tree routing': 11150557612073045709 15241374546287393565
[05/15 21:15:21    101s]     Iteration 1...
[05/15 21:15:21    101s]     Iteration 1 done.
[05/15 21:15:21    101s]     Clock DAG stats after 'Improving clock tree routing':
[05/15 21:15:21    101s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:21    101s]       misc counts      : r=1, pp=0
[05/15 21:15:21    101s]       cell areas       : b=65.664um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14465.664um^2
[05/15 21:15:21    101s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:21    101s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:21    101s]       wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.229pF, total=0.250pF
[05/15 21:15:21    101s]       wire lengths     : top=0.000um, trunk=351.510um, leaf=3429.621um, total=3781.131um
[05/15 21:15:21    101s]       hp wire lengths  : top=0.000um, trunk=590.110um, leaf=1252.660um, total=1842.770um
[05/15 21:15:21    101s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/15 21:15:21    101s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/15 21:15:21    101s]       Trunk : target=0.100ns count=3 avg=0.049ns sd=0.042ns min=0.000ns max=0.077ns {1 <= 0.060ns, 2 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 21:15:21    101s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:21    101s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/15 21:15:21    101s]        Bufs: CLKBUFX20: 8 
[05/15 21:15:21    101s]      Logics: PADDI: 1 
[05/15 21:15:21    101s]     Clock DAG hash after 'Improving clock tree routing': 11150557612073045709 15241374546287393565
[05/15 21:15:21    101s]     Clock DAG hash after 'Improving clock tree routing': 11150557612073045709 15241374546287393565
[05/15 21:15:21    101s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.330, max=1.337], skew [0.008 vs 0.105]
[05/15 21:15:21    101s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:21    101s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:21    101s]     Skew group summary after 'Improving clock tree routing':
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.330, max=1.337], skew [0.008 vs 0.105]
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.330, max=1.337], skew [0.008 vs 0.105]
[05/15 21:15:21    101s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:21    101s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:21    101s]   Reducing clock tree power 1...
[05/15 21:15:21    101s]     Clock DAG hash before 'Reducing clock tree power 1': 11150557612073045709 15241374546287393565
[05/15 21:15:21    101s]     Resizing gates: 
[05/15 21:15:21    101s]     Legalizer releasing space for clock trees
[05/15 21:15:21    101s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/15 21:15:21    101s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 21:15:21    101s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:21    101s]     100% 
[05/15 21:15:21    101s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[05/15 21:15:21    101s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:21    101s]       misc counts      : r=1, pp=0
[05/15 21:15:21    101s]       cell areas       : b=62.586um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14462.586um^2
[05/15 21:15:21    101s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:21    101s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:21    101s]       wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.229pF, total=0.250pF
[05/15 21:15:21    101s]       wire lengths     : top=0.000um, trunk=351.585um, leaf=3429.621um, total=3781.206um
[05/15 21:15:21    101s]       hp wire lengths  : top=0.000um, trunk=590.110um, leaf=1252.660um, total=1842.770um
[05/15 21:15:21    101s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[05/15 21:15:21    101s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[05/15 21:15:21    101s]       Trunk : target=0.100ns count=3 avg=0.057ns sd=0.051ns min=0.000ns max=0.096ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/15 21:15:21    101s]       Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:21    101s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[05/15 21:15:21    101s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 
[05/15 21:15:21    101s]      Logics: PADDI: 1 
[05/15 21:15:21    101s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 4508223571869884977 7743097283496233889
[05/15 21:15:21    101s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 4508223571869884977 7743097283496233889
[05/15 21:15:21    101s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.346, max=1.354], skew [0.008 vs 0.105]
[05/15 21:15:21    101s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:21    101s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:21    101s]     Skew group summary after reducing clock tree power 1 iteration 1:
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.346, max=1.354], skew [0.008 vs 0.105]
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.346, max=1.354], skew [0.008 vs 0.105]
[05/15 21:15:21    101s]     Resizing gates: 
[05/15 21:15:21    101s]     Legalizer releasing space for clock trees
[05/15 21:15:21    101s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/15 21:15:21    101s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 21:15:21    101s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:21    101s]     100% 
[05/15 21:15:21    101s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/15 21:15:21    101s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:21    101s]       misc counts      : r=1, pp=0
[05/15 21:15:21    101s]       cell areas       : b=62.586um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14462.586um^2
[05/15 21:15:21    101s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:21    101s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:21    101s]       wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.229pF, total=0.250pF
[05/15 21:15:21    101s]       wire lengths     : top=0.000um, trunk=351.585um, leaf=3429.621um, total=3781.206um
[05/15 21:15:21    101s]       hp wire lengths  : top=0.000um, trunk=590.110um, leaf=1252.660um, total=1842.770um
[05/15 21:15:21    101s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/15 21:15:21    101s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/15 21:15:21    101s]       Trunk : target=0.100ns count=3 avg=0.057ns sd=0.051ns min=0.000ns max=0.096ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/15 21:15:21    101s]       Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:21    101s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/15 21:15:21    101s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 
[05/15 21:15:21    101s]      Logics: PADDI: 1 
[05/15 21:15:21    101s]     Clock DAG hash after 'Reducing clock tree power 1': 4508223571869884977 7743097283496233889
[05/15 21:15:21    101s]     Clock DAG hash after 'Reducing clock tree power 1': 4508223571869884977 7743097283496233889
[05/15 21:15:21    101s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.346, max=1.354], skew [0.008 vs 0.105]
[05/15 21:15:21    101s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:21    101s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:21    101s]     Skew group summary after 'Reducing clock tree power 1':
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.346, max=1.354], skew [0.008 vs 0.105]
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.346, max=1.354], skew [0.008 vs 0.105]
[05/15 21:15:21    101s]     Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:21    101s]   Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/15 21:15:21    101s]   Reducing clock tree power 2...
[05/15 21:15:21    101s]     Clock DAG hash before 'Reducing clock tree power 2': 4508223571869884977 7743097283496233889
[05/15 21:15:21    101s]     Path optimization required 0 stage delay updates 
[05/15 21:15:21    101s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/15 21:15:21    101s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:21    101s]       misc counts      : r=1, pp=0
[05/15 21:15:21    101s]       cell areas       : b=62.586um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14462.586um^2
[05/15 21:15:21    101s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:21    101s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:21    101s]       wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.229pF, total=0.250pF
[05/15 21:15:21    101s]       wire lengths     : top=0.000um, trunk=351.585um, leaf=3429.621um, total=3781.206um
[05/15 21:15:21    101s]       hp wire lengths  : top=0.000um, trunk=590.110um, leaf=1252.660um, total=1842.770um
[05/15 21:15:21    101s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/15 21:15:21    101s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/15 21:15:21    101s]       Trunk : target=0.100ns count=3 avg=0.057ns sd=0.051ns min=0.000ns max=0.096ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/15 21:15:21    101s]       Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:21    101s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/15 21:15:21    101s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 
[05/15 21:15:21    101s]      Logics: PADDI: 1 
[05/15 21:15:21    101s]     Clock DAG hash after 'Reducing clock tree power 2': 4508223571869884977 7743097283496233889
[05/15 21:15:21    101s]     Clock DAG hash after 'Reducing clock tree power 2': 4508223571869884977 7743097283496233889
[05/15 21:15:21    101s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.346, max=1.354, avg=1.350, sd=0.002], skew [0.008 vs 0.105], 100% {1.346, 1.354} (wid=1.009 ws=0.005) (gid=0.346 gs=0.005)
[05/15 21:15:21    101s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:21    101s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:21    101s]     Skew group summary after 'Reducing clock tree power 2':
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.346, max=1.354, avg=1.350, sd=0.002], skew [0.008 vs 0.105], 100% {1.346, 1.354} (wid=1.009 ws=0.005) (gid=0.346 gs=0.005)
[05/15 21:15:21    101s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.346, max=1.354, avg=1.350, sd=0.002], skew [0.008 vs 0.105], 100% {1.346, 1.354} (wid=1.009 ws=0.005) (gid=0.346 gs=0.005)
[05/15 21:15:21    101s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:21    101s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:21    101s]   Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.4)
[05/15 21:15:21    101s]   Stage::Balancing...
[05/15 21:15:21    101s]   Approximately balancing fragments step...
[05/15 21:15:21    101s]     Clock DAG hash before 'Approximately balancing fragments step': 4508223571869884977 7743097283496233889
[05/15 21:15:21    101s]     Resolve constraints - Approximately balancing fragments...
[05/15 21:15:21    101s]     Resolving skew group constraints...
[05/15 21:15:21    101s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/15 21:15:21    101s]     Resolving skew group constraints done.
[05/15 21:15:21    101s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:21    101s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/15 21:15:21    101s]     Trial balancer estimated the amount of delay to be added in balancing: 1.600ns
[05/15 21:15:21    101s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:21    101s]     Approximately balancing fragments...
[05/15 21:15:21    101s]       Moving gates to improve sub-tree skew...
[05/15 21:15:21    101s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 4508223571869884977 7743097283496233889
[05/15 21:15:21    101s]         Tried: 11 Succeeded: 0
[05/15 21:15:21    101s]         Topology Tried: 0 Succeeded: 0
[05/15 21:15:21    101s]         0 Succeeded with SS ratio
[05/15 21:15:21    101s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/15 21:15:21    101s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/15 21:15:21    101s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/15 21:15:21    101s]           cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:21    101s]           misc counts      : r=1, pp=0
[05/15 21:15:21    101s]           cell areas       : b=62.586um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14462.586um^2
[05/15 21:15:21    101s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:21    101s]           sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:21    101s]           wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.229pF, total=0.250pF
[05/15 21:15:21    101s]           wire lengths     : top=0.000um, trunk=351.585um, leaf=3429.621um, total=3781.206um
[05/15 21:15:21    101s]           hp wire lengths  : top=0.000um, trunk=590.110um, leaf=1252.660um, total=1842.770um
[05/15 21:15:21    101s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/15 21:15:21    101s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/15 21:15:21    101s]           Trunk : target=0.100ns count=3 avg=0.057ns sd=0.051ns min=0.000ns max=0.096ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/15 21:15:21    101s]           Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:21    101s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/15 21:15:21    101s]            Bufs: CLKBUFX20: 7 CLKBUFX12: 1 
[05/15 21:15:21    101s]          Logics: PADDI: 1 
[05/15 21:15:21    101s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 4508223571869884977 7743097283496233889
[05/15 21:15:21    101s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 4508223571869884977 7743097283496233889
[05/15 21:15:21    101s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:21    101s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:21    101s]       Approximately balancing fragments bottom up...
[05/15 21:15:21    101s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 4508223571869884977 7743097283496233889
[05/15 21:15:21    101s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/15 21:15:21    101s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/15 21:15:21    101s]           cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 21:15:21    101s]           misc counts      : r=1, pp=0
[05/15 21:15:21    101s]           cell areas       : b=62.586um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14462.586um^2
[05/15 21:15:21    101s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.402pF
[05/15 21:15:21    101s]           sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:21    101s]           wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.229pF, total=0.250pF
[05/15 21:15:21    101s]           wire lengths     : top=0.000um, trunk=351.585um, leaf=3429.621um, total=3781.206um
[05/15 21:15:21    101s]           hp wire lengths  : top=0.000um, trunk=590.110um, leaf=1252.660um, total=1842.770um
[05/15 21:15:21    101s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/15 21:15:21    101s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/15 21:15:21    101s]           Trunk : target=0.100ns count=3 avg=0.057ns sd=0.051ns min=0.000ns max=0.096ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/15 21:15:21    101s]           Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:21    101s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/15 21:15:21    101s]            Bufs: CLKBUFX20: 7 CLKBUFX12: 1 
[05/15 21:15:21    101s]          Logics: PADDI: 1 
[05/15 21:15:21    101s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 4508223571869884977 7743097283496233889
[05/15 21:15:21    101s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 4508223571869884977 7743097283496233889
[05/15 21:15:21    101s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:21    101s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/15 21:15:21    101s]       Approximately balancing fragments, wire and cell delays...
[05/15 21:15:21    101s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/15 21:15:24    104s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/15 21:15:24    104s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:24    104s]           misc counts      : r=1, pp=0
[05/15 21:15:24    104s]           cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:24    104s]           cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:24    104s]           sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:24    104s]           wire capacitance : top=0.000pF, trunk=0.077pF, leaf=0.229pF, total=0.306pF
[05/15 21:15:24    104s]           wire lengths     : top=0.000um, trunk=1386.035um, leaf=3429.621um, total=4815.656um
[05/15 21:15:24    104s]           hp wire lengths  : top=0.000um, trunk=1565.830um, leaf=1252.660um, total=2818.490um
[05/15 21:15:24    104s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/15 21:15:24    104s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/15 21:15:24    104s]           Trunk : target=0.100ns count=15 avg=0.074ns sd=0.025ns min=0.000ns max=0.100ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:24    104s]           Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:24    104s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/15 21:15:24    104s]            Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:24    104s]          Logics: PADDI: 1 
[05/15 21:15:24    105s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/15 21:15:25    105s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[05/15 21:15:25    105s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/15 21:15:25    105s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:25    105s]           misc counts      : r=1, pp=0
[05/15 21:15:25    105s]           cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:25    105s]           cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:25    105s]           sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:25    105s]           wire capacitance : top=0.000pF, trunk=0.077pF, leaf=0.229pF, total=0.306pF
[05/15 21:15:25    105s]           wire lengths     : top=0.000um, trunk=1386.035um, leaf=3429.621um, total=4815.656um
[05/15 21:15:25    105s]           hp wire lengths  : top=0.000um, trunk=1565.830um, leaf=1252.660um, total=2818.490um
[05/15 21:15:25    105s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[05/15 21:15:25    105s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/15 21:15:25    105s]           Trunk : target=0.100ns count=15 avg=0.074ns sd=0.025ns min=0.000ns max=0.100ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:25    105s]           Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:25    105s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[05/15 21:15:25    105s]            Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:25    105s]          Logics: PADDI: 1 
[05/15 21:15:25    105s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[05/15 21:15:25    105s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:03.1 real=0:00:03.2)
[05/15 21:15:25    105s]     Approximately balancing fragments done.
[05/15 21:15:25    105s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/15 21:15:25    105s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:25    105s]       misc counts      : r=1, pp=0
[05/15 21:15:25    105s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:25    105s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:25    105s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:25    105s]       wire capacitance : top=0.000pF, trunk=0.077pF, leaf=0.229pF, total=0.306pF
[05/15 21:15:25    105s]       wire lengths     : top=0.000um, trunk=1386.035um, leaf=3429.621um, total=4815.656um
[05/15 21:15:25    105s]       hp wire lengths  : top=0.000um, trunk=1565.830um, leaf=1252.660um, total=2818.490um
[05/15 21:15:25    105s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[05/15 21:15:25    105s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/15 21:15:25    105s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.025ns min=0.000ns max=0.100ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:25    105s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:25    105s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/15 21:15:25    105s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:25    105s]      Logics: PADDI: 1 
[05/15 21:15:25    105s]     Clock DAG hash after 'Approximately balancing fragments step': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Clock DAG hash after 'Approximately balancing fragments step': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Legalizer API calls during this step: 697 succeeded with high effort: 697 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:25    105s]   Approximately balancing fragments step done. (took cpu=0:00:03.4 real=0:00:03.6)
[05/15 21:15:25    105s]   Clock DAG stats after Approximately balancing fragments:
[05/15 21:15:25    105s]     cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:25    105s]     misc counts      : r=1, pp=0
[05/15 21:15:25    105s]     cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:25    105s]     cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:25    105s]     sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:25    105s]     wire capacitance : top=0.000pF, trunk=0.077pF, leaf=0.229pF, total=0.306pF
[05/15 21:15:25    105s]     wire lengths     : top=0.000um, trunk=1386.035um, leaf=3429.621um, total=4815.656um
[05/15 21:15:25    105s]     hp wire lengths  : top=0.000um, trunk=1565.830um, leaf=1252.660um, total=2818.490um
[05/15 21:15:25    105s]   Clock DAG net violations after Approximately balancing fragments: none
[05/15 21:15:25    105s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/15 21:15:25    105s]     Trunk : target=0.100ns count=15 avg=0.074ns sd=0.025ns min=0.000ns max=0.100ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:25    105s]     Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:25    105s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/15 21:15:25    105s]      Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:25    105s]    Logics: PADDI: 1 
[05/15 21:15:25    105s]   Clock DAG hash after Approximately balancing fragments: 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]   Clock DAG hash after Approximately balancing fragments: 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]   Primary reporting skew groups after Approximately balancing fragments:
[05/15 21:15:25    105s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.909, max=2.917], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]         min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:25    105s]         max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:25    105s]   Skew group summary after Approximately balancing fragments:
[05/15 21:15:25    105s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.909, max=2.917], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.909, max=2.917], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]   Improving fragments clock skew...
[05/15 21:15:25    105s]     Clock DAG hash before 'Improving fragments clock skew': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Clock DAG stats after 'Improving fragments clock skew':
[05/15 21:15:25    105s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:25    105s]       misc counts      : r=1, pp=0
[05/15 21:15:25    105s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:25    105s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:25    105s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:25    105s]       wire capacitance : top=0.000pF, trunk=0.077pF, leaf=0.229pF, total=0.306pF
[05/15 21:15:25    105s]       wire lengths     : top=0.000um, trunk=1386.035um, leaf=3429.621um, total=4815.656um
[05/15 21:15:25    105s]       hp wire lengths  : top=0.000um, trunk=1565.830um, leaf=1252.660um, total=2818.490um
[05/15 21:15:25    105s]     Clock DAG net violations after 'Improving fragments clock skew': none
[05/15 21:15:25    105s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/15 21:15:25    105s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.025ns min=0.000ns max=0.100ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:25    105s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:25    105s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/15 21:15:25    105s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:25    105s]      Logics: PADDI: 1 
[05/15 21:15:25    105s]     Clock DAG hash after 'Improving fragments clock skew': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Clock DAG hash after 'Improving fragments clock skew': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Primary reporting skew groups after 'Improving fragments clock skew':
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.909, max=2.917], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:25    105s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:25    105s]     Skew group summary after 'Improving fragments clock skew':
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.909, max=2.917], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.909, max=2.917], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:25    105s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:25    105s]   Approximately balancing step...
[05/15 21:15:25    105s]     Clock DAG hash before 'Approximately balancing step': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Resolve constraints - Approximately balancing...
[05/15 21:15:25    105s]     Resolving skew group constraints...
[05/15 21:15:25    105s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/15 21:15:25    105s]     Resolving skew group constraints done.
[05/15 21:15:25    105s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:25    105s]     Approximately balancing...
[05/15 21:15:25    105s]       Approximately balancing, wire and cell delays...
[05/15 21:15:25    105s]       Approximately balancing, wire and cell delays, iteration 1...
[05/15 21:15:25    105s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/15 21:15:25    105s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:25    105s]           misc counts      : r=1, pp=0
[05/15 21:15:25    105s]           cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:25    105s]           cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:25    105s]           sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:25    105s]           wire capacitance : top=0.000pF, trunk=0.077pF, leaf=0.229pF, total=0.306pF
[05/15 21:15:25    105s]           wire lengths     : top=0.000um, trunk=1386.035um, leaf=3429.621um, total=4815.656um
[05/15 21:15:25    105s]           hp wire lengths  : top=0.000um, trunk=1565.830um, leaf=1252.660um, total=2818.490um
[05/15 21:15:25    105s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/15 21:15:25    105s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/15 21:15:25    105s]           Trunk : target=0.100ns count=15 avg=0.074ns sd=0.025ns min=0.000ns max=0.100ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:25    105s]           Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:25    105s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/15 21:15:25    105s]            Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:25    105s]          Logics: PADDI: 1 
[05/15 21:15:25    105s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/15 21:15:25    105s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:25    105s]     Approximately balancing done.
[05/15 21:15:25    105s]     Clock DAG stats after 'Approximately balancing step':
[05/15 21:15:25    105s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:25    105s]       misc counts      : r=1, pp=0
[05/15 21:15:25    105s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:25    105s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:25    105s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:25    105s]       wire capacitance : top=0.000pF, trunk=0.077pF, leaf=0.229pF, total=0.306pF
[05/15 21:15:25    105s]       wire lengths     : top=0.000um, trunk=1386.035um, leaf=3429.621um, total=4815.656um
[05/15 21:15:25    105s]       hp wire lengths  : top=0.000um, trunk=1565.830um, leaf=1252.660um, total=2818.490um
[05/15 21:15:25    105s]     Clock DAG net violations after 'Approximately balancing step': none
[05/15 21:15:25    105s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/15 21:15:25    105s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.025ns min=0.000ns max=0.100ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:25    105s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:25    105s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/15 21:15:25    105s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:25    105s]      Logics: PADDI: 1 
[05/15 21:15:25    105s]     Clock DAG hash after 'Approximately balancing step': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Clock DAG hash after 'Approximately balancing step': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Primary reporting skew groups after 'Approximately balancing step':
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.909, max=2.917], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:25    105s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:25    105s]     Skew group summary after 'Approximately balancing step':
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.909, max=2.917], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.909, max=2.917], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:25    105s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:25    105s]   Fixing clock tree overload...
[05/15 21:15:25    105s]     Clock DAG hash before 'Fixing clock tree overload': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/15 21:15:25    105s]     Clock DAG stats after 'Fixing clock tree overload':
[05/15 21:15:25    105s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:25    105s]       misc counts      : r=1, pp=0
[05/15 21:15:25    105s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:25    105s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:25    105s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:25    105s]       wire capacitance : top=0.000pF, trunk=0.077pF, leaf=0.229pF, total=0.306pF
[05/15 21:15:25    105s]       wire lengths     : top=0.000um, trunk=1386.035um, leaf=3429.621um, total=4815.656um
[05/15 21:15:25    105s]       hp wire lengths  : top=0.000um, trunk=1565.830um, leaf=1252.660um, total=2818.490um
[05/15 21:15:25    105s]     Clock DAG net violations after 'Fixing clock tree overload': none
[05/15 21:15:25    105s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/15 21:15:25    105s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.025ns min=0.000ns max=0.100ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:25    105s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:25    105s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/15 21:15:25    105s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:25    105s]      Logics: PADDI: 1 
[05/15 21:15:25    105s]     Clock DAG hash after 'Fixing clock tree overload': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Clock DAG hash after 'Fixing clock tree overload': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Primary reporting skew groups after 'Fixing clock tree overload':
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.909, max=2.917], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:25    105s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:25    105s]     Skew group summary after 'Fixing clock tree overload':
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.909, max=2.917], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.909, max=2.917], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:25    105s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:25    105s]   Approximately balancing paths...
[05/15 21:15:25    105s]     Clock DAG hash before 'Approximately balancing paths': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Added 0 buffers.
[05/15 21:15:25    105s]     Clock DAG stats after 'Approximately balancing paths':
[05/15 21:15:25    105s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:25    105s]       misc counts      : r=1, pp=0
[05/15 21:15:25    105s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:25    105s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:25    105s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:25    105s]       wire capacitance : top=0.000pF, trunk=0.077pF, leaf=0.229pF, total=0.306pF
[05/15 21:15:25    105s]       wire lengths     : top=0.000um, trunk=1386.035um, leaf=3429.621um, total=4815.656um
[05/15 21:15:25    105s]       hp wire lengths  : top=0.000um, trunk=1565.830um, leaf=1252.660um, total=2818.490um
[05/15 21:15:25    105s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/15 21:15:25    105s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/15 21:15:25    105s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.025ns min=0.000ns max=0.100ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:25    105s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:25    105s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/15 21:15:25    105s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:25    105s]      Logics: PADDI: 1 
[05/15 21:15:25    105s]     Clock DAG hash after 'Approximately balancing paths': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Clock DAG hash after 'Approximately balancing paths': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.909, max=2.917, avg=2.913, sd=0.002], skew [0.008 vs 0.105], 100% {2.909, 2.917} (wid=1.016 ws=0.005) (gid=1.902 gs=0.005)
[05/15 21:15:25    105s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:25    105s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:25    105s]     Skew group summary after 'Approximately balancing paths':
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.909, max=2.917, avg=2.913, sd=0.002], skew [0.008 vs 0.105], 100% {2.909, 2.917} (wid=1.016 ws=0.005) (gid=1.902 gs=0.005)
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.909, max=2.917, avg=2.913, sd=0.002], skew [0.008 vs 0.105], 100% {2.909, 2.917} (wid=1.016 ws=0.005) (gid=1.902 gs=0.005)
[05/15 21:15:25    105s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:25    105s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:25    105s]   Stage::Balancing done. (took cpu=0:00:03.5 real=0:00:03.9)
[05/15 21:15:25    105s]   Stage::Polishing...
[05/15 21:15:25    105s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 21:15:25    105s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 21:15:25    105s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 21:15:25    105s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:25    105s]   Clock DAG stats before polishing:
[05/15 21:15:25    105s]     cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:25    105s]     misc counts      : r=1, pp=0
[05/15 21:15:25    105s]     cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:25    105s]     cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:25    105s]     sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:25    105s]     wire capacitance : top=0.000pF, trunk=0.077pF, leaf=0.229pF, total=0.306pF
[05/15 21:15:25    105s]     wire lengths     : top=0.000um, trunk=1386.035um, leaf=3429.621um, total=4815.656um
[05/15 21:15:25    105s]     hp wire lengths  : top=0.000um, trunk=1565.830um, leaf=1252.660um, total=2818.490um
[05/15 21:15:25    105s]   Clock DAG net violations before polishing: none
[05/15 21:15:25    105s]   Clock DAG primary half-corner transition distribution before polishing:
[05/15 21:15:25    105s]     Trunk : target=0.100ns count=15 avg=0.074ns sd=0.025ns min=0.000ns max=0.100ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:25    105s]     Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:25    105s]   Clock DAG library cell distribution before polishing {count}:
[05/15 21:15:25    105s]      Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:25    105s]    Logics: PADDI: 1 
[05/15 21:15:25    105s]   Clock DAG hash before polishing: 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]   Clock DAG hash before polishing: 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]   Primary reporting skew groups before polishing:
[05/15 21:15:25    105s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.906, max=2.914], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]         min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:25    105s]         max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:25    105s]   Skew group summary before polishing:
[05/15 21:15:25    105s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.906, max=2.914], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.906, max=2.914], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]   Merging balancing drivers for power...
[05/15 21:15:25    105s]     Clock DAG hash before 'Merging balancing drivers for power': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Tried: 23 Succeeded: 0
[05/15 21:15:25    105s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/15 21:15:25    105s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:25    105s]       misc counts      : r=1, pp=0
[05/15 21:15:25    105s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:25    105s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:25    105s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:25    105s]       wire capacitance : top=0.000pF, trunk=0.077pF, leaf=0.229pF, total=0.306pF
[05/15 21:15:25    105s]       wire lengths     : top=0.000um, trunk=1386.035um, leaf=3429.621um, total=4815.656um
[05/15 21:15:25    105s]       hp wire lengths  : top=0.000um, trunk=1565.830um, leaf=1252.660um, total=2818.490um
[05/15 21:15:25    105s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/15 21:15:25    105s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/15 21:15:25    105s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.025ns min=0.000ns max=0.100ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:25    105s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:25    105s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/15 21:15:25    105s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:25    105s]      Logics: PADDI: 1 
[05/15 21:15:25    105s]     Clock DAG hash after 'Merging balancing drivers for power': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Clock DAG hash after 'Merging balancing drivers for power': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.906, max=2.914], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:25    105s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:25    105s]     Skew group summary after 'Merging balancing drivers for power':
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.906, max=2.914], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.906, max=2.914], skew [0.008 vs 0.105]
[05/15 21:15:25    105s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:25    105s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:25    105s]   Improving clock skew...
[05/15 21:15:25    105s]     Clock DAG hash before 'Improving clock skew': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Clock DAG stats after 'Improving clock skew':
[05/15 21:15:25    105s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:25    105s]       misc counts      : r=1, pp=0
[05/15 21:15:25    105s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:25    105s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:25    105s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:25    105s]       wire capacitance : top=0.000pF, trunk=0.077pF, leaf=0.229pF, total=0.306pF
[05/15 21:15:25    105s]       wire lengths     : top=0.000um, trunk=1386.035um, leaf=3429.621um, total=4815.656um
[05/15 21:15:25    105s]       hp wire lengths  : top=0.000um, trunk=1565.830um, leaf=1252.660um, total=2818.490um
[05/15 21:15:25    105s]     Clock DAG net violations after 'Improving clock skew': none
[05/15 21:15:25    105s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/15 21:15:25    105s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.025ns min=0.000ns max=0.100ns {2 <= 0.060ns, 8 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:25    105s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 21:15:25    105s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/15 21:15:25    105s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:25    105s]      Logics: PADDI: 1 
[05/15 21:15:25    105s]     Clock DAG hash after 'Improving clock skew': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Clock DAG hash after 'Improving clock skew': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Primary reporting skew groups after 'Improving clock skew':
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.906, max=2.914, avg=2.910, sd=0.002], skew [0.008 vs 0.105], 100% {2.906, 2.914} (wid=1.015 ws=0.005) (gid=1.900 gs=0.005)
[05/15 21:15:25    105s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:25    105s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:25    105s]     Skew group summary after 'Improving clock skew':
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.906, max=2.914, avg=2.910, sd=0.002], skew [0.008 vs 0.105], 100% {2.906, 2.914} (wid=1.015 ws=0.005) (gid=1.900 gs=0.005)
[05/15 21:15:25    105s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.906, max=2.914, avg=2.910, sd=0.002], skew [0.008 vs 0.105], 100% {2.906, 2.914} (wid=1.015 ws=0.005) (gid=1.900 gs=0.005)
[05/15 21:15:25    105s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:25    105s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:25    105s]   Moving gates to reduce wire capacitance...
[05/15 21:15:25    105s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[05/15 21:15:25    105s]     Iteration 1...
[05/15 21:15:25    105s]       Artificially removing short and long paths...
[05/15 21:15:25    105s]         Clock DAG hash before 'Artificially removing short and long paths': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]         For skew_group My_CLK/ConstraintMode_BC target band (2.906, 2.914)
[05/15 21:15:25    105s]         For skew_group My_CLK/ConstraintMode_WC target band (2.906, 2.914)
[05/15 21:15:25    105s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:25    105s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:25    105s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[05/15 21:15:25    105s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 6943633616859589451 8202904944665624131
[05/15 21:15:25    105s]         Legalizer releasing space for clock trees
[05/15 21:15:25    105s]         Legalizing clock trees...
[05/15 21:15:25    105s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 21:15:25    105s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:25    105s]         Legalizer API calls during this step: 72 succeeded with high effort: 72 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:25    105s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/15 21:15:25    105s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[05/15 21:15:25    105s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 2595722843655799862 3641686390553931694
[05/15 21:15:25    105s]         Moving gates: 
[05/15 21:15:25    105s]         Legalizer releasing space for clock trees
[05/15 21:15:25    105s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/15 21:15:26    106s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 21:15:26    106s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:26    106s]         100% 
[05/15 21:15:26    106s]         Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:26    106s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/15 21:15:26    106s]     Iteration 1 done.
[05/15 21:15:26    106s]     Iteration 2...
[05/15 21:15:26    106s]       Artificially removing short and long paths...
[05/15 21:15:26    106s]         Clock DAG hash before 'Artificially removing short and long paths': 15926565754304444429 18303360602771578445
[05/15 21:15:26    106s]         For skew_group My_CLK/ConstraintMode_BC target band (2.909, 2.917)
[05/15 21:15:26    106s]         For skew_group My_CLK/ConstraintMode_WC target band (2.909, 2.917)
[05/15 21:15:26    106s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:26    106s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:26    106s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[05/15 21:15:26    106s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 15926565754304444429 18303360602771578445
[05/15 21:15:26    106s]         Legalizer releasing space for clock trees
[05/15 21:15:26    106s]         Legalizing clock trees...
[05/15 21:15:26    106s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 21:15:26    106s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:26    106s]         Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:26    106s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:26    106s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[05/15 21:15:26    106s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 10147410666183994888 12038408442916972224
[05/15 21:15:26    106s]         Moving gates: 
[05/15 21:15:26    106s]         Legalizer releasing space for clock trees
[05/15 21:15:26    106s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/15 21:15:27    107s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 21:15:27    107s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:27    107s]         100% 
[05/15 21:15:27    107s]         Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:27    107s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/15 21:15:27    107s]     Iteration 2 done.
[05/15 21:15:27    107s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[05/15 21:15:27    107s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[05/15 21:15:27    107s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:27    107s]       misc counts      : r=1, pp=0
[05/15 21:15:27    107s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:27    107s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:27    107s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:27    107s]       wire capacitance : top=0.000pF, trunk=0.077pF, leaf=0.227pF, total=0.305pF
[05/15 21:15:27    107s]       wire lengths     : top=0.000um, trunk=1389.309um, leaf=3396.891um, total=4786.201um
[05/15 21:15:27    107s]       hp wire lengths  : top=0.000um, trunk=1575.490um, leaf=1251.240um, total=2826.730um
[05/15 21:15:27    107s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[05/15 21:15:27    107s]       Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[05/15 21:15:27    107s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[05/15 21:15:27    107s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.026ns min=0.000ns max=0.104ns {2 <= 0.060ns, 6 <= 0.080ns, 4 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:27    107s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:27    107s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[05/15 21:15:27    107s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:27    107s]      Logics: PADDI: 1 
[05/15 21:15:27    107s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 9813136239605786549 132947820466563357
[05/15 21:15:27    107s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 9813136239605786549 132947820466563357
[05/15 21:15:27    107s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[05/15 21:15:27    107s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.909, max=2.917, avg=2.912, sd=0.002], skew [0.008 vs 0.105], 100% {2.909, 2.917} (wid=1.015 ws=0.006) (gid=1.902 gs=0.004)
[05/15 21:15:27    107s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[0]/CK
[05/15 21:15:27    107s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:27    107s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[05/15 21:15:27    107s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.909, max=2.917, avg=2.912, sd=0.002], skew [0.008 vs 0.105], 100% {2.909, 2.917} (wid=1.015 ws=0.006) (gid=1.902 gs=0.004)
[05/15 21:15:27    107s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.909, max=2.917, avg=2.912, sd=0.002], skew [0.008 vs 0.105], 100% {2.909, 2.917} (wid=1.015 ws=0.006) (gid=1.902 gs=0.004)
[05/15 21:15:27    107s]     Legalizer API calls during this step: 697 succeeded with high effort: 697 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:27    107s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:01.8 real=0:00:01.9)
[05/15 21:15:27    107s]   Reducing clock tree power 3...
[05/15 21:15:27    107s]     Clock DAG hash before 'Reducing clock tree power 3': 9813136239605786549 132947820466563357
[05/15 21:15:27    107s]     Artificially removing short and long paths...
[05/15 21:15:27    107s]       Clock DAG hash before 'Artificially removing short and long paths': 9813136239605786549 132947820466563357
[05/15 21:15:27    107s]       For skew_group My_CLK/ConstraintMode_BC target band (2.909, 2.917)
[05/15 21:15:27    107s]       For skew_group My_CLK/ConstraintMode_WC target band (2.909, 2.917)
[05/15 21:15:27    107s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:27    107s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:27    107s]     Initial gate capacitance is (rise=2.543pF fall=2.523pF).
[05/15 21:15:27    107s]     Resizing gates: 
[05/15 21:15:27    107s]     Legalizer releasing space for clock trees
[05/15 21:15:27    107s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/15 21:15:27    107s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 21:15:27    107s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:27    107s]     100% 
[05/15 21:15:27    107s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/15 21:15:27    107s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:27    107s]       misc counts      : r=1, pp=0
[05/15 21:15:27    107s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:27    107s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:27    107s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:27    107s]       wire capacitance : top=0.000pF, trunk=0.077pF, leaf=0.227pF, total=0.305pF
[05/15 21:15:27    107s]       wire lengths     : top=0.000um, trunk=1389.309um, leaf=3396.891um, total=4786.201um
[05/15 21:15:27    107s]       hp wire lengths  : top=0.000um, trunk=1575.490um, leaf=1251.240um, total=2826.730um
[05/15 21:15:27    107s]     Clock DAG net violations after 'Reducing clock tree power 3':
[05/15 21:15:27    107s]       Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[05/15 21:15:27    107s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/15 21:15:27    107s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.026ns min=0.000ns max=0.104ns {2 <= 0.060ns, 6 <= 0.080ns, 4 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:27    107s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:27    107s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/15 21:15:27    107s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:27    107s]      Logics: PADDI: 1 
[05/15 21:15:27    107s]     Clock DAG hash after 'Reducing clock tree power 3': 9813136239605786549 132947820466563357
[05/15 21:15:27    107s]     Clock DAG hash after 'Reducing clock tree power 3': 9813136239605786549 132947820466563357
[05/15 21:15:27    107s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/15 21:15:27    107s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.909, max=2.917, avg=2.912, sd=0.002], skew [0.008 vs 0.105], 100% {2.909, 2.917} (wid=1.015 ws=0.006) (gid=1.902 gs=0.004)
[05/15 21:15:27    107s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[0]/CK
[05/15 21:15:27    107s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:27    107s]     Skew group summary after 'Reducing clock tree power 3':
[05/15 21:15:27    107s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.909, max=2.917, avg=2.912, sd=0.002], skew [0.008 vs 0.105], 100% {2.909, 2.917} (wid=1.015 ws=0.006) (gid=1.902 gs=0.004)
[05/15 21:15:27    107s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.909, max=2.917, avg=2.912, sd=0.002], skew [0.008 vs 0.105], 100% {2.909, 2.917} (wid=1.015 ws=0.006) (gid=1.902 gs=0.004)
[05/15 21:15:27    107s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:27    107s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 21:15:27    107s]   Improving insertion delay...
[05/15 21:15:27    107s]     Clock DAG hash before 'Improving insertion delay': 9813136239605786549 132947820466563357
[05/15 21:15:28    107s]     Clock DAG stats after 'Improving insertion delay':
[05/15 21:15:28    107s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:28    107s]       misc counts      : r=1, pp=0
[05/15 21:15:28    107s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:28    107s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:28    107s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:28    107s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.227pF, total=0.310pF
[05/15 21:15:28    107s]       wire lengths     : top=0.000um, trunk=1478.169um, leaf=3396.891um, total=4875.061um
[05/15 21:15:28    107s]       hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:28    107s]     Clock DAG net violations after 'Improving insertion delay':
[05/15 21:15:28    107s]       Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[05/15 21:15:28    107s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/15 21:15:28    107s]       Trunk : target=0.100ns count=15 avg=0.077ns sd=0.028ns min=0.000ns max=0.104ns {2 <= 0.060ns, 4 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:28    107s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:28    107s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/15 21:15:28    107s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:28    107s]      Logics: PADDI: 1 
[05/15 21:15:28    107s]     Clock DAG hash after 'Improving insertion delay': 5827127965400629837 6187824079497884573
[05/15 21:15:28    107s]     Clock DAG hash after 'Improving insertion delay': 5827127965400629837 6187824079497884573
[05/15 21:15:28    107s]     Primary reporting skew groups after 'Improving insertion delay':
[05/15 21:15:28    107s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.947, max=2.955, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.947, 2.955} (wid=1.016 ws=0.006) (gid=1.939 gs=0.004)
[05/15 21:15:28    107s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[0]/CK
[05/15 21:15:28    107s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:28    107s]     Skew group summary after 'Improving insertion delay':
[05/15 21:15:28    107s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.947, max=2.955, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.947, 2.955} (wid=1.016 ws=0.006) (gid=1.939 gs=0.004)
[05/15 21:15:28    107s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.947, max=2.955, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.947, 2.955} (wid=1.016 ws=0.006) (gid=1.939 gs=0.004)
[05/15 21:15:28    107s]     Legalizer API calls during this step: 264 succeeded with high effort: 264 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:28    107s]   Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/15 21:15:28    107s]   Wire Opt OverFix...
[05/15 21:15:28    107s]     Clock DAG hash before 'Wire Opt OverFix': 5827127965400629837 6187824079497884573
[05/15 21:15:28    107s]     Wire Reduction extra effort...
[05/15 21:15:28    107s]       Clock DAG hash before 'Wire Reduction extra effort': 5827127965400629837 6187824079497884573
[05/15 21:15:28    107s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[05/15 21:15:28    107s]       Artificially removing short and long paths...
[05/15 21:15:28    107s]         Clock DAG hash before 'Artificially removing short and long paths': 5827127965400629837 6187824079497884573
[05/15 21:15:28    107s]         For skew_group My_CLK/ConstraintMode_BC target band (2.947, 2.955)
[05/15 21:15:28    107s]         For skew_group My_CLK/ConstraintMode_WC target band (2.947, 2.955)
[05/15 21:15:28    107s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:28    107s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:28    107s]       Global shorten wires A0...
[05/15 21:15:28    107s]         Clock DAG hash before 'Global shorten wires A0': 5827127965400629837 6187824079497884573
[05/15 21:15:28    107s]         Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:28    107s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:28    107s]       Move For Wirelength - core...
[05/15 21:15:28    107s]         Clock DAG hash before 'Move For Wirelength - core': 5827127965400629837 6187824079497884573
[05/15 21:15:28    107s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=1, computed=19, moveTooSmall=9, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=89, accepted=1
[05/15 21:15:28    107s]         Max accepted move=4.220um, total accepted move=4.220um, average move=4.220um
[05/15 21:15:28    108s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=1, computed=19, moveTooSmall=10, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=89, accepted=1
[05/15 21:15:28    108s]         Max accepted move=2.110um, total accepted move=2.110um, average move=2.110um
[05/15 21:15:28    108s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=1, computed=19, moveTooSmall=11, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=88, accepted=0
[05/15 21:15:28    108s]         Max accepted move=0.000um, total accepted move=0.000um
[05/15 21:15:28    108s]         Legalizer API calls during this step: 273 succeeded with high effort: 273 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:28    108s]       Move For Wirelength - core done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/15 21:15:28    108s]       Global shorten wires A1...
[05/15 21:15:28    108s]         Clock DAG hash before 'Global shorten wires A1': 11521690511835124860 11264391986717272724
[05/15 21:15:28    108s]         Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:28    108s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:28    108s]       Move For Wirelength - core...
[05/15 21:15:28    108s]         Clock DAG hash before 'Move For Wirelength - core': 11521690511835124860 11264391986717272724
[05/15 21:15:29    108s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=10, computed=10, moveTooSmall=27, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=23, accepted=0
[05/15 21:15:29    108s]         Max accepted move=0.000um, total accepted move=0.000um
[05/15 21:15:29    108s]         Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:29    108s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:29    108s]       Global shorten wires B...
[05/15 21:15:29    108s]         Clock DAG hash before 'Global shorten wires B': 11521690511835124860 11264391986717272724
[05/15 21:15:29    108s]         Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:29    108s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:29    108s]       Move For Wirelength - branch...
[05/15 21:15:29    108s]         Clock DAG hash before 'Move For Wirelength - branch': 11521690511835124860 11264391986717272724
[05/15 21:15:29    108s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=0, computed=20, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=42, accepted=0
[05/15 21:15:29    108s]         Max accepted move=0.000um, total accepted move=0.000um
[05/15 21:15:29    108s]         Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:29    108s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:29    108s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[05/15 21:15:29    108s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/15 21:15:29    108s]         cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:29    108s]         misc counts      : r=1, pp=0
[05/15 21:15:29    108s]         cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:29    108s]         cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:29    108s]         sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:29    108s]         wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.227pF, total=0.309pF
[05/15 21:15:29    108s]         wire lengths     : top=0.000um, trunk=1476.459um, leaf=3394.691um, total=4871.151um
[05/15 21:15:29    108s]         hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:29    108s]       Clock DAG net violations after 'Wire Reduction extra effort':
[05/15 21:15:29    108s]         Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[05/15 21:15:29    108s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/15 21:15:29    108s]         Trunk : target=0.100ns count=15 avg=0.077ns sd=0.028ns min=0.000ns max=0.104ns {2 <= 0.060ns, 4 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:29    108s]         Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:29    108s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[05/15 21:15:29    108s]          Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:29    108s]        Logics: PADDI: 1 
[05/15 21:15:29    108s]       Clock DAG hash after 'Wire Reduction extra effort': 11521690511835124860 11264391986717272724
[05/15 21:15:29    108s]       Clock DAG hash after 'Wire Reduction extra effort': 11521690511835124860 11264391986717272724
[05/15 21:15:29    108s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/15 21:15:29    108s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.947, max=2.955, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.947, 2.955} (wid=1.016 ws=0.006) (gid=1.939 gs=0.005)
[05/15 21:15:29    108s]             min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:29    108s]             max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:29    108s]       Skew group summary after 'Wire Reduction extra effort':
[05/15 21:15:29    108s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.947, max=2.955, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.947, 2.955} (wid=1.016 ws=0.006) (gid=1.939 gs=0.005)
[05/15 21:15:29    108s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.947, max=2.955, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.947, 2.955} (wid=1.016 ws=0.006) (gid=1.939 gs=0.005)
[05/15 21:15:29    108s]       Legalizer API calls during this step: 379 succeeded with high effort: 379 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:29    108s]     Wire Reduction extra effort done. (took cpu=0:00:01.1 real=0:00:01.1)
[05/15 21:15:29    108s]     Optimizing orientation...
[05/15 21:15:29    108s]     FlipOpt...
[05/15 21:15:29    108s]     Disconnecting clock tree from netlist...
[05/15 21:15:29    108s]     Disconnecting clock tree from netlist done.
[05/15 21:15:29    108s]     Performing Single Threaded FlipOpt
[05/15 21:15:29    108s]     Optimizing orientation on clock cells...
[05/15 21:15:29    108s]       Orientation Wirelength Optimization: Attempted = 23 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 3 , Illegal = 20 , Other = 0
[05/15 21:15:29    108s]     Optimizing orientation on clock cells done.
[05/15 21:15:29    108s]     Resynthesising clock tree into netlist...
[05/15 21:15:29    108s]       Reset timing graph...
[05/15 21:15:29    108s] Ignoring AAE DB Resetting ...
[05/15 21:15:29    108s]       Reset timing graph done.
[05/15 21:15:29    108s]     Resynthesising clock tree into netlist done.
[05/15 21:15:29    108s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:29    108s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:29    108s] End AAE Lib Interpolated Model. (MEM=1682.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:29    108s]     Clock DAG stats after 'Wire Opt OverFix':
[05/15 21:15:29    108s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:29    108s]       misc counts      : r=1, pp=0
[05/15 21:15:29    108s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:29    108s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:29    108s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:29    108s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.227pF, total=0.309pF
[05/15 21:15:29    108s]       wire lengths     : top=0.000um, trunk=1476.459um, leaf=3394.691um, total=4871.151um
[05/15 21:15:29    108s]       hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:29    108s]     Clock DAG net violations after 'Wire Opt OverFix':
[05/15 21:15:29    108s]       Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[05/15 21:15:29    108s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/15 21:15:29    108s]       Trunk : target=0.100ns count=15 avg=0.077ns sd=0.028ns min=0.000ns max=0.104ns {2 <= 0.060ns, 4 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:29    108s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns}
[05/15 21:15:29    108s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[05/15 21:15:29    108s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:29    108s]      Logics: PADDI: 1 
[05/15 21:15:29    108s]     Clock DAG hash after 'Wire Opt OverFix': 11521690511835124860 11264391986717272724
[05/15 21:15:29    108s]     Clock DAG hash after 'Wire Opt OverFix': 11521690511835124860 11264391986717272724
[05/15 21:15:29    108s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/15 21:15:29    108s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.947, max=2.955, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.947, 2.955} (wid=1.016 ws=0.006) (gid=1.939 gs=0.005)
[05/15 21:15:29    108s]           min path sink: mcs4_core_ram_0_rfsh_addr_reg[1]/CK
[05/15 21:15:29    108s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:29    108s]     Skew group summary after 'Wire Opt OverFix':
[05/15 21:15:29    108s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.947, max=2.955, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.947, 2.955} (wid=1.016 ws=0.006) (gid=1.939 gs=0.005)
[05/15 21:15:29    108s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.947, max=2.955, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.947, 2.955} (wid=1.016 ws=0.006) (gid=1.939 gs=0.005)
[05/15 21:15:29    108s]     Legalizer API calls during this step: 379 succeeded with high effort: 379 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:29    108s]   Wire Opt OverFix done. (took cpu=0:00:01.2 real=0:00:01.3)
[05/15 21:15:29    108s]   Total capacitance is (rise=2.853pF fall=2.832pF), of which (rise=0.309pF fall=0.309pF) is wire, and (rise=2.543pF fall=2.523pF) is gate.
[05/15 21:15:29    108s]   Stage::Polishing done. (took cpu=0:00:03.5 real=0:00:04.0)
[05/15 21:15:29    108s]   Stage::Updating netlist...
[05/15 21:15:29    108s]   Reset timing graph...
[05/15 21:15:29    108s] Ignoring AAE DB Resetting ...
[05/15 21:15:29    108s]   Reset timing graph done.
[05/15 21:15:29    108s]   Setting non-default rules before calling refine place.
[05/15 21:15:29    108s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 21:15:29    108s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/15 21:15:29    108s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1682.1M, EPOCH TIME: 1747358129.485511
[05/15 21:15:29    108s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1636.1M, EPOCH TIME: 1747358129.495901
[05/15 21:15:29    108s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:29    108s]   Leaving CCOpt scope - ClockRefiner...
[05/15 21:15:29    108s]   Assigned high priority to 20 instances.
[05/15 21:15:29    108s]   Soft fixed 21 clock instances.
[05/15 21:15:29    108s]   Performing Clock Only Refine Place.
[05/15 21:15:29    108s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[05/15 21:15:29    108s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1636.1M, EPOCH TIME: 1747358129.521634
[05/15 21:15:29    108s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1636.1M, EPOCH TIME: 1747358129.521806
[05/15 21:15:29    108s] z: 2, totalTracks: 1
[05/15 21:15:29    108s] z: 4, totalTracks: 1
[05/15 21:15:29    108s] z: 6, totalTracks: 1
[05/15 21:15:29    108s] z: 8, totalTracks: 1
[05/15 21:15:29    108s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:15:29    108s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1636.1M, EPOCH TIME: 1747358129.526871
[05/15 21:15:29    108s] Info: 20 insts are soft-fixed.
[05/15 21:15:29    108s] 
[05/15 21:15:29    108s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:29    108s] OPERPROF:       Starting CMU at level 4, MEM:1636.1M, EPOCH TIME: 1747358129.563178
[05/15 21:15:29    108s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1636.1M, EPOCH TIME: 1747358129.564272
[05/15 21:15:29    108s] 
[05/15 21:15:29    108s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:15:29    108s] Info: 20 insts are soft-fixed.
[05/15 21:15:29    108s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.038, MEM:1636.1M, EPOCH TIME: 1747358129.565018
[05/15 21:15:29    108s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1636.1M, EPOCH TIME: 1747358129.565095
[05/15 21:15:29    108s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1636.1M, EPOCH TIME: 1747358129.565159
[05/15 21:15:29    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1636.1MB).
[05/15 21:15:29    108s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.044, MEM:1636.1M, EPOCH TIME: 1747358129.565658
[05/15 21:15:29    108s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.044, MEM:1636.1M, EPOCH TIME: 1747358129.565715
[05/15 21:15:29    108s] TDRefine: refinePlace mode is spiral
[05/15 21:15:29    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.3
[05/15 21:15:29    108s] OPERPROF: Starting RefinePlace at level 1, MEM:1636.1M, EPOCH TIME: 1747358129.565797
[05/15 21:15:29    108s] *** Starting refinePlace (0:01:49 mem=1636.1M) ***
[05/15 21:15:29    108s] Total net bbox length = 3.819e+04 (2.014e+04 1.805e+04) (ext = 2.753e+03)
[05/15 21:15:29    108s] 
[05/15 21:15:29    108s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:29    108s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1636.1M, EPOCH TIME: 1747358129.567905
[05/15 21:15:29    108s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:15:29    108s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.004, MEM:1636.1M, EPOCH TIME: 1747358129.572055
[05/15 21:15:29    108s] Info: 20 insts are soft-fixed.
[05/15 21:15:29    108s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:29    108s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:29    108s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:29    108s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:29    108s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:29    108s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1636.1M, EPOCH TIME: 1747358129.577357
[05/15 21:15:29    108s] Starting refinePlace ...
[05/15 21:15:29    108s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:29    108s] One DDP V2 for no tweak run.
[05/15 21:15:29    108s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:29    108s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1636.1MB
[05/15 21:15:29    108s] Statistics of distance of Instance movement in refine placement:
[05/15 21:15:29    108s]   maximum (X+Y) =         0.00 um
[05/15 21:15:29    108s]   mean    (X+Y) =         0.00 um
[05/15 21:15:29    108s] Summary Report:
[05/15 21:15:29    108s] Instances move: 0 (out of 1887 movable)
[05/15 21:15:29    108s] Instances flipped: 0
[05/15 21:15:29    108s] Mean displacement: 0.00 um
[05/15 21:15:29    108s] Max displacement: 0.00 um 
[05/15 21:15:29    108s] Total instances moved : 0
[05/15 21:15:29    108s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.006, MEM:1636.1M, EPOCH TIME: 1747358129.583260
[05/15 21:15:29    108s] Total net bbox length = 3.819e+04 (2.014e+04 1.805e+04) (ext = 2.753e+03)
[05/15 21:15:29    108s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1636.1MB
[05/15 21:15:29    108s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1636.1MB) @(0:01:49 - 0:01:49).
[05/15 21:15:29    108s] *** Finished refinePlace (0:01:49 mem=1636.1M) ***
[05/15 21:15:29    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.3
[05/15 21:15:29    108s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.021, MEM:1636.1M, EPOCH TIME: 1747358129.587145
[05/15 21:15:29    108s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1636.1M, EPOCH TIME: 1747358129.587212
[05/15 21:15:29    108s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.008, MEM:1636.1M, EPOCH TIME: 1747358129.595179
[05/15 21:15:29    108s]   ClockRefiner summary
[05/15 21:15:29    108s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 682).
[05/15 21:15:29    108s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 21).
[05/15 21:15:29    108s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 661).
[05/15 21:15:29    108s]   Restoring pStatusCts on 21 clock instances.
[05/15 21:15:29    108s]   Revert refine place priority changes on 0 instances.
[05/15 21:15:29    108s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:29    108s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:29    108s]   CCOpt::Phase::Implementation done. (took cpu=0:00:07.4 real=0:00:08.5)
[05/15 21:15:29    108s]   CCOpt::Phase::eGRPC...
[05/15 21:15:29    108s]   eGR Post Conditioning loop iteration 0...
[05/15 21:15:29    108s]     Clock implementation routing...
[05/15 21:15:29    108s]       Leaving CCOpt scope - Routing Tools...
[05/15 21:15:29    108s] Net route status summary:
[05/15 21:15:29    108s]   Clock:        22 (unrouted=22, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 21:15:29    108s]   Non-clock:  1919 (unrouted=52, trialRouted=1867, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 21:15:29    108s]       Routing using eGR only...
[05/15 21:15:29    108s]         Early Global Route - eGR only step...
[05/15 21:15:29    108s] (ccopt eGR): There are 22 nets for routing of which 21 have one or more fixed wires.
[05/15 21:15:29    108s] (ccopt eGR): Start to route 22 all nets
[05/15 21:15:29    108s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1636.06 MB )
[05/15 21:15:29    108s] (I)      ==================== Layers =====================
[05/15 21:15:29    108s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:29    108s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:15:29    108s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:29    108s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:15:29    108s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:15:29    108s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:15:29    108s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:15:29    108s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:15:29    108s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:15:29    108s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:15:29    108s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:15:29    108s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:15:29    108s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:15:29    108s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:15:29    108s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:15:29    108s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:15:29    108s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:15:29    108s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:15:29    108s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:15:29    108s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:15:29    108s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:15:29    108s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:15:29    108s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:15:29    108s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:15:29    108s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:15:29    108s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:29    108s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:15:29    108s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:15:29    108s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:15:29    108s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:15:29    108s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:15:29    108s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:15:29    108s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:15:29    108s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:15:29    108s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:15:29    108s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:15:29    108s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:15:29    108s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:15:29    108s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:15:29    108s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:15:29    108s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:29    108s] (I)      Started Import and model ( Curr Mem: 1636.06 MB )
[05/15 21:15:29    108s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:29    108s] (I)      == Non-default Options ==
[05/15 21:15:29    108s] (I)      Clean congestion better                            : true
[05/15 21:15:29    108s] (I)      Estimate vias on DPT layer                         : true
[05/15 21:15:29    108s] (I)      Clean congestion layer assignment rounds           : 3
[05/15 21:15:29    108s] (I)      Layer constraints as soft constraints              : true
[05/15 21:15:29    108s] (I)      Soft top layer                                     : true
[05/15 21:15:29    108s] (I)      Skip prospective layer relax nets                  : true
[05/15 21:15:29    108s] (I)      Better NDR handling                                : true
[05/15 21:15:29    108s] (I)      Improved NDR modeling in LA                        : true
[05/15 21:15:29    108s] (I)      Routing cost fix for NDR handling                  : true
[05/15 21:15:29    108s] (I)      Block tracks for preroutes                         : true
[05/15 21:15:29    108s] (I)      Assign IRoute by net group key                     : true
[05/15 21:15:29    108s] (I)      Block unroutable channels                          : true
[05/15 21:15:29    108s] (I)      Block unroutable channels 3D                       : true
[05/15 21:15:29    108s] (I)      Bound layer relaxed segment wl                     : true
[05/15 21:15:29    108s] (I)      Blocked pin reach length threshold                 : 2
[05/15 21:15:29    108s] (I)      Check blockage within NDR space in TA              : true
[05/15 21:15:29    108s] (I)      Skip must join for term with via pillar            : true
[05/15 21:15:29    108s] (I)      Model find APA for IO pin                          : true
[05/15 21:15:29    108s] (I)      On pin location for off pin term                   : true
[05/15 21:15:29    108s] (I)      Handle EOL spacing                                 : true
[05/15 21:15:29    108s] (I)      Merge PG vias by gap                               : true
[05/15 21:15:29    108s] (I)      Maximum routing layer                              : 11
[05/15 21:15:29    108s] (I)      Route selected nets only                           : true
[05/15 21:15:29    108s] (I)      Refine MST                                         : true
[05/15 21:15:29    108s] (I)      Honor PRL                                          : true
[05/15 21:15:29    108s] (I)      Strong congestion aware                            : true
[05/15 21:15:29    108s] (I)      Improved initial location for IRoutes              : true
[05/15 21:15:29    108s] (I)      Multi panel TA                                     : true
[05/15 21:15:29    108s] (I)      Penalize wire overlap                              : true
[05/15 21:15:29    108s] (I)      Expand small instance blockage                     : true
[05/15 21:15:29    108s] (I)      Reduce via in TA                                   : true
[05/15 21:15:29    108s] (I)      SS-aware routing                                   : true
[05/15 21:15:29    108s] (I)      Improve tree edge sharing                          : true
[05/15 21:15:29    108s] (I)      Improve 2D via estimation                          : true
[05/15 21:15:29    108s] (I)      Refine Steiner tree                                : true
[05/15 21:15:29    108s] (I)      Build spine tree                                   : true
[05/15 21:15:29    108s] (I)      Model pass through capacity                        : true
[05/15 21:15:29    108s] (I)      Extend blockages by a half GCell                   : true
[05/15 21:15:29    108s] (I)      Consider pin shapes                                : true
[05/15 21:15:29    108s] (I)      Consider pin shapes for all nodes                  : true
[05/15 21:15:29    108s] (I)      Consider NR APA                                    : true
[05/15 21:15:29    108s] (I)      Consider IO pin shape                              : true
[05/15 21:15:29    108s] (I)      Fix pin connection bug                             : true
[05/15 21:15:29    108s] (I)      Consider layer RC for local wires                  : true
[05/15 21:15:29    108s] (I)      Route to clock mesh pin                            : true
[05/15 21:15:29    108s] (I)      LA-aware pin escape length                         : 2
[05/15 21:15:29    108s] (I)      Connect multiple ports                             : true
[05/15 21:15:29    108s] (I)      Split for must join                                : true
[05/15 21:15:29    108s] (I)      Number of threads                                  : 1
[05/15 21:15:29    108s] (I)      Routing effort level                               : 10000
[05/15 21:15:29    108s] (I)      Prefer layer length threshold                      : 8
[05/15 21:15:29    108s] (I)      Overflow penalty cost                              : 10
[05/15 21:15:29    108s] (I)      A-star cost                                        : 0.300000
[05/15 21:15:29    108s] (I)      Misalignment cost                                  : 10.000000
[05/15 21:15:29    108s] (I)      Threshold for short IRoute                         : 6
[05/15 21:15:29    108s] (I)      Via cost during post routing                       : 1.000000
[05/15 21:15:29    108s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/15 21:15:29    108s] (I)      Source-to-sink ratio                               : 0.300000
[05/15 21:15:29    108s] (I)      Scenic ratio bound                                 : 3.000000
[05/15 21:15:29    108s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/15 21:15:29    108s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/15 21:15:29    108s] (I)      PG-aware similar topology routing                  : true
[05/15 21:15:29    108s] (I)      Maze routing via cost fix                          : true
[05/15 21:15:29    108s] (I)      Apply PRL on PG terms                              : true
[05/15 21:15:29    108s] (I)      Apply PRL on obs objects                           : true
[05/15 21:15:29    108s] (I)      Handle range-type spacing rules                    : true
[05/15 21:15:29    108s] (I)      PG gap threshold multiplier                        : 10.000000
[05/15 21:15:29    108s] (I)      Parallel spacing query fix                         : true
[05/15 21:15:29    108s] (I)      Force source to root IR                            : true
[05/15 21:15:29    108s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/15 21:15:29    108s] (I)      Do not relax to DPT layer                          : true
[05/15 21:15:29    108s] (I)      No DPT in post routing                             : true
[05/15 21:15:29    108s] (I)      Modeling PG via merging fix                        : true
[05/15 21:15:29    108s] (I)      Shield aware TA                                    : true
[05/15 21:15:29    108s] (I)      Strong shield aware TA                             : true
[05/15 21:15:29    108s] (I)      Overflow calculation fix in LA                     : true
[05/15 21:15:29    108s] (I)      Post routing fix                                   : true
[05/15 21:15:29    108s] (I)      Strong post routing                                : true
[05/15 21:15:29    108s] (I)      Access via pillar from top                         : true
[05/15 21:15:29    108s] (I)      NDR via pillar fix                                 : true
[05/15 21:15:29    108s] (I)      Violation on path threshold                        : 1
[05/15 21:15:29    108s] (I)      Pass through capacity modeling                     : true
[05/15 21:15:29    108s] (I)      Select the non-relaxed segments in post routing stage : true
[05/15 21:15:29    108s] (I)      Select term pin box for io pin                     : true
[05/15 21:15:29    108s] (I)      Penalize NDR sharing                               : true
[05/15 21:15:29    108s] (I)      Enable special modeling                            : false
[05/15 21:15:29    108s] (I)      Keep fixed segments                                : true
[05/15 21:15:29    108s] (I)      Reorder net groups by key                          : true
[05/15 21:15:29    108s] (I)      Increase net scenic ratio                          : true
[05/15 21:15:29    108s] (I)      Method to set GCell size                           : row
[05/15 21:15:29    108s] (I)      Connect multiple ports and must join fix           : true
[05/15 21:15:29    108s] (I)      Avoid high resistance layers                       : true
[05/15 21:15:29    108s] (I)      Model find APA for IO pin fix                      : true
[05/15 21:15:29    108s] (I)      Avoid connecting non-metal layers                  : true
[05/15 21:15:29    108s] (I)      Use track pitch for NDR                            : true
[05/15 21:15:29    108s] (I)      Enable layer relax to lower layer                  : true
[05/15 21:15:29    108s] (I)      Enable layer relax to upper layer                  : true
[05/15 21:15:29    108s] (I)      Top layer relaxation fix                           : true
[05/15 21:15:29    108s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:15:29    108s] (I)      Use row-based GCell size
[05/15 21:15:29    108s] (I)      Use row-based GCell align
[05/15 21:15:29    108s] (I)      layer 0 area = 80000
[05/15 21:15:29    108s] (I)      layer 1 area = 80000
[05/15 21:15:29    108s] (I)      layer 2 area = 80000
[05/15 21:15:29    108s] (I)      layer 3 area = 80000
[05/15 21:15:29    108s] (I)      layer 4 area = 80000
[05/15 21:15:29    108s] (I)      layer 5 area = 80000
[05/15 21:15:29    108s] (I)      layer 6 area = 80000
[05/15 21:15:29    108s] (I)      layer 7 area = 80000
[05/15 21:15:29    108s] (I)      layer 8 area = 80000
[05/15 21:15:29    108s] (I)      layer 9 area = 400000
[05/15 21:15:29    108s] (I)      layer 10 area = 400000
[05/15 21:15:29    108s] (I)      GCell unit size   : 3420
[05/15 21:15:29    108s] (I)      GCell multiplier  : 1
[05/15 21:15:29    108s] (I)      GCell row height  : 3420
[05/15 21:15:29    108s] (I)      Actual row height : 3420
[05/15 21:15:29    108s] (I)      GCell align ref   : 616000 616420
[05/15 21:15:29    108s] [NR-eGR] Track table information for default rule: 
[05/15 21:15:29    108s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:15:29    108s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:15:29    108s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:15:29    108s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:15:29    108s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:15:29    108s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:15:29    108s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:15:29    108s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:15:29    108s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:15:29    108s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:15:29    108s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:15:29    108s] (I)      ==================== Default via =====================
[05/15 21:15:29    108s] (I)      +----+------------------+----------------------------+
[05/15 21:15:29    108s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 21:15:29    108s] (I)      +----+------------------+----------------------------+
[05/15 21:15:29    108s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 21:15:29    108s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 21:15:29    108s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 21:15:29    108s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 21:15:29    108s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 21:15:29    108s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 21:15:29    108s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 21:15:29    108s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 21:15:29    108s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 21:15:29    108s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 21:15:29    108s] (I)      +----+------------------+----------------------------+
[05/15 21:15:29    108s] [NR-eGR] Read 12118 PG shapes
[05/15 21:15:29    108s] [NR-eGR] Read 0 clock shapes
[05/15 21:15:29    108s] [NR-eGR] Read 0 other shapes
[05/15 21:15:29    108s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:15:29    108s] [NR-eGR] #Instance Blockages : 2012
[05/15 21:15:29    108s] [NR-eGR] #PG Blockages       : 12118
[05/15 21:15:29    108s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:15:29    108s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:15:29    108s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:15:29    108s] [NR-eGR] #Other Blockages    : 0
[05/15 21:15:29    108s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:15:29    108s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 21:15:29    108s] [NR-eGR] Read 1909 nets ( ignored 1887 )
[05/15 21:15:29    108s] [NR-eGR] Connected 0 must-join pins/ports
[05/15 21:15:29    108s] (I)      early_global_route_priority property id does not exist.
[05/15 21:15:29    108s] (I)      Read Num Blocks=14750  Num Prerouted Wires=0  Num CS=0
[05/15 21:15:29    108s] (I)      Layer 1 (V) : #blockages 5236 : #preroutes 0
[05/15 21:15:29    108s] (I)      Layer 2 (H) : #blockages 2944 : #preroutes 0
[05/15 21:15:29    108s] (I)      Layer 3 (V) : #blockages 4978 : #preroutes 0
[05/15 21:15:29    109s] (I)      Layer 4 (H) : #blockages 1477 : #preroutes 0
[05/15 21:15:29    109s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:29    109s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:15:29    109s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:30    109s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:15:30    109s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:30    109s] (I)      Layer 10 (H) : #blockages 115 : #preroutes 0
[05/15 21:15:30    109s] (I)      Moved 1 terms for better access 
[05/15 21:15:30    109s] (I)      Number of ignored nets                =      0
[05/15 21:15:30    109s] (I)      Number of connected nets              =      0
[05/15 21:15:30    109s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 21:15:30    109s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 21:15:30    109s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:15:30    109s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:15:30    109s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:15:30    109s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:15:30    109s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:15:30    109s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:15:30    109s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:15:30    109s] [NR-eGR] There are 21 clock nets ( 21 with NDR ).
[05/15 21:15:30    109s] (I)      Ndr track 0 does not exist
[05/15 21:15:30    109s] (I)      Ndr track 0 does not exist
[05/15 21:15:30    109s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:15:30    109s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:15:30    109s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:15:30    109s] (I)      Site width          :   400  (dbu)
[05/15 21:15:30    109s] (I)      Row height          :  3420  (dbu)
[05/15 21:15:30    109s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:15:30    109s] (I)      GCell width         :  3420  (dbu)
[05/15 21:15:30    109s] (I)      GCell height        :  3420  (dbu)
[05/15 21:15:30    109s] (I)      Grid                :   585   550    11
[05/15 21:15:30    109s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:15:30    109s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 21:15:30    109s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 21:15:30    109s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:15:30    109s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:15:30    109s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:15:30    109s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:15:30    109s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:15:30    109s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 21:15:30    109s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:15:30    109s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:15:30    109s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:15:30    109s] (I)      --------------------------------------------------------
[05/15 21:15:30    109s] 
[05/15 21:15:30    109s] [NR-eGR] ============ Routing rule table ============
[05/15 21:15:30    109s] [NR-eGR] Rule id: 0  Nets: 21
[05/15 21:15:30    109s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 21:15:30    109s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 21:15:30    109s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 21:15:30    109s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 21:15:30    109s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 21:15:30    109s] [NR-eGR] Rule id: 1  Nets: 0
[05/15 21:15:30    109s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:15:30    109s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:15:30    109s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:15:30    109s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:15:30    109s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:15:30    109s] [NR-eGR] ========================================
[05/15 21:15:30    109s] [NR-eGR] 
[05/15 21:15:30    109s] (I)      =============== Blocked Tracks ===============
[05/15 21:15:30    109s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:30    109s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:15:30    109s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:30    109s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:15:30    109s] (I)      |     2 | 2750000 |   130445 |         4.74% |
[05/15 21:15:30    109s] (I)      |     3 | 2893995 |    61815 |         2.14% |
[05/15 21:15:30    109s] (I)      |     4 | 2750000 |   163265 |         5.94% |
[05/15 21:15:30    109s] (I)      |     5 | 2893995 |    50384 |         1.74% |
[05/15 21:15:30    109s] (I)      |     6 | 2750000 |        0 |         0.00% |
[05/15 21:15:30    109s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 21:15:30    109s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 21:15:30    109s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 21:15:30    109s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 21:15:30    109s] (I)      |    11 | 1157130 |      637 |         0.06% |
[05/15 21:15:30    109s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:30    109s] (I)      Finished Import and model ( CPU: 0.40 sec, Real: 0.47 sec, Curr Mem: 1678.95 MB )
[05/15 21:15:30    109s] (I)      Reset routing kernel
[05/15 21:15:30    109s] (I)      Started Global Routing ( Curr Mem: 1678.95 MB )
[05/15 21:15:30    109s] (I)      totalPins=702  totalGlobalPin=702 (100.00%)
[05/15 21:15:30    109s] (I)      total 2D Cap : 5427367 = (2833488 H, 2593879 V)
[05/15 21:15:30    109s] [NR-eGR] Layer group 1: route 21 net(s) in layer range [3, 4]
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1a Route ============
[05/15 21:15:30    109s] (I)      Usage: 2829 = (1101 H, 1728 V) = (0.04% H, 0.07% V) = (1.883e+03um H, 2.955e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1b Route ============
[05/15 21:15:30    109s] (I)      Usage: 2829 = (1101 H, 1728 V) = (0.04% H, 0.07% V) = (1.883e+03um H, 2.955e+03um V)
[05/15 21:15:30    109s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.837590e+03um
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1c Route ============
[05/15 21:15:30    109s] (I)      Usage: 2829 = (1101 H, 1728 V) = (0.04% H, 0.07% V) = (1.883e+03um H, 2.955e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1d Route ============
[05/15 21:15:30    109s] (I)      Usage: 2829 = (1101 H, 1728 V) = (0.04% H, 0.07% V) = (1.883e+03um H, 2.955e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1e Route ============
[05/15 21:15:30    109s] (I)      Usage: 2829 = (1101 H, 1728 V) = (0.04% H, 0.07% V) = (1.883e+03um H, 2.955e+03um V)
[05/15 21:15:30    109s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.837590e+03um
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1f Route ============
[05/15 21:15:30    109s] (I)      Usage: 2829 = (1101 H, 1728 V) = (0.04% H, 0.07% V) = (1.883e+03um H, 2.955e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1g Route ============
[05/15 21:15:30    109s] (I)      Usage: 2804 = (1088 H, 1716 V) = (0.04% H, 0.07% V) = (1.860e+03um H, 2.934e+03um V)
[05/15 21:15:30    109s] (I)      #Nets         : 21
[05/15 21:15:30    109s] (I)      #Relaxed nets : 4
[05/15 21:15:30    109s] (I)      Wire length   : 1684
[05/15 21:15:30    109s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1h Route ============
[05/15 21:15:30    109s] (I)      Usage: 2804 = (1088 H, 1716 V) = (0.04% H, 0.07% V) = (1.860e+03um H, 2.934e+03um V)
[05/15 21:15:30    109s] (I)      total 2D Cap : 11026275 = (5677971 H, 5348304 V)
[05/15 21:15:30    109s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1a Route ============
[05/15 21:15:30    109s] (I)      Usage: 3947 = (1606 H, 2341 V) = (0.03% H, 0.04% V) = (2.746e+03um H, 4.003e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1b Route ============
[05/15 21:15:30    109s] (I)      Usage: 3947 = (1606 H, 2341 V) = (0.03% H, 0.04% V) = (2.746e+03um H, 4.003e+03um V)
[05/15 21:15:30    109s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.749370e+03um
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1c Route ============
[05/15 21:15:30    109s] (I)      Usage: 3947 = (1606 H, 2341 V) = (0.03% H, 0.04% V) = (2.746e+03um H, 4.003e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1d Route ============
[05/15 21:15:30    109s] (I)      Usage: 3947 = (1606 H, 2341 V) = (0.03% H, 0.04% V) = (2.746e+03um H, 4.003e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1e Route ============
[05/15 21:15:30    109s] (I)      Usage: 3947 = (1606 H, 2341 V) = (0.03% H, 0.04% V) = (2.746e+03um H, 4.003e+03um V)
[05/15 21:15:30    109s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.749370e+03um
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1f Route ============
[05/15 21:15:30    109s] (I)      Usage: 3947 = (1606 H, 2341 V) = (0.03% H, 0.04% V) = (2.746e+03um H, 4.003e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1g Route ============
[05/15 21:15:30    109s] (I)      Usage: 3924 = (1589 H, 2335 V) = (0.03% H, 0.04% V) = (2.717e+03um H, 3.993e+03um V)
[05/15 21:15:30    109s] (I)      #Nets         : 4
[05/15 21:15:30    109s] (I)      #Relaxed nets : 4
[05/15 21:15:30    109s] (I)      Wire length   : 0
[05/15 21:15:30    109s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1h Route ============
[05/15 21:15:30    109s] (I)      Usage: 3924 = (1589 H, 2335 V) = (0.03% H, 0.04% V) = (2.717e+03um H, 3.993e+03um V)
[05/15 21:15:30    109s] (I)      total 2D Cap : 16670577 = (8572273 H, 8098304 V)
[05/15 21:15:30    109s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1a Route ============
[05/15 21:15:30    109s] (I)      Usage: 5067 = (2107 H, 2960 V) = (0.02% H, 0.04% V) = (3.603e+03um H, 5.062e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1b Route ============
[05/15 21:15:30    109s] (I)      Usage: 5067 = (2107 H, 2960 V) = (0.02% H, 0.04% V) = (3.603e+03um H, 5.062e+03um V)
[05/15 21:15:30    109s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.664570e+03um
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1c Route ============
[05/15 21:15:30    109s] (I)      Usage: 5067 = (2107 H, 2960 V) = (0.02% H, 0.04% V) = (3.603e+03um H, 5.062e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1d Route ============
[05/15 21:15:30    109s] (I)      Usage: 5067 = (2107 H, 2960 V) = (0.02% H, 0.04% V) = (3.603e+03um H, 5.062e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1e Route ============
[05/15 21:15:30    109s] (I)      Usage: 5067 = (2107 H, 2960 V) = (0.02% H, 0.04% V) = (3.603e+03um H, 5.062e+03um V)
[05/15 21:15:30    109s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.664570e+03um
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1f Route ============
[05/15 21:15:30    109s] (I)      Usage: 5067 = (2107 H, 2960 V) = (0.02% H, 0.04% V) = (3.603e+03um H, 5.062e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1g Route ============
[05/15 21:15:30    109s] (I)      Usage: 5040 = (2088 H, 2952 V) = (0.02% H, 0.04% V) = (3.570e+03um H, 5.048e+03um V)
[05/15 21:15:30    109s] (I)      #Nets         : 4
[05/15 21:15:30    109s] (I)      #Relaxed nets : 4
[05/15 21:15:30    109s] (I)      Wire length   : 0
[05/15 21:15:30    109s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1h Route ============
[05/15 21:15:30    109s] (I)      Usage: 5040 = (2088 H, 2952 V) = (0.02% H, 0.04% V) = (3.570e+03um H, 5.048e+03um V)
[05/15 21:15:30    109s] (I)      total 2D Cap : 20664022 = (11466268 H, 9197754 V)
[05/15 21:15:30    109s] [NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1a Route ============
[05/15 21:15:30    109s] (I)      Usage: 6183 = (2606 H, 3577 V) = (0.02% H, 0.04% V) = (4.456e+03um H, 6.117e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1b Route ============
[05/15 21:15:30    109s] (I)      Usage: 6183 = (2606 H, 3577 V) = (0.02% H, 0.04% V) = (4.456e+03um H, 6.117e+03um V)
[05/15 21:15:30    109s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.057293e+04um
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1c Route ============
[05/15 21:15:30    109s] (I)      Usage: 6183 = (2606 H, 3577 V) = (0.02% H, 0.04% V) = (4.456e+03um H, 6.117e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1d Route ============
[05/15 21:15:30    109s] (I)      Usage: 6183 = (2606 H, 3577 V) = (0.02% H, 0.04% V) = (4.456e+03um H, 6.117e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1e Route ============
[05/15 21:15:30    109s] (I)      Usage: 6183 = (2606 H, 3577 V) = (0.02% H, 0.04% V) = (4.456e+03um H, 6.117e+03um V)
[05/15 21:15:30    109s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.057293e+04um
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1f Route ============
[05/15 21:15:30    109s] (I)      Usage: 6183 = (2606 H, 3577 V) = (0.02% H, 0.04% V) = (4.456e+03um H, 6.117e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1g Route ============
[05/15 21:15:30    109s] (I)      Usage: 6156 = (2589 H, 3567 V) = (0.02% H, 0.04% V) = (4.427e+03um H, 6.100e+03um V)
[05/15 21:15:30    109s] (I)      #Nets         : 4
[05/15 21:15:30    109s] (I)      #Relaxed nets : 4
[05/15 21:15:30    109s] (I)      Wire length   : 0
[05/15 21:15:30    109s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 11]
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1h Route ============
[05/15 21:15:30    109s] (I)      Usage: 6156 = (2589 H, 3567 V) = (0.02% H, 0.04% V) = (4.427e+03um H, 6.100e+03um V)
[05/15 21:15:30    109s] (I)      total 2D Cap : 21820627 = (12622873 H, 9197754 V)
[05/15 21:15:30    109s] [NR-eGR] Layer group 5: route 4 net(s) in layer range [3, 11]
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1a Route ============
[05/15 21:15:30    109s] (I)      Usage: 7299 = (3107 H, 4192 V) = (0.02% H, 0.05% V) = (5.313e+03um H, 7.168e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1b Route ============
[05/15 21:15:30    109s] (I)      Usage: 7299 = (3107 H, 4192 V) = (0.02% H, 0.05% V) = (5.313e+03um H, 7.168e+03um V)
[05/15 21:15:30    109s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.248129e+04um
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1c Route ============
[05/15 21:15:30    109s] (I)      Usage: 7299 = (3107 H, 4192 V) = (0.02% H, 0.05% V) = (5.313e+03um H, 7.168e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1d Route ============
[05/15 21:15:30    109s] (I)      Usage: 7299 = (3107 H, 4192 V) = (0.02% H, 0.05% V) = (5.313e+03um H, 7.168e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1e Route ============
[05/15 21:15:30    109s] (I)      Usage: 7299 = (3107 H, 4192 V) = (0.02% H, 0.05% V) = (5.313e+03um H, 7.168e+03um V)
[05/15 21:15:30    109s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.248129e+04um
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1f Route ============
[05/15 21:15:30    109s] (I)      Usage: 7299 = (3107 H, 4192 V) = (0.02% H, 0.05% V) = (5.313e+03um H, 7.168e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1g Route ============
[05/15 21:15:30    109s] (I)      Usage: 7272 = (3090 H, 4182 V) = (0.02% H, 0.05% V) = (5.284e+03um H, 7.151e+03um V)
[05/15 21:15:30    109s] (I)      #Nets         : 4
[05/15 21:15:30    109s] (I)      #Relaxed nets : 4
[05/15 21:15:30    109s] (I)      Wire length   : 0
[05/15 21:15:30    109s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 11]
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1h Route ============
[05/15 21:15:30    109s] (I)      Usage: 7272 = (3090 H, 4182 V) = (0.02% H, 0.05% V) = (5.284e+03um H, 7.151e+03um V)
[05/15 21:15:30    109s] (I)      total 2D Cap : 24441722 = (12622873 H, 11818849 V)
[05/15 21:15:30    109s] [NR-eGR] Layer group 6: route 4 net(s) in layer range [2, 11]
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1a Route ============
[05/15 21:15:30    109s] (I)      Usage: 9540 = (4114 H, 5426 V) = (0.03% H, 0.05% V) = (7.035e+03um H, 9.278e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1b Route ============
[05/15 21:15:30    109s] (I)      Usage: 9540 = (4114 H, 5426 V) = (0.03% H, 0.05% V) = (7.035e+03um H, 9.278e+03um V)
[05/15 21:15:30    109s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.631340e+04um
[05/15 21:15:30    109s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 21:15:30    109s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1c Route ============
[05/15 21:15:30    109s] (I)      Usage: 9540 = (4114 H, 5426 V) = (0.03% H, 0.05% V) = (7.035e+03um H, 9.278e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1d Route ============
[05/15 21:15:30    109s] (I)      Usage: 9540 = (4114 H, 5426 V) = (0.03% H, 0.05% V) = (7.035e+03um H, 9.278e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1e Route ============
[05/15 21:15:30    109s] (I)      Usage: 9540 = (4114 H, 5426 V) = (0.03% H, 0.05% V) = (7.035e+03um H, 9.278e+03um V)
[05/15 21:15:30    109s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.631340e+04um
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1f Route ============
[05/15 21:15:30    109s] (I)      Usage: 9540 = (4114 H, 5426 V) = (0.03% H, 0.05% V) = (7.035e+03um H, 9.278e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1g Route ============
[05/15 21:15:30    109s] (I)      Usage: 9538 = (4114 H, 5424 V) = (0.03% H, 0.05% V) = (7.035e+03um H, 9.275e+03um V)
[05/15 21:15:30    109s] (I)      
[05/15 21:15:30    109s] (I)      ============  Phase 1h Route ============
[05/15 21:15:30    109s] (I)      Usage: 9538 = (4114 H, 5424 V) = (0.03% H, 0.05% V) = (7.035e+03um H, 9.275e+03um V)
[05/15 21:15:31    109s] (I)      
[05/15 21:15:31    109s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 21:15:31    109s] [NR-eGR]                        OverCon            
[05/15 21:15:31    109s] [NR-eGR]                         #Gcell     %Gcell
[05/15 21:15:31    109s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 21:15:31    109s] [NR-eGR] ----------------------------------------------
[05/15 21:15:31    109s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:31    109s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:31    109s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:31    109s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:31    109s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:31    109s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:31    109s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:31    109s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:31    109s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:31    109s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:31    109s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:31    109s] [NR-eGR] ----------------------------------------------
[05/15 21:15:31    109s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 21:15:31    109s] [NR-eGR] 
[05/15 21:15:31    109s] (I)      Finished Global Routing ( CPU: 0.66 sec, Real: 0.91 sec, Curr Mem: 1678.95 MB )
[05/15 21:15:31    109s] (I)      total 2D Cap : 24444553 = (12623344 H, 11821209 V)
[05/15 21:15:31    110s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:15:31    110s] (I)      ============= Track Assignment ============
[05/15 21:15:31    110s] (I)      Started Track Assignment (1T) ( Curr Mem: 1678.95 MB )
[05/15 21:15:31    110s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 21:15:31    110s] (I)      Run Multi-thread track assignment
[05/15 21:15:31    110s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 1678.95 MB )
[05/15 21:15:31    110s] (I)      Started Export ( Curr Mem: 1678.95 MB )
[05/15 21:15:31    110s] [NR-eGR]                  Length (um)   Vias 
[05/15 21:15:31    110s] [NR-eGR] ------------------------------------
[05/15 21:15:31    110s] [NR-eGR]  Metal1   (1H)             0   7510 
[05/15 21:15:31    110s] [NR-eGR]  Metal2   (2V)         19977  11503 
[05/15 21:15:31    110s] [NR-eGR]  Metal3   (3H)         23914    586 
[05/15 21:15:31    110s] [NR-eGR]  Metal4   (4V)          3169     16 
[05/15 21:15:31    110s] [NR-eGR]  Metal5   (5H)           306      2 
[05/15 21:15:31    110s] [NR-eGR]  Metal6   (6V)            82      2 
[05/15 21:15:31    110s] [NR-eGR]  Metal7   (7H)           202      0 
[05/15 21:15:31    110s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 21:15:31    110s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 21:15:31    110s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 21:15:31    110s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 21:15:31    110s] [NR-eGR] ------------------------------------
[05/15 21:15:31    110s] [NR-eGR]           Total        47651  19619 
[05/15 21:15:31    110s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:31    110s] [NR-eGR] Total half perimeter of net bounding box: 38188um
[05/15 21:15:31    110s] [NR-eGR] Total length: 47651um, number of vias: 19619
[05/15 21:15:31    110s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:31    110s] [NR-eGR] Total eGR-routed clock nets wire length: 4941um, number of vias: 1893
[05/15 21:15:31    110s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:31    110s] [NR-eGR] Report for selected net(s) only.
[05/15 21:15:31    110s] [NR-eGR]                  Length (um)  Vias 
[05/15 21:15:31    110s] [NR-eGR] -----------------------------------
[05/15 21:15:31    110s] [NR-eGR]  Metal1   (1H)             0   701 
[05/15 21:15:31    110s] [NR-eGR]  Metal2   (2V)           758   763 
[05/15 21:15:31    110s] [NR-eGR]  Metal3   (3H)          1837   425 
[05/15 21:15:31    110s] [NR-eGR]  Metal4   (4V)          2236     4 
[05/15 21:15:31    110s] [NR-eGR]  Metal5   (5H)           110     0 
[05/15 21:15:31    110s] [NR-eGR]  Metal6   (6V)             0     0 
[05/15 21:15:31    110s] [NR-eGR]  Metal7   (7H)             0     0 
[05/15 21:15:31    110s] [NR-eGR]  Metal8   (8V)             0     0 
[05/15 21:15:31    110s] [NR-eGR]  Metal9   (9H)             0     0 
[05/15 21:15:31    110s] [NR-eGR]  Metal10  (10V)            0     0 
[05/15 21:15:31    110s] [NR-eGR]  Metal11  (11H)            0     0 
[05/15 21:15:31    110s] [NR-eGR] -----------------------------------
[05/15 21:15:31    110s] [NR-eGR]           Total         4941  1893 
[05/15 21:15:31    110s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:31    110s] [NR-eGR] Total half perimeter of net bounding box: 2708um
[05/15 21:15:31    110s] [NR-eGR] Total length: 4941um, number of vias: 1893
[05/15 21:15:31    110s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:31    110s] [NR-eGR] Total routed clock nets wire length: 4941um, number of vias: 1893
[05/15 21:15:31    110s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:31    110s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 1678.95 MB )
[05/15 21:15:31    110s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.38 sec, Real: 1.79 sec, Curr Mem: 1645.95 MB )
[05/15 21:15:31    110s] (I)      ===================================== Runtime Summary =====================================
[05/15 21:15:31    110s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/15 21:15:31    110s] (I)      -------------------------------------------------------------------------------------------
[05/15 21:15:31    110s] (I)       Early Global Route kernel               100.00%  70.52 sec  72.30 sec  1.79 sec  1.38 sec 
[05/15 21:15:31    110s] (I)       +-Import and model                       26.10%  70.56 sec  71.03 sec  0.47 sec  0.40 sec 
[05/15 21:15:31    110s] (I)       | +-Create place DB                       0.42%  70.56 sec  70.57 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | +-Import place data                   0.41%  70.56 sec  70.57 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | | +-Read instances and placement      0.11%  70.56 sec  70.56 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Read nets                         0.29%  70.56 sec  70.57 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | +-Create route DB                      22.53%  70.57 sec  70.97 sec  0.40 sec  0.35 sec 
[05/15 21:15:31    110s] (I)       | | +-Import route data (1T)             22.46%  70.57 sec  70.97 sec  0.40 sec  0.35 sec 
[05/15 21:15:31    110s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.15%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | | +-Read routing blockages          0.00%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | | +-Read instance blockages         0.04%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | | +-Read PG blockages               0.05%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | | +-Read clock blockages            0.00%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | | +-Read other blockages            0.00%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | | +-Read halo blockages             0.00%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | | +-Read boundary cut boxes         0.00%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Read blackboxes                   0.00%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Read prerouted                    0.60%  70.57 sec  70.59 sec  0.01 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Read unlegalized nets             0.02%  70.59 sec  70.59 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Read nets                         0.01%  70.59 sec  70.59 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Set up via pillars                0.00%  70.59 sec  70.59 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Initialize 3D grid graph          1.78%  70.59 sec  70.62 sec  0.03 sec  0.03 sec 
[05/15 21:15:31    110s] (I)       | | | +-Model blockage capacity          17.87%  70.62 sec  70.94 sec  0.32 sec  0.31 sec 
[05/15 21:15:31    110s] (I)       | | | | +-Initialize 3D capacity         16.55%  70.62 sec  70.91 sec  0.30 sec  0.28 sec 
[05/15 21:15:31    110s] (I)       | | | +-Move terms for access (1T)        0.02%  70.94 sec  70.94 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | +-Read aux data                         0.00%  70.97 sec  70.97 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | +-Others data preparation               0.35%  70.97 sec  70.98 sec  0.01 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | +-Create route kernel                   2.71%  70.98 sec  71.03 sec  0.05 sec  0.04 sec 
[05/15 21:15:31    110s] (I)       +-Global Routing                         51.07%  71.03 sec  71.94 sec  0.91 sec  0.66 sec 
[05/15 21:15:31    110s] (I)       | +-Initialization                        0.06%  71.03 sec  71.03 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | +-Net group 1                           7.41%  71.03 sec  71.16 sec  0.13 sec  0.09 sec 
[05/15 21:15:31    110s] (I)       | | +-Generate topology                   0.40%  71.03 sec  71.04 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1a                            0.20%  71.10 sec  71.10 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Pattern routing (1T)              0.16%  71.10 sec  71.10 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1b                            0.22%  71.10 sec  71.10 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1c                            0.00%  71.10 sec  71.10 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1d                            0.16%  71.10 sec  71.11 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1e                            0.49%  71.11 sec  71.12 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | | +-Route legalization                0.02%  71.11 sec  71.11 sec  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | | | +-Legalize Blockage Violations    0.01%  71.11 sec  71.11 sec  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1f                            0.00%  71.12 sec  71.12 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1g                            0.74%  71.12 sec  71.13 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | | +-Post Routing                      0.68%  71.12 sec  71.13 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1h                            0.79%  71.13 sec  71.15 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | | +-Post Routing                      0.37%  71.13 sec  71.14 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | +-Layer assignment (1T)               0.87%  71.15 sec  71.16 sec  0.02 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | +-Net group 2                           4.50%  71.16 sec  71.24 sec  0.08 sec  0.08 sec 
[05/15 21:15:31    110s] (I)       | | +-Generate topology                   0.19%  71.16 sec  71.16 sec  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1a                            0.25%  71.22 sec  71.22 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Pattern routing (1T)              0.22%  71.22 sec  71.22 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1b                            0.18%  71.22 sec  71.23 sec  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1c                            0.00%  71.23 sec  71.23 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1d                            0.00%  71.23 sec  71.23 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1e                            0.40%  71.23 sec  71.23 sec  0.01 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Route legalization                0.02%  71.23 sec  71.23 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | | +-Legalize Blockage Violations    0.01%  71.23 sec  71.23 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1f                            0.00%  71.23 sec  71.23 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1g                            0.29%  71.23 sec  71.24 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | | +-Post Routing                      0.27%  71.23 sec  71.24 sec  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1h                            0.12%  71.24 sec  71.24 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Post Routing                      0.10%  71.24 sec  71.24 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | +-Net group 3                           6.65%  71.24 sec  71.36 sec  0.12 sec  0.06 sec 
[05/15 21:15:31    110s] (I)       | | +-Generate topology                   0.13%  71.24 sec  71.24 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1a                            0.16%  71.31 sec  71.31 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Pattern routing (1T)              0.14%  71.31 sec  71.31 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1b                            0.08%  71.31 sec  71.31 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1c                            0.00%  71.32 sec  71.32 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1d                            0.00%  71.32 sec  71.32 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1e                            0.45%  71.32 sec  71.33 sec  0.01 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Route legalization                0.00%  71.32 sec  71.32 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1f                            0.00%  71.34 sec  71.34 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1g                            0.35%  71.34 sec  71.35 sec  0.01 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Post Routing                      0.33%  71.34 sec  71.35 sec  0.01 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1h                            0.19%  71.36 sec  71.36 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Post Routing                      0.17%  71.36 sec  71.36 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | +-Net group 4                           8.91%  71.36 sec  71.52 sec  0.16 sec  0.11 sec 
[05/15 21:15:31    110s] (I)       | | +-Generate topology                   0.20%  71.36 sec  71.37 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1a                            0.19%  71.47 sec  71.47 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Pattern routing (1T)              0.16%  71.47 sec  71.47 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1b                            0.23%  71.47 sec  71.48 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1c                            0.00%  71.48 sec  71.48 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1d                            0.36%  71.48 sec  71.49 sec  0.01 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1e                            1.31%  71.49 sec  71.51 sec  0.02 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Route legalization                0.00%  71.49 sec  71.49 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1f                            0.00%  71.51 sec  71.51 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1g                            0.41%  71.51 sec  71.52 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | | +-Post Routing                      0.32%  71.51 sec  71.52 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1h                            0.15%  71.52 sec  71.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Post Routing                      0.13%  71.52 sec  71.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | +-Net group 5                           7.53%  71.52 sec  71.66 sec  0.13 sec  0.10 sec 
[05/15 21:15:31    110s] (I)       | | +-Generate topology                   0.18%  71.52 sec  71.52 sec  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1a                            0.24%  71.62 sec  71.62 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Pattern routing (1T)              0.15%  71.62 sec  71.62 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1b                            0.20%  71.62 sec  71.63 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1c                            0.00%  71.63 sec  71.63 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1d                            0.00%  71.63 sec  71.63 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1e                            0.24%  71.63 sec  71.64 sec  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | | +-Route legalization                0.00%  71.63 sec  71.63 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1f                            0.00%  71.64 sec  71.64 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1g                            0.73%  71.64 sec  71.65 sec  0.01 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Post Routing                      0.19%  71.64 sec  71.64 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1h                            0.15%  71.65 sec  71.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Post Routing                      0.14%  71.65 sec  71.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | +-Net group 6                          11.40%  71.66 sec  71.86 sec  0.20 sec  0.17 sec 
[05/15 21:15:31    110s] (I)       | | +-Generate topology                   0.00%  71.66 sec  71.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1a                            0.31%  71.76 sec  71.77 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | | +-Pattern routing (1T)              0.15%  71.76 sec  71.76 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Add via demand to 2D              0.14%  71.76 sec  71.77 sec  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1b                            0.20%  71.77 sec  71.77 sec  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1c                            0.00%  71.77 sec  71.77 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1d                            0.00%  71.77 sec  71.77 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1e                            0.48%  71.77 sec  71.78 sec  0.01 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Route legalization                0.00%  71.77 sec  71.77 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1f                            0.00%  71.78 sec  71.78 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1g                            1.15%  71.78 sec  71.80 sec  0.02 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Post Routing                      0.12%  71.78 sec  71.78 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Phase 1h                            0.13%  71.80 sec  71.80 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | | +-Post Routing                      0.12%  71.80 sec  71.80 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Layer assignment (1T)               0.09%  71.86 sec  71.86 sec  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       +-Export 3D cong map                      7.38%  71.94 sec  72.07 sec  0.13 sec  0.13 sec 
[05/15 21:15:31    110s] (I)       | +-Export 2D cong map                    0.79%  72.06 sec  72.07 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       +-Extract Global 3D Wires                 0.00%  72.07 sec  72.07 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       +-Track Assignment (1T)                   9.59%  72.07 sec  72.25 sec  0.17 sec  0.16 sec 
[05/15 21:15:31    110s] (I)       | +-Initialization                        0.00%  72.07 sec  72.07 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | +-Track Assignment Kernel               9.52%  72.07 sec  72.24 sec  0.17 sec  0.16 sec 
[05/15 21:15:31    110s] (I)       | +-Free Memory                           0.00%  72.24 sec  72.24 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       +-Export                                  3.01%  72.25 sec  72.30 sec  0.05 sec  0.02 sec 
[05/15 21:15:31    110s] (I)       | +-Export DB wires                       0.08%  72.25 sec  72.25 sec  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | | +-Export all nets                     0.05%  72.25 sec  72.25 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | | +-Set wire vias                       0.01%  72.25 sec  72.25 sec  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | +-Report wirelength                     2.58%  72.25 sec  72.29 sec  0.05 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       | +-Update net boxes                      0.30%  72.29 sec  72.30 sec  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)       | +-Update timing                         0.00%  72.30 sec  72.30 sec  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)       +-Postprocess design                      0.27%  72.30 sec  72.30 sec  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)      ===================== Summary by functions =====================
[05/15 21:15:31    110s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 21:15:31    110s] (I)      ----------------------------------------------------------------
[05/15 21:15:31    110s] (I)        0  Early Global Route kernel      100.00%  1.79 sec  1.38 sec 
[05/15 21:15:31    110s] (I)        1  Global Routing                  51.07%  0.91 sec  0.66 sec 
[05/15 21:15:31    110s] (I)        1  Import and model                26.10%  0.47 sec  0.40 sec 
[05/15 21:15:31    110s] (I)        1  Track Assignment (1T)            9.59%  0.17 sec  0.16 sec 
[05/15 21:15:31    110s] (I)        1  Export 3D cong map               7.38%  0.13 sec  0.13 sec 
[05/15 21:15:31    110s] (I)        1  Export                           3.01%  0.05 sec  0.02 sec 
[05/15 21:15:31    110s] (I)        1  Postprocess design               0.27%  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        2  Create route DB                 22.53%  0.40 sec  0.35 sec 
[05/15 21:15:31    110s] (I)        2  Net group 6                     11.40%  0.20 sec  0.17 sec 
[05/15 21:15:31    110s] (I)        2  Track Assignment Kernel          9.52%  0.17 sec  0.16 sec 
[05/15 21:15:31    110s] (I)        2  Net group 4                      8.91%  0.16 sec  0.11 sec 
[05/15 21:15:31    110s] (I)        2  Net group 5                      7.53%  0.13 sec  0.10 sec 
[05/15 21:15:31    110s] (I)        2  Net group 1                      7.41%  0.13 sec  0.09 sec 
[05/15 21:15:31    110s] (I)        2  Net group 3                      6.65%  0.12 sec  0.06 sec 
[05/15 21:15:31    110s] (I)        2  Net group 2                      4.50%  0.08 sec  0.08 sec 
[05/15 21:15:31    110s] (I)        2  Create route kernel              2.71%  0.05 sec  0.04 sec 
[05/15 21:15:31    110s] (I)        2  Report wirelength                2.58%  0.05 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        2  Export 2D cong map               0.79%  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)        2  Create place DB                  0.42%  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)        2  Others data preparation          0.35%  0.01 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        2  Update net boxes                 0.30%  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)        2  Export DB wires                  0.08%  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)        2  Initialization                   0.06%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        3  Import route data (1T)          22.46%  0.40 sec  0.35 sec 
[05/15 21:15:31    110s] (I)        3  Phase 1g                         3.67%  0.07 sec  0.03 sec 
[05/15 21:15:31    110s] (I)        3  Phase 1e                         3.37%  0.06 sec  0.02 sec 
[05/15 21:15:31    110s] (I)        3  Phase 1h                         1.54%  0.03 sec  0.01 sec 
[05/15 21:15:31    110s] (I)        3  Phase 1a                         1.36%  0.02 sec  0.01 sec 
[05/15 21:15:31    110s] (I)        3  Phase 1b                         1.10%  0.02 sec  0.02 sec 
[05/15 21:15:31    110s] (I)        3  Generate topology                1.09%  0.02 sec  0.03 sec 
[05/15 21:15:31    110s] (I)        3  Layer assignment (1T)            0.96%  0.02 sec  0.02 sec 
[05/15 21:15:31    110s] (I)        3  Phase 1d                         0.52%  0.01 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        3  Import place data                0.41%  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)        3  Export all nets                  0.05%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)        4  Model blockage capacity         17.87%  0.32 sec  0.31 sec 
[05/15 21:15:31    110s] (I)        4  Post Routing                     2.95%  0.05 sec  0.04 sec 
[05/15 21:15:31    110s] (I)        4  Initialize 3D grid graph         1.78%  0.03 sec  0.03 sec 
[05/15 21:15:31    110s] (I)        4  Pattern routing (1T)             0.97%  0.02 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        4  Read prerouted                   0.60%  0.01 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        4  Read nets                        0.29%  0.01 sec  0.01 sec 
[05/15 21:15:31    110s] (I)        4  Read blockages ( Layer 2-11 )    0.15%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        4  Add via demand to 2D             0.14%  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)        4  Read instances and placement     0.11%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        4  Route legalization               0.04%  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)        4  Move terms for access (1T)       0.02%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        5  Initialize 3D capacity          16.55%  0.30 sec  0.28 sec 
[05/15 21:15:31    110s] (I)        5  Read PG blockages                0.05%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        5  Read instance blockages          0.04%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.01 sec 
[05/15 21:15:31    110s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 21:15:31    110s]         Early Global Route - eGR only step done. (took cpu=0:00:01.4 real=0:00:01.9)
[05/15 21:15:31    110s]       Routing using eGR only done.
[05/15 21:15:31    110s] Net route status summary:
[05/15 21:15:31    110s]   Clock:        22 (unrouted=1, trialRouted=0, noStatus=0, routed=21, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 21:15:31    110s]   Non-clock:  1919 (unrouted=52, trialRouted=1867, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 21:15:31    110s] 
[05/15 21:15:31    110s] CCOPT: Done with clock implementation routing.
[05/15 21:15:31    110s] 
[05/15 21:15:31    110s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.5 real=0:00:01.9)
[05/15 21:15:31    110s]     Clock implementation routing done.
[05/15 21:15:31    110s]     Leaving CCOpt scope - extractRC...
[05/15 21:15:31    110s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/15 21:15:31    110s] Extraction called for design 'mcs4_pad_frame' of instances=1917 and nets=1941 using extraction engine 'preRoute' .
[05/15 21:15:31    110s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 21:15:31    110s] RC Extraction called in multi-corner(2) mode.
[05/15 21:15:31    110s] RCMode: PreRoute
[05/15 21:15:31    110s]       RC Corner Indexes            0       1   
[05/15 21:15:31    110s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 21:15:31    110s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 21:15:31    110s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 21:15:31    110s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 21:15:31    110s] Shrink Factor                : 1.00000
[05/15 21:15:31    110s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 21:15:31    110s] Using Quantus QRC technology file ...
[05/15 21:15:31    110s] 
[05/15 21:15:31    110s] Trim Metal Layers:
[05/15 21:15:31    110s] LayerId::1 widthSet size::1
[05/15 21:15:31    110s] LayerId::2 widthSet size::1
[05/15 21:15:31    110s] LayerId::3 widthSet size::1
[05/15 21:15:31    110s] LayerId::4 widthSet size::1
[05/15 21:15:31    110s] LayerId::5 widthSet size::1
[05/15 21:15:31    110s] LayerId::6 widthSet size::1
[05/15 21:15:31    110s] LayerId::7 widthSet size::1
[05/15 21:15:31    110s] LayerId::8 widthSet size::1
[05/15 21:15:31    110s] LayerId::9 widthSet size::1
[05/15 21:15:31    110s] LayerId::10 widthSet size::1
[05/15 21:15:31    110s] LayerId::11 widthSet size::1
[05/15 21:15:31    110s] Updating RC grid for preRoute extraction ...
[05/15 21:15:31    110s] eee: pegSigSF::1.070000
[05/15 21:15:31    110s] Initializing multi-corner resistance tables ...
[05/15 21:15:31    110s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/15 21:15:31    110s] eee: l::2 avDens::0.039150 usedTrk::1693.738015 availTrk::43263.000000 sigTrk::1693.738015
[05/15 21:15:31    110s] eee: l::3 avDens::0.039678 usedTrk::1635.530403 availTrk::41220.000000 sigTrk::1635.530403
[05/15 21:15:31    110s] eee: l::4 avDens::0.013326 usedTrk::524.119882 availTrk::39330.000000 sigTrk::524.119882
[05/15 21:15:31    110s] eee: l::5 avDens::0.011223 usedTrk::181.815205 availTrk::16200.000000 sigTrk::181.815205
[05/15 21:15:31    110s] eee: l::6 avDens::0.009400 usedTrk::4.822222 availTrk::513.000000 sigTrk::4.822222
[05/15 21:15:31    110s] eee: l::7 avDens::0.010108 usedTrk::11.826316 availTrk::1170.000000 sigTrk::11.826316
[05/15 21:15:31    110s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:31    110s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:31    110s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:31    110s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:31    110s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:15:31    110s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.033100 ; aWlH: 0.000000 ; Pmax: 0.805200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 21:15:31    110s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1645.953M)
[05/15 21:15:31    110s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/15 21:15:31    110s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/15 21:15:31    110s]     Leaving CCOpt scope - Initializing placement interface...
[05/15 21:15:31    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:1646.0M, EPOCH TIME: 1747358131.759647
[05/15 21:15:31    110s] z: 2, totalTracks: 1
[05/15 21:15:31    110s] z: 4, totalTracks: 1
[05/15 21:15:31    110s] z: 6, totalTracks: 1
[05/15 21:15:31    110s] z: 8, totalTracks: 1
[05/15 21:15:31    110s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:15:31    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1646.0M, EPOCH TIME: 1747358131.766114
[05/15 21:15:31    110s] 
[05/15 21:15:31    110s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:31    110s] OPERPROF:     Starting CMU at level 3, MEM:1646.0M, EPOCH TIME: 1747358131.833118
[05/15 21:15:31    110s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1646.0M, EPOCH TIME: 1747358131.835597
[05/15 21:15:31    110s] 
[05/15 21:15:31    110s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:15:31    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.083, MEM:1646.0M, EPOCH TIME: 1747358131.848639
[05/15 21:15:31    110s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1646.0M, EPOCH TIME: 1747358131.852544
[05/15 21:15:31    110s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.012, MEM:1646.0M, EPOCH TIME: 1747358131.865029
[05/15 21:15:31    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1646.0MB).
[05/15 21:15:31    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.106, MEM:1646.0M, EPOCH TIME: 1747358131.865684
[05/15 21:15:31    110s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:31    110s]     Legalizer reserving space for clock trees
[05/15 21:15:31    110s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 21:15:31    110s]     Calling post conditioning for eGRPC...
[05/15 21:15:31    110s]       eGRPC...
[05/15 21:15:31    110s]         eGRPC active optimizations:
[05/15 21:15:31    110s]          - Move Down
[05/15 21:15:31    110s]          - Downsizing before DRV sizing
[05/15 21:15:31    110s]          - DRV fixing with sizing
[05/15 21:15:31    110s]          - Move to fanout
[05/15 21:15:31    110s]          - Cloning
[05/15 21:15:31    110s]         
[05/15 21:15:31    110s]         Currently running CTS, using active skew data
[05/15 21:15:31    110s]         Reset bufferability constraints...
[05/15 21:15:31    110s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/15 21:15:31    110s]         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 21:15:31    110s] End AAE Lib Interpolated Model. (MEM=1645.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:31    110s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 21:15:31    110s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 21:15:31    110s]         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:31    110s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:31    110s]         Clock DAG stats eGRPC initial state:
[05/15 21:15:31    110s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:31    110s]           misc counts      : r=1, pp=0
[05/15 21:15:31    110s]           cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:31    110s]           cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:31    110s]           sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:31    110s]           wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.236pF, total=0.321pF
[05/15 21:15:31    110s]           wire lengths     : top=0.000um, trunk=1478.765um, leaf=3462.265um, total=4941.030um
[05/15 21:15:31    110s]           hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:31    110s]         Clock DAG net violations eGRPC initial state:
[05/15 21:15:31    110s]           Remaining Transition : {count=4, worst=[0.007ns, 0.003ns, 0.002ns, 0.002ns]} avg=0.003ns sd=0.003ns sum=0.013ns
[05/15 21:15:31    110s]           Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 21:15:31    110s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/15 21:15:31    110s]           Trunk : target=0.100ns count=15 avg=0.079ns sd=0.028ns min=0.000ns max=0.107ns {2 <= 0.060ns, 4 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {2 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:31    110s]           Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.003ns min=0.093ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:31    110s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/15 21:15:31    110s]            Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:31    110s]          Logics: PADDI: 1 
[05/15 21:15:31    110s]         Clock DAG hash eGRPC initial state: 11521690511835124860 11264391986717272724
[05/15 21:15:31    110s]         Clock DAG hash eGRPC initial state: 11521690511835124860 11264391986717272724
[05/15 21:15:31    110s]         Primary reporting skew groups eGRPC initial state:
[05/15 21:15:31    110s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.967, max=2.975, avg=2.971, sd=0.002], skew [0.008 vs 0.105], 100% {2.967, 2.975} (wid=1.015 ws=0.006) (gid=1.960 gs=0.004)
[05/15 21:15:31    110s]               min path sink: mcs4_core_ram_0_ram1_ram_array_reg[7][2]/CK
[05/15 21:15:31    110s]               max path sink: mcs4_core_shiftreg_shifter_reg[8]/CK
[05/15 21:15:31    110s]         Skew group summary eGRPC initial state:
[05/15 21:15:31    110s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.967, max=2.975, avg=2.971, sd=0.002], skew [0.008 vs 0.105], 100% {2.967, 2.975} (wid=1.015 ws=0.006) (gid=1.960 gs=0.004)
[05/15 21:15:31    110s]           skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.967, max=2.975, avg=2.971, sd=0.002], skew [0.008 vs 0.105], 100% {2.967, 2.975} (wid=1.015 ws=0.006) (gid=1.960 gs=0.004)
[05/15 21:15:31    110s]         eGRPC Moving buffers...
[05/15 21:15:31    110s]           Clock DAG hash before 'eGRPC Moving buffers': 11521690511835124860 11264391986717272724
[05/15 21:15:31    110s]           Violation analysis...
[05/15 21:15:31    110s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:31    110s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[05/15 21:15:32    110s]           
[05/15 21:15:32    110s]             Nodes to move:         3
[05/15 21:15:32    110s]             Processed:             3
[05/15 21:15:32    110s]             Moved (slew improved): 0
[05/15 21:15:32    110s]             Moved (slew fixed):    0
[05/15 21:15:32    110s]             Not moved:             3
[05/15 21:15:32    110s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 21:15:32    110s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 21:15:32    110s]           Clock DAG stats after 'eGRPC Moving buffers':
[05/15 21:15:32    110s]             cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:32    110s]             misc counts      : r=1, pp=0
[05/15 21:15:32    110s]             cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:32    110s]             cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:32    110s]             sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:32    110s]             wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.236pF, total=0.321pF
[05/15 21:15:32    110s]             wire lengths     : top=0.000um, trunk=1478.765um, leaf=3462.265um, total=4941.030um
[05/15 21:15:32    110s]             hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:32    110s]           Clock DAG net violations after 'eGRPC Moving buffers':
[05/15 21:15:32    110s]             Remaining Transition : {count=4, worst=[0.007ns, 0.003ns, 0.002ns, 0.002ns]} avg=0.003ns sd=0.003ns sum=0.013ns
[05/15 21:15:32    110s]             Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 21:15:32    110s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[05/15 21:15:32    110s]             Trunk : target=0.100ns count=15 avg=0.079ns sd=0.028ns min=0.000ns max=0.107ns {2 <= 0.060ns, 4 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {2 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:32    110s]             Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.003ns min=0.093ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:32    110s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[05/15 21:15:32    110s]              Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:32    110s]            Logics: PADDI: 1 
[05/15 21:15:32    110s]           Clock DAG hash after 'eGRPC Moving buffers': 11521690511835124860 11264391986717272724
[05/15 21:15:32    110s]           Clock DAG hash after 'eGRPC Moving buffers': 11521690511835124860 11264391986717272724
[05/15 21:15:32    110s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[05/15 21:15:32    110s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.967, max=2.975], skew [0.008 vs 0.105]
[05/15 21:15:32    110s]                 min path sink: mcs4_core_ram_0_ram1_ram_array_reg[7][2]/CK
[05/15 21:15:32    110s]                 max path sink: mcs4_core_shiftreg_shifter_reg[8]/CK
[05/15 21:15:32    110s]           Skew group summary after 'eGRPC Moving buffers':
[05/15 21:15:32    110s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.967, max=2.975], skew [0.008 vs 0.105]
[05/15 21:15:32    110s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.967, max=2.975], skew [0.008 vs 0.105]
[05/15 21:15:32    110s]           Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:32    110s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:32    110s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[05/15 21:15:32    110s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11521690511835124860 11264391986717272724
[05/15 21:15:32    110s]           Artificially removing long paths...
[05/15 21:15:32    110s]             Clock DAG hash before 'Artificially removing long paths': 11521690511835124860 11264391986717272724
[05/15 21:15:32    110s]             Artificially shortened 19 long paths. The largest offset applied was 0.001ns.
[05/15 21:15:32    110s]             
[05/15 21:15:32    110s]             
[05/15 21:15:32    110s]             Skew Group Offsets:
[05/15 21:15:32    110s]             
[05/15 21:15:32    110s]             ------------------------------------------------------------------------------------------------------
[05/15 21:15:32    110s]             Skew Group                  Num.     Num.       Offset        Max        Previous Max.    Current Max.
[05/15 21:15:32    110s]                                         Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[05/15 21:15:32    110s]             ------------------------------------------------------------------------------------------------------
[05/15 21:15:32    110s]             My_CLK/ConstraintMode_BC     661       19         2.874%      0.001ns       2.975ns         2.974ns
[05/15 21:15:32    110s]             My_CLK/ConstraintMode_WC     661       19         2.874%      0.001ns       2.975ns         2.974ns
[05/15 21:15:32    110s]             ------------------------------------------------------------------------------------------------------
[05/15 21:15:32    110s]             
[05/15 21:15:32    110s]             Offsets Histogram:
[05/15 21:15:32    110s]             
[05/15 21:15:32    110s]             -------------------------------
[05/15 21:15:32    110s]             From (ns)    To (ns)      Count
[05/15 21:15:32    110s]             -------------------------------
[05/15 21:15:32    110s]             below          0.000        7
[05/15 21:15:32    110s]               0.000      and above     12
[05/15 21:15:32    110s]             -------------------------------
[05/15 21:15:32    110s]             
[05/15 21:15:32    110s]             Mean=0.000ns Median=0.000ns Std.Dev=0.000ns
[05/15 21:15:32    110s]             
[05/15 21:15:32    110s]             
[05/15 21:15:32    110s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:32    110s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:32    110s]           Modifying slew-target multiplier from 1 to 0.9
[05/15 21:15:32    110s]           Downsizing prefiltering...
[05/15 21:15:32    110s]           Downsizing prefiltering done.
[05/15 21:15:32    110s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/15 21:15:32    110s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 17, numSkippedDueToCloseToSkewTarget = 5
[05/15 21:15:32    110s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/15 21:15:32    110s]           Reverting slew-target multiplier from 0.9 to 1
[05/15 21:15:32    110s]           Reverting Artificially removing long paths...
[05/15 21:15:32    110s]             Clock DAG hash before 'Reverting Artificially removing long paths': 11521690511835124860 11264391986717272724
[05/15 21:15:32    110s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:32    110s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:32    110s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 21:15:32    110s]             cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:32    110s]             misc counts      : r=1, pp=0
[05/15 21:15:32    110s]             cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 21:15:32    110s]             cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 21:15:32    110s]             sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:32    110s]             wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.236pF, total=0.321pF
[05/15 21:15:32    110s]             wire lengths     : top=0.000um, trunk=1478.765um, leaf=3462.265um, total=4941.030um
[05/15 21:15:32    110s]             hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:32    110s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 21:15:32    110s]             Remaining Transition : {count=4, worst=[0.007ns, 0.003ns, 0.002ns, 0.002ns]} avg=0.003ns sd=0.003ns sum=0.013ns
[05/15 21:15:32    110s]             Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 21:15:32    110s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 21:15:32    110s]             Trunk : target=0.100ns count=15 avg=0.079ns sd=0.028ns min=0.000ns max=0.107ns {2 <= 0.060ns, 4 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {2 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:32    110s]             Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.003ns min=0.093ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:32    110s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[05/15 21:15:32    110s]              Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 21:15:32    110s]            Logics: PADDI: 1 
[05/15 21:15:32    110s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11521690511835124860 11264391986717272724
[05/15 21:15:32    110s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11521690511835124860 11264391986717272724
[05/15 21:15:32    110s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 21:15:32    110s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.967, max=2.975], skew [0.008 vs 0.105]
[05/15 21:15:32    110s]                 min path sink: mcs4_core_ram_0_ram1_ram_array_reg[7][2]/CK
[05/15 21:15:32    110s]                 max path sink: mcs4_core_shiftreg_shifter_reg[8]/CK
[05/15 21:15:32    110s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 21:15:32    110s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.967, max=2.975], skew [0.008 vs 0.105]
[05/15 21:15:32    110s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.967, max=2.975], skew [0.008 vs 0.105]
[05/15 21:15:32    110s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:32    110s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:32    110s]         eGRPC Fixing DRVs...
[05/15 21:15:32    110s]           Clock DAG hash before 'eGRPC Fixing DRVs': 11521690511835124860 11264391986717272724
[05/15 21:15:32    110s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/15 21:15:32    110s]           CCOpt-eGRPC: considered: 22, tested: 22, violation detected: 5, violation ignored (due to small violation): 2, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 2
[05/15 21:15:32    110s]           
[05/15 21:15:32    110s]           PRO Statistics: Fix DRVs (cell sizing):
[05/15 21:15:32    110s]           =======================================
[05/15 21:15:32    110s]           
[05/15 21:15:32    110s]           Cell changes by Net Type:
[05/15 21:15:32    110s]           
[05/15 21:15:32    110s]           ----------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:32    110s]           Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[05/15 21:15:32    110s]           ----------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:32    110s]           top                0                    0                    0            0                    0                    0
[05/15 21:15:32    110s]           trunk              2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
[05/15 21:15:32    110s]           leaf               0                    0                    0            0                    0                    0
[05/15 21:15:32    110s]           ----------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:32    110s]           Total              2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
[05/15 21:15:32    110s]           ----------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:32    110s]           
[05/15 21:15:32    110s]           Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.684um^2 (0.005%)
[05/15 21:15:32    110s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/15 21:15:32    110s]           
[05/15 21:15:32    110s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[05/15 21:15:32    110s]             cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:32    110s]             misc counts      : r=1, pp=0
[05/15 21:15:32    110s]             cell areas       : b=83.790um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.790um^2
[05/15 21:15:32    110s]             cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/15 21:15:32    110s]             sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:32    110s]             wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.236pF, total=0.321pF
[05/15 21:15:32    110s]             wire lengths     : top=0.000um, trunk=1478.765um, leaf=3462.265um, total=4941.030um
[05/15 21:15:32    110s]             hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:32    110s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[05/15 21:15:32    110s]             Remaining Transition : {count=2, worst=[0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns sum=0.003ns
[05/15 21:15:32    110s]             Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 21:15:32    110s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[05/15 21:15:32    110s]             Trunk : target=0.100ns count=15 avg=0.075ns sd=0.026ns min=0.000ns max=0.102ns {2 <= 0.060ns, 6 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:32    110s]             Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.003ns min=0.093ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:32    110s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[05/15 21:15:32    110s]              Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 2 CLKBUFX2: 10 
[05/15 21:15:32    110s]            Logics: PADDI: 1 
[05/15 21:15:32    110s]           Clock DAG hash after 'eGRPC Fixing DRVs': 6120728384532616208 12579657393790689352
[05/15 21:15:32    110s]           Clock DAG hash after 'eGRPC Fixing DRVs': 6120728384532616208 12579657393790689352
[05/15 21:15:32    110s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[05/15 21:15:32    110s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.895, max=2.903], skew [0.008 vs 0.105]
[05/15 21:15:32    110s]                 min path sink: mcs4_core_ram_0_ram1_ram_array_reg[7][2]/CK
[05/15 21:15:32    110s]                 max path sink: mcs4_core_shiftreg_shifter_reg[8]/CK
[05/15 21:15:32    110s]           Skew group summary after 'eGRPC Fixing DRVs':
[05/15 21:15:32    110s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.895, max=2.903], skew [0.008 vs 0.105]
[05/15 21:15:32    110s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.895, max=2.903], skew [0.008 vs 0.105]
[05/15 21:15:32    110s]           Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:32    110s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:32    110s]         
[05/15 21:15:32    110s]         Slew Diagnostics: After DRV fixing
[05/15 21:15:32    110s]         ==================================
[05/15 21:15:32    110s]         
[05/15 21:15:32    110s]         Global Causes:
[05/15 21:15:32    110s]         
[05/15 21:15:32    110s]         -------------------------------------
[05/15 21:15:32    110s]         Cause
[05/15 21:15:32    110s]         -------------------------------------
[05/15 21:15:32    110s]         DRV fixing with buffering is disabled
[05/15 21:15:32    110s]         -------------------------------------
[05/15 21:15:32    110s]         
[05/15 21:15:32    110s]         Top 5 overslews:
[05/15 21:15:32    110s]         
[05/15 21:15:32    110s]         -----------------------------------------------------------------------------
[05/15 21:15:32    110s]         Overslew    Causes                                      Driving Pin
[05/15 21:15:32    110s]         -----------------------------------------------------------------------------
[05/15 21:15:32    110s]         0.002ns     Violation below threshold for DRV sizing    CTS_ccl_a_buf_00003/Y
[05/15 21:15:32    110s]         0.002ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00026/Y
[05/15 21:15:32    110s]         -----------------------------------------------------------------------------
[05/15 21:15:32    110s]         
[05/15 21:15:32    110s]         Slew diagnostics counts from the 2 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[05/15 21:15:32    110s]         
[05/15 21:15:32    110s]         ------------------------------------------------------
[05/15 21:15:32    110s]         Cause                                       Occurences
[05/15 21:15:32    110s]         ------------------------------------------------------
[05/15 21:15:32    110s]         Violation below threshold for DRV sizing        2
[05/15 21:15:32    110s]         ------------------------------------------------------
[05/15 21:15:32    110s]         
[05/15 21:15:32    110s]         Violation diagnostics counts from the 3 nodes that have violations:
[05/15 21:15:32    110s]         
[05/15 21:15:32    110s]         ------------------------------------------------------
[05/15 21:15:32    110s]         Cause                                       Occurences
[05/15 21:15:32    110s]         ------------------------------------------------------
[05/15 21:15:32    110s]         Violation below threshold for DRV sizing        2
[05/15 21:15:32    110s]         Sizing not permitted                            1
[05/15 21:15:32    110s]         ------------------------------------------------------
[05/15 21:15:32    110s]         
[05/15 21:15:32    110s]         Reconnecting optimized routes...
[05/15 21:15:32    110s]         Reset timing graph...
[05/15 21:15:32    110s] Ignoring AAE DB Resetting ...
[05/15 21:15:32    110s]         Reset timing graph done.
[05/15 21:15:32    110s] **WARN: (IMPCCOPT-1304):	Net sysclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[05/15 21:15:32    110s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:32    110s]         Violation analysis...
[05/15 21:15:32    110s] End AAE Lib Interpolated Model. (MEM=1684.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:32    110s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:32    110s]         Moving clock insts towards fanout...
[05/15 21:15:32    110s]         Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[05/15 21:15:32    110s]         Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/15 21:15:32    110s]         Clock instances to consider for cloning: 0
[05/15 21:15:32    110s]         Reset timing graph...
[05/15 21:15:32    110s] Ignoring AAE DB Resetting ...
[05/15 21:15:32    110s]         Reset timing graph done.
[05/15 21:15:32    110s]         Set dirty flag on 2 instances, 4 nets
[05/15 21:15:32    110s] End AAE Lib Interpolated Model. (MEM=1684.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:32    110s]         Clock DAG stats before routing clock trees:
[05/15 21:15:32    110s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:32    110s]           misc counts      : r=1, pp=0
[05/15 21:15:32    110s]           cell areas       : b=83.790um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.790um^2
[05/15 21:15:32    110s]           cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/15 21:15:32    110s]           sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:32    110s]           wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.236pF, total=0.321pF
[05/15 21:15:32    110s]           wire lengths     : top=0.000um, trunk=1478.765um, leaf=3462.265um, total=4941.030um
[05/15 21:15:32    110s]           hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:32    110s]         Clock DAG net violations before routing clock trees:
[05/15 21:15:32    110s]           Remaining Transition : {count=2, worst=[0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns sum=0.003ns
[05/15 21:15:32    110s]           Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 21:15:32    110s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/15 21:15:32    110s]           Trunk : target=0.100ns count=15 avg=0.075ns sd=0.026ns min=0.000ns max=0.102ns {2 <= 0.060ns, 6 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:32    110s]           Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.003ns min=0.093ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:32    110s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/15 21:15:32    110s]            Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 2 CLKBUFX2: 10 
[05/15 21:15:32    110s]          Logics: PADDI: 1 
[05/15 21:15:32    110s]         Clock DAG hash before routing clock trees: 6120728384532616208 12579657393790689352
[05/15 21:15:32    110s]         Clock DAG hash before routing clock trees: 6120728384532616208 12579657393790689352
[05/15 21:15:32    110s]         Primary reporting skew groups before routing clock trees:
[05/15 21:15:32    110s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.895, max=2.903, avg=2.898, sd=0.002], skew [0.008 vs 0.105], 100% {2.895, 2.903} (wid=1.016 ws=0.006) (gid=1.887 gs=0.004)
[05/15 21:15:32    110s]               min path sink: mcs4_core_ram_0_ram1_ram_array_reg[7][2]/CK
[05/15 21:15:32    110s]               max path sink: mcs4_core_shiftreg_shifter_reg[8]/CK
[05/15 21:15:32    110s]         Skew group summary before routing clock trees:
[05/15 21:15:32    110s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.895, max=2.903, avg=2.898, sd=0.002], skew [0.008 vs 0.105], 100% {2.895, 2.903} (wid=1.016 ws=0.006) (gid=1.887 gs=0.004)
[05/15 21:15:32    110s]           skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.895, max=2.903, avg=2.898, sd=0.002], skew [0.008 vs 0.105], 100% {2.895, 2.903} (wid=1.016 ws=0.006) (gid=1.887 gs=0.004)
[05/15 21:15:32    110s]       eGRPC done.
[05/15 21:15:32    110s]     Calling post conditioning for eGRPC done.
[05/15 21:15:32    110s]   eGR Post Conditioning loop iteration 0 done.
[05/15 21:15:32    110s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/15 21:15:32    110s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 21:15:32    110s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/15 21:15:32    110s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1693.6M, EPOCH TIME: 1747358132.449013
[05/15 21:15:32    110s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.013, MEM:1683.6M, EPOCH TIME: 1747358132.462358
[05/15 21:15:32    110s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:32    110s]   Leaving CCOpt scope - ClockRefiner...
[05/15 21:15:32    110s]   Assigned high priority to 0 instances.
[05/15 21:15:32    110s]   Soft fixed 21 clock instances.
[05/15 21:15:32    110s]   Performing Single Pass Refine Place.
[05/15 21:15:32    110s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/15 21:15:32    110s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1674.1M, EPOCH TIME: 1747358132.480589
[05/15 21:15:32    110s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1674.1M, EPOCH TIME: 1747358132.480767
[05/15 21:15:32    110s] z: 2, totalTracks: 1
[05/15 21:15:32    110s] z: 4, totalTracks: 1
[05/15 21:15:32    110s] z: 6, totalTracks: 1
[05/15 21:15:32    110s] z: 8, totalTracks: 1
[05/15 21:15:32    110s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:15:32    110s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1674.1M, EPOCH TIME: 1747358132.485565
[05/15 21:15:32    110s] Info: 20 insts are soft-fixed.
[05/15 21:15:32    110s] 
[05/15 21:15:32    110s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:32    110s] OPERPROF:       Starting CMU at level 4, MEM:1674.1M, EPOCH TIME: 1747358132.524892
[05/15 21:15:32    110s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1674.1M, EPOCH TIME: 1747358132.526608
[05/15 21:15:32    110s] 
[05/15 21:15:32    110s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:15:32    110s] Info: 20 insts are soft-fixed.
[05/15 21:15:32    110s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.057, MEM:1674.1M, EPOCH TIME: 1747358132.542886
[05/15 21:15:32    110s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1674.1M, EPOCH TIME: 1747358132.543066
[05/15 21:15:32    110s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1674.1M, EPOCH TIME: 1747358132.543166
[05/15 21:15:32    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1674.1MB).
[05/15 21:15:32    110s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.063, MEM:1674.1M, EPOCH TIME: 1747358132.544131
[05/15 21:15:32    110s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.064, MEM:1674.1M, EPOCH TIME: 1747358132.544212
[05/15 21:15:32    110s] TDRefine: refinePlace mode is spiral
[05/15 21:15:32    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.4
[05/15 21:15:32    110s] OPERPROF: Starting RefinePlace at level 1, MEM:1674.1M, EPOCH TIME: 1747358132.544323
[05/15 21:15:32    110s] *** Starting refinePlace (0:01:51 mem=1674.1M) ***
[05/15 21:15:32    110s] Total net bbox length = 3.819e+04 (2.014e+04 1.805e+04) (ext = 2.753e+03)
[05/15 21:15:32    110s] 
[05/15 21:15:32    110s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:32    110s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1674.1M, EPOCH TIME: 1747358132.547552
[05/15 21:15:32    110s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:15:32    110s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1674.1M, EPOCH TIME: 1747358132.548574
[05/15 21:15:32    110s] Info: 20 insts are soft-fixed.
[05/15 21:15:32    110s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:32    110s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:32    110s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:32    110s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:32    110s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:32    110s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1674.1M, EPOCH TIME: 1747358132.561089
[05/15 21:15:32    110s] Starting refinePlace ...
[05/15 21:15:32    110s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:32    110s] One DDP V2 for no tweak run.
[05/15 21:15:32    110s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:32    111s]   Spread Effort: high, standalone mode, useDDP on.
[05/15 21:15:32    111s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1674.1MB) @(0:01:51 - 0:01:51).
[05/15 21:15:32    111s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:32    111s] wireLenOptFixPriorityInst 661 inst fixed
[05/15 21:15:32    111s] 
[05/15 21:15:32    111s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 21:15:32    111s] Move report: legalization moves 3 insts, mean move: 0.93 um, max move: 1.60 um spiral
[05/15 21:15:32    111s] 	Max move on inst (mcs4_core_g31009__6417): (370.00, 433.04) --> (371.60, 433.04)
[05/15 21:15:32    111s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:15:32    111s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:15:32    111s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1674.1MB) @(0:01:51 - 0:01:51).
[05/15 21:15:32    111s] Move report: Detail placement moves 3 insts, mean move: 0.93 um, max move: 1.60 um 
[05/15 21:15:32    111s] 	Max move on inst (mcs4_core_g31009__6417): (370.00, 433.04) --> (371.60, 433.04)
[05/15 21:15:32    111s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1674.1MB
[05/15 21:15:32    111s] Statistics of distance of Instance movement in refine placement:
[05/15 21:15:32    111s]   maximum (X+Y) =         1.60 um
[05/15 21:15:32    111s]   inst (mcs4_core_g31009__6417) with max move: (370, 433.04) -> (371.6, 433.04)
[05/15 21:15:32    111s]   mean    (X+Y) =         0.93 um
[05/15 21:15:32    111s] Summary Report:
[05/15 21:15:32    111s] Instances move: 3 (out of 1887 movable)
[05/15 21:15:32    111s] Instances flipped: 0
[05/15 21:15:32    111s] Mean displacement: 0.93 um
[05/15 21:15:32    111s] Max displacement: 1.60 um (Instance: mcs4_core_g31009__6417) (370, 433.04) -> (371.6, 433.04)
[05/15 21:15:32    111s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OR2X2
[05/15 21:15:32    111s] 	Violation at original loc: Placement Blockage Violation
[05/15 21:15:32    111s] Total instances moved : 3
[05/15 21:15:32    111s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.118, MEM:1674.1M, EPOCH TIME: 1747358132.679572
[05/15 21:15:32    111s] Total net bbox length = 3.819e+04 (2.014e+04 1.805e+04) (ext = 2.753e+03)
[05/15 21:15:32    111s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1674.1MB
[05/15 21:15:32    111s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1674.1MB) @(0:01:51 - 0:01:51).
[05/15 21:15:32    111s] *** Finished refinePlace (0:01:51 mem=1674.1M) ***
[05/15 21:15:32    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.4
[05/15 21:15:32    111s] OPERPROF: Finished RefinePlace at level 1, CPU:0.090, REAL:0.162, MEM:1674.1M, EPOCH TIME: 1747358132.706357
[05/15 21:15:32    111s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1674.1M, EPOCH TIME: 1747358132.706522
[05/15 21:15:32    111s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.040, MEM:1636.1M, EPOCH TIME: 1747358132.746644
[05/15 21:15:32    111s]   ClockRefiner summary
[05/15 21:15:32    111s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 682).
[05/15 21:15:32    111s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 21).
[05/15 21:15:32    111s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 661).
[05/15 21:15:32    111s]   Restoring pStatusCts on 21 clock instances.
[05/15 21:15:32    111s]   Revert refine place priority changes on 0 instances.
[05/15 21:15:32    111s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.3)
[05/15 21:15:32    111s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.3 real=0:00:03.2)
[05/15 21:15:32    111s]   CCOpt::Phase::Routing...
[05/15 21:15:32    111s]   Clock implementation routing...
[05/15 21:15:32    111s]     Leaving CCOpt scope - Routing Tools...
[05/15 21:15:32    111s] Net route status summary:
[05/15 21:15:32    111s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=21, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 21:15:32    111s]   Non-clock:  1919 (unrouted=52, trialRouted=1867, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 21:15:32    111s]     Routing using eGR in eGR->NR Step...
[05/15 21:15:32    111s]       Early Global Route - eGR->Nr High Frequency step...
[05/15 21:15:32    111s] (ccopt eGR): There are 22 nets for routing of which 21 have one or more fixed wires.
[05/15 21:15:32    111s] (ccopt eGR): Start to route 22 all nets
[05/15 21:15:32    111s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1636.11 MB )
[05/15 21:15:32    111s] (I)      ==================== Layers =====================
[05/15 21:15:32    111s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:32    111s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:15:32    111s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:32    111s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:15:32    111s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:15:32    111s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:15:32    111s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:15:32    111s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:15:32    111s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:15:32    111s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:15:32    111s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:15:32    111s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:15:32    111s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:15:32    111s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:15:32    111s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:15:32    111s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:15:32    111s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:15:32    111s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:15:32    111s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:15:32    111s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:15:32    111s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:15:32    111s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:15:32    111s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:15:32    111s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:15:32    111s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:15:32    111s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:32    111s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:15:32    111s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:15:32    111s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:15:32    111s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:15:32    111s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:15:32    111s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:15:32    111s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:15:32    111s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:15:32    111s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:15:32    111s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:15:32    111s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:15:32    111s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:15:32    111s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:15:32    111s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:15:32    111s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:32    111s] (I)      Started Import and model ( Curr Mem: 1636.11 MB )
[05/15 21:15:32    111s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:32    111s] (I)      == Non-default Options ==
[05/15 21:15:32    111s] (I)      Clean congestion better                            : true
[05/15 21:15:32    111s] (I)      Estimate vias on DPT layer                         : true
[05/15 21:15:32    111s] (I)      Clean congestion layer assignment rounds           : 3
[05/15 21:15:32    111s] (I)      Layer constraints as soft constraints              : true
[05/15 21:15:32    111s] (I)      Soft top layer                                     : true
[05/15 21:15:32    111s] (I)      Skip prospective layer relax nets                  : true
[05/15 21:15:32    111s] (I)      Better NDR handling                                : true
[05/15 21:15:32    111s] (I)      Improved NDR modeling in LA                        : true
[05/15 21:15:32    111s] (I)      Routing cost fix for NDR handling                  : true
[05/15 21:15:32    111s] (I)      Block tracks for preroutes                         : true
[05/15 21:15:32    111s] (I)      Assign IRoute by net group key                     : true
[05/15 21:15:32    111s] (I)      Block unroutable channels                          : true
[05/15 21:15:32    111s] (I)      Block unroutable channels 3D                       : true
[05/15 21:15:32    111s] (I)      Bound layer relaxed segment wl                     : true
[05/15 21:15:32    111s] (I)      Blocked pin reach length threshold                 : 2
[05/15 21:15:32    111s] (I)      Check blockage within NDR space in TA              : true
[05/15 21:15:32    111s] (I)      Skip must join for term with via pillar            : true
[05/15 21:15:32    111s] (I)      Model find APA for IO pin                          : true
[05/15 21:15:32    111s] (I)      On pin location for off pin term                   : true
[05/15 21:15:32    111s] (I)      Handle EOL spacing                                 : true
[05/15 21:15:32    111s] (I)      Merge PG vias by gap                               : true
[05/15 21:15:32    111s] (I)      Maximum routing layer                              : 11
[05/15 21:15:32    111s] (I)      Route selected nets only                           : true
[05/15 21:15:32    111s] (I)      Refine MST                                         : true
[05/15 21:15:32    111s] (I)      Honor PRL                                          : true
[05/15 21:15:32    111s] (I)      Strong congestion aware                            : true
[05/15 21:15:32    111s] (I)      Improved initial location for IRoutes              : true
[05/15 21:15:32    111s] (I)      Multi panel TA                                     : true
[05/15 21:15:32    111s] (I)      Penalize wire overlap                              : true
[05/15 21:15:32    111s] (I)      Expand small instance blockage                     : true
[05/15 21:15:32    111s] (I)      Reduce via in TA                                   : true
[05/15 21:15:32    111s] (I)      SS-aware routing                                   : true
[05/15 21:15:32    111s] (I)      Improve tree edge sharing                          : true
[05/15 21:15:32    111s] (I)      Improve 2D via estimation                          : true
[05/15 21:15:32    111s] (I)      Refine Steiner tree                                : true
[05/15 21:15:32    111s] (I)      Build spine tree                                   : true
[05/15 21:15:32    111s] (I)      Model pass through capacity                        : true
[05/15 21:15:32    111s] (I)      Extend blockages by a half GCell                   : true
[05/15 21:15:32    111s] (I)      Consider pin shapes                                : true
[05/15 21:15:32    111s] (I)      Consider pin shapes for all nodes                  : true
[05/15 21:15:32    111s] (I)      Consider NR APA                                    : true
[05/15 21:15:32    111s] (I)      Consider IO pin shape                              : true
[05/15 21:15:32    111s] (I)      Fix pin connection bug                             : true
[05/15 21:15:32    111s] (I)      Consider layer RC for local wires                  : true
[05/15 21:15:32    111s] (I)      Route to clock mesh pin                            : true
[05/15 21:15:32    111s] (I)      LA-aware pin escape length                         : 2
[05/15 21:15:32    111s] (I)      Connect multiple ports                             : true
[05/15 21:15:32    111s] (I)      Split for must join                                : true
[05/15 21:15:32    111s] (I)      Number of threads                                  : 1
[05/15 21:15:32    111s] (I)      Routing effort level                               : 10000
[05/15 21:15:32    111s] (I)      Prefer layer length threshold                      : 8
[05/15 21:15:32    111s] (I)      Overflow penalty cost                              : 10
[05/15 21:15:32    111s] (I)      A-star cost                                        : 0.300000
[05/15 21:15:32    111s] (I)      Misalignment cost                                  : 10.000000
[05/15 21:15:32    111s] (I)      Threshold for short IRoute                         : 6
[05/15 21:15:32    111s] (I)      Via cost during post routing                       : 1.000000
[05/15 21:15:32    111s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/15 21:15:32    111s] (I)      Source-to-sink ratio                               : 0.300000
[05/15 21:15:32    111s] (I)      Scenic ratio bound                                 : 3.000000
[05/15 21:15:32    111s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/15 21:15:32    111s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/15 21:15:32    111s] (I)      PG-aware similar topology routing                  : true
[05/15 21:15:32    111s] (I)      Maze routing via cost fix                          : true
[05/15 21:15:32    111s] (I)      Apply PRL on PG terms                              : true
[05/15 21:15:32    111s] (I)      Apply PRL on obs objects                           : true
[05/15 21:15:32    111s] (I)      Handle range-type spacing rules                    : true
[05/15 21:15:32    111s] (I)      PG gap threshold multiplier                        : 10.000000
[05/15 21:15:32    111s] (I)      Parallel spacing query fix                         : true
[05/15 21:15:32    111s] (I)      Force source to root IR                            : true
[05/15 21:15:32    111s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/15 21:15:32    111s] (I)      Do not relax to DPT layer                          : true
[05/15 21:15:32    111s] (I)      No DPT in post routing                             : true
[05/15 21:15:32    111s] (I)      Modeling PG via merging fix                        : true
[05/15 21:15:32    111s] (I)      Shield aware TA                                    : true
[05/15 21:15:32    111s] (I)      Strong shield aware TA                             : true
[05/15 21:15:32    111s] (I)      Overflow calculation fix in LA                     : true
[05/15 21:15:32    111s] (I)      Post routing fix                                   : true
[05/15 21:15:32    111s] (I)      Strong post routing                                : true
[05/15 21:15:32    111s] (I)      Access via pillar from top                         : true
[05/15 21:15:32    111s] (I)      NDR via pillar fix                                 : true
[05/15 21:15:32    111s] (I)      Violation on path threshold                        : 1
[05/15 21:15:32    111s] (I)      Pass through capacity modeling                     : true
[05/15 21:15:32    111s] (I)      Select the non-relaxed segments in post routing stage : true
[05/15 21:15:32    111s] (I)      Select term pin box for io pin                     : true
[05/15 21:15:32    111s] (I)      Penalize NDR sharing                               : true
[05/15 21:15:32    111s] (I)      Enable special modeling                            : false
[05/15 21:15:32    111s] (I)      Keep fixed segments                                : true
[05/15 21:15:32    111s] (I)      Reorder net groups by key                          : true
[05/15 21:15:32    111s] (I)      Increase net scenic ratio                          : true
[05/15 21:15:32    111s] (I)      Method to set GCell size                           : row
[05/15 21:15:32    111s] (I)      Connect multiple ports and must join fix           : true
[05/15 21:15:32    111s] (I)      Avoid high resistance layers                       : true
[05/15 21:15:32    111s] (I)      Model find APA for IO pin fix                      : true
[05/15 21:15:32    111s] (I)      Avoid connecting non-metal layers                  : true
[05/15 21:15:32    111s] (I)      Use track pitch for NDR                            : true
[05/15 21:15:32    111s] (I)      Enable layer relax to lower layer                  : true
[05/15 21:15:32    111s] (I)      Enable layer relax to upper layer                  : true
[05/15 21:15:32    111s] (I)      Top layer relaxation fix                           : true
[05/15 21:15:32    111s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:15:32    111s] (I)      Use row-based GCell size
[05/15 21:15:32    111s] (I)      Use row-based GCell align
[05/15 21:15:32    111s] (I)      layer 0 area = 80000
[05/15 21:15:32    111s] (I)      layer 1 area = 80000
[05/15 21:15:32    111s] (I)      layer 2 area = 80000
[05/15 21:15:32    111s] (I)      layer 3 area = 80000
[05/15 21:15:32    111s] (I)      layer 4 area = 80000
[05/15 21:15:32    111s] (I)      layer 5 area = 80000
[05/15 21:15:32    111s] (I)      layer 6 area = 80000
[05/15 21:15:32    111s] (I)      layer 7 area = 80000
[05/15 21:15:32    111s] (I)      layer 8 area = 80000
[05/15 21:15:32    111s] (I)      layer 9 area = 400000
[05/15 21:15:32    111s] (I)      layer 10 area = 400000
[05/15 21:15:32    111s] (I)      GCell unit size   : 3420
[05/15 21:15:32    111s] (I)      GCell multiplier  : 1
[05/15 21:15:32    111s] (I)      GCell row height  : 3420
[05/15 21:15:32    111s] (I)      Actual row height : 3420
[05/15 21:15:32    111s] (I)      GCell align ref   : 616000 616420
[05/15 21:15:32    111s] [NR-eGR] Track table information for default rule: 
[05/15 21:15:32    111s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:15:32    111s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:15:32    111s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:15:32    111s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:15:32    111s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:15:32    111s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:15:32    111s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:15:32    111s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:15:32    111s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:15:32    111s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:15:32    111s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:15:32    111s] (I)      ==================== Default via =====================
[05/15 21:15:32    111s] (I)      +----+------------------+----------------------------+
[05/15 21:15:32    111s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 21:15:32    111s] (I)      +----+------------------+----------------------------+
[05/15 21:15:32    111s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 21:15:32    111s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 21:15:32    111s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 21:15:32    111s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 21:15:32    111s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 21:15:32    111s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 21:15:32    111s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 21:15:32    111s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 21:15:32    111s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 21:15:32    111s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 21:15:32    111s] (I)      +----+------------------+----------------------------+
[05/15 21:15:32    111s] [NR-eGR] Read 12118 PG shapes
[05/15 21:15:32    111s] [NR-eGR] Read 0 clock shapes
[05/15 21:15:32    111s] [NR-eGR] Read 0 other shapes
[05/15 21:15:32    111s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:15:32    111s] [NR-eGR] #Instance Blockages : 2012
[05/15 21:15:32    111s] [NR-eGR] #PG Blockages       : 12118
[05/15 21:15:32    111s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:15:32    111s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:15:32    111s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:15:32    111s] [NR-eGR] #Other Blockages    : 0
[05/15 21:15:32    111s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:15:32    111s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 21:15:32    111s] [NR-eGR] Read 1909 nets ( ignored 1887 )
[05/15 21:15:32    111s] [NR-eGR] Connected 0 must-join pins/ports
[05/15 21:15:32    111s] (I)      early_global_route_priority property id does not exist.
[05/15 21:15:32    111s] (I)      Read Num Blocks=14750  Num Prerouted Wires=0  Num CS=0
[05/15 21:15:33    111s] (I)      Layer 1 (V) : #blockages 5236 : #preroutes 0
[05/15 21:15:33    111s] (I)      Layer 2 (H) : #blockages 2944 : #preroutes 0
[05/15 21:15:33    111s] (I)      Layer 3 (V) : #blockages 4978 : #preroutes 0
[05/15 21:15:33    111s] (I)      Layer 4 (H) : #blockages 1477 : #preroutes 0
[05/15 21:15:33    111s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:33    111s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:15:33    111s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:33    111s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:15:33    111s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:33    111s] (I)      Layer 10 (H) : #blockages 115 : #preroutes 0
[05/15 21:15:33    111s] (I)      Moved 1 terms for better access 
[05/15 21:15:33    111s] (I)      Number of ignored nets                =      0
[05/15 21:15:33    111s] (I)      Number of connected nets              =      0
[05/15 21:15:33    111s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 21:15:33    111s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 21:15:33    111s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:15:33    111s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:15:33    111s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:15:33    111s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:15:33    111s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:15:33    111s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:15:33    111s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:15:33    111s] [NR-eGR] There are 21 clock nets ( 21 with NDR ).
[05/15 21:15:33    111s] (I)      Ndr track 0 does not exist
[05/15 21:15:33    111s] (I)      Ndr track 0 does not exist
[05/15 21:15:33    111s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:15:33    111s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:15:33    111s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:15:33    111s] (I)      Site width          :   400  (dbu)
[05/15 21:15:33    111s] (I)      Row height          :  3420  (dbu)
[05/15 21:15:33    111s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:15:33    111s] (I)      GCell width         :  3420  (dbu)
[05/15 21:15:33    111s] (I)      GCell height        :  3420  (dbu)
[05/15 21:15:33    111s] (I)      Grid                :   585   550    11
[05/15 21:15:33    111s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:15:33    111s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 21:15:33    111s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 21:15:33    111s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:15:33    111s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:15:33    111s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:15:33    111s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:15:33    111s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:15:33    111s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 21:15:33    111s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:15:33    111s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:15:33    111s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:15:33    111s] (I)      --------------------------------------------------------
[05/15 21:15:33    111s] 
[05/15 21:15:33    111s] [NR-eGR] ============ Routing rule table ============
[05/15 21:15:33    111s] [NR-eGR] Rule id: 0  Nets: 21
[05/15 21:15:33    111s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 21:15:33    111s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 21:15:33    111s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 21:15:33    111s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 21:15:33    111s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 21:15:33    111s] [NR-eGR] Rule id: 1  Nets: 0
[05/15 21:15:33    111s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:15:33    111s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:15:33    111s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:15:33    111s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:15:33    111s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:15:33    111s] [NR-eGR] ========================================
[05/15 21:15:33    111s] [NR-eGR] 
[05/15 21:15:33    111s] (I)      =============== Blocked Tracks ===============
[05/15 21:15:33    111s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:33    111s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:15:33    111s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:33    111s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:15:33    111s] (I)      |     2 | 2750000 |   130445 |         4.74% |
[05/15 21:15:33    111s] (I)      |     3 | 2893995 |    61815 |         2.14% |
[05/15 21:15:33    111s] (I)      |     4 | 2750000 |   163265 |         5.94% |
[05/15 21:15:33    111s] (I)      |     5 | 2893995 |    50384 |         1.74% |
[05/15 21:15:33    111s] (I)      |     6 | 2750000 |        0 |         0.00% |
[05/15 21:15:33    111s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 21:15:33    111s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 21:15:33    111s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 21:15:33    111s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 21:15:33    111s] (I)      |    11 | 1157130 |      637 |         0.06% |
[05/15 21:15:33    111s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:33    111s] (I)      Finished Import and model ( CPU: 0.48 sec, Real: 0.58 sec, Curr Mem: 1679.00 MB )
[05/15 21:15:33    111s] (I)      Reset routing kernel
[05/15 21:15:33    111s] (I)      Started Global Routing ( Curr Mem: 1679.00 MB )
[05/15 21:15:33    111s] (I)      totalPins=702  totalGlobalPin=702 (100.00%)
[05/15 21:15:33    111s] (I)      total 2D Cap : 5427367 = (2833488 H, 2593879 V)
[05/15 21:15:33    111s] [NR-eGR] Layer group 1: route 21 net(s) in layer range [3, 4]
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1a Route ============
[05/15 21:15:33    111s] (I)      Usage: 2830 = (1102 H, 1728 V) = (0.04% H, 0.07% V) = (1.884e+03um H, 2.955e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1b Route ============
[05/15 21:15:33    111s] (I)      Usage: 2830 = (1102 H, 1728 V) = (0.04% H, 0.07% V) = (1.884e+03um H, 2.955e+03um V)
[05/15 21:15:33    111s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.839300e+03um
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1c Route ============
[05/15 21:15:33    111s] (I)      Usage: 2830 = (1102 H, 1728 V) = (0.04% H, 0.07% V) = (1.884e+03um H, 2.955e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1d Route ============
[05/15 21:15:33    111s] (I)      Usage: 2830 = (1102 H, 1728 V) = (0.04% H, 0.07% V) = (1.884e+03um H, 2.955e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1e Route ============
[05/15 21:15:33    111s] (I)      Usage: 2830 = (1102 H, 1728 V) = (0.04% H, 0.07% V) = (1.884e+03um H, 2.955e+03um V)
[05/15 21:15:33    111s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.839300e+03um
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1f Route ============
[05/15 21:15:33    111s] (I)      Usage: 2830 = (1102 H, 1728 V) = (0.04% H, 0.07% V) = (1.884e+03um H, 2.955e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1g Route ============
[05/15 21:15:33    111s] (I)      Usage: 2805 = (1089 H, 1716 V) = (0.04% H, 0.07% V) = (1.862e+03um H, 2.934e+03um V)
[05/15 21:15:33    111s] (I)      #Nets         : 21
[05/15 21:15:33    111s] (I)      #Relaxed nets : 4
[05/15 21:15:33    111s] (I)      Wire length   : 1685
[05/15 21:15:33    111s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1h Route ============
[05/15 21:15:33    111s] (I)      Usage: 2805 = (1089 H, 1716 V) = (0.04% H, 0.07% V) = (1.862e+03um H, 2.934e+03um V)
[05/15 21:15:33    111s] (I)      total 2D Cap : 11026275 = (5677971 H, 5348304 V)
[05/15 21:15:33    111s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1a Route ============
[05/15 21:15:33    111s] (I)      Usage: 3948 = (1607 H, 2341 V) = (0.03% H, 0.04% V) = (2.748e+03um H, 4.003e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1b Route ============
[05/15 21:15:33    111s] (I)      Usage: 3948 = (1607 H, 2341 V) = (0.03% H, 0.04% V) = (2.748e+03um H, 4.003e+03um V)
[05/15 21:15:33    111s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.751080e+03um
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1c Route ============
[05/15 21:15:33    111s] (I)      Usage: 3948 = (1607 H, 2341 V) = (0.03% H, 0.04% V) = (2.748e+03um H, 4.003e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1d Route ============
[05/15 21:15:33    111s] (I)      Usage: 3948 = (1607 H, 2341 V) = (0.03% H, 0.04% V) = (2.748e+03um H, 4.003e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1e Route ============
[05/15 21:15:33    111s] (I)      Usage: 3948 = (1607 H, 2341 V) = (0.03% H, 0.04% V) = (2.748e+03um H, 4.003e+03um V)
[05/15 21:15:33    111s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.751080e+03um
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1f Route ============
[05/15 21:15:33    111s] (I)      Usage: 3948 = (1607 H, 2341 V) = (0.03% H, 0.04% V) = (2.748e+03um H, 4.003e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1g Route ============
[05/15 21:15:33    111s] (I)      Usage: 3925 = (1590 H, 2335 V) = (0.03% H, 0.04% V) = (2.719e+03um H, 3.993e+03um V)
[05/15 21:15:33    111s] (I)      #Nets         : 4
[05/15 21:15:33    111s] (I)      #Relaxed nets : 4
[05/15 21:15:33    111s] (I)      Wire length   : 0
[05/15 21:15:33    111s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1h Route ============
[05/15 21:15:33    111s] (I)      Usage: 3925 = (1590 H, 2335 V) = (0.03% H, 0.04% V) = (2.719e+03um H, 3.993e+03um V)
[05/15 21:15:33    111s] (I)      total 2D Cap : 16670577 = (8572273 H, 8098304 V)
[05/15 21:15:33    111s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1a Route ============
[05/15 21:15:33    111s] (I)      Usage: 5068 = (2108 H, 2960 V) = (0.02% H, 0.04% V) = (3.605e+03um H, 5.062e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1b Route ============
[05/15 21:15:33    111s] (I)      Usage: 5068 = (2108 H, 2960 V) = (0.02% H, 0.04% V) = (3.605e+03um H, 5.062e+03um V)
[05/15 21:15:33    111s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.666280e+03um
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1c Route ============
[05/15 21:15:33    111s] (I)      Usage: 5068 = (2108 H, 2960 V) = (0.02% H, 0.04% V) = (3.605e+03um H, 5.062e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1d Route ============
[05/15 21:15:33    111s] (I)      Usage: 5068 = (2108 H, 2960 V) = (0.02% H, 0.04% V) = (3.605e+03um H, 5.062e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1e Route ============
[05/15 21:15:33    111s] (I)      Usage: 5068 = (2108 H, 2960 V) = (0.02% H, 0.04% V) = (3.605e+03um H, 5.062e+03um V)
[05/15 21:15:33    111s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.666280e+03um
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1f Route ============
[05/15 21:15:33    111s] (I)      Usage: 5068 = (2108 H, 2960 V) = (0.02% H, 0.04% V) = (3.605e+03um H, 5.062e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1g Route ============
[05/15 21:15:33    111s] (I)      Usage: 5041 = (2089 H, 2952 V) = (0.02% H, 0.04% V) = (3.572e+03um H, 5.048e+03um V)
[05/15 21:15:33    111s] (I)      #Nets         : 4
[05/15 21:15:33    111s] (I)      #Relaxed nets : 4
[05/15 21:15:33    111s] (I)      Wire length   : 0
[05/15 21:15:33    111s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1h Route ============
[05/15 21:15:33    111s] (I)      Usage: 5041 = (2089 H, 2952 V) = (0.02% H, 0.04% V) = (3.572e+03um H, 5.048e+03um V)
[05/15 21:15:33    111s] (I)      total 2D Cap : 20664022 = (11466268 H, 9197754 V)
[05/15 21:15:33    111s] [NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1a Route ============
[05/15 21:15:33    111s] (I)      Usage: 6184 = (2607 H, 3577 V) = (0.02% H, 0.04% V) = (4.458e+03um H, 6.117e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1b Route ============
[05/15 21:15:33    111s] (I)      Usage: 6184 = (2607 H, 3577 V) = (0.02% H, 0.04% V) = (4.458e+03um H, 6.117e+03um V)
[05/15 21:15:33    111s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.057464e+04um
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1c Route ============
[05/15 21:15:33    111s] (I)      Usage: 6184 = (2607 H, 3577 V) = (0.02% H, 0.04% V) = (4.458e+03um H, 6.117e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1d Route ============
[05/15 21:15:33    111s] (I)      Usage: 6184 = (2607 H, 3577 V) = (0.02% H, 0.04% V) = (4.458e+03um H, 6.117e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1e Route ============
[05/15 21:15:33    111s] (I)      Usage: 6184 = (2607 H, 3577 V) = (0.02% H, 0.04% V) = (4.458e+03um H, 6.117e+03um V)
[05/15 21:15:33    111s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.057464e+04um
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1f Route ============
[05/15 21:15:33    111s] (I)      Usage: 6184 = (2607 H, 3577 V) = (0.02% H, 0.04% V) = (4.458e+03um H, 6.117e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1g Route ============
[05/15 21:15:33    111s] (I)      Usage: 6157 = (2590 H, 3567 V) = (0.02% H, 0.04% V) = (4.429e+03um H, 6.100e+03um V)
[05/15 21:15:33    111s] (I)      #Nets         : 4
[05/15 21:15:33    111s] (I)      #Relaxed nets : 4
[05/15 21:15:33    111s] (I)      Wire length   : 0
[05/15 21:15:33    111s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 11]
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1h Route ============
[05/15 21:15:33    111s] (I)      Usage: 6157 = (2590 H, 3567 V) = (0.02% H, 0.04% V) = (4.429e+03um H, 6.100e+03um V)
[05/15 21:15:33    111s] (I)      total 2D Cap : 21820627 = (12622873 H, 9197754 V)
[05/15 21:15:33    111s] [NR-eGR] Layer group 5: route 4 net(s) in layer range [3, 11]
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1a Route ============
[05/15 21:15:33    111s] (I)      Usage: 7300 = (3108 H, 4192 V) = (0.02% H, 0.05% V) = (5.315e+03um H, 7.168e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1b Route ============
[05/15 21:15:33    111s] (I)      Usage: 7300 = (3108 H, 4192 V) = (0.02% H, 0.05% V) = (5.315e+03um H, 7.168e+03um V)
[05/15 21:15:33    111s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.248300e+04um
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1c Route ============
[05/15 21:15:33    111s] (I)      Usage: 7300 = (3108 H, 4192 V) = (0.02% H, 0.05% V) = (5.315e+03um H, 7.168e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1d Route ============
[05/15 21:15:33    111s] (I)      Usage: 7300 = (3108 H, 4192 V) = (0.02% H, 0.05% V) = (5.315e+03um H, 7.168e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1e Route ============
[05/15 21:15:33    111s] (I)      Usage: 7300 = (3108 H, 4192 V) = (0.02% H, 0.05% V) = (5.315e+03um H, 7.168e+03um V)
[05/15 21:15:33    111s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.248300e+04um
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1f Route ============
[05/15 21:15:33    111s] (I)      Usage: 7300 = (3108 H, 4192 V) = (0.02% H, 0.05% V) = (5.315e+03um H, 7.168e+03um V)
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1g Route ============
[05/15 21:15:33    111s] (I)      Usage: 7273 = (3091 H, 4182 V) = (0.02% H, 0.05% V) = (5.286e+03um H, 7.151e+03um V)
[05/15 21:15:33    111s] (I)      #Nets         : 4
[05/15 21:15:33    111s] (I)      #Relaxed nets : 4
[05/15 21:15:33    111s] (I)      Wire length   : 0
[05/15 21:15:33    111s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 11]
[05/15 21:15:33    111s] (I)      
[05/15 21:15:33    111s] (I)      ============  Phase 1h Route ============
[05/15 21:15:33    111s] (I)      Usage: 7273 = (3091 H, 4182 V) = (0.02% H, 0.05% V) = (5.286e+03um H, 7.151e+03um V)
[05/15 21:15:34    112s] (I)      total 2D Cap : 24441722 = (12622873 H, 11818849 V)
[05/15 21:15:34    112s] [NR-eGR] Layer group 6: route 4 net(s) in layer range [2, 11]
[05/15 21:15:34    112s] (I)      
[05/15 21:15:34    112s] (I)      ============  Phase 1a Route ============
[05/15 21:15:34    112s] (I)      Usage: 9541 = (4115 H, 5426 V) = (0.03% H, 0.05% V) = (7.037e+03um H, 9.278e+03um V)
[05/15 21:15:34    112s] (I)      
[05/15 21:15:34    112s] (I)      ============  Phase 1b Route ============
[05/15 21:15:34    112s] (I)      Usage: 9541 = (4115 H, 5426 V) = (0.03% H, 0.05% V) = (7.037e+03um H, 9.278e+03um V)
[05/15 21:15:34    112s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.631511e+04um
[05/15 21:15:34    112s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 21:15:34    112s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 21:15:34    112s] (I)      
[05/15 21:15:34    112s] (I)      ============  Phase 1c Route ============
[05/15 21:15:34    112s] (I)      Usage: 9541 = (4115 H, 5426 V) = (0.03% H, 0.05% V) = (7.037e+03um H, 9.278e+03um V)
[05/15 21:15:34    112s] (I)      
[05/15 21:15:34    112s] (I)      ============  Phase 1d Route ============
[05/15 21:15:34    112s] (I)      Usage: 9541 = (4115 H, 5426 V) = (0.03% H, 0.05% V) = (7.037e+03um H, 9.278e+03um V)
[05/15 21:15:34    112s] (I)      
[05/15 21:15:34    112s] (I)      ============  Phase 1e Route ============
[05/15 21:15:34    112s] (I)      Usage: 9541 = (4115 H, 5426 V) = (0.03% H, 0.05% V) = (7.037e+03um H, 9.278e+03um V)
[05/15 21:15:34    112s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.631511e+04um
[05/15 21:15:34    112s] (I)      
[05/15 21:15:34    112s] (I)      ============  Phase 1f Route ============
[05/15 21:15:34    112s] (I)      Usage: 9541 = (4115 H, 5426 V) = (0.03% H, 0.05% V) = (7.037e+03um H, 9.278e+03um V)
[05/15 21:15:34    112s] (I)      
[05/15 21:15:34    112s] (I)      ============  Phase 1g Route ============
[05/15 21:15:34    112s] (I)      Usage: 9539 = (4115 H, 5424 V) = (0.03% H, 0.05% V) = (7.037e+03um H, 9.275e+03um V)
[05/15 21:15:34    112s] (I)      
[05/15 21:15:34    112s] (I)      ============  Phase 1h Route ============
[05/15 21:15:34    112s] (I)      Usage: 9539 = (4115 H, 5424 V) = (0.03% H, 0.05% V) = (7.037e+03um H, 9.275e+03um V)
[05/15 21:15:34    112s] (I)      
[05/15 21:15:34    112s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 21:15:34    112s] [NR-eGR]                        OverCon            
[05/15 21:15:34    112s] [NR-eGR]                         #Gcell     %Gcell
[05/15 21:15:34    112s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 21:15:34    112s] [NR-eGR] ----------------------------------------------
[05/15 21:15:34    112s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:34    112s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:34    112s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:34    112s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:34    112s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:34    112s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:34    112s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:34    112s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:34    112s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:34    112s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:34    112s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:34    112s] [NR-eGR] ----------------------------------------------
[05/15 21:15:34    112s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 21:15:34    112s] [NR-eGR] 
[05/15 21:15:34    112s] (I)      Finished Global Routing ( CPU: 0.58 sec, Real: 0.78 sec, Curr Mem: 1679.00 MB )
[05/15 21:15:34    112s] (I)      total 2D Cap : 24444553 = (12623344 H, 11821209 V)
[05/15 21:15:34    112s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:15:34    112s] (I)      ============= Track Assignment ============
[05/15 21:15:34    112s] (I)      Started Track Assignment (1T) ( Curr Mem: 1679.00 MB )
[05/15 21:15:34    112s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 21:15:34    112s] (I)      Run Multi-thread track assignment
[05/15 21:15:34    112s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 1679.00 MB )
[05/15 21:15:34    112s] (I)      Started Export ( Curr Mem: 1679.00 MB )
[05/15 21:15:34    112s] [NR-eGR]                  Length (um)   Vias 
[05/15 21:15:34    112s] [NR-eGR] ------------------------------------
[05/15 21:15:34    112s] [NR-eGR]  Metal1   (1H)             0   7510 
[05/15 21:15:34    112s] [NR-eGR]  Metal2   (2V)         19977  11503 
[05/15 21:15:34    112s] [NR-eGR]  Metal3   (3H)         23915    584 
[05/15 21:15:34    112s] [NR-eGR]  Metal4   (4V)          3170     16 
[05/15 21:15:34    112s] [NR-eGR]  Metal5   (5H)           306      2 
[05/15 21:15:34    112s] [NR-eGR]  Metal6   (6V)            82      2 
[05/15 21:15:34    112s] [NR-eGR]  Metal7   (7H)           202      0 
[05/15 21:15:34    112s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 21:15:34    112s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 21:15:34    112s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 21:15:34    112s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 21:15:34    112s] [NR-eGR] ------------------------------------
[05/15 21:15:34    112s] [NR-eGR]           Total        47653  19617 
[05/15 21:15:34    112s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:34    112s] [NR-eGR] Total half perimeter of net bounding box: 38191um
[05/15 21:15:34    112s] [NR-eGR] Total length: 47653um, number of vias: 19617
[05/15 21:15:34    112s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:34    112s] [NR-eGR] Total eGR-routed clock nets wire length: 4943um, number of vias: 1891
[05/15 21:15:34    112s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:34    112s] [NR-eGR] Report for selected net(s) only.
[05/15 21:15:34    112s] [NR-eGR]                  Length (um)  Vias 
[05/15 21:15:34    112s] [NR-eGR] -----------------------------------
[05/15 21:15:34    112s] [NR-eGR]  Metal1   (1H)             0   701 
[05/15 21:15:34    112s] [NR-eGR]  Metal2   (2V)           757   763 
[05/15 21:15:34    112s] [NR-eGR]  Metal3   (3H)          1838   423 
[05/15 21:15:34    112s] [NR-eGR]  Metal4   (4V)          2237     4 
[05/15 21:15:34    112s] [NR-eGR]  Metal5   (5H)           110     0 
[05/15 21:15:34    112s] [NR-eGR]  Metal6   (6V)             0     0 
[05/15 21:15:34    112s] [NR-eGR]  Metal7   (7H)             0     0 
[05/15 21:15:34    112s] [NR-eGR]  Metal8   (8V)             0     0 
[05/15 21:15:34    112s] [NR-eGR]  Metal9   (9H)             0     0 
[05/15 21:15:34    112s] [NR-eGR]  Metal10  (10V)            0     0 
[05/15 21:15:34    112s] [NR-eGR]  Metal11  (11H)            0     0 
[05/15 21:15:34    112s] [NR-eGR] -----------------------------------
[05/15 21:15:34    112s] [NR-eGR]           Total         4943  1891 
[05/15 21:15:34    112s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:34    112s] [NR-eGR] Total half perimeter of net bounding box: 2710um
[05/15 21:15:34    112s] [NR-eGR] Total length: 4943um, number of vias: 1891
[05/15 21:15:34    112s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:34    112s] [NR-eGR] Total routed clock nets wire length: 4943um, number of vias: 1891
[05/15 21:15:34    112s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:34    112s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1679.00 MB )
[05/15 21:15:34    112s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.38 sec, Real: 1.72 sec, Curr Mem: 1647.00 MB )
[05/15 21:15:34    112s] (I)      ===================================== Runtime Summary =====================================
[05/15 21:15:34    112s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/15 21:15:34    112s] (I)      -------------------------------------------------------------------------------------------
[05/15 21:15:34    112s] (I)       Early Global Route kernel               100.00%  73.71 sec  75.43 sec  1.72 sec  1.38 sec 
[05/15 21:15:34    112s] (I)       +-Import and model                       33.51%  73.72 sec  74.29 sec  0.58 sec  0.48 sec 
[05/15 21:15:34    112s] (I)       | +-Create place DB                       0.69%  73.72 sec  73.73 sec  0.01 sec  0.02 sec 
[05/15 21:15:34    112s] (I)       | | +-Import place data                   0.68%  73.72 sec  73.73 sec  0.01 sec  0.02 sec 
[05/15 21:15:34    112s] (I)       | | | +-Read instances and placement      0.20%  73.72 sec  73.72 sec  0.00 sec  0.02 sec 
[05/15 21:15:34    112s] (I)       | | | +-Read nets                         0.44%  73.72 sec  73.73 sec  0.01 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | +-Create route DB                      30.36%  73.73 sec  74.25 sec  0.52 sec  0.42 sec 
[05/15 21:15:34    112s] (I)       | | +-Import route data (1T)             30.05%  73.73 sec  74.25 sec  0.52 sec  0.42 sec 
[05/15 21:15:34    112s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.40%  73.74 sec  73.75 sec  0.01 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | | +-Read routing blockages          0.00%  73.74 sec  73.74 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | | +-Read instance blockages         0.07%  73.74 sec  73.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | | +-Read PG blockages               0.20%  73.75 sec  73.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | | +-Read clock blockages            0.00%  73.75 sec  73.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | | +-Read other blockages            0.00%  73.75 sec  73.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | | +-Read halo blockages             0.01%  73.75 sec  73.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | | +-Read boundary cut boxes         0.00%  73.75 sec  73.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Read blackboxes                   0.00%  73.75 sec  73.75 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Read prerouted                    1.82%  73.75 sec  73.78 sec  0.03 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Read unlegalized nets             0.02%  73.78 sec  73.78 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Read nets                         0.01%  73.78 sec  73.78 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Set up via pillars                0.00%  73.78 sec  73.78 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Initialize 3D grid graph          2.08%  73.78 sec  73.82 sec  0.04 sec  0.03 sec 
[05/15 21:15:34    112s] (I)       | | | +-Model blockage capacity          22.73%  73.82 sec  74.21 sec  0.39 sec  0.38 sec 
[05/15 21:15:34    112s] (I)       | | | | +-Initialize 3D capacity         21.42%  73.82 sec  74.19 sec  0.37 sec  0.36 sec 
[05/15 21:15:34    112s] (I)       | | | +-Move terms for access (1T)        0.02%  74.21 sec  74.21 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | +-Read aux data                         0.00%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | +-Others data preparation               0.05%  74.25 sec  74.25 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | +-Create route kernel                   2.33%  74.25 sec  74.29 sec  0.04 sec  0.04 sec 
[05/15 21:15:34    112s] (I)       +-Global Routing                         45.41%  74.29 sec  75.07 sec  0.78 sec  0.58 sec 
[05/15 21:15:34    112s] (I)       | +-Initialization                        0.06%  74.29 sec  74.29 sec  0.00 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | +-Net group 1                           5.44%  74.29 sec  74.39 sec  0.09 sec  0.06 sec 
[05/15 21:15:34    112s] (I)       | | +-Generate topology                   0.26%  74.29 sec  74.30 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1a                            0.24%  74.34 sec  74.34 sec  0.00 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | | +-Pattern routing (1T)              0.19%  74.34 sec  74.34 sec  0.00 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1b                            0.32%  74.34 sec  74.35 sec  0.01 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1c                            0.00%  74.35 sec  74.35 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1d                            0.00%  74.35 sec  74.35 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1e                            0.37%  74.35 sec  74.35 sec  0.01 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Route legalization                0.02%  74.35 sec  74.35 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | | +-Legalize Blockage Violations    0.01%  74.35 sec  74.35 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1f                            0.00%  74.35 sec  74.35 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1g                            0.59%  74.35 sec  74.37 sec  0.01 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | | +-Post Routing                      0.54%  74.36 sec  74.36 sec  0.01 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1h                            0.30%  74.37 sec  74.37 sec  0.01 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | | +-Post Routing                      0.28%  74.37 sec  74.37 sec  0.00 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | +-Layer assignment (1T)               0.92%  74.37 sec  74.39 sec  0.02 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | +-Net group 2                           4.77%  74.39 sec  74.47 sec  0.08 sec  0.07 sec 
[05/15 21:15:34    112s] (I)       | | +-Generate topology                   0.16%  74.39 sec  74.39 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1a                            0.19%  74.45 sec  74.45 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Pattern routing (1T)              0.16%  74.45 sec  74.45 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1b                            0.24%  74.45 sec  74.46 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1c                            0.00%  74.46 sec  74.46 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1d                            0.00%  74.46 sec  74.46 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1e                            0.16%  74.46 sec  74.46 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Route legalization                0.01%  74.46 sec  74.46 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | | +-Legalize Blockage Violations    0.00%  74.46 sec  74.46 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1f                            0.00%  74.46 sec  74.46 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1g                            0.31%  74.46 sec  74.46 sec  0.01 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | | +-Post Routing                      0.29%  74.46 sec  74.46 sec  0.01 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1h                            0.20%  74.47 sec  74.47 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Post Routing                      0.12%  74.47 sec  74.47 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | +-Net group 3                           6.32%  74.47 sec  74.58 sec  0.11 sec  0.06 sec 
[05/15 21:15:34    112s] (I)       | | +-Generate topology                   0.14%  74.47 sec  74.47 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1a                            0.17%  74.51 sec  74.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Pattern routing (1T)              0.15%  74.51 sec  74.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1b                            0.08%  74.52 sec  74.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1c                            0.00%  74.52 sec  74.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1d                            0.00%  74.52 sec  74.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1e                            1.19%  74.52 sec  74.54 sec  0.02 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | | +-Route legalization                0.00%  74.52 sec  74.52 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1f                            0.00%  74.54 sec  74.54 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1g                            0.26%  74.54 sec  74.54 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Post Routing                      0.25%  74.54 sec  74.54 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1h                            1.73%  74.55 sec  74.58 sec  0.03 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | | +-Post Routing                      0.19%  74.55 sec  74.55 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | +-Net group 4                           7.83%  74.58 sec  74.71 sec  0.13 sec  0.09 sec 
[05/15 21:15:34    112s] (I)       | | +-Generate topology                   0.19%  74.58 sec  74.58 sec  0.00 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1a                            0.18%  74.66 sec  74.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Pattern routing (1T)              0.16%  74.66 sec  74.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1b                            0.22%  74.66 sec  74.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1c                            0.00%  74.66 sec  74.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1d                            0.00%  74.66 sec  74.66 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1e                            1.40%  74.68 sec  74.70 sec  0.02 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Route legalization                0.00%  74.68 sec  74.68 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1f                            0.00%  74.70 sec  74.70 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1g                            0.22%  74.70 sec  74.70 sec  0.00 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | | +-Post Routing                      0.21%  74.70 sec  74.70 sec  0.00 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1h                            0.13%  74.71 sec  74.71 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Post Routing                      0.11%  74.71 sec  74.71 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | +-Net group 5                           5.99%  74.71 sec  74.82 sec  0.10 sec  0.07 sec 
[05/15 21:15:34    112s] (I)       | | +-Generate topology                   0.14%  74.71 sec  74.72 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1a                            0.17%  74.78 sec  74.78 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Pattern routing (1T)              0.15%  74.78 sec  74.78 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1b                            0.09%  74.78 sec  74.78 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1c                            0.01%  74.78 sec  74.78 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1d                            0.17%  74.78 sec  74.79 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1e                            0.80%  74.80 sec  74.81 sec  0.01 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | | +-Route legalization                0.00%  74.80 sec  74.80 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1f                            0.00%  74.81 sec  74.81 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1g                            0.23%  74.81 sec  74.81 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Post Routing                      0.21%  74.81 sec  74.81 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1h                            0.13%  74.81 sec  74.82 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Post Routing                      0.11%  74.81 sec  74.82 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | +-Net group 6                           9.82%  74.82 sec  74.99 sec  0.17 sec  0.16 sec 
[05/15 21:15:34    112s] (I)       | | +-Generate topology                   0.00%  74.82 sec  74.82 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1a                            0.35%  74.91 sec  74.91 sec  0.01 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | | +-Pattern routing (1T)              0.16%  74.91 sec  74.91 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Add via demand to 2D              0.15%  74.91 sec  74.91 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1b                            0.21%  74.91 sec  74.92 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1c                            0.00%  74.92 sec  74.92 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1d                            0.16%  74.92 sec  74.92 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1e                            0.19%  74.92 sec  74.92 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Route legalization                0.00%  74.92 sec  74.92 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1f                            0.00%  74.92 sec  74.92 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1g                            0.17%  74.92 sec  74.93 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | | +-Post Routing                      0.15%  74.92 sec  74.93 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Phase 1h                            0.27%  74.93 sec  74.93 sec  0.00 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | | +-Post Routing                      0.15%  74.93 sec  74.93 sec  0.00 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | | +-Layer assignment (1T)               0.10%  74.98 sec  74.99 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       +-Export 3D cong map                      7.95%  75.07 sec  75.21 sec  0.14 sec  0.14 sec 
[05/15 21:15:34    112s] (I)       | +-Export 2D cong map                    0.83%  75.20 sec  75.21 sec  0.01 sec  0.02 sec 
[05/15 21:15:34    112s] (I)       +-Extract Global 3D Wires                 0.00%  75.21 sec  75.21 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       +-Track Assignment (1T)                  10.10%  75.21 sec  75.38 sec  0.17 sec  0.16 sec 
[05/15 21:15:34    112s] (I)       | +-Initialization                        0.00%  75.21 sec  75.21 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | +-Track Assignment Kernel              10.03%  75.21 sec  75.38 sec  0.17 sec  0.16 sec 
[05/15 21:15:34    112s] (I)       | +-Free Memory                           0.00%  75.38 sec  75.38 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       +-Export                                  2.18%  75.38 sec  75.42 sec  0.04 sec  0.02 sec 
[05/15 21:15:34    112s] (I)       | +-Export DB wires                       0.08%  75.39 sec  75.39 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Export all nets                     0.05%  75.39 sec  75.39 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | | +-Set wire vias                       0.01%  75.39 sec  75.39 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       | +-Report wirelength                     1.57%  75.39 sec  75.42 sec  0.03 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | +-Update net boxes                      0.30%  75.42 sec  75.42 sec  0.01 sec  0.01 sec 
[05/15 21:15:34    112s] (I)       | +-Update timing                         0.00%  75.42 sec  75.42 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)       +-Postprocess design                      0.27%  75.43 sec  75.43 sec  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)      ===================== Summary by functions =====================
[05/15 21:15:34    112s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 21:15:34    112s] (I)      ----------------------------------------------------------------
[05/15 21:15:34    112s] (I)        0  Early Global Route kernel      100.00%  1.72 sec  1.38 sec 
[05/15 21:15:34    112s] (I)        1  Global Routing                  45.41%  0.78 sec  0.58 sec 
[05/15 21:15:34    112s] (I)        1  Import and model                33.51%  0.58 sec  0.48 sec 
[05/15 21:15:34    112s] (I)        1  Track Assignment (1T)           10.10%  0.17 sec  0.16 sec 
[05/15 21:15:34    112s] (I)        1  Export 3D cong map               7.95%  0.14 sec  0.14 sec 
[05/15 21:15:34    112s] (I)        1  Export                           2.18%  0.04 sec  0.02 sec 
[05/15 21:15:34    112s] (I)        1  Postprocess design               0.27%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        2  Create route DB                 30.36%  0.52 sec  0.42 sec 
[05/15 21:15:34    112s] (I)        2  Track Assignment Kernel         10.03%  0.17 sec  0.16 sec 
[05/15 21:15:34    112s] (I)        2  Net group 6                      9.82%  0.17 sec  0.16 sec 
[05/15 21:15:34    112s] (I)        2  Net group 4                      7.83%  0.13 sec  0.09 sec 
[05/15 21:15:34    112s] (I)        2  Net group 3                      6.32%  0.11 sec  0.06 sec 
[05/15 21:15:34    112s] (I)        2  Net group 5                      5.99%  0.10 sec  0.07 sec 
[05/15 21:15:34    112s] (I)        2  Net group 1                      5.44%  0.09 sec  0.06 sec 
[05/15 21:15:34    112s] (I)        2  Net group 2                      4.77%  0.08 sec  0.07 sec 
[05/15 21:15:34    112s] (I)        2  Create route kernel              2.33%  0.04 sec  0.04 sec 
[05/15 21:15:34    112s] (I)        2  Report wirelength                1.57%  0.03 sec  0.01 sec 
[05/15 21:15:34    112s] (I)        2  Export 2D cong map               0.83%  0.01 sec  0.02 sec 
[05/15 21:15:34    112s] (I)        2  Create place DB                  0.69%  0.01 sec  0.02 sec 
[05/15 21:15:34    112s] (I)        2  Update net boxes                 0.30%  0.01 sec  0.01 sec 
[05/15 21:15:34    112s] (I)        2  Export DB wires                  0.08%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        2  Initialization                   0.06%  0.00 sec  0.01 sec 
[05/15 21:15:34    112s] (I)        2  Others data preparation          0.05%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        3  Import route data (1T)          30.05%  0.52 sec  0.42 sec 
[05/15 21:15:34    112s] (I)        3  Phase 1e                         4.10%  0.07 sec  0.02 sec 
[05/15 21:15:34    112s] (I)        3  Phase 1h                         2.75%  0.05 sec  0.03 sec 
[05/15 21:15:34    112s] (I)        3  Phase 1g                         1.78%  0.03 sec  0.03 sec 
[05/15 21:15:34    112s] (I)        3  Phase 1a                         1.31%  0.02 sec  0.02 sec 
[05/15 21:15:34    112s] (I)        3  Phase 1b                         1.16%  0.02 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        3  Layer assignment (1T)            1.02%  0.02 sec  0.01 sec 
[05/15 21:15:34    112s] (I)        3  Generate topology                0.89%  0.02 sec  0.01 sec 
[05/15 21:15:34    112s] (I)        3  Import place data                0.68%  0.01 sec  0.02 sec 
[05/15 21:15:34    112s] (I)        3  Phase 1d                         0.33%  0.01 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        3  Export all nets                  0.05%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        4  Model blockage capacity         22.73%  0.39 sec  0.38 sec 
[05/15 21:15:34    112s] (I)        4  Post Routing                     2.62%  0.05 sec  0.05 sec 
[05/15 21:15:34    112s] (I)        4  Initialize 3D grid graph         2.08%  0.04 sec  0.03 sec 
[05/15 21:15:34    112s] (I)        4  Read prerouted                   1.82%  0.03 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        4  Pattern routing (1T)             0.96%  0.02 sec  0.01 sec 
[05/15 21:15:34    112s] (I)        4  Read nets                        0.45%  0.01 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        4  Read blockages ( Layer 2-11 )    0.40%  0.01 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        4  Read instances and placement     0.20%  0.00 sec  0.02 sec 
[05/15 21:15:34    112s] (I)        4  Add via demand to 2D             0.15%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        4  Route legalization               0.03%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        4  Move terms for access (1T)       0.02%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        5  Initialize 3D capacity          21.42%  0.37 sec  0.36 sec 
[05/15 21:15:34    112s] (I)        5  Read PG blockages                0.20%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        5  Read instance blockages          0.07%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 21:15:34    112s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.4 real=0:00:01.9)
[05/15 21:15:34    112s]     Routing using eGR in eGR->NR Step done.
[05/15 21:15:34    112s]     Routing using NR in eGR->NR Step...
[05/15 21:15:34    112s] 
[05/15 21:15:34    112s] CCOPT: Preparing to route 22 clock nets with NanoRoute.
[05/15 21:15:34    112s]   All net are default rule.
[05/15 21:15:34    112s]   Preferred NanoRoute mode settings: Current
[05/15 21:15:34    112s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/15 21:15:34    112s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[05/15 21:15:34    112s] To increase the message display limit, refer to the product command reference manual.
[05/15 21:15:34    112s]       Clock detailed routing...
[05/15 21:15:34    112s]         NanoRoute...
[05/15 21:15:34    112s] % Begin globalDetailRoute (date=05/15 21:15:34, mem=1297.2M)
[05/15 21:15:34    112s] 
[05/15 21:15:34    112s] globalDetailRoute
[05/15 21:15:34    112s] 
[05/15 21:15:34    112s] #Start globalDetailRoute on Thu May 15 21:15:34 2025
[05/15 21:15:34    112s] #
[05/15 21:15:34    112s] ### Time Record (globalDetailRoute) is installed.
[05/15 21:15:34    112s] ### Time Record (Pre Callback) is installed.
[05/15 21:15:34    112s] ### Time Record (Pre Callback) is uninstalled.
[05/15 21:15:34    112s] ### Time Record (DB Import) is installed.
[05/15 21:15:34    112s] ### Time Record (Timing Data Generation) is installed.
[05/15 21:15:34    112s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:15:34    112s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/15 21:15:34    112s] #To increase the message display limit, refer to the product command reference manual.
[05/15 21:15:34    112s] ### Net info: total nets: 1941
[05/15 21:15:34    112s] ### Net info: dirty nets: 0
[05/15 21:15:34    112s] ### Net info: marked as disconnected nets: 0
[05/15 21:15:34    112s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=22)
[05/15 21:15:34    112s] #num needed restored net=0
[05/15 21:15:34    112s] #need_extraction net=0 (total=1941)
[05/15 21:15:34    112s] ### Net info: fully routed nets: 21
[05/15 21:15:34    112s] ### Net info: trivial (< 2 pins) nets: 29
[05/15 21:15:34    112s] ### Net info: unrouted nets: 1891
[05/15 21:15:34    112s] ### Net info: re-extraction nets: 0
[05/15 21:15:34    112s] ### Net info: selected nets: 22
[05/15 21:15:34    112s] ### Net info: ignored nets: 0
[05/15 21:15:34    112s] ### Net info: skip routing nets: 0
[05/15 21:15:34    112s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 21:15:34    112s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 21:15:34    112s] ### import design signature (6): route=371396573 fixed_route=1311296365 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1613958798 dirty_area=0 del_dirty_area=0 cell=90343108 placement=160771577 pin_access=1 inst_pattern=1
[05/15 21:15:34    112s] ### Time Record (DB Import) is uninstalled.
[05/15 21:15:34    112s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/15 21:15:34    112s] #Wire/Via statistics before line assignment ...
[05/15 21:15:34    112s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 21:15:34    112s] #Total wire length = 4943 um.
[05/15 21:15:34    112s] #Total half perimeter of net bounding box = 2728 um.
[05/15 21:15:34    112s] #Total wire length on LAYER Metal1 = 0 um.
[05/15 21:15:34    112s] #Total wire length on LAYER Metal2 = 757 um.
[05/15 21:15:34    112s] #Total wire length on LAYER Metal3 = 1838 um.
[05/15 21:15:34    112s] #Total wire length on LAYER Metal4 = 2237 um.
[05/15 21:15:34    112s] #Total wire length on LAYER Metal5 = 110 um.
[05/15 21:15:34    112s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 21:15:34    112s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 21:15:34    112s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 21:15:34    112s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 21:15:34    112s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 21:15:34    112s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 21:15:34    112s] #Total number of vias = 1891
[05/15 21:15:34    112s] #Up-Via Summary (total 1891):
[05/15 21:15:34    112s] #           
[05/15 21:15:34    112s] #-----------------------
[05/15 21:15:34    112s] # Metal1            701
[05/15 21:15:34    112s] # Metal2            763
[05/15 21:15:34    112s] # Metal3            423
[05/15 21:15:34    112s] # Metal4              4
[05/15 21:15:34    112s] #-----------------------
[05/15 21:15:34    112s] #                  1891 
[05/15 21:15:34    112s] #
[05/15 21:15:34    112s] ### Time Record (Data Preparation) is installed.
[05/15 21:15:34    112s] #Start routing data preparation on Thu May 15 21:15:34 2025
[05/15 21:15:34    112s] #
[05/15 21:15:35    112s] #Minimum voltage of a net in the design = 0.000.
[05/15 21:15:35    112s] #Maximum voltage of a net in the design = 1.320.
[05/15 21:15:35    112s] #Voltage range [0.000 - 1.320] has 1934 nets.
[05/15 21:15:35    112s] #Voltage range [0.000 - 0.000] has 5 nets.
[05/15 21:15:35    112s] #Voltage range [0.900 - 1.320] has 2 nets.
[05/15 21:15:35    112s] #Build and mark too close pins for the same net.
[05/15 21:15:35    112s] ### Time Record (Cell Pin Access) is installed.
[05/15 21:15:35    112s] #Initial pin access analysis.
[05/15 21:15:40    118s] #Detail pin access analysis.
[05/15 21:15:40    118s] ### Time Record (Cell Pin Access) is uninstalled.
[05/15 21:15:40    118s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 21:15:40    118s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:15:40    118s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:15:40    118s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:15:40    118s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:15:40    118s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:15:40    118s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:15:40    118s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:15:40    118s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:15:40    118s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 21:15:40    118s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 21:15:40    118s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1304.16 (MB), peak = 1361.04 (MB)
[05/15 21:15:40    118s] #Regenerating Ggrids automatically.
[05/15 21:15:40    118s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 21:15:40    118s] #Using automatically generated G-grids.
[05/15 21:15:40    118s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/15 21:15:41    119s] #Done routing data preparation.
[05/15 21:15:41    119s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1313.79 (MB), peak = 1361.04 (MB)
[05/15 21:15:41    119s] ### Time Record (Data Preparation) is uninstalled.
[05/15 21:15:41    119s] #
[05/15 21:15:41    119s] #Connectivity extraction summary:
[05/15 21:15:41    119s] #21 routed net(s) are imported.
[05/15 21:15:41    119s] #48 nets are fixed|skipped|trivial (not extracted).
[05/15 21:15:41    119s] #Total number of nets = 69.
[05/15 21:15:41    119s] ### Total number of dirty nets = 23.
[05/15 21:15:41    119s] #
[05/15 21:15:41    119s] #Data initialization: cpu:00:00:07, real:00:00:07, mem:1.3 GB, peak:1.3 GB
[05/15 21:15:41    119s] 
[05/15 21:15:41    119s] Trim Metal Layers:
[05/15 21:15:41    119s] LayerId::1 widthSet size::1
[05/15 21:15:41    119s] LayerId::2 widthSet size::1
[05/15 21:15:41    119s] LayerId::3 widthSet size::1
[05/15 21:15:41    119s] LayerId::4 widthSet size::1
[05/15 21:15:41    119s] LayerId::5 widthSet size::1
[05/15 21:15:41    119s] LayerId::6 widthSet size::1
[05/15 21:15:41    119s] LayerId::7 widthSet size::1
[05/15 21:15:41    119s] LayerId::8 widthSet size::1
[05/15 21:15:41    119s] LayerId::9 widthSet size::1
[05/15 21:15:41    119s] LayerId::10 widthSet size::1
[05/15 21:15:41    119s] LayerId::11 widthSet size::1
[05/15 21:15:41    119s] Updating RC grid for preRoute extraction ...
[05/15 21:15:41    119s] eee: pegSigSF::1.070000
[05/15 21:15:41    119s] Initializing multi-corner resistance tables ...
[05/15 21:15:41    119s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/15 21:15:41    119s] eee: l::2 avDens::0.017264 usedTrk::525.467543 availTrk::30438.000000 sigTrk::525.467543
[05/15 21:15:41    119s] eee: l::3 avDens::0.010751 usedTrk::237.053216 availTrk::22050.000000 sigTrk::237.053216
[05/15 21:15:41    119s] eee: l::4 avDens::0.013524 usedTrk::338.795905 availTrk::25051.500000 sigTrk::338.795905
[05/15 21:15:41    119s] eee: l::5 avDens::0.011675 usedTrk::163.918422 availTrk::14040.000000 sigTrk::163.918422
[05/15 21:15:41    119s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:41    119s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:41    119s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:41    119s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:41    119s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:41    119s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:41    119s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:15:41    119s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.805200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 2.500000 ;
[05/15 21:15:41    119s] #Successfully loaded pre-route RC model
[05/15 21:15:41    119s] #Enabled timing driven Line Assignment.
[05/15 21:15:41    119s] ### Time Record (Line Assignment) is installed.
[05/15 21:15:41    119s] #
[05/15 21:15:41    119s] #Begin Line Assignment ...
[05/15 21:15:41    119s] #
[05/15 21:15:41    119s] #Begin build data ...
[05/15 21:15:41    119s] #
[05/15 21:15:41    119s] #Distribution of nets:
[05/15 21:15:41    119s] #        9 ( 0         pin),     20 ( 1         pin),    765 ( 2         pin),
[05/15 21:15:41    119s] #      657 ( 3         pin),    135 ( 4         pin),    182 ( 5         pin),
[05/15 21:15:41    119s] #       31 ( 6         pin),     26 ( 7         pin),     17 ( 8         pin),
[05/15 21:15:41    119s] #       28 ( 9         pin),     57 (10-19      pin),      1 (20-29      pin),
[05/15 21:15:41    119s] #        1 (30-39      pin),      1 (60-69      pin),      1 (70-79      pin),
[05/15 21:15:41    119s] #        4 (80-89      pin),      2 (90-99      pin),      4 (100-199    pin),
[05/15 21:15:41    119s] #        0 (>=2000     pin).
[05/15 21:15:41    119s] #Total: 1941 nets, 21 fully global routed, 22 clocks, 2 tie-nets,
[05/15 21:15:41    119s] #       22 nets have extra space, 22 nets have layer range, 22 nets have weight,
[05/15 21:15:41    119s] #       22 nets have avoid detour, 22 nets have priority.
[05/15 21:15:41    119s] #
[05/15 21:15:41    119s] #Nets in 1 layer range:
[05/15 21:15:41    119s] #   (Metal3, Metal4) :       22 ( 1.1%)
[05/15 21:15:41    119s] #
[05/15 21:15:41    119s] #22 nets selected.
[05/15 21:15:41    119s] #
[05/15 21:15:41    119s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[05/15 21:15:41    119s] #
[05/15 21:15:41    119s] #Net length summary:
[05/15 21:15:41    119s] #Layer     H-Len   V-Len         Total       #Up-Via
[05/15 21:15:41    119s] #---------------------------------------------------
[05/15 21:15:41    119s] #Metal1        0       0       0(  0%)     701( 23%)
[05/15 21:15:41    119s] #Metal2        0     747     747( 15%)    1943( 63%)
[05/15 21:15:41    119s] #Metal3     1848       0    1848( 37%)     425( 14%)
[05/15 21:15:41    119s] #Metal4        0    2237    2237( 45%)       4(  0%)
[05/15 21:15:41    119s] #Metal5      110       0     110(  2%)       0(  0%)
[05/15 21:15:41    119s] #Metal6        0       0       0(  0%)       0(  0%)
[05/15 21:15:41    119s] #Metal7        0       0       0(  0%)       0(  0%)
[05/15 21:15:41    119s] #Metal8        0       0       0(  0%)       0(  0%)
[05/15 21:15:41    119s] #Metal9        0       0       0(  0%)       0(  0%)
[05/15 21:15:41    119s] #Metal10       0       0       0(  0%)       0(  0%)
[05/15 21:15:41    119s] #Metal11       0       0       0(  0%)       0(  0%)
[05/15 21:15:41    119s] #---------------------------------------------------
[05/15 21:15:41    119s] #           1958    2984    4942          3073      
[05/15 21:15:42    119s] #
[05/15 21:15:42    119s] #Net length and overlap summary:
[05/15 21:15:42    119s] #Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[05/15 21:15:42    119s] #-----------------------------------------------------------------------------------------------
[05/15 21:15:42    119s] #Metal1        0       0       0(  0%)     701( 36%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 21:15:42    119s] #Metal2        0     861     861( 17%)     901( 46%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 21:15:42    119s] #Metal3     1823       0    1823( 37%)     345( 18%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 21:15:42    119s] #Metal4        0    2185    2185( 44%)       4(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 21:15:42    119s] #Metal5      109       0     109(  2%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 21:15:42    119s] #Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 21:15:42    119s] #Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 21:15:42    119s] #Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 21:15:42    119s] #Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 21:15:42    119s] #Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 21:15:42    119s] #Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 21:15:42    119s] #-----------------------------------------------------------------------------------------------
[05/15 21:15:42    119s] #           1934    3047    4981          1951             0            0              0        
[05/15 21:15:42    119s] #
[05/15 21:15:42    119s] #Line Assignment statistics:
[05/15 21:15:42    119s] #Cpu time = 00:00:00
[05/15 21:15:42    119s] #Elapsed time = 00:00:00
[05/15 21:15:42    119s] #Increased memory = -4.56 (MB)
[05/15 21:15:42    119s] #Total memory = 1319.06 (MB)
[05/15 21:15:42    119s] #Peak memory = 1361.04 (MB)
[05/15 21:15:42    119s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[05/15 21:15:42    119s] #
[05/15 21:15:42    119s] #Begin assignment summary ...
[05/15 21:15:42    119s] #
[05/15 21:15:42    119s] #  Total number of segments             = 1287
[05/15 21:15:42    119s] #  Total number of overlap segments     =    0 (  0.0%)
[05/15 21:15:42    119s] #  Total number of assigned segments    =  566 ( 44.0%)
[05/15 21:15:42    119s] #  Total number of shifted segments     =   19 (  1.5%)
[05/15 21:15:42    119s] #  Average movement of shifted segments =    5.63 tracks
[05/15 21:15:42    119s] #
[05/15 21:15:42    119s] #  Total number of overlaps             =    0
[05/15 21:15:42    119s] #  Total length of overlaps             =    0 um
[05/15 21:15:42    119s] #
[05/15 21:15:42    119s] #End assignment summary.
[05/15 21:15:42    119s] ### Time Record (Line Assignment) is uninstalled.
[05/15 21:15:42    119s] #Wire/Via statistics after line assignment ...
[05/15 21:15:42    119s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 21:15:42    119s] #Total wire length = 4828 um.
[05/15 21:15:42    119s] #Total half perimeter of net bounding box = 2733 um.
[05/15 21:15:42    119s] #Total wire length on LAYER Metal1 = 0 um.
[05/15 21:15:42    119s] #Total wire length on LAYER Metal2 = 709 um.
[05/15 21:15:42    119s] #Total wire length on LAYER Metal3 = 1824 um.
[05/15 21:15:42    119s] #Total wire length on LAYER Metal4 = 2186 um.
[05/15 21:15:42    119s] #Total wire length on LAYER Metal5 = 110 um.
[05/15 21:15:42    119s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 21:15:42    119s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 21:15:42    119s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 21:15:42    119s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 21:15:42    119s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 21:15:42    119s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 21:15:42    119s] #Total number of vias = 1951
[05/15 21:15:42    119s] #Up-Via Summary (total 1951):
[05/15 21:15:42    119s] #           
[05/15 21:15:42    119s] #-----------------------
[05/15 21:15:42    119s] # Metal1            701
[05/15 21:15:42    119s] # Metal2            901
[05/15 21:15:42    119s] # Metal3            345
[05/15 21:15:42    119s] # Metal4              4
[05/15 21:15:42    119s] #-----------------------
[05/15 21:15:42    119s] #                  1951 
[05/15 21:15:42    119s] #
[05/15 21:15:42    119s] #Routing data preparation, pin analysis, line assignment statistics:
[05/15 21:15:42    119s] #Cpu time = 00:00:07
[05/15 21:15:42    119s] #Elapsed time = 00:00:07
[05/15 21:15:42    119s] #Increased memory = 19.65 (MB)
[05/15 21:15:42    119s] #Total memory = 1317.80 (MB)
[05/15 21:15:42    119s] #Peak memory = 1361.04 (MB)
[05/15 21:15:42    119s] #RTESIG:78da95924f4fc3300cc539f329ac6c872231a89da47f0e5c90b8029a806b55daacaa4813
[05/15 21:15:42    119s] #       94a4a07d7b22e03234a5ece8e427fb3dfbadd62f775b608457481b8f79d120dc6f0911a9
[05/15 21:15:42    119s] #       da1071794dd8c4afe75b76be5a3f3c3e113068bd1f07d34cb657379db6dd1b84711acdf0
[05/15 21:15:42    119s] #       f3820c321f5cac2f61f6ca815721c4eae2b74109c1cd0ab2576bf551027905bb56fb1443
[05/15 21:15:42    119s] #       9c8072c84613d4a0dc71a62a0efbf47bd34e6307bddab5b30e7f704e7c49999405b060df
[05/15 21:15:42    119s] #       adb6c31eb48d963f47a7d286eb62d90ee6b538189e968a989727e14827e1a28c36231f8d
[05/15 21:15:42    119s] #       29334fc725532e172f597209ecdb7cb2552938a04c5f132be4c03e787ad9580904e6436b
[05/15 21:15:42    119s] #       fad6f5c9a195885936d624a5515e2ca68290c4726031067f19e2c57fa03a059d7d0190c2
[05/15 21:15:42    119s] #       311f
[05/15 21:15:42    119s] #
[05/15 21:15:42    119s] #Skip comparing routing design signature in db-snapshot flow
[05/15 21:15:42    119s] ### Time Record (Detail Routing) is installed.
[05/15 21:15:42    119s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 21:15:42    119s] #
[05/15 21:15:42    119s] #Start Detail Routing..
[05/15 21:15:42    119s] #start initial detail routing ...
[05/15 21:15:42    119s] ### Design has 23 dirty nets
[05/15 21:15:42    119s] #   Improving pin accessing ...
[05/15 21:15:42    119s] #    elapsed time = 00:00:00, memory = 1338.98 (MB)
[05/15 21:15:43    121s] #   Improving pin accessing ...
[05/15 21:15:43    121s] #    elapsed time = 00:00:02, memory = 1348.71 (MB)
[05/15 21:15:43    121s] #   Improving pin accessing ...
[05/15 21:15:43    121s] #    elapsed time = 00:00:02, memory = 1348.71 (MB)
[05/15 21:15:45    122s] #   Improving pin accessing ...
[05/15 21:15:45    122s] #    elapsed time = 00:00:03, memory = 1349.12 (MB)
[05/15 21:15:45    122s] #   Improving pin accessing ...
[05/15 21:15:45    122s] #    elapsed time = 00:00:03, memory = 1348.95 (MB)
[05/15 21:15:45    122s] #   Improving pin accessing ...
[05/15 21:15:45    122s] #    elapsed time = 00:00:03, memory = 1348.45 (MB)
[05/15 21:15:46    123s] #   Improving pin accessing ...
[05/15 21:15:46    123s] #    elapsed time = 00:00:04, memory = 1349.56 (MB)
[05/15 21:15:46    123s] #   Improving pin accessing ...
[05/15 21:15:46    123s] #    elapsed time = 00:00:04, memory = 1349.56 (MB)
[05/15 21:15:47    124s] #   Improving pin accessing ...
[05/15 21:15:47    124s] #    elapsed time = 00:00:05, memory = 1348.41 (MB)
[05/15 21:15:47    125s] #   Improving pin accessing ...
[05/15 21:15:47    125s] #    elapsed time = 00:00:05, memory = 1348.41 (MB)
[05/15 21:15:47    125s] ### Routing stats: routing = 4.11% drc-check-only = 1.25%
[05/15 21:15:47    125s] #   number of violations = 0
[05/15 21:15:47    125s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1314.38 (MB), peak = 1361.04 (MB)
[05/15 21:15:47    125s] #Complete Detail Routing.
[05/15 21:15:47    125s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 21:15:47    125s] #Total wire length = 5043 um.
[05/15 21:15:47    125s] #Total half perimeter of net bounding box = 2733 um.
[05/15 21:15:47    125s] #Total wire length on LAYER Metal1 = 0 um.
[05/15 21:15:47    125s] #Total wire length on LAYER Metal2 = 450 um.
[05/15 21:15:47    125s] #Total wire length on LAYER Metal3 = 2008 um.
[05/15 21:15:47    125s] #Total wire length on LAYER Metal4 = 2475 um.
[05/15 21:15:47    125s] #Total wire length on LAYER Metal5 = 110 um.
[05/15 21:15:47    125s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 21:15:47    125s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 21:15:47    125s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 21:15:47    125s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 21:15:47    125s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 21:15:47    125s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 21:15:47    125s] #Total number of vias = 1869
[05/15 21:15:47    125s] #Up-Via Summary (total 1869):
[05/15 21:15:47    125s] #           
[05/15 21:15:47    125s] #-----------------------
[05/15 21:15:47    125s] # Metal1            701
[05/15 21:15:47    125s] # Metal2            631
[05/15 21:15:47    125s] # Metal3            533
[05/15 21:15:47    125s] # Metal4              4
[05/15 21:15:47    125s] #-----------------------
[05/15 21:15:47    125s] #                  1869 
[05/15 21:15:47    125s] #
[05/15 21:15:47    125s] #Total number of DRC violations = 0
[05/15 21:15:47    125s] ### Time Record (Detail Routing) is uninstalled.
[05/15 21:15:47    125s] #Cpu time = 00:00:05
[05/15 21:15:47    125s] #Elapsed time = 00:00:05
[05/15 21:15:47    125s] #Increased memory = -3.41 (MB)
[05/15 21:15:47    125s] #Total memory = 1314.40 (MB)
[05/15 21:15:47    125s] #Peak memory = 1361.04 (MB)
[05/15 21:15:47    125s] #Skip updating routing design signature in db-snapshot flow
[05/15 21:15:47    125s] #detailRoute Statistics:
[05/15 21:15:47    125s] #Cpu time = 00:00:05
[05/15 21:15:47    125s] #Elapsed time = 00:00:05
[05/15 21:15:47    125s] #Increased memory = -3.39 (MB)
[05/15 21:15:47    125s] #Total memory = 1314.41 (MB)
[05/15 21:15:47    125s] #Peak memory = 1361.04 (MB)
[05/15 21:15:47    125s] ### Time Record (DB Export) is installed.
[05/15 21:15:47    125s] ### export design design signature (11): route=969550401 fixed_route=1311296365 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1798100108 dirty_area=0 del_dirty_area=0 cell=90343108 placement=160771577 pin_access=1325008634 inst_pattern=1
[05/15 21:15:47    125s] #	no debugging net set
[05/15 21:15:47    125s] ### Time Record (DB Export) is uninstalled.
[05/15 21:15:47    125s] ### Time Record (Post Callback) is installed.
[05/15 21:15:47    125s] ### Time Record (Post Callback) is uninstalled.
[05/15 21:15:47    125s] #
[05/15 21:15:47    125s] #globalDetailRoute statistics:
[05/15 21:15:47    125s] #Cpu time = 00:00:12
[05/15 21:15:47    125s] #Elapsed time = 00:00:13
[05/15 21:15:47    125s] #Increased memory = 19.37 (MB)
[05/15 21:15:47    125s] #Total memory = 1316.63 (MB)
[05/15 21:15:47    125s] #Peak memory = 1361.04 (MB)
[05/15 21:15:47    125s] #Number of warnings = 23
[05/15 21:15:47    125s] #Total number of warnings = 40
[05/15 21:15:47    125s] #Number of fails = 0
[05/15 21:15:47    125s] #Total number of fails = 0
[05/15 21:15:47    125s] #Complete globalDetailRoute on Thu May 15 21:15:47 2025
[05/15 21:15:47    125s] #
[05/15 21:15:47    125s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1325008634 inst_pattern=1
[05/15 21:15:47    125s] ### Time Record (globalDetailRoute) is uninstalled.
[05/15 21:15:47    125s] ### 
[05/15 21:15:47    125s] ###   Scalability Statistics
[05/15 21:15:47    125s] ### 
[05/15 21:15:47    125s] ### --------------------------------+----------------+----------------+----------------+
[05/15 21:15:47    125s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/15 21:15:47    125s] ### --------------------------------+----------------+----------------+----------------+
[05/15 21:15:47    125s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/15 21:15:47    125s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/15 21:15:47    125s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/15 21:15:47    125s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/15 21:15:47    125s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/15 21:15:47    125s] ###   Cell Pin Access               |        00:00:05|        00:00:05|             1.0|
[05/15 21:15:47    125s] ###   Data Preparation              |        00:00:01|        00:00:01|             0.9|
[05/15 21:15:47    125s] ###   Detail Routing                |        00:00:05|        00:00:05|             1.0|
[05/15 21:15:47    125s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[05/15 21:15:47    125s] ###   Entire Command                |        00:00:12|        00:00:13|             1.0|
[05/15 21:15:47    125s] ### --------------------------------+----------------+----------------+----------------+
[05/15 21:15:47    125s] ### 
[05/15 21:15:47    125s] % End globalDetailRoute (date=05/15 21:15:47, total cpu=0:00:12.5, real=0:00:13.0, peak res=1331.9M, current mem=1315.1M)
[05/15 21:15:47    125s]         NanoRoute done. (took cpu=0:00:12.5 real=0:00:13.0)
[05/15 21:15:47    125s]       Clock detailed routing done.
[05/15 21:15:47    125s] Skipping check of guided vs. routed net lengths.
[05/15 21:15:47    125s] Set FIXED routing status on 21 net(s)
[05/15 21:15:47    125s] Set FIXED placed status on 20 instance(s)
[05/15 21:15:47    125s]       Route Remaining Unrouted Nets...
[05/15 21:15:47    125s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/15 21:15:47    125s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1660.1M, EPOCH TIME: 1747358147.771169
[05/15 21:15:47    125s] All LLGs are deleted
[05/15 21:15:47    125s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1660.1M, EPOCH TIME: 1747358147.771298
[05/15 21:15:47    125s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1660.1M, EPOCH TIME: 1747358147.771902
[05/15 21:15:47    125s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1660.1M, EPOCH TIME: 1747358147.772060
[05/15 21:15:47    125s] ### Creating LA Mngr. totSessionCpu=0:02:05 mem=1660.1M
[05/15 21:15:47    125s] ### Creating LA Mngr, finished. totSessionCpu=0:02:05 mem=1660.1M
[05/15 21:15:47    125s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1660.09 MB )
[05/15 21:15:47    125s] (I)      ==================== Layers =====================
[05/15 21:15:47    125s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:47    125s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:15:47    125s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:47    125s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:15:47    125s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:15:47    125s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:15:47    125s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:15:47    125s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:15:47    125s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:15:47    125s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:15:47    125s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:15:47    125s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:15:47    125s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:15:47    125s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:15:47    125s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:15:47    125s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:15:47    125s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:15:47    125s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:15:47    125s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:15:47    125s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:15:47    125s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:15:47    125s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:15:47    125s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:15:47    125s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:15:47    125s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:15:47    125s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:47    125s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:15:47    125s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:15:47    125s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:15:47    125s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:15:47    125s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:15:47    125s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:15:47    125s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:15:47    125s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:15:47    125s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:15:47    125s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:15:47    125s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:15:47    125s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:15:47    125s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:15:47    125s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:15:47    125s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:15:47    125s] (I)      Started Import and model ( Curr Mem: 1660.09 MB )
[05/15 21:15:47    125s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:47    125s] (I)      == Non-default Options ==
[05/15 21:15:47    125s] (I)      Maximum routing layer                              : 11
[05/15 21:15:47    125s] (I)      Number of threads                                  : 1
[05/15 21:15:47    125s] (I)      Method to set GCell size                           : row
[05/15 21:15:47    125s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:15:47    125s] (I)      Use row-based GCell size
[05/15 21:15:47    125s] (I)      Use row-based GCell align
[05/15 21:15:47    125s] (I)      layer 0 area = 80000
[05/15 21:15:47    125s] (I)      layer 1 area = 80000
[05/15 21:15:47    125s] (I)      layer 2 area = 80000
[05/15 21:15:47    125s] (I)      layer 3 area = 80000
[05/15 21:15:47    125s] (I)      layer 4 area = 80000
[05/15 21:15:47    125s] (I)      layer 5 area = 80000
[05/15 21:15:47    125s] (I)      layer 6 area = 80000
[05/15 21:15:47    125s] (I)      layer 7 area = 80000
[05/15 21:15:47    125s] (I)      layer 8 area = 80000
[05/15 21:15:47    125s] (I)      layer 9 area = 400000
[05/15 21:15:47    125s] (I)      layer 10 area = 400000
[05/15 21:15:47    125s] (I)      GCell unit size   : 3420
[05/15 21:15:47    125s] (I)      GCell multiplier  : 1
[05/15 21:15:47    125s] (I)      GCell row height  : 3420
[05/15 21:15:47    125s] (I)      Actual row height : 3420
[05/15 21:15:47    125s] (I)      GCell align ref   : 616000 616420
[05/15 21:15:47    125s] [NR-eGR] Track table information for default rule: 
[05/15 21:15:47    125s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:15:47    125s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:15:47    125s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:15:47    125s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:15:47    125s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:15:47    125s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:15:47    125s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:15:47    125s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:15:47    125s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:15:47    125s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:15:47    125s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:15:47    125s] (I)      ================== Default via ===================
[05/15 21:15:47    125s] (I)      +----+------------------+------------------------+
[05/15 21:15:47    125s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 21:15:47    125s] (I)      +----+------------------+------------------------+
[05/15 21:15:47    125s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 21:15:47    125s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 21:15:47    125s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 21:15:47    125s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 21:15:47    125s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 21:15:47    125s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 21:15:47    125s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 21:15:47    125s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 21:15:47    125s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 21:15:47    125s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 21:15:47    125s] (I)      +----+------------------+------------------------+
[05/15 21:15:47    125s] [NR-eGR] Read 1171 PG shapes
[05/15 21:15:47    125s] [NR-eGR] Read 0 clock shapes
[05/15 21:15:47    125s] [NR-eGR] Read 0 other shapes
[05/15 21:15:47    125s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:15:47    125s] [NR-eGR] #Instance Blockages : 640
[05/15 21:15:47    125s] [NR-eGR] #PG Blockages       : 1171
[05/15 21:15:47    125s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:15:47    125s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:15:47    125s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:15:47    125s] [NR-eGR] #Other Blockages    : 0
[05/15 21:15:47    125s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:15:47    125s] [NR-eGR] Num Prerouted Nets = 21  Num Prerouted Wires = 1959
[05/15 21:15:47    125s] [NR-eGR] Read 1909 nets ( ignored 21 )
[05/15 21:15:47    125s] (I)      early_global_route_priority property id does not exist.
[05/15 21:15:47    125s] (I)      Read Num Blocks=1811  Num Prerouted Wires=1959  Num CS=0
[05/15 21:15:47    125s] (I)      Layer 1 (V) : #blockages 634 : #preroutes 873
[05/15 21:15:47    125s] (I)      Layer 2 (H) : #blockages 348 : #preroutes 946
[05/15 21:15:47    125s] (I)      Layer 3 (V) : #blockages 761 : #preroutes 139
[05/15 21:15:47    125s] (I)      Layer 4 (H) : #blockages 47 : #preroutes 1
[05/15 21:15:48    125s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:48    125s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:15:48    125s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:48    125s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:15:48    125s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:15:48    125s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 21:15:48    125s] (I)      Number of ignored nets                =     21
[05/15 21:15:48    125s] (I)      Number of connected nets              =      0
[05/15 21:15:48    125s] (I)      Number of fixed nets                  =     21.  Ignored: Yes
[05/15 21:15:48    125s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 21:15:48    125s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:15:48    125s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:15:48    125s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:15:48    125s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:15:48    125s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:15:48    125s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:15:48    125s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:15:48    125s] (I)      Ndr track 0 does not exist
[05/15 21:15:48    125s] (I)      Ndr track 0 does not exist
[05/15 21:15:48    125s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:15:48    125s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:15:48    125s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:15:48    125s] (I)      Site width          :   400  (dbu)
[05/15 21:15:48    125s] (I)      Row height          :  3420  (dbu)
[05/15 21:15:48    125s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:15:48    125s] (I)      GCell width         :  3420  (dbu)
[05/15 21:15:48    125s] (I)      GCell height        :  3420  (dbu)
[05/15 21:15:48    125s] (I)      Grid                :   585   550    11
[05/15 21:15:48    125s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:15:48    125s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 21:15:48    125s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 21:15:48    125s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:15:48    125s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:15:48    125s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:15:48    125s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:15:48    125s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:15:48    125s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 21:15:48    125s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:15:48    125s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:15:48    125s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:15:48    125s] (I)      --------------------------------------------------------
[05/15 21:15:48    125s] 
[05/15 21:15:48    125s] [NR-eGR] ============ Routing rule table ============
[05/15 21:15:48    125s] [NR-eGR] Rule id: 0  Nets: 0
[05/15 21:15:48    125s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 21:15:48    125s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 21:15:48    125s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 21:15:48    125s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 21:15:48    125s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 21:15:48    125s] [NR-eGR] Rule id: 1  Nets: 1867
[05/15 21:15:48    125s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:15:48    125s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:15:48    125s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:15:48    125s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:15:48    125s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:15:48    125s] [NR-eGR] ========================================
[05/15 21:15:48    125s] [NR-eGR] 
[05/15 21:15:48    125s] (I)      =============== Blocked Tracks ===============
[05/15 21:15:48    125s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:48    125s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:15:48    125s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:48    125s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:15:48    125s] (I)      |     2 | 2750000 |   125926 |         4.58% |
[05/15 21:15:48    125s] (I)      |     3 | 2893995 |    59196 |         2.05% |
[05/15 21:15:48    125s] (I)      |     4 | 2750000 |   164127 |         5.97% |
[05/15 21:15:48    125s] (I)      |     5 | 2893995 |    47515 |         1.64% |
[05/15 21:15:48    125s] (I)      |     6 | 2750000 |        0 |         0.00% |
[05/15 21:15:48    125s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 21:15:48    125s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 21:15:48    125s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 21:15:48    125s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 21:15:48    125s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 21:15:48    125s] (I)      +-------+---------+----------+---------------+
[05/15 21:15:48    125s] (I)      Finished Import and model ( CPU: 0.35 sec, Real: 0.41 sec, Curr Mem: 1702.52 MB )
[05/15 21:15:48    125s] (I)      Reset routing kernel
[05/15 21:15:48    125s] (I)      Started Global Routing ( Curr Mem: 1702.52 MB )
[05/15 21:15:48    125s] (I)      totalPins=6829  totalGlobalPin=6829 (100.00%)
[05/15 21:15:48    125s] (I)      total 2D Cap : 24448649 = (12627972 H, 11820677 V)
[05/15 21:15:48    125s] [NR-eGR] Layer group 1: route 1867 net(s) in layer range [2, 11]
[05/15 21:15:48    125s] (I)      
[05/15 21:15:48    125s] (I)      ============  Phase 1a Route ============
[05/15 21:15:48    125s] (I)      Usage: 24201 = (12906 H, 11295 V) = (0.10% H, 0.10% V) = (2.207e+04um H, 1.931e+04um V)
[05/15 21:15:48    125s] (I)      
[05/15 21:15:48    125s] (I)      ============  Phase 1b Route ============
[05/15 21:15:48    125s] (I)      Usage: 24201 = (12906 H, 11295 V) = (0.10% H, 0.10% V) = (2.207e+04um H, 1.931e+04um V)
[05/15 21:15:48    125s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.138371e+04um
[05/15 21:15:48    125s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 21:15:48    125s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 21:15:48    125s] (I)      
[05/15 21:15:48    125s] (I)      ============  Phase 1c Route ============
[05/15 21:15:48    125s] (I)      Usage: 24201 = (12906 H, 11295 V) = (0.10% H, 0.10% V) = (2.207e+04um H, 1.931e+04um V)
[05/15 21:15:48    125s] (I)      
[05/15 21:15:48    125s] (I)      ============  Phase 1d Route ============
[05/15 21:15:48    125s] (I)      Usage: 24201 = (12906 H, 11295 V) = (0.10% H, 0.10% V) = (2.207e+04um H, 1.931e+04um V)
[05/15 21:15:48    125s] (I)      
[05/15 21:15:48    125s] (I)      ============  Phase 1e Route ============
[05/15 21:15:48    125s] (I)      Usage: 24201 = (12906 H, 11295 V) = (0.10% H, 0.10% V) = (2.207e+04um H, 1.931e+04um V)
[05/15 21:15:48    125s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.138371e+04um
[05/15 21:15:48    125s] (I)      
[05/15 21:15:48    125s] (I)      ============  Phase 1l Route ============
[05/15 21:15:48    125s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 21:15:48    125s] (I)      Layer  2:    2620784     13774         0      105139     2640821    ( 3.83%) 
[05/15 21:15:48    125s] (I)      Layer  3:    2831914     16364         0       44091     2846709    ( 1.53%) 
[05/15 21:15:48    125s] (I)      Layer  4:    2592608      4851         0      116519     2629441    ( 4.24%) 
[05/15 21:15:48    125s] (I)      Layer  5:    2842060       294         0       38718     2852082    ( 1.34%) 
[05/15 21:15:48    125s] (I)      Layer  6:    2745000        50         0           0     2745961    ( 0.00%) 
[05/15 21:15:48    125s] (I)      Layer  7:    2889048       118         0           0     2890800    ( 0.00%) 
[05/15 21:15:48    125s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 21:15:48    125s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 21:15:48    125s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 21:15:48    125s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 21:15:48    125s] (I)      Total:      24407524     35451         0      304737    24497007    ( 1.23%) 
[05/15 21:15:48    125s] (I)      
[05/15 21:15:48    125s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 21:15:48    125s] [NR-eGR]                        OverCon            
[05/15 21:15:48    125s] [NR-eGR]                         #Gcell     %Gcell
[05/15 21:15:48    125s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 21:15:48    125s] [NR-eGR] ----------------------------------------------
[05/15 21:15:48    125s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:48    125s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:48    125s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:48    125s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:48    125s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:48    125s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:48    125s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:48    125s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:48    125s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:48    125s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:48    125s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 21:15:48    125s] [NR-eGR] ----------------------------------------------
[05/15 21:15:48    125s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 21:15:48    125s] [NR-eGR] 
[05/15 21:15:48    125s] (I)      Finished Global Routing ( CPU: 0.20 sec, Real: 0.27 sec, Curr Mem: 1704.98 MB )
[05/15 21:15:48    125s] (I)      total 2D Cap : 24451302 = (12628446 H, 11822856 V)
[05/15 21:15:48    125s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:15:48    125s] (I)      ============= Track Assignment ============
[05/15 21:15:48    125s] (I)      Started Track Assignment (1T) ( Curr Mem: 1709.89 MB )
[05/15 21:15:48    125s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 21:15:48    125s] (I)      Run Multi-thread track assignment
[05/15 21:15:48    126s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.17 sec, Curr Mem: 1720.67 MB )
[05/15 21:15:48    126s] (I)      Started Export ( Curr Mem: 1720.67 MB )
[05/15 21:15:48    126s] [NR-eGR]                  Length (um)   Vias 
[05/15 21:15:48    126s] [NR-eGR] ------------------------------------
[05/15 21:15:48    126s] [NR-eGR]  Metal1   (1H)             0   7510 
[05/15 21:15:48    126s] [NR-eGR]  Metal2   (2V)         19631  11352 
[05/15 21:15:48    126s] [NR-eGR]  Metal3   (3H)         24100    691 
[05/15 21:15:48    126s] [NR-eGR]  Metal4   (4V)          3442     17 
[05/15 21:15:48    126s] [NR-eGR]  Metal5   (5H)           286      2 
[05/15 21:15:48    126s] [NR-eGR]  Metal6   (6V)            82      2 
[05/15 21:15:48    126s] [NR-eGR]  Metal7   (7H)           202      0 
[05/15 21:15:48    126s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 21:15:48    126s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 21:15:48    126s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 21:15:48    126s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 21:15:48    126s] [NR-eGR] ------------------------------------
[05/15 21:15:48    126s] [NR-eGR]           Total        47744  19574 
[05/15 21:15:48    126s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:48    126s] [NR-eGR] Total half perimeter of net bounding box: 38191um
[05/15 21:15:48    126s] [NR-eGR] Total length: 47744um, number of vias: 19574
[05/15 21:15:48    126s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:48    126s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/15 21:15:48    126s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:15:48    126s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 1720.67 MB )
[05/15 21:15:48    126s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.88 sec, Real: 1.05 sec, Curr Mem: 1676.67 MB )
[05/15 21:15:48    126s] (I)      ==================================== Runtime Summary =====================================
[05/15 21:15:48    126s] (I)       Step                                         %      Start     Finish      Real       CPU 
[05/15 21:15:48    126s] (I)      ------------------------------------------------------------------------------------------
[05/15 21:15:48    126s] (I)       Early Global Route kernel              100.00%  88.64 sec  89.69 sec  1.05 sec  0.88 sec 
[05/15 21:15:48    126s] (I)       +-Import and model                      39.09%  88.64 sec  89.05 sec  0.41 sec  0.35 sec 
[05/15 21:15:48    126s] (I)       | +-Create place DB                      0.70%  88.64 sec  88.65 sec  0.01 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | +-Import place data                  0.68%  88.64 sec  88.65 sec  0.01 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | +-Read instances and placement     0.22%  88.64 sec  88.64 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | +-Read nets                        0.43%  88.65 sec  88.65 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | +-Create route DB                     33.23%  88.65 sec  89.00 sec  0.35 sec  0.31 sec 
[05/15 21:15:48    126s] (I)       | | +-Import route data (1T)            31.69%  88.67 sec  89.00 sec  0.33 sec  0.31 sec 
[05/15 21:15:48    126s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.21%  88.67 sec  88.67 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | | +-Read routing blockages         0.00%  88.67 sec  88.67 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | | +-Read instance blockages        0.06%  88.67 sec  88.67 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | | +-Read PG blockages              0.03%  88.67 sec  88.67 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | | +-Read clock blockages           0.00%  88.67 sec  88.67 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | | +-Read other blockages           0.00%  88.67 sec  88.67 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | | +-Read halo blockages            0.00%  88.67 sec  88.67 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | | +-Read boundary cut boxes        0.00%  88.67 sec  88.67 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | +-Read blackboxes                  0.00%  88.67 sec  88.67 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | +-Read prerouted                   0.07%  88.67 sec  88.67 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | +-Read unlegalized nets            0.03%  88.67 sec  88.67 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | +-Read nets                        2.30%  88.67 sec  88.70 sec  0.02 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | +-Set up via pillars               0.01%  88.70 sec  88.70 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | +-Initialize 3D grid graph         2.06%  88.70 sec  88.72 sec  0.02 sec  0.03 sec 
[05/15 21:15:48    126s] (I)       | | | +-Model blockage capacity         26.06%  88.72 sec  88.99 sec  0.27 sec  0.26 sec 
[05/15 21:15:48    126s] (I)       | | | | +-Initialize 3D capacity        24.75%  88.72 sec  88.98 sec  0.26 sec  0.25 sec 
[05/15 21:15:48    126s] (I)       | +-Read aux data                        0.00%  89.00 sec  89.00 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | +-Others data preparation              0.14%  89.00 sec  89.00 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | +-Create route kernel                  4.91%  89.00 sec  89.05 sec  0.05 sec  0.04 sec 
[05/15 21:15:48    126s] (I)       +-Global Routing                        25.97%  89.05 sec  89.33 sec  0.27 sec  0.20 sec 
[05/15 21:15:48    126s] (I)       | +-Initialization                       0.41%  89.05 sec  89.06 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | +-Net group 1                         14.88%  89.06 sec  89.21 sec  0.16 sec  0.12 sec 
[05/15 21:15:48    126s] (I)       | | +-Generate topology                  0.28%  89.06 sec  89.06 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | +-Phase 1a                           1.49%  89.10 sec  89.12 sec  0.02 sec  0.02 sec 
[05/15 21:15:48    126s] (I)       | | | +-Pattern routing (1T)             0.98%  89.10 sec  89.11 sec  0.01 sec  0.01 sec 
[05/15 21:15:48    126s] (I)       | | | +-Add via demand to 2D             0.45%  89.11 sec  89.12 sec  0.00 sec  0.01 sec 
[05/15 21:15:48    126s] (I)       | | +-Phase 1b                           2.44%  89.12 sec  89.14 sec  0.03 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | +-Phase 1c                           0.00%  89.14 sec  89.14 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | +-Phase 1d                           0.00%  89.14 sec  89.14 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | +-Phase 1e                           0.97%  89.15 sec  89.16 sec  0.01 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | | +-Route legalization               0.00%  89.15 sec  89.15 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | | +-Phase 1l                           5.61%  89.16 sec  89.21 sec  0.06 sec  0.06 sec 
[05/15 21:15:48    126s] (I)       | | | +-Layer assignment (1T)            2.33%  89.19 sec  89.21 sec  0.02 sec  0.03 sec 
[05/15 21:15:48    126s] (I)       | +-Clean cong LA                        0.00%  89.21 sec  89.21 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       +-Export 3D cong map                    12.19%  89.33 sec  89.45 sec  0.13 sec  0.14 sec 
[05/15 21:15:48    126s] (I)       | +-Export 2D cong map                   1.29%  89.44 sec  89.45 sec  0.01 sec  0.02 sec 
[05/15 21:15:48    126s] (I)       +-Extract Global 3D Wires                0.06%  89.45 sec  89.46 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       +-Track Assignment (1T)                 16.03%  89.46 sec  89.62 sec  0.17 sec  0.15 sec 
[05/15 21:15:48    126s] (I)       | +-Initialization                       0.01%  89.46 sec  89.46 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | +-Track Assignment Kernel             15.89%  89.46 sec  89.62 sec  0.17 sec  0.15 sec 
[05/15 21:15:48    126s] (I)       | +-Free Memory                          0.00%  89.62 sec  89.62 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       +-Export                                 5.15%  89.62 sec  89.68 sec  0.05 sec  0.03 sec 
[05/15 21:15:48    126s] (I)       | +-Export DB wires                      1.25%  89.63 sec  89.64 sec  0.01 sec  0.01 sec 
[05/15 21:15:48    126s] (I)       | | +-Export all nets                    0.95%  89.63 sec  89.64 sec  0.01 sec  0.01 sec 
[05/15 21:15:48    126s] (I)       | | +-Set wire vias                      0.20%  89.64 sec  89.64 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       | +-Report wirelength                    2.63%  89.64 sec  89.67 sec  0.03 sec  0.01 sec 
[05/15 21:15:48    126s] (I)       | +-Update net boxes                     0.88%  89.67 sec  89.68 sec  0.01 sec  0.01 sec 
[05/15 21:15:48    126s] (I)       | +-Update timing                        0.00%  89.68 sec  89.68 sec  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)       +-Postprocess design                     0.73%  89.68 sec  89.69 sec  0.01 sec  0.01 sec 
[05/15 21:15:48    126s] (I)      ===================== Summary by functions =====================
[05/15 21:15:48    126s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 21:15:48    126s] (I)      ----------------------------------------------------------------
[05/15 21:15:48    126s] (I)        0  Early Global Route kernel      100.00%  1.05 sec  0.88 sec 
[05/15 21:15:48    126s] (I)        1  Import and model                39.09%  0.41 sec  0.35 sec 
[05/15 21:15:48    126s] (I)        1  Global Routing                  25.97%  0.27 sec  0.20 sec 
[05/15 21:15:48    126s] (I)        1  Track Assignment (1T)           16.03%  0.17 sec  0.15 sec 
[05/15 21:15:48    126s] (I)        1  Export 3D cong map              12.19%  0.13 sec  0.14 sec 
[05/15 21:15:48    126s] (I)        1  Export                           5.15%  0.05 sec  0.03 sec 
[05/15 21:15:48    126s] (I)        1  Postprocess design               0.73%  0.01 sec  0.01 sec 
[05/15 21:15:48    126s] (I)        1  Extract Global 3D Wires          0.06%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        2  Create route DB                 33.23%  0.35 sec  0.31 sec 
[05/15 21:15:48    126s] (I)        2  Track Assignment Kernel         15.89%  0.17 sec  0.15 sec 
[05/15 21:15:48    126s] (I)        2  Net group 1                     14.88%  0.16 sec  0.12 sec 
[05/15 21:15:48    126s] (I)        2  Create route kernel              4.91%  0.05 sec  0.04 sec 
[05/15 21:15:48    126s] (I)        2  Report wirelength                2.63%  0.03 sec  0.01 sec 
[05/15 21:15:48    126s] (I)        2  Export 2D cong map               1.29%  0.01 sec  0.02 sec 
[05/15 21:15:48    126s] (I)        2  Export DB wires                  1.25%  0.01 sec  0.01 sec 
[05/15 21:15:48    126s] (I)        2  Update net boxes                 0.88%  0.01 sec  0.01 sec 
[05/15 21:15:48    126s] (I)        2  Create place DB                  0.70%  0.01 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        2  Initialization                   0.42%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        2  Others data preparation          0.14%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        3  Import route data (1T)          31.69%  0.33 sec  0.31 sec 
[05/15 21:15:48    126s] (I)        3  Phase 1l                         5.61%  0.06 sec  0.06 sec 
[05/15 21:15:48    126s] (I)        3  Phase 1b                         2.44%  0.03 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        3  Phase 1a                         1.49%  0.02 sec  0.02 sec 
[05/15 21:15:48    126s] (I)        3  Phase 1e                         0.97%  0.01 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        3  Export all nets                  0.95%  0.01 sec  0.01 sec 
[05/15 21:15:48    126s] (I)        3  Import place data                0.68%  0.01 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        3  Generate topology                0.28%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        3  Set wire vias                    0.20%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        4  Model blockage capacity         26.06%  0.27 sec  0.26 sec 
[05/15 21:15:48    126s] (I)        4  Read nets                        2.73%  0.03 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        4  Layer assignment (1T)            2.33%  0.02 sec  0.03 sec 
[05/15 21:15:48    126s] (I)        4  Initialize 3D grid graph         2.06%  0.02 sec  0.03 sec 
[05/15 21:15:48    126s] (I)        4  Pattern routing (1T)             0.98%  0.01 sec  0.01 sec 
[05/15 21:15:48    126s] (I)        4  Add via demand to 2D             0.45%  0.00 sec  0.01 sec 
[05/15 21:15:48    126s] (I)        4  Read instances and placement     0.22%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        4  Read blockages ( Layer 2-11 )    0.21%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        4  Read prerouted                   0.07%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        4  Read unlegalized nets            0.03%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        5  Initialize 3D capacity          24.75%  0.26 sec  0.25 sec 
[05/15 21:15:48    126s] (I)        5  Read instance blockages          0.06%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        5  Read PG blockages                0.03%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 21:15:48    126s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.9 real=0:00:01.1)
[05/15 21:15:48    126s]     Routing using NR in eGR->NR Step done.
[05/15 21:15:48    126s] Net route status summary:
[05/15 21:15:48    126s]   Clock:        22 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=21, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 21:15:48    126s]   Non-clock:  1919 (unrouted=52, trialRouted=1867, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 21:15:48    126s] 
[05/15 21:15:48    126s] CCOPT: Done with clock implementation routing.
[05/15 21:15:48    126s] 
[05/15 21:15:48    126s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:15.0 real=0:00:16.1)
[05/15 21:15:48    126s]   Clock implementation routing done.
[05/15 21:15:48    126s]   Leaving CCOpt scope - extractRC...
[05/15 21:15:48    126s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/15 21:15:48    126s] Extraction called for design 'mcs4_pad_frame' of instances=1917 and nets=1941 using extraction engine 'preRoute' .
[05/15 21:15:48    126s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 21:15:48    126s] RC Extraction called in multi-corner(2) mode.
[05/15 21:15:48    126s] RCMode: PreRoute
[05/15 21:15:48    126s]       RC Corner Indexes            0       1   
[05/15 21:15:48    126s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 21:15:48    126s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 21:15:48    126s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 21:15:48    126s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 21:15:48    126s] Shrink Factor                : 1.00000
[05/15 21:15:48    126s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 21:15:48    126s] Using Quantus QRC technology file ...
[05/15 21:15:48    126s] 
[05/15 21:15:48    126s] Trim Metal Layers:
[05/15 21:15:48    126s] LayerId::1 widthSet size::1
[05/15 21:15:48    126s] LayerId::2 widthSet size::1
[05/15 21:15:48    126s] LayerId::3 widthSet size::1
[05/15 21:15:48    126s] LayerId::4 widthSet size::1
[05/15 21:15:48    126s] LayerId::5 widthSet size::1
[05/15 21:15:48    126s] LayerId::6 widthSet size::1
[05/15 21:15:48    126s] LayerId::7 widthSet size::1
[05/15 21:15:48    126s] LayerId::8 widthSet size::1
[05/15 21:15:48    126s] LayerId::9 widthSet size::1
[05/15 21:15:48    126s] LayerId::10 widthSet size::1
[05/15 21:15:48    126s] LayerId::11 widthSet size::1
[05/15 21:15:48    126s] Updating RC grid for preRoute extraction ...
[05/15 21:15:48    126s] eee: pegSigSF::1.070000
[05/15 21:15:48    126s] Initializing multi-corner resistance tables ...
[05/15 21:15:48    126s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/15 21:15:48    126s] eee: l::2 avDens::0.038835 usedTrk::1673.496496 availTrk::43092.000000 sigTrk::1673.496496
[05/15 21:15:48    126s] eee: l::3 avDens::0.039768 usedTrk::1646.412862 availTrk::41400.000000 sigTrk::1646.412862
[05/15 21:15:48    126s] eee: l::4 avDens::0.013526 usedTrk::540.080994 availTrk::39928.500000 sigTrk::540.080994
[05/15 21:15:48    126s] eee: l::5 avDens::0.011404 usedTrk::180.633919 availTrk::15840.000000 sigTrk::180.633919
[05/15 21:15:48    126s] eee: l::6 avDens::0.009400 usedTrk::4.822222 availTrk::513.000000 sigTrk::4.822222
[05/15 21:15:48    126s] eee: l::7 avDens::0.010108 usedTrk::11.826316 availTrk::1170.000000 sigTrk::11.826316
[05/15 21:15:48    126s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:48    126s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:48    126s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:48    126s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:15:49    126s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:15:49    126s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.033432 ; aWlH: 0.000000 ; Pmax: 0.805200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 21:15:49    126s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1667.672M)
[05/15 21:15:49    126s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/15 21:15:49    126s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/15 21:15:49    126s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 21:15:49    126s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 21:15:49    126s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 21:15:49    126s] End AAE Lib Interpolated Model. (MEM=1667.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:49    126s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:49    126s]   Clock DAG stats after routing clock trees:
[05/15 21:15:49    126s]     cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:49    126s]     misc counts      : r=1, pp=0
[05/15 21:15:49    126s]     cell areas       : b=83.790um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.790um^2
[05/15 21:15:49    126s]     cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/15 21:15:49    126s]     sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:49    126s]     wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.233pF, total=0.317pF
[05/15 21:15:49    126s]     wire lengths     : top=0.000um, trunk=1486.810um, leaf=3556.330um, total=5043.140um
[05/15 21:15:49    126s]     hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:49    126s]   Clock DAG net violations after routing clock trees:
[05/15 21:15:49    126s]     Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.003ns
[05/15 21:15:49    126s]     Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 21:15:49    126s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/15 21:15:49    126s]     Trunk : target=0.100ns count=15 avg=0.074ns sd=0.026ns min=0.000ns max=0.101ns {2 <= 0.060ns, 6 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:49    126s]     Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.092ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:49    126s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/15 21:15:49    126s]      Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 2 CLKBUFX2: 10 
[05/15 21:15:49    126s]    Logics: PADDI: 1 
[05/15 21:15:49    126s]   Clock DAG hash after routing clock trees: 6120728384532616208 12579657393790689352
[05/15 21:15:49    126s]   Clock DAG hash after routing clock trees: 6120728384532616208 12579657393790689352
[05/15 21:15:49    126s]   Primary reporting skew groups after routing clock trees:
[05/15 21:15:49    126s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.890, max=2.898, avg=2.893, sd=0.002], skew [0.008 vs 0.105], 100% {2.890, 2.898} (wid=1.015 ws=0.005) (gid=1.883 gs=0.004)
[05/15 21:15:49    126s]         min path sink: mcs4_core_ram_0_ram1_ram_array_reg[1][3]/CK
[05/15 21:15:49    126s]         max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:49    126s]   Skew group summary after routing clock trees:
[05/15 21:15:49    126s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.890, max=2.898, avg=2.893, sd=0.002], skew [0.008 vs 0.105], 100% {2.890, 2.898} (wid=1.015 ws=0.005) (gid=1.883 gs=0.004)
[05/15 21:15:49    126s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.890, max=2.898, avg=2.893, sd=0.002], skew [0.008 vs 0.105], 100% {2.890, 2.898} (wid=1.015 ws=0.005) (gid=1.883 gs=0.004)
[05/15 21:15:49    126s]   CCOpt::Phase::Routing done. (took cpu=0:00:15.2 real=0:00:16.4)
[05/15 21:15:49    126s]   CCOpt::Phase::PostConditioning...
[05/15 21:15:49    126s]   Leaving CCOpt scope - Initializing placement interface...
[05/15 21:15:49    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:1715.4M, EPOCH TIME: 1747358149.195986
[05/15 21:15:49    126s] z: 2, totalTracks: 1
[05/15 21:15:49    126s] z: 4, totalTracks: 1
[05/15 21:15:49    126s] z: 6, totalTracks: 1
[05/15 21:15:49    126s] z: 8, totalTracks: 1
[05/15 21:15:49    126s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:15:49    126s] All LLGs are deleted
[05/15 21:15:49    126s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1715.4M, EPOCH TIME: 1747358149.200359
[05/15 21:15:49    126s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1715.4M, EPOCH TIME: 1747358149.203734
[05/15 21:15:49    126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1715.4M, EPOCH TIME: 1747358149.206537
[05/15 21:15:49    126s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1715.4M, EPOCH TIME: 1747358149.210597
[05/15 21:15:49    126s] Core basic site is CoreSite
[05/15 21:15:49    126s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1715.4M, EPOCH TIME: 1747358149.269185
[05/15 21:15:49    126s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.016, MEM:1715.4M, EPOCH TIME: 1747358149.285329
[05/15 21:15:49    126s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:15:49    126s] SiteArray: use 1,548,288 bytes
[05/15 21:15:49    126s] SiteArray: current memory after site array memory allocation 1715.4M
[05/15 21:15:49    126s] SiteArray: FP blocked sites are writable
[05/15 21:15:49    126s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:15:49    126s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1715.4M, EPOCH TIME: 1747358149.295422
[05/15 21:15:49    126s] Process 42217 wires and vias for routing blockage and capacity analysis
[05/15 21:15:49    126s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.021, MEM:1715.4M, EPOCH TIME: 1747358149.316727
[05/15 21:15:49    126s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.112, MEM:1715.4M, EPOCH TIME: 1747358149.322108
[05/15 21:15:49    126s] 
[05/15 21:15:49    126s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:49    126s] OPERPROF:     Starting CMU at level 3, MEM:1715.4M, EPOCH TIME: 1747358149.328231
[05/15 21:15:49    126s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:1715.4M, EPOCH TIME: 1747358149.332757
[05/15 21:15:49    126s] 
[05/15 21:15:49    126s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:15:49    126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.128, MEM:1715.4M, EPOCH TIME: 1747358149.334619
[05/15 21:15:49    126s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1715.4M, EPOCH TIME: 1747358149.334717
[05/15 21:15:49    126s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1715.4M, EPOCH TIME: 1747358149.334784
[05/15 21:15:49    126s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1715.4MB).
[05/15 21:15:49    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.142, MEM:1715.4M, EPOCH TIME: 1747358149.337881
[05/15 21:15:49    126s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:49    126s]   Removing CTS place status from clock tree and sinks.
[05/15 21:15:49    126s]   Removed CTS place status from 20 clock cells (out of 23 ) and 0 clock sinks (out of 0 ).
[05/15 21:15:49    126s]   Legalizer reserving space for clock trees
[05/15 21:15:49    126s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 21:15:49    126s]   PostConditioning...
[05/15 21:15:49    126s]     PostConditioning active optimizations:
[05/15 21:15:49    126s]      - DRV fixing with initial upsizing, sizing and buffering
[05/15 21:15:49    126s]      - Skew fixing with sizing
[05/15 21:15:49    126s]     
[05/15 21:15:49    126s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'sysclk' is not routed.
[05/15 21:15:49    126s]     Currently running CTS, using active skew data
[05/15 21:15:49    126s]     Reset bufferability constraints...
[05/15 21:15:49    126s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/15 21:15:49    126s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:49    126s]     PostConditioning Upsizing To Fix DRVs...
[05/15 21:15:49    126s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 6120728384532616208 12579657393790689352
[05/15 21:15:49    126s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ..End AAE Lib Interpolated Model. (MEM=1705.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:49    126s] .60% ...80% ...100% 
[05/15 21:15:49    126s]       CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 1
[05/15 21:15:49    126s]       
[05/15 21:15:49    126s]       PRO Statistics: Fix DRVs (initial upsizing):
[05/15 21:15:49    126s]       ============================================
[05/15 21:15:49    126s]       
[05/15 21:15:49    126s]       Cell changes by Net Type:
[05/15 21:15:49    126s]       
[05/15 21:15:49    126s]       ------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:49    126s]       Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[05/15 21:15:49    126s]       ------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:49    126s]       top                0                    0                    0            0                    0                    0
[05/15 21:15:49    126s]       trunk              1 [50.0%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[05/15 21:15:49    126s]       leaf               1 [50.0%]            0                    0            0                    0 (0.0%)             1 (100.0%)
[05/15 21:15:49    126s]       ------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:49    126s]       Total              2 [100.0%]           1 (50.0%)            0            0                    1 (50.0%)            1 (50.0%)
[05/15 21:15:49    126s]       ------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:49    126s]       
[05/15 21:15:49    126s]       Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.342um^2 (0.002%)
[05/15 21:15:49    126s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/15 21:15:49    126s]       
[05/15 21:15:49    126s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[05/15 21:15:49    126s]         cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:49    126s]         misc counts      : r=1, pp=0
[05/15 21:15:49    126s]         cell areas       : b=84.132um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14484.132um^2
[05/15 21:15:49    126s]         cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/15 21:15:49    126s]         sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:49    126s]         wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.233pF, total=0.317pF
[05/15 21:15:49    126s]         wire lengths     : top=0.000um, trunk=1486.810um, leaf=3556.330um, total=5043.140um
[05/15 21:15:49    126s]         hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:49    126s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[05/15 21:15:49    126s]         Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/15 21:15:49    126s]         Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 21:15:49    126s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[05/15 21:15:49    126s]         Trunk : target=0.100ns count=15 avg=0.073ns sd=0.025ns min=0.000ns max=0.099ns {2 <= 0.060ns, 7 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:49    126s]         Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.092ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:49    126s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[05/15 21:15:49    126s]          Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 3 CLKBUFX2: 9 
[05/15 21:15:49    126s]        Logics: PADDI: 1 
[05/15 21:15:49    126s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 9482602045549682505 12280561461377461641
[05/15 21:15:49    126s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 9482602045549682505 12280561461377461641
[05/15 21:15:49    126s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[05/15 21:15:49    126s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.856, max=2.863], skew [0.008 vs 0.105]
[05/15 21:15:49    126s]             min path sink: mcs4_core_ram_0_ram1_ram_array_reg[1][3]/CK
[05/15 21:15:49    126s]             max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:49    126s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[05/15 21:15:49    126s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.856, max=2.863], skew [0.008 vs 0.105]
[05/15 21:15:49    126s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.856, max=2.863], skew [0.008 vs 0.105]
[05/15 21:15:49    126s]       Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:49    126s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:49    126s]     Recomputing CTS skew targets...
[05/15 21:15:49    126s]     Resolving skew group constraints...
[05/15 21:15:49    126s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/15 21:15:49    126s]     Resolving skew group constraints done.
[05/15 21:15:49    126s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:49    126s]     PostConditioning Fixing DRVs...
[05/15 21:15:49    126s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 9482602045549682505 12280561461377461641
[05/15 21:15:49    126s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/15 21:15:49    126s]       CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
[05/15 21:15:49    126s]       
[05/15 21:15:49    126s]       PRO Statistics: Fix DRVs (cell sizing):
[05/15 21:15:49    126s]       =======================================
[05/15 21:15:49    126s]       
[05/15 21:15:49    126s]       Cell changes by Net Type:
[05/15 21:15:49    126s]       
[05/15 21:15:49    126s]       -------------------------------------------------------------------------------------------------------------------
[05/15 21:15:49    126s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/15 21:15:49    126s]       -------------------------------------------------------------------------------------------------------------------
[05/15 21:15:49    126s]       top                0                    0           0            0                    0                  0
[05/15 21:15:49    126s]       trunk              0                    0           0            0                    0                  0
[05/15 21:15:49    126s]       leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/15 21:15:49    126s]       -------------------------------------------------------------------------------------------------------------------
[05/15 21:15:49    126s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/15 21:15:49    126s]       -------------------------------------------------------------------------------------------------------------------
[05/15 21:15:49    126s]       
[05/15 21:15:49    126s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[05/15 21:15:49    126s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/15 21:15:49    126s]       
[05/15 21:15:49    126s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[05/15 21:15:49    126s]         cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:49    126s]         misc counts      : r=1, pp=0
[05/15 21:15:49    126s]         cell areas       : b=84.132um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14484.132um^2
[05/15 21:15:49    126s]         cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/15 21:15:49    126s]         sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:49    126s]         wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.233pF, total=0.317pF
[05/15 21:15:49    126s]         wire lengths     : top=0.000um, trunk=1486.810um, leaf=3556.330um, total=5043.140um
[05/15 21:15:49    126s]         hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:49    126s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[05/15 21:15:49    126s]         Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/15 21:15:49    126s]         Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 21:15:49    126s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[05/15 21:15:49    126s]         Trunk : target=0.100ns count=15 avg=0.073ns sd=0.025ns min=0.000ns max=0.099ns {2 <= 0.060ns, 7 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:49    126s]         Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.092ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:49    126s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[05/15 21:15:49    126s]          Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 3 CLKBUFX2: 9 
[05/15 21:15:49    126s]        Logics: PADDI: 1 
[05/15 21:15:49    126s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 9482602045549682505 12280561461377461641
[05/15 21:15:49    126s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 9482602045549682505 12280561461377461641
[05/15 21:15:49    126s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[05/15 21:15:49    126s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.856, max=2.863], skew [0.008 vs 0.105]
[05/15 21:15:49    126s]             min path sink: mcs4_core_ram_0_ram1_ram_array_reg[1][3]/CK
[05/15 21:15:49    126s]             max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:49    126s]       Skew group summary after 'PostConditioning Fixing DRVs':
[05/15 21:15:49    126s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.856, max=2.863], skew [0.008 vs 0.105]
[05/15 21:15:49    126s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.856, max=2.863], skew [0.008 vs 0.105]
[05/15 21:15:49    126s]       Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:49    126s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/15 21:15:49    126s]     Buffering to fix DRVs...
[05/15 21:15:49    126s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/15 21:15:49    126s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/15 21:15:49    126s]     Inserted 0 buffers and inverters.
[05/15 21:15:49    126s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[05/15 21:15:49    126s]     CCOpt-PostConditioning: nets considered: 22, nets tested: 22, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 2, buffered: 0
[05/15 21:15:49    126s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/15 21:15:49    126s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:49    126s]       misc counts      : r=1, pp=0
[05/15 21:15:49    126s]       cell areas       : b=84.132um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14484.132um^2
[05/15 21:15:49    126s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/15 21:15:49    126s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:49    126s]       wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.233pF, total=0.317pF
[05/15 21:15:49    126s]       wire lengths     : top=0.000um, trunk=1486.810um, leaf=3556.330um, total=5043.140um
[05/15 21:15:49    126s]       hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:49    126s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[05/15 21:15:49    126s]       Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/15 21:15:49    126s]       Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 21:15:49    126s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/15 21:15:49    126s]       Trunk : target=0.100ns count=15 avg=0.073ns sd=0.025ns min=0.000ns max=0.099ns {2 <= 0.060ns, 7 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:49    126s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.092ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:49    126s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/15 21:15:49    126s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 3 CLKBUFX2: 9 
[05/15 21:15:49    126s]      Logics: PADDI: 1 
[05/15 21:15:49    126s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 9482602045549682505 12280561461377461641
[05/15 21:15:49    126s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 9482602045549682505 12280561461377461641
[05/15 21:15:49    126s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/15 21:15:49    126s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.856, max=2.863, avg=2.859, sd=0.002], skew [0.008 vs 0.105], 100% {2.856, 2.863} (wid=1.015 ws=0.005) (gid=1.849 gs=0.004)
[05/15 21:15:49    126s]           min path sink: mcs4_core_ram_0_ram1_ram_array_reg[1][3]/CK
[05/15 21:15:49    126s]           max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:49    126s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/15 21:15:49    126s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.856, max=2.863, avg=2.859, sd=0.002], skew [0.008 vs 0.105], 100% {2.856, 2.863} (wid=1.015 ws=0.005) (gid=1.849 gs=0.004)
[05/15 21:15:49    126s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.856, max=2.863, avg=2.859, sd=0.002], skew [0.008 vs 0.105], 100% {2.856, 2.863} (wid=1.015 ws=0.005) (gid=1.849 gs=0.004)
[05/15 21:15:49    126s]     Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/15 21:15:49    126s]     
[05/15 21:15:49    126s]     Slew Diagnostics: After DRV fixing
[05/15 21:15:49    126s]     ==================================
[05/15 21:15:49    126s]     
[05/15 21:15:49    126s]     Global Causes:
[05/15 21:15:49    126s]     
[05/15 21:15:49    126s]     -----
[05/15 21:15:49    126s]     Cause
[05/15 21:15:49    126s]     -----
[05/15 21:15:49    126s]       (empty table)
[05/15 21:15:49    126s]     -----
[05/15 21:15:49    126s]     
[05/15 21:15:49    126s]     Top 5 overslews:
[05/15 21:15:49    126s]     
[05/15 21:15:49    126s]     --------------------------------------------------------------------------------
[05/15 21:15:49    126s]     Overslew    Causes                                         Driving Pin
[05/15 21:15:49    126s]     --------------------------------------------------------------------------------
[05/15 21:15:49    126s]     0.002ns     1. Inst already optimally sized (CLKBUFX20)    CTS_ccl_a_buf_00003/Y
[05/15 21:15:49    126s]        -        2. Skew would be damaged                                 -
[05/15 21:15:49    126s]     --------------------------------------------------------------------------------
[05/15 21:15:49    126s]     
[05/15 21:15:49    126s]     Slew diagnostics counts from the 1 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[05/15 21:15:49    126s]     
[05/15 21:15:49    126s]     ------------------------------------------
[05/15 21:15:49    126s]     Cause                           Occurences
[05/15 21:15:49    126s]     ------------------------------------------
[05/15 21:15:49    126s]     Inst already optimally sized        1
[05/15 21:15:49    126s]     Skew would be damaged               1
[05/15 21:15:49    126s]     ------------------------------------------
[05/15 21:15:49    126s]     
[05/15 21:15:49    126s]     Violation diagnostics counts from the 2 nodes that have violations:
[05/15 21:15:49    126s]     
[05/15 21:15:49    126s]     ------------------------------------------------
[05/15 21:15:49    126s]     Cause                                 Occurences
[05/15 21:15:49    126s]     ------------------------------------------------
[05/15 21:15:49    126s]     Sizing not permitted                      1
[05/15 21:15:49    126s]     Inst already optimally sized              1
[05/15 21:15:49    126s]     Skew would be damaged                     1
[05/15 21:15:49    126s]     Cannot buffer as net is dont touch        1
[05/15 21:15:49    126s]     ------------------------------------------------
[05/15 21:15:49    126s]     
[05/15 21:15:49    126s]     PostConditioning Fixing Skew by cell sizing...
[05/15 21:15:49    126s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 9482602045549682505 12280561461377461641
[05/15 21:15:50    126s]       Path optimization required 0 stage delay updates 
[05/15 21:15:50    126s]       Resized 0 clock insts to decrease delay.
[05/15 21:15:50    126s]       Fixing short paths with downsize only
[05/15 21:15:50    126s]       Path optimization required 0 stage delay updates 
[05/15 21:15:50    126s]       Resized 0 clock insts to increase delay.
[05/15 21:15:50    126s]       
[05/15 21:15:50    126s]       PRO Statistics: Fix Skew (cell sizing):
[05/15 21:15:50    126s]       =======================================
[05/15 21:15:50    126s]       
[05/15 21:15:50    126s]       Cell changes by Net Type:
[05/15 21:15:50    126s]       
[05/15 21:15:50    126s]       -------------------------------------------------------------------------------------------------
[05/15 21:15:50    126s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/15 21:15:50    126s]       -------------------------------------------------------------------------------------------------
[05/15 21:15:50    126s]       top                0            0           0            0                    0                0
[05/15 21:15:50    126s]       trunk              0            0           0            0                    0                0
[05/15 21:15:50    126s]       leaf               0            0           0            0                    0                0
[05/15 21:15:50    126s]       -------------------------------------------------------------------------------------------------
[05/15 21:15:50    126s]       Total              0            0           0            0                    0                0
[05/15 21:15:50    126s]       -------------------------------------------------------------------------------------------------
[05/15 21:15:50    126s]       
[05/15 21:15:50    126s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/15 21:15:50    126s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/15 21:15:50    126s]       
[05/15 21:15:50    126s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[05/15 21:15:50    126s]         cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:50    126s]         misc counts      : r=1, pp=0
[05/15 21:15:50    126s]         cell areas       : b=84.132um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14484.132um^2
[05/15 21:15:50    126s]         cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/15 21:15:50    126s]         sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:50    126s]         wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.233pF, total=0.317pF
[05/15 21:15:50    126s]         wire lengths     : top=0.000um, trunk=1486.810um, leaf=3556.330um, total=5043.140um
[05/15 21:15:50    126s]         hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:50    126s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[05/15 21:15:50    126s]         Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/15 21:15:50    126s]         Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 21:15:50    126s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[05/15 21:15:50    126s]         Trunk : target=0.100ns count=15 avg=0.073ns sd=0.025ns min=0.000ns max=0.099ns {2 <= 0.060ns, 7 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:50    126s]         Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.092ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:50    126s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[05/15 21:15:50    126s]          Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 3 CLKBUFX2: 9 
[05/15 21:15:50    126s]        Logics: PADDI: 1 
[05/15 21:15:50    126s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 9482602045549682505 12280561461377461641
[05/15 21:15:50    126s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 9482602045549682505 12280561461377461641
[05/15 21:15:50    126s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[05/15 21:15:50    126s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.856, max=2.863, avg=2.859, sd=0.002], skew [0.008 vs 0.105], 100% {2.856, 2.863} (wid=1.015 ws=0.005) (gid=1.849 gs=0.004)
[05/15 21:15:50    126s]             min path sink: mcs4_core_ram_0_ram1_ram_array_reg[1][3]/CK
[05/15 21:15:50    126s]             max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:50    127s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[05/15 21:15:50    127s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.856, max=2.863, avg=2.859, sd=0.002], skew [0.008 vs 0.105], 100% {2.856, 2.863} (wid=1.015 ws=0.005) (gid=1.849 gs=0.004)
[05/15 21:15:50    127s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.856, max=2.863, avg=2.859, sd=0.002], skew [0.008 vs 0.105], 100% {2.856, 2.863} (wid=1.015 ws=0.005) (gid=1.849 gs=0.004)
[05/15 21:15:50    127s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 21:15:50    127s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:50    127s]     Reconnecting optimized routes...
[05/15 21:15:50    127s]     Reset timing graph...
[05/15 21:15:50    127s] Ignoring AAE DB Resetting ...
[05/15 21:15:50    127s]     Reset timing graph done.
[05/15 21:15:50    127s] **WARN: (IMPCCOPT-1304):	Net sysclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[05/15 21:15:50    127s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:50    127s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 21:15:50    127s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/15 21:15:50    127s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1709.9M, EPOCH TIME: 1747358150.092499
[05/15 21:15:50    127s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.011, MEM:1667.9M, EPOCH TIME: 1747358150.103285
[05/15 21:15:50    127s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:50    127s]     Leaving CCOpt scope - ClockRefiner...
[05/15 21:15:50    127s]     Assigned high priority to 0 instances.
[05/15 21:15:50    127s]     Soft fixed 21 clock instances.
[05/15 21:15:50    127s]     Performing Single Pass Refine Place.
[05/15 21:15:50    127s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/15 21:15:50    127s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1667.9M, EPOCH TIME: 1747358150.135248
[05/15 21:15:50    127s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1667.9M, EPOCH TIME: 1747358150.135419
[05/15 21:15:50    127s] z: 2, totalTracks: 1
[05/15 21:15:50    127s] z: 4, totalTracks: 1
[05/15 21:15:50    127s] z: 6, totalTracks: 1
[05/15 21:15:50    127s] z: 8, totalTracks: 1
[05/15 21:15:50    127s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:15:50    127s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1667.9M, EPOCH TIME: 1747358150.140252
[05/15 21:15:50    127s] Info: 20 insts are soft-fixed.
[05/15 21:15:50    127s] 
[05/15 21:15:50    127s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:50    127s] OPERPROF:       Starting CMU at level 4, MEM:1667.9M, EPOCH TIME: 1747358150.175363
[05/15 21:15:50    127s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:1667.9M, EPOCH TIME: 1747358150.179782
[05/15 21:15:50    127s] 
[05/15 21:15:50    127s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:15:50    127s] Info: 20 insts are soft-fixed.
[05/15 21:15:50    127s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.043, MEM:1667.9M, EPOCH TIME: 1747358150.183158
[05/15 21:15:50    127s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1667.9M, EPOCH TIME: 1747358150.183265
[05/15 21:15:50    127s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1667.9M, EPOCH TIME: 1747358150.183335
[05/15 21:15:50    127s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1667.9MB).
[05/15 21:15:50    127s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.048, MEM:1667.9M, EPOCH TIME: 1747358150.183881
[05/15 21:15:50    127s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.049, MEM:1667.9M, EPOCH TIME: 1747358150.183954
[05/15 21:15:50    127s] TDRefine: refinePlace mode is spiral
[05/15 21:15:50    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.5
[05/15 21:15:50    127s] OPERPROF: Starting RefinePlace at level 1, MEM:1667.9M, EPOCH TIME: 1747358150.184040
[05/15 21:15:50    127s] *** Starting refinePlace (0:02:07 mem=1667.9M) ***
[05/15 21:15:50    127s] Total net bbox length = 3.819e+04 (2.014e+04 1.805e+04) (ext = 2.753e+03)
[05/15 21:15:50    127s] 
[05/15 21:15:50    127s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:50    127s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1667.9M, EPOCH TIME: 1747358150.186036
[05/15 21:15:50    127s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:15:50    127s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1667.9M, EPOCH TIME: 1747358150.187291
[05/15 21:15:50    127s] Info: 20 insts are soft-fixed.
[05/15 21:15:50    127s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:50    127s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:50    127s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:50    127s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:50    127s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:50    127s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1667.9M, EPOCH TIME: 1747358150.193484
[05/15 21:15:50    127s] Starting refinePlace ...
[05/15 21:15:50    127s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:50    127s] One DDP V2 for no tweak run.
[05/15 21:15:50    127s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:50    127s]   Spread Effort: high, standalone mode, useDDP on.
[05/15 21:15:50    127s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1667.9MB) @(0:02:07 - 0:02:07).
[05/15 21:15:50    127s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:50    127s] wireLenOptFixPriorityInst 661 inst fixed
[05/15 21:15:50    127s] 
[05/15 21:15:50    127s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 21:15:50    127s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/15 21:15:50    127s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:15:50    127s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:15:50    127s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1667.9MB) @(0:02:07 - 0:02:07).
[05/15 21:15:50    127s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:50    127s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1667.9MB
[05/15 21:15:50    127s] Statistics of distance of Instance movement in refine placement:
[05/15 21:15:50    127s]   maximum (X+Y) =         0.00 um
[05/15 21:15:50    127s]   mean    (X+Y) =         0.00 um
[05/15 21:15:50    127s] Summary Report:
[05/15 21:15:50    127s] Instances move: 0 (out of 1887 movable)
[05/15 21:15:50    127s] Instances flipped: 0
[05/15 21:15:50    127s] Mean displacement: 0.00 um
[05/15 21:15:50    127s] Max displacement: 0.00 um 
[05/15 21:15:50    127s] Total instances moved : 0
[05/15 21:15:50    127s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.072, MEM:1667.9M, EPOCH TIME: 1747358150.265378
[05/15 21:15:50    127s] Total net bbox length = 3.819e+04 (2.014e+04 1.805e+04) (ext = 2.753e+03)
[05/15 21:15:50    127s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1667.9MB
[05/15 21:15:50    127s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1667.9MB) @(0:02:07 - 0:02:07).
[05/15 21:15:50    127s] *** Finished refinePlace (0:02:07 mem=1667.9M) ***
[05/15 21:15:50    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.5
[05/15 21:15:50    127s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.082, MEM:1667.9M, EPOCH TIME: 1747358150.266432
[05/15 21:15:50    127s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1667.9M, EPOCH TIME: 1747358150.266513
[05/15 21:15:50    127s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1667.9M, EPOCH TIME: 1747358150.275064
[05/15 21:15:50    127s]     ClockRefiner summary
[05/15 21:15:50    127s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 682).
[05/15 21:15:50    127s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 21).
[05/15 21:15:50    127s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 661).
[05/15 21:15:50    127s]     Restoring pStatusCts on 21 clock instances.
[05/15 21:15:50    127s]     Revert refine place priority changes on 0 instances.
[05/15 21:15:50    127s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:15:50    127s]     Set dirty flag on 1 instances, 2 nets
[05/15 21:15:50    127s]   PostConditioning done.
[05/15 21:15:50    127s] Net route status summary:
[05/15 21:15:50    127s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=21, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 21:15:50    127s]   Non-clock:  1919 (unrouted=52, trialRouted=1867, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 21:15:50    127s]   Update timing and DAG stats after post-conditioning...
[05/15 21:15:50    127s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:50    127s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 21:15:50    127s] End AAE Lib Interpolated Model. (MEM=1667.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:50    127s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:15:50    127s]   Clock DAG stats after post-conditioning:
[05/15 21:15:50    127s]     cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:50    127s]     misc counts      : r=1, pp=0
[05/15 21:15:50    127s]     cell areas       : b=84.132um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14484.132um^2
[05/15 21:15:50    127s]     cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/15 21:15:50    127s]     sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:50    127s]     wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.233pF, total=0.317pF
[05/15 21:15:50    127s]     wire lengths     : top=0.000um, trunk=1486.810um, leaf=3556.330um, total=5043.140um
[05/15 21:15:50    127s]     hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:50    127s]   Clock DAG net violations after post-conditioning:
[05/15 21:15:50    127s]     Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/15 21:15:50    127s]     Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 21:15:50    127s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/15 21:15:50    127s]     Trunk : target=0.100ns count=15 avg=0.073ns sd=0.025ns min=0.000ns max=0.099ns {2 <= 0.060ns, 7 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:50    127s]     Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.092ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:50    127s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/15 21:15:50    127s]      Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 3 CLKBUFX2: 9 
[05/15 21:15:50    127s]    Logics: PADDI: 1 
[05/15 21:15:50    127s]   Clock DAG hash after post-conditioning: 9482602045549682505 12280561461377461641
[05/15 21:15:50    127s]   Clock DAG hash after post-conditioning: 9482602045549682505 12280561461377461641
[05/15 21:15:50    127s]   Primary reporting skew groups after post-conditioning:
[05/15 21:15:50    127s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.856, max=2.863, avg=2.859, sd=0.002], skew [0.008 vs 0.105], 100% {2.856, 2.863} (wid=1.015 ws=0.005) (gid=1.849 gs=0.004)
[05/15 21:15:50    127s]         min path sink: mcs4_core_ram_0_ram1_ram_array_reg[1][3]/CK
[05/15 21:15:50    127s]         max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:50    127s]   Skew group summary after post-conditioning:
[05/15 21:15:50    127s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.856, max=2.863, avg=2.859, sd=0.002], skew [0.008 vs 0.105], 100% {2.856, 2.863} (wid=1.015 ws=0.005) (gid=1.849 gs=0.004)
[05/15 21:15:50    127s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.856, max=2.863, avg=2.859, sd=0.002], skew [0.008 vs 0.105], 100% {2.856, 2.863} (wid=1.015 ws=0.005) (gid=1.849 gs=0.004)
[05/15 21:15:50    127s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:01.2)
[05/15 21:15:50    127s]   Setting CTS place status to fixed for clock tree and sinks.
[05/15 21:15:50    127s]   numClockCells = 23, numClockCellsFixed = 23, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/15 21:15:50    127s]   Post-balance tidy up or trial balance steps...
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Clock DAG stats at end of CTS:
[05/15 21:15:50    127s]   ==============================
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   ---------------------------------------------------------------
[05/15 21:15:50    127s]   Cell type                     Count    Area         Capacitance
[05/15 21:15:50    127s]   ---------------------------------------------------------------
[05/15 21:15:50    127s]   Buffers                        20         84.132       0.018
[05/15 21:15:50    127s]   Inverters                       0          0.000       0.000
[05/15 21:15:50    127s]   Integrated Clock Gates          0          0.000       0.000
[05/15 21:15:50    127s]   Non-Integrated Clock Gates      0          0.000       0.000
[05/15 21:15:50    127s]   Clock Logic                     1      14400.000       2.387
[05/15 21:15:50    127s]   All                            21      14484.132       2.405
[05/15 21:15:50    127s]   ---------------------------------------------------------------
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Clock DAG wire lengths at end of CTS:
[05/15 21:15:50    127s]   =====================================
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   --------------------
[05/15 21:15:50    127s]   Type     Wire Length
[05/15 21:15:50    127s]   --------------------
[05/15 21:15:50    127s]   Top          0.000
[05/15 21:15:50    127s]   Trunk     1486.810
[05/15 21:15:50    127s]   Leaf      3556.330
[05/15 21:15:50    127s]   Total     5043.140
[05/15 21:15:50    127s]   --------------------
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Clock DAG hp wire lengths at end of CTS:
[05/15 21:15:50    127s]   ========================================
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   -----------------------
[05/15 21:15:50    127s]   Type     hp Wire Length
[05/15 21:15:50    127s]   -----------------------
[05/15 21:15:50    127s]   Top            0.000
[05/15 21:15:50    127s]   Trunk       1661.030
[05/15 21:15:50    127s]   Leaf        1251.240
[05/15 21:15:50    127s]   Total       2912.270
[05/15 21:15:50    127s]   -----------------------
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Clock DAG capacitances at end of CTS:
[05/15 21:15:50    127s]   =====================================
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   --------------------------------
[05/15 21:15:50    127s]   Type     Gate     Wire     Total
[05/15 21:15:50    127s]   --------------------------------
[05/15 21:15:50    127s]   Top      0.000    0.000    0.000
[05/15 21:15:50    127s]   Trunk    2.405    0.084    2.489
[05/15 21:15:50    127s]   Leaf     0.139    0.233    0.372
[05/15 21:15:50    127s]   Total    2.544    0.317    2.860
[05/15 21:15:50    127s]   --------------------------------
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Clock DAG sink capacitances at end of CTS:
[05/15 21:15:50    127s]   ==========================================
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   --------------------------------------------------------
[05/15 21:15:50    127s]   Count    Total    Average    Std. Dev.    Min      Max
[05/15 21:15:50    127s]   --------------------------------------------------------
[05/15 21:15:50    127s]    661     0.139     0.000       0.000      0.000    0.000
[05/15 21:15:50    127s]   --------------------------------------------------------
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Clock DAG net violations at end of CTS:
[05/15 21:15:50    127s]   =======================================
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   --------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[05/15 21:15:50    127s]   --------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   Remaining Transition    ns         1       0.002       0.000      0.002    [0.002]
[05/15 21:15:50    127s]   Capacitance             pF         1       2.387       0.000      2.387    [2.387]
[05/15 21:15:50    127s]   --------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/15 21:15:50    127s]   ====================================================================
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[05/15 21:15:50    127s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   Trunk       0.100      15       0.073       0.025      0.000    0.099    {2 <= 0.060ns, 7 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}                                      -
[05/15 21:15:50    127s]   Leaf        0.100       7       0.095       0.003      0.092    0.102    {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns}    {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:50    127s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Clock DAG library cell distribution at end of CTS:
[05/15 21:15:50    127s]   ==================================================
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   ------------------------------------------
[05/15 21:15:50    127s]   Name         Type      Inst     Inst Area 
[05/15 21:15:50    127s]                          Count    (um^2)
[05/15 21:15:50    127s]   ------------------------------------------
[05/15 21:15:50    127s]   CLKBUFX20    buffer      7         57.456
[05/15 21:15:50    127s]   CLKBUFX12    buffer      1          5.130
[05/15 21:15:50    127s]   CLKBUFX3     buffer      3          6.156
[05/15 21:15:50    127s]   CLKBUFX2     buffer      9         15.390
[05/15 21:15:50    127s]   PADDI        logic       1      14400.000
[05/15 21:15:50    127s]   ------------------------------------------
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Clock DAG hash at end of CTS: 9482602045549682505 12280561461377461641
[05/15 21:15:50    127s]   Clock DAG hash at end of CTS: 9482602045549682505 12280561461377461641
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Primary reporting skew groups summary at end of CTS:
[05/15 21:15:50    127s]   ====================================================
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/15 21:15:50    127s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    2.856     2.863     0.008       0.105         0.005           0.003           2.859        0.002     100% {2.856, 2.863}
[05/15 21:15:50    127s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Skew group summary at end of CTS:
[05/15 21:15:50    127s]   =================================
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/15 21:15:50    127s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    2.856     2.863     0.008       0.105         0.005           0.003           2.859        0.002     100% {2.856, 2.863}
[05/15 21:15:50    127s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_WC    2.856     2.863     0.008       0.105         0.005           0.003           2.859        0.002     100% {2.856, 2.863}
[05/15 21:15:50    127s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Found a total of 95 clock tree pins with a slew violation.
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Slew violation summary across all clock trees - Top 10 violating pins:
[05/15 21:15:50    127s]   ======================================================================
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Target and measured clock slews (in ns):
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   ------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   Half corner               Violation  Slew    Slew      Dont   Ideal  Target    Pin
[05/15 21:15:50    127s]                             amount     target  achieved  touch  net?   source    
[05/15 21:15:50    127s]                                                          net?                    
[05/15 21:15:50    127s]   ------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_tio_board_timing_generator_a21_reg/CK
[05/15 21:15:50    127s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_tio_board_timing_generator_a31_reg/CK
[05/15 21:15:50    127s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_tio_board_timing_generator_m11_reg/CK
[05/15 21:15:50    127s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_shiftreg_shifter_reg[6]/CK
[05/15 21:15:50    127s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_tio_board_timing_generator_a32_reg/CK
[05/15 21:15:50    127s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_tio_board_timing_generator_a12_reg/CK
[05/15 21:15:50    127s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_ip_board_row_reg[0]/CK
[05/15 21:15:50    127s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_ip_board_row_reg[1]/CK
[05/15 21:15:50    127s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_tio_board_timing_generator_a22_reg/CK
[05/15 21:15:50    127s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_tio_board_timing_generator_m12_reg/CK
[05/15 21:15:50    127s]   ------------------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Target sources:
[05/15 21:15:50    127s]   auto extracted - target was extracted from SDC.
[05/15 21:15:50    127s]   auto computed - target was computed when balancing trees.
[05/15 21:15:50    127s]   explicit - target is explicitly set via target_max_trans property.
[05/15 21:15:50    127s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[05/15 21:15:50    127s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Found 0 pins on nets marked dont_touch that have slew violations.
[05/15 21:15:50    127s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[05/15 21:15:50    127s]   Found 0 pins on nets marked ideal_network that have slew violations.
[05/15 21:15:50    127s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   
[05/15 21:15:50    127s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 21:15:50    127s] Synthesizing clock trees done.
[05/15 21:15:50    127s] Tidy Up And Update Timing...
[05/15 21:15:50    127s] External - Set all clocks to propagated mode...
[05/15 21:15:50    127s] Innovus updating I/O latencies
[05/15 21:15:50    127s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:15:50    127s] #################################################################################
[05/15 21:15:50    127s] # Design Stage: PreRoute
[05/15 21:15:50    127s] # Design Name: mcs4_pad_frame
[05/15 21:15:50    127s] # Design Mode: 45nm
[05/15 21:15:50    127s] # Analysis Mode: MMMC OCV 
[05/15 21:15:50    127s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:15:50    127s] # Signoff Settings: SI Off 
[05/15 21:15:50    127s] #################################################################################
[05/15 21:15:50    127s] Topological Sorting (REAL = 0:00:00.0, MEM = 1737.0M, InitMEM = 1737.0M)
[05/15 21:15:50    127s] Start delay calculation (fullDC) (1 T). (MEM=1737.03)
[05/15 21:15:50    127s] End AAE Lib Interpolated Model. (MEM=1745.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:51    127s] Total number of fetched objects 1925
[05/15 21:15:51    127s] Total number of fetched objects 1925
[05/15 21:15:51    127s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 21:15:51    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:51    127s] End delay calculation. (MEM=1772.91 CPU=0:00:00.2 REAL=0:00:00.0)
[05/15 21:15:51    127s] End delay calculation (fullDC). (MEM=1772.91 CPU=0:00:00.3 REAL=0:00:01.0)
[05/15 21:15:51    127s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1772.9M) ***
[05/15 21:15:51    128s] Setting all clocks to propagated mode.
[05/15 21:15:51    128s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.8 real=0:00:00.9)
[05/15 21:15:51    128s] Clock DAG stats after update timingGraph:
[05/15 21:15:51    128s]   cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 21:15:51    128s]   misc counts      : r=1, pp=0
[05/15 21:15:51    128s]   cell areas       : b=84.132um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14484.132um^2
[05/15 21:15:51    128s]   cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/15 21:15:51    128s]   sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 21:15:51    128s]   wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.233pF, total=0.317pF
[05/15 21:15:51    128s]   wire lengths     : top=0.000um, trunk=1486.810um, leaf=3556.330um, total=5043.140um
[05/15 21:15:51    128s]   hp wire lengths  : top=0.000um, trunk=1661.030um, leaf=1251.240um, total=2912.270um
[05/15 21:15:51    128s] Clock DAG net violations after update timingGraph:
[05/15 21:15:51    128s]   Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/15 21:15:51    128s]   Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 21:15:51    128s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/15 21:15:51    128s]   Trunk : target=0.100ns count=15 avg=0.073ns sd=0.025ns min=0.000ns max=0.099ns {2 <= 0.060ns, 7 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[05/15 21:15:51    128s]   Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.003ns min=0.092ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 21:15:51    128s] Clock DAG library cell distribution after update timingGraph {count}:
[05/15 21:15:51    128s]    Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 3 CLKBUFX2: 9 
[05/15 21:15:51    128s]  Logics: PADDI: 1 
[05/15 21:15:51    128s] Clock DAG hash after update timingGraph: 9482602045549682505 12280561461377461641
[05/15 21:15:51    128s] Clock DAG hash after update timingGraph: 9482602045549682505 12280561461377461641
[05/15 21:15:51    128s] Primary reporting skew groups after update timingGraph:
[05/15 21:15:51    128s]   skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.856, max=2.863, avg=2.859, sd=0.002], skew [0.008 vs 0.105], 100% {2.856, 2.863} (wid=1.015 ws=0.005) (gid=1.849 gs=0.004)
[05/15 21:15:51    128s]       min path sink: mcs4_core_ram_0_ram1_ram_array_reg[1][3]/CK
[05/15 21:15:51    128s]       max path sink: mcs4_core_shiftreg_shifter_reg[9]/CK
[05/15 21:15:51    128s] Skew group summary after update timingGraph:
[05/15 21:15:51    128s]   skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.856, max=2.863, avg=2.859, sd=0.002], skew [0.008 vs 0.105], 100% {2.856, 2.863} (wid=1.015 ws=0.005) (gid=1.849 gs=0.004)
[05/15 21:15:51    128s]   skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.856, max=2.863, avg=2.859, sd=0.002], skew [0.008 vs 0.105], 100% {2.856, 2.863} (wid=1.015 ws=0.005) (gid=1.849 gs=0.004)
[05/15 21:15:51    128s] Logging CTS constraint violations...
[05/15 21:15:51    128s]   Clock tree My_CLK has 1 max_capacitance violation and 1 slew violation.
[05/15 21:15:51    128s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree My_CLK at (130.710,500.000), in power domain auto-default. Achieved capacitance of 2.387pF.
[05/15 21:15:51    128s] Type 'man IMPCCOPT-1033' for more detail.
[05/15 21:15:51    128s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 95 slew violations below cell CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX20) at (544.800,480.920), in power domain auto-default with half corner DelayCorner_WC:both.late. The worst violation was at the pin mcs4_core_i4004_tio_board_timing_generator_m12_reg/CK with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.
[05/15 21:15:51    128s] 
[05/15 21:15:51    128s] Type 'man IMPCCOPT-1007' for more detail.
[05/15 21:15:51    128s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 3.000ns (+/- 0.052ns) for skew group My_CLK/ConstraintMode_WC. Achieved shortest insertion delay of 2.856ns.
[05/15 21:15:51    128s] Type 'man IMPCCOPT-1026' for more detail.
[05/15 21:15:51    128s] Logging CTS constraint violations done.
[05/15 21:15:51    128s] Tidy Up And Update Timing done. (took cpu=0:00:00.8 real=0:00:00.9)
[05/15 21:15:51    128s] Runtime done. (took cpu=0:00:36.4 real=0:00:42.0)
[05/15 21:15:51    128s] Runtime Report Coverage % = 99.8
[05/15 21:15:51    128s] Runtime Summary
[05/15 21:15:51    128s] ===============
[05/15 21:15:51    128s] Clock Runtime:  (46%) Core CTS          19.28 (Init 2.94, Construction 3.83, Implementation 8.43, eGRPC 0.78, PostConditioning 1.07, Other 2.23)
[05/15 21:15:51    128s] Clock Runtime:  (43%) CTS services      18.24 (RefinePlace 0.83, EarlyGlobalClock 3.81, NanoRoute 13.01, ExtractRC 0.59, TimingAnalysis 0.00)
[05/15 21:15:51    128s] Clock Runtime:  (10%) Other CTS          4.38 (Init 1.22, CongRepair/EGR-DP 2.30, TimingUpdate 0.86, Other 0.00)
[05/15 21:15:51    128s] Clock Runtime: (100%) Total             41.90
[05/15 21:15:51    128s] 
[05/15 21:15:51    128s] 
[05/15 21:15:51    128s] Runtime Summary:
[05/15 21:15:51    128s] ================
[05/15 21:15:51    128s] 
[05/15 21:15:51    128s] ------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:51    128s] wall   % time  children  called  name
[05/15 21:15:51    128s] ------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:51    128s] 41.97  100.00   41.97      0       
[05/15 21:15:51    128s] 41.97  100.00   41.90      1     Runtime
[05/15 21:15:51    128s]  0.09    0.22    0.09      1     CCOpt::Phase::Initialization
[05/15 21:15:51    128s]  0.09    0.22    0.09      1       Check Prerequisites
[05/15 21:15:51    128s]  0.09    0.21    0.00      1         Leaving CCOpt scope - CheckPlace
[05/15 21:15:51    128s]  3.97    9.45    3.92      1     CCOpt::Phase::PreparingToBalance
[05/15 21:15:51    128s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[05/15 21:15:51    128s]  1.13    2.69    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/15 21:15:51    128s]  0.23    0.56    0.19      1       Legalization setup
[05/15 21:15:51    128s]  0.17    0.42    0.00      2         Leaving CCOpt scope - Initializing placement interface
[05/15 21:15:51    128s]  0.01    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/15 21:15:51    128s]  2.56    6.10    0.00      1       Validating CTS configuration
[05/15 21:15:51    128s]  0.00    0.00    0.00      1         Checking module port directions
[05/15 21:15:51    128s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 21:15:51    128s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[05/15 21:15:51    128s]  0.10    0.24    0.06      1     Preparing To Balance
[05/15 21:15:51    128s]  0.01    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/15 21:15:51    128s]  0.05    0.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/15 21:15:51    128s]  7.46   17.78    7.46      1     CCOpt::Phase::Construction
[05/15 21:15:51    128s]  4.62   11.01    4.61      1       Stage::Clustering
[05/15 21:15:51    128s]  1.19    2.83    1.05      1         Clustering
[05/15 21:15:51    128s]  0.01    0.01    0.00      1           Initialize for clustering
[05/15 21:15:51    128s]  0.51    1.20    0.00      1           Bottom-up phase
[05/15 21:15:51    128s]  0.54    1.27    0.51      1           Legalizing clock trees
[05/15 21:15:51    128s]  0.34    0.81    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/15 21:15:51    128s]  0.01    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[05/15 21:15:51    128s]  0.09    0.21    0.00      1             Leaving CCOpt scope - Initializing placement interface
[05/15 21:15:51    128s]  0.07    0.16    0.00      1             Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 21:15:51    128s]  3.42    8.16    3.34      1         CongRepair After Initial Clustering
[05/15 21:15:51    128s]  3.15    7.50    2.94      1           Leaving CCOpt scope - Early Global Route
[05/15 21:15:51    128s]  1.71    4.08    0.00      1             Early Global Route - eGR only step
[05/15 21:15:51    128s]  1.23    2.93    0.00      1             Congestion Repair
[05/15 21:15:51    128s]  0.15    0.35    0.00      1           Leaving CCOpt scope - extractRC
[05/15 21:15:51    128s]  0.05    0.12    0.00      1           Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 21:15:51    128s]  0.13    0.31    0.13      1       Stage::DRV Fixing
[05/15 21:15:51    128s]  0.07    0.17    0.00      1         Fixing clock tree slew time and max cap violations
[05/15 21:15:51    128s]  0.06    0.14    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/15 21:15:51    128s]  2.72    6.47    2.71      1       Stage::Insertion Delay Reduction
[05/15 21:15:51    128s]  0.02    0.04    0.00      1         Removing unnecessary root buffering
[05/15 21:15:51    128s]  0.02    0.05    0.00      1         Removing unconstrained drivers
[05/15 21:15:51    128s]  0.03    0.08    0.00      1         Reducing insertion delay 1
[05/15 21:15:51    128s]  0.60    1.42    0.00      1         Removing longest path buffering
[05/15 21:15:51    128s]  2.04    4.87    0.00      1         Reducing insertion delay 2
[05/15 21:15:51    128s]  8.52   20.29    8.51      1     CCOpt::Phase::Implementation
[05/15 21:15:51    128s]  0.41    0.98    0.41      1       Stage::Reducing Power
[05/15 21:15:51    128s]  0.05    0.12    0.00      1         Improving clock tree routing
[05/15 21:15:51    128s]  0.33    0.79    0.00      1         Reducing clock tree power 1
[05/15 21:15:51    128s]  0.00    0.00    0.00      2           Legalizing clock trees
[05/15 21:15:51    128s]  0.02    0.06    0.00      1         Reducing clock tree power 2
[05/15 21:15:51    128s]  3.94    9.39    3.89      1       Stage::Balancing
[05/15 21:15:51    128s]  3.61    8.60    3.55      1         Approximately balancing fragments step
[05/15 21:15:51    128s]  0.07    0.17    0.00      1           Resolve constraints - Approximately balancing fragments
[05/15 21:15:51    128s]  0.02    0.06    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/15 21:15:51    128s]  0.06    0.14    0.00      1           Moving gates to improve sub-tree skew
[05/15 21:15:51    128s]  0.25    0.59    0.00      1           Approximately balancing fragments bottom up
[05/15 21:15:51    128s]  3.15    7.51    0.00      1           Approximately balancing fragments, wire and cell delays
[05/15 21:15:51    128s]  0.07    0.18    0.00      1         Improving fragments clock skew
[05/15 21:15:51    128s]  0.10    0.24    0.08      1         Approximately balancing step
[05/15 21:15:51    128s]  0.05    0.11    0.00      1           Resolve constraints - Approximately balancing
[05/15 21:15:51    128s]  0.03    0.07    0.00      1           Approximately balancing, wire and cell delays
[05/15 21:15:51    128s]  0.02    0.05    0.00      1         Fixing clock tree overload
[05/15 21:15:51    128s]  0.09    0.22    0.00      1         Approximately balancing paths
[05/15 21:15:51    128s]  4.05    9.64    4.00      1       Stage::Polishing
[05/15 21:15:51    128s]  0.05    0.13    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 21:15:51    128s]  0.05    0.11    0.00      1         Merging balancing drivers for power
[05/15 21:15:51    128s]  0.07    0.17    0.00      1         Improving clock skew
[05/15 21:15:51    128s]  1.93    4.60    1.83      1         Moving gates to reduce wire capacitance
[05/15 21:15:51    128s]  0.05    0.12    0.00      2           Artificially removing short and long paths
[05/15 21:15:51    128s]  0.22    0.52    0.01      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[05/15 21:15:51    128s]  0.01    0.02    0.00      1             Legalizing clock trees
[05/15 21:15:51    128s]  0.79    1.89    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[05/15 21:15:51    128s]  0.00    0.01    0.00      1             Legalizing clock trees
[05/15 21:15:51    128s]  0.13    0.31    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[05/15 21:15:51    128s]  0.01    0.01    0.00      1             Legalizing clock trees
[05/15 21:15:51    128s]  0.64    1.52    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[05/15 21:15:51    128s]  0.00    0.01    0.00      1             Legalizing clock trees
[05/15 21:15:51    128s]  0.26    0.62    0.04      1         Reducing clock tree power 3
[05/15 21:15:51    128s]  0.04    0.09    0.00      1           Artificially removing short and long paths
[05/15 21:15:51    128s]  0.00    0.01    0.00      1           Legalizing clock trees
[05/15 21:15:51    128s]  0.30    0.70    0.00      1         Improving insertion delay
[05/15 21:15:51    128s]  1.33    3.18    1.18      1         Wire Opt OverFix
[05/15 21:15:51    128s]  1.14    2.71    1.08      1           Wire Reduction extra effort
[05/15 21:15:51    128s]  0.02    0.05    0.00      1             Artificially removing short and long paths
[05/15 21:15:51    128s]  0.01    0.01    0.00      1             Global shorten wires A0
[05/15 21:15:51    128s]  0.83    1.98    0.00      2             Move For Wirelength - core
[05/15 21:15:51    128s]  0.01    0.02    0.00      1             Global shorten wires A1
[05/15 21:15:51    128s]  0.12    0.28    0.00      1             Global shorten wires B
[05/15 21:15:51    128s]  0.10    0.24    0.00      1             Move For Wirelength - branch
[05/15 21:15:51    128s]  0.04    0.10    0.04      1           Optimizing orientation
[05/15 21:15:51    128s]  0.04    0.10    0.00      1             FlipOpt
[05/15 21:15:51    128s]  0.11    0.27    0.09      1       Stage::Updating netlist
[05/15 21:15:51    128s]  0.01    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/15 21:15:51    128s]  0.08    0.20    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/15 21:15:51    128s]  3.15    7.51    2.94      1     CCOpt::Phase::eGRPC
[05/15 21:15:51    128s]  1.92    4.57    1.89      1       Leaving CCOpt scope - Routing Tools
[05/15 21:15:51    128s]  1.89    4.50    0.00      1         Early Global Route - eGR only step
[05/15 21:15:51    128s]  0.22    0.52    0.00      1       Leaving CCOpt scope - extractRC
[05/15 21:15:51    128s]  0.11    0.25    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/15 21:15:51    128s]  0.04    0.09    0.04      1       Reset bufferability constraints
[05/15 21:15:51    128s]  0.04    0.09    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 21:15:51    128s]  0.06    0.15    0.01      1       eGRPC Moving buffers
[05/15 21:15:51    128s]  0.01    0.02    0.00      1         Violation analysis
[05/15 21:15:51    128s]  0.08    0.20    0.04      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[05/15 21:15:51    128s]  0.04    0.10    0.00      1         Artificially removing long paths
[05/15 21:15:51    128s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[05/15 21:15:51    128s]  0.04    0.10    0.00      1       eGRPC Fixing DRVs
[05/15 21:15:51    128s]  0.01    0.03    0.00      1       Reconnecting optimized routes
[05/15 21:15:51    128s]  0.01    0.02    0.00      1       Violation analysis
[05/15 21:15:51    128s]  0.18    0.42    0.00      1       Moving clock insts towards fanout
[05/15 21:15:51    128s]  0.01    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/15 21:15:51    128s]  0.27    0.64    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/15 21:15:51    128s] 16.43   39.15   16.35      1     CCOpt::Phase::Routing
[05/15 21:15:51    128s] 16.09   38.34   15.94      1       Leaving CCOpt scope - Routing Tools
[05/15 21:15:51    128s]  1.85    4.42    0.00      1         Early Global Route - eGR->Nr High Frequency step
[05/15 21:15:51    128s] 13.01   31.00    0.00      1         NanoRoute
[05/15 21:15:51    128s]  1.07    2.56    0.00      1         Route Remaining Unrouted Nets
[05/15 21:15:51    128s]  0.23    0.54    0.00      1       Leaving CCOpt scope - extractRC
[05/15 21:15:51    128s]  0.03    0.07    0.00      1       Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 21:15:51    128s]  1.21    2.88    1.07      1     CCOpt::Phase::PostConditioning
[05/15 21:15:51    128s]  0.14    0.34    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/15 21:15:51    128s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/15 21:15:51    128s]  0.07    0.17    0.00      1       PostConditioning Upsizing To Fix DRVs
[05/15 21:15:51    128s]  0.05    0.11    0.00      1       Recomputing CTS skew targets
[05/15 21:15:51    128s]  0.19    0.45    0.00      1       PostConditioning Fixing DRVs
[05/15 21:15:51    128s]  0.34    0.80    0.00      1       Buffering to fix DRVs
[05/15 21:15:51    128s]  0.05    0.12    0.00      1       PostConditioning Fixing Skew by cell sizing
[05/15 21:15:51    128s]  0.04    0.10    0.00      1       Reconnecting optimized routes
[05/15 21:15:51    128s]  0.02    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/15 21:15:51    128s]  0.14    0.34    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/15 21:15:51    128s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[05/15 21:15:51    128s]  0.04    0.09    0.00      1       Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 21:15:51    128s]  0.07    0.16    0.00      1     Post-balance tidy up or trial balance steps
[05/15 21:15:51    128s]  0.90    2.15    0.86      1     Tidy Up And Update Timing
[05/15 21:15:51    128s]  0.86    2.04    0.00      1       External - Set all clocks to propagated mode
[05/15 21:15:51    128s] ------------------------------------------------------------------------------------------------------------------------
[05/15 21:15:51    128s] 
[05/15 21:15:51    128s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/15 21:15:51    128s] Synthesizing clock trees with CCOpt done.
[05/15 21:15:51    128s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/15 21:15:51    128s] Type 'man IMPSP-9025' for more detail.
[05/15 21:15:51    128s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1248.6M, totSessionCpu=0:02:08 **
[05/15 21:15:51    128s] GigaOpt running with 1 threads.
[05/15 21:15:51    128s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 21:15:51    128s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 21:15:51    128s] *** InitOpt #1 [begin] : totSession cpu/real = 0:02:08.3/0:05:10.8 (0.4), mem = 1600.5M
[05/15 21:15:51    128s] OPERPROF: Starting DPlace-Init at level 1, MEM:1600.5M, EPOCH TIME: 1747358151.617561
[05/15 21:15:51    128s] z: 2, totalTracks: 1
[05/15 21:15:51    128s] z: 4, totalTracks: 1
[05/15 21:15:51    128s] z: 6, totalTracks: 1
[05/15 21:15:51    128s] z: 8, totalTracks: 1
[05/15 21:15:51    128s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:15:51    128s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1600.5M, EPOCH TIME: 1747358151.625469
[05/15 21:15:51    128s] 
[05/15 21:15:51    128s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:51    128s] OPERPROF:     Starting CMU at level 3, MEM:1600.5M, EPOCH TIME: 1747358151.676825
[05/15 21:15:51    128s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1600.5M, EPOCH TIME: 1747358151.681064
[05/15 21:15:51    128s] 
[05/15 21:15:51    128s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:15:51    128s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.060, MEM:1600.5M, EPOCH TIME: 1747358151.685307
[05/15 21:15:51    128s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1600.5M, EPOCH TIME: 1747358151.685463
[05/15 21:15:51    128s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1600.5M, EPOCH TIME: 1747358151.685559
[05/15 21:15:51    128s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1600.5MB).
[05/15 21:15:51    128s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:1600.5M, EPOCH TIME: 1747358151.686374
[05/15 21:15:51    128s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1600.5M, EPOCH TIME: 1747358151.686699
[05/15 21:15:51    128s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:1600.5M, EPOCH TIME: 1747358151.700601
[05/15 21:15:51    128s] 
[05/15 21:15:51    128s] Creating Lib Analyzer ...
[05/15 21:15:51    128s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 21:15:51    128s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 21:15:51    128s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:15:51    128s] 
[05/15 21:15:51    128s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:15:52    129s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:09 mem=1624.6M
[05/15 21:15:52    129s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:09 mem=1624.6M
[05/15 21:15:52    129s] Creating Lib Analyzer, finished. 
[05/15 21:15:52    129s] Effort level <high> specified for reg2reg path_group
[05/15 21:15:52    129s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1281.9M, totSessionCpu=0:02:09 **
[05/15 21:15:52    129s] *** optDesign -postCTS ***
[05/15 21:15:52    129s] DRC Margin: user margin 0.0; extra margin 0.2
[05/15 21:15:52    129s] Hold Target Slack: user slack 0
[05/15 21:15:52    129s] Setup Target Slack: user slack 0; extra slack 0.0
[05/15 21:15:52    129s] setUsefulSkewMode -ecoRoute false
[05/15 21:15:52    129s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/15 21:15:52    129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1626.6M, EPOCH TIME: 1747358152.875284
[05/15 21:15:52    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:1626.6M, EPOCH TIME: 1747358152.910599
[05/15 21:15:52    129s] Multi-VT timing optimization disabled based on library information.
[05/15 21:15:52    129s] 
[05/15 21:15:52    129s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:15:52    129s] Deleting Lib Analyzer.
[05/15 21:15:52    129s] 
[05/15 21:15:52    129s] TimeStamp Deleting Cell Server End ...
[05/15 21:15:52    129s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 21:15:52    129s] 
[05/15 21:15:52    129s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:15:52    129s] Summary for sequential cells identification: 
[05/15 21:15:52    129s]   Identified SBFF number: 104
[05/15 21:15:52    129s]   Identified MBFF number: 16
[05/15 21:15:52    129s]   Identified SB Latch number: 0
[05/15 21:15:52    129s]   Identified MB Latch number: 0
[05/15 21:15:52    129s]   Not identified SBFF number: 16
[05/15 21:15:52    129s]   Not identified MBFF number: 0
[05/15 21:15:52    129s]   Not identified SB Latch number: 0
[05/15 21:15:52    129s]   Not identified MB Latch number: 0
[05/15 21:15:52    129s]   Number of sequential cells which are not FFs: 32
[05/15 21:15:52    129s]  Visiting view : AnalysisView_WC
[05/15 21:15:52    129s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:15:52    129s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:15:52    129s]  Visiting view : AnalysisView_BC
[05/15 21:15:52    129s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:15:52    129s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:15:52    129s]  Visiting view : AnalysisView_WC
[05/15 21:15:52    129s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:15:52    129s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:15:52    129s]  Visiting view : AnalysisView_BC
[05/15 21:15:52    129s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:15:52    129s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:15:52    129s] TLC MultiMap info (StdDelay):
[05/15 21:15:52    129s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:15:52    129s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:15:52    129s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 21:15:52    129s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:15:52    129s]  Setting StdDelay to: 38ps
[05/15 21:15:52    129s] 
[05/15 21:15:52    129s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:15:53    129s] 
[05/15 21:15:53    129s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:15:53    129s] 
[05/15 21:15:53    129s] TimeStamp Deleting Cell Server End ...
[05/15 21:15:53    129s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1626.6M, EPOCH TIME: 1747358153.023861
[05/15 21:15:53    129s] All LLGs are deleted
[05/15 21:15:53    129s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1626.6M, EPOCH TIME: 1747358153.024018
[05/15 21:15:53    129s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1626.6M, EPOCH TIME: 1747358153.024370
[05/15 21:15:53    129s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1618.6M, EPOCH TIME: 1747358153.027665
[05/15 21:15:53    129s] Start to check current routing status for nets...
[05/15 21:15:53    129s] All nets are already routed correctly.
[05/15 21:15:53    129s] End to check current routing status for nets (mem=1618.6M)
[05/15 21:15:53    129s] 
[05/15 21:15:53    129s] Creating Lib Analyzer ...
[05/15 21:15:53    129s] 
[05/15 21:15:53    129s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:15:53    129s] Summary for sequential cells identification: 
[05/15 21:15:53    129s]   Identified SBFF number: 104
[05/15 21:15:53    129s]   Identified MBFF number: 16
[05/15 21:15:53    129s]   Identified SB Latch number: 0
[05/15 21:15:53    129s]   Identified MB Latch number: 0
[05/15 21:15:53    129s]   Not identified SBFF number: 16
[05/15 21:15:53    129s]   Not identified MBFF number: 0
[05/15 21:15:53    129s]   Not identified SB Latch number: 0
[05/15 21:15:53    129s]   Not identified MB Latch number: 0
[05/15 21:15:53    129s]   Number of sequential cells which are not FFs: 32
[05/15 21:15:53    129s]  Visiting view : AnalysisView_WC
[05/15 21:15:53    129s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 21:15:53    129s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:15:53    129s]  Visiting view : AnalysisView_BC
[05/15 21:15:53    129s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 21:15:53    129s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:15:53    129s]  Visiting view : AnalysisView_WC
[05/15 21:15:53    129s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 21:15:53    129s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:15:53    129s]  Visiting view : AnalysisView_BC
[05/15 21:15:53    129s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 21:15:53    129s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:15:53    129s] TLC MultiMap info (StdDelay):
[05/15 21:15:53    129s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:15:53    129s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:15:53    129s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/15 21:15:53    129s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/15 21:15:53    129s]  Setting StdDelay to: 41.7ps
[05/15 21:15:53    129s] 
[05/15 21:15:53    129s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:15:53    129s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 21:15:53    129s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 21:15:53    129s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:15:53    129s] 
[05/15 21:15:53    129s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:15:53    130s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:10 mem=1628.6M
[05/15 21:15:53    130s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:10 mem=1628.6M
[05/15 21:15:53    130s] Creating Lib Analyzer, finished. 
[05/15 21:15:53    130s] ### Creating TopoMgr, started
[05/15 21:15:53    130s] ### Creating TopoMgr, finished
[05/15 21:15:53    130s] 
[05/15 21:15:53    130s] Footprint cell information for calculating maxBufDist
[05/15 21:15:53    130s] *info: There are 10 candidate Buffer cells
[05/15 21:15:53    130s] *info: There are 12 candidate Inverter cells
[05/15 21:15:53    130s] 
[05/15 21:15:54    131s] #optDebug: Start CG creation (mem=1657.2M)
[05/15 21:15:54    131s]  ...initializing CG  maxDriveDist 1248.131000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 124.813000 
[05/15 21:15:54    131s] (cpu=0:00:00.2, mem=1852.5M)
[05/15 21:15:54    131s]  ...processing cgPrt (cpu=0:00:00.2, mem=1852.5M)
[05/15 21:15:54    131s]  ...processing cgEgp (cpu=0:00:00.2, mem=1852.5M)
[05/15 21:15:54    131s]  ...processing cgPbk (cpu=0:00:00.2, mem=1852.5M)
[05/15 21:15:54    131s]  ...processing cgNrb(cpu=0:00:00.2, mem=1852.5M)
[05/15 21:15:54    131s]  ...processing cgObs (cpu=0:00:00.2, mem=1852.5M)
[05/15 21:15:54    131s]  ...processing cgCon (cpu=0:00:00.2, mem=1852.5M)
[05/15 21:15:54    131s]  ...processing cgPdm (cpu=0:00:00.2, mem=1852.5M)
[05/15 21:15:54    131s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1852.5M)
[05/15 21:15:54    131s] Compute RC Scale Done ...
[05/15 21:15:54    131s] All LLGs are deleted
[05/15 21:15:54    131s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1843.0M, EPOCH TIME: 1747358154.798872
[05/15 21:15:54    131s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1843.0M, EPOCH TIME: 1747358154.799360
[05/15 21:15:54    131s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1843.0M, EPOCH TIME: 1747358154.800032
[05/15 21:15:54    131s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1843.0M, EPOCH TIME: 1747358154.806136
[05/15 21:15:54    131s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1843.0M, EPOCH TIME: 1747358154.834144
[05/15 21:15:54    131s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1843.0M, EPOCH TIME: 1747358154.834811
[05/15 21:15:54    131s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1843.0M, EPOCH TIME: 1747358154.845532
[05/15 21:15:54    131s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.000, MEM:1843.0M, EPOCH TIME: 1747358154.845866
[05/15 21:15:54    131s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.047, MEM:1843.0M, EPOCH TIME: 1747358154.853060
[05/15 21:15:54    131s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.055, MEM:1843.0M, EPOCH TIME: 1747358154.855197
[05/15 21:15:54    131s] Starting delay calculation for Setup views
[05/15 21:15:54    131s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:15:54    131s] #################################################################################
[05/15 21:15:54    131s] # Design Stage: PreRoute
[05/15 21:15:54    131s] # Design Name: mcs4_pad_frame
[05/15 21:15:54    131s] # Design Mode: 45nm
[05/15 21:15:54    131s] # Analysis Mode: MMMC OCV 
[05/15 21:15:54    131s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:15:54    131s] # Signoff Settings: SI Off 
[05/15 21:15:54    131s] #################################################################################
[05/15 21:15:54    131s] Calculate early delays in OCV mode...
[05/15 21:15:54    131s] Calculate late delays in OCV mode...
[05/15 21:15:54    131s] Calculate early delays in OCV mode...
[05/15 21:15:54    131s] Calculate late delays in OCV mode...
[05/15 21:15:54    131s] Topological Sorting (REAL = 0:00:00.0, MEM = 1843.0M, InitMEM = 1843.0M)
[05/15 21:15:54    131s] Start delay calculation (fullDC) (1 T). (MEM=1842.98)
[05/15 21:15:55    131s] End AAE Lib Interpolated Model. (MEM=1862.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:55    131s] Total number of fetched objects 1925
[05/15 21:15:55    132s] Total number of fetched objects 1925
[05/15 21:15:55    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:15:55    132s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 21:15:55    132s] End delay calculation. (MEM=1846.98 CPU=0:00:00.6 REAL=0:00:00.0)
[05/15 21:15:55    132s] End delay calculation (fullDC). (MEM=1846.98 CPU=0:00:00.8 REAL=0:00:00.0)
[05/15 21:15:55    132s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1847.0M) ***
[05/15 21:15:55    132s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:12 mem=1847.0M)
[05/15 21:15:56    132s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.826  | 45.878  | 40.826  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |     7 (431)      |   -1.133   |     11 (443)     |
|   max_fanout   |     23 (23)      |     0      |     30 (30)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.252%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1409.1M, totSessionCpu=0:02:13 **
[05/15 21:15:56    132s] *** InitOpt #1 [finish] : cpu/real = 0:00:04.2/0:00:04.6 (0.9), totSession cpu/real = 0:02:12.5/0:05:15.3 (0.4), mem = 1759.2M
[05/15 21:15:56    132s] 
[05/15 21:15:56    132s] =============================================================================================
[05/15 21:15:56    132s]  Step TAT Report for InitOpt #1                                                 21.12-s106_1
[05/15 21:15:56    132s] =============================================================================================
[05/15 21:15:56    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:15:56    132s] ---------------------------------------------------------------------------------------------
[05/15 21:15:56    132s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:15:56    132s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.5 % )     0:00:01.4 /  0:00:01.2    0.9
[05/15 21:15:56    132s] [ DrvReport              ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.0    1.0
[05/15 21:15:56    132s] [ CellServerInit         ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.0    0.5
[05/15 21:15:56    132s] [ LibAnalyzerInit        ]      2   0:00:01.8  (  39.2 % )     0:00:01.8 /  0:00:01.7    1.0
[05/15 21:15:56    132s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:15:56    132s] [ SteinerInterfaceInit   ]      1   0:00:00.8  (  18.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/15 21:15:56    132s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:15:56    132s] [ TimingUpdate           ]      1   0:00:00.1  (   2.1 % )     0:00:01.1 /  0:00:01.0    0.9
[05/15 21:15:56    132s] [ FullDelayCalc          ]      1   0:00:01.0  (  22.4 % )     0:00:01.0 /  0:00:00.9    0.9
[05/15 21:15:56    132s] [ TimingReport           ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:15:56    132s] [ MISC                   ]          0:00:00.5  (  10.9 % )     0:00:00.5 /  0:00:00.5    0.9
[05/15 21:15:56    132s] ---------------------------------------------------------------------------------------------
[05/15 21:15:56    132s]  InitOpt #1 TOTAL                   0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.2    0.9
[05/15 21:15:56    132s] ---------------------------------------------------------------------------------------------
[05/15 21:15:56    132s] 
[05/15 21:15:56    132s] ** INFO : this run is activating low effort ccoptDesign flow
[05/15 21:15:56    132s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:15:56    132s] ### Creating PhyDesignMc. totSessionCpu=0:02:13 mem=1759.2M
[05/15 21:15:56    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:1759.2M, EPOCH TIME: 1747358156.169132
[05/15 21:15:56    132s] z: 2, totalTracks: 1
[05/15 21:15:56    132s] z: 4, totalTracks: 1
[05/15 21:15:56    132s] z: 6, totalTracks: 1
[05/15 21:15:56    132s] z: 8, totalTracks: 1
[05/15 21:15:56    132s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:15:56    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1759.2M, EPOCH TIME: 1747358156.174636
[05/15 21:15:56    132s] 
[05/15 21:15:56    132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:56    132s] 
[05/15 21:15:56    132s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:15:56    132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.040, MEM:1759.2M, EPOCH TIME: 1747358156.214237
[05/15 21:15:56    132s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1759.2M, EPOCH TIME: 1747358156.217348
[05/15 21:15:56    132s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1759.2M, EPOCH TIME: 1747358156.217507
[05/15 21:15:56    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1759.2MB).
[05/15 21:15:56    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.049, MEM:1759.2M, EPOCH TIME: 1747358156.218026
[05/15 21:15:56    132s] TotalInstCnt at PhyDesignMc Initialization: 1,887
[05/15 21:15:56    132s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:13 mem=1759.2M
[05/15 21:15:56    132s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1759.2M, EPOCH TIME: 1747358156.268030
[05/15 21:15:56    132s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1759.2M, EPOCH TIME: 1747358156.276001
[05/15 21:15:56    132s] TotalInstCnt at PhyDesignMc Destruction: 1,887
[05/15 21:15:56    132s] OPTC: m1 20.0 20.0
[05/15 21:15:56    132s] #optDebug: fT-E <X 2 0 0 1>
[05/15 21:15:56    132s] -congRepairInPostCTS false                 # bool, default=false, private
[05/15 21:15:56    132s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[05/15 21:15:56    132s] Begin: GigaOpt Route Type Constraints Refinement
[05/15 21:15:56    132s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:02:12.8/0:05:15.7 (0.4), mem = 1759.2M
[05/15 21:15:56    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.1
[05/15 21:15:56    132s] ### Creating RouteCongInterface, started
[05/15 21:15:56    132s] 
[05/15 21:15:56    132s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 21:15:56    132s] 
[05/15 21:15:56    132s] #optDebug: {0, 1.000}
[05/15 21:15:56    132s] ### Creating RouteCongInterface, finished
[05/15 21:15:56    132s] Updated routing constraints on 0 nets.
[05/15 21:15:56    132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.1
[05/15 21:15:56    132s] Bottom Preferred Layer:
[05/15 21:15:56    132s] +---------------+------------+----------+
[05/15 21:15:56    132s] |     Layer     |    CLK     |   Rule   |
[05/15 21:15:56    132s] +---------------+------------+----------+
[05/15 21:15:56    132s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:15:56    132s] +---------------+------------+----------+
[05/15 21:15:56    132s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:12.9/0:05:15.8 (0.4), mem = 1759.2M
[05/15 21:15:56    132s] 
[05/15 21:15:56    132s] =============================================================================================
[05/15 21:15:56    132s]  Step TAT Report for CongRefineRouteType #1                                     21.12-s106_1
[05/15 21:15:56    132s] =============================================================================================
[05/15 21:15:56    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:15:56    132s] ---------------------------------------------------------------------------------------------
[05/15 21:15:56    132s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  62.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:15:56    132s] [ MISC                   ]          0:00:00.0  (  37.1 % )     0:00:00.0 /  0:00:00.1    1.1
[05/15 21:15:56    132s] ---------------------------------------------------------------------------------------------
[05/15 21:15:56    132s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:15:56    132s] ---------------------------------------------------------------------------------------------
[05/15 21:15:56    132s] 
[05/15 21:15:56    132s] End: GigaOpt Route Type Constraints Refinement
[05/15 21:15:56    132s] *** Starting optimizing excluded clock nets MEM= 1759.2M) ***
[05/15 21:15:56    132s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1759.2M) ***
[05/15 21:15:56    132s] *** Starting optimizing excluded clock nets MEM= 1759.2M) ***
[05/15 21:15:56    132s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1759.2M) ***
[05/15 21:15:56    132s] Info: Done creating the CCOpt slew target map.
[05/15 21:15:56    132s] Begin: GigaOpt high fanout net optimization
[05/15 21:15:56    132s] GigaOpt HFN: use maxLocalDensity 1.2
[05/15 21:15:56    132s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/15 21:15:56    132s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:02:12.9/0:05:15.9 (0.4), mem = 1759.2M
[05/15 21:15:56    132s] Info: 21 io nets excluded
[05/15 21:15:56    132s] Info: 21 nets with fixed/cover wires excluded.
[05/15 21:15:56    132s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:15:56    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.2
[05/15 21:15:56    132s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:15:56    132s] ### Creating PhyDesignMc. totSessionCpu=0:02:13 mem=1759.2M
[05/15 21:15:56    132s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:15:56    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:1759.2M, EPOCH TIME: 1747358156.710811
[05/15 21:15:56    132s] z: 2, totalTracks: 1
[05/15 21:15:56    132s] z: 4, totalTracks: 1
[05/15 21:15:56    132s] z: 6, totalTracks: 1
[05/15 21:15:56    132s] z: 8, totalTracks: 1
[05/15 21:15:56    132s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:15:56    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1759.2M, EPOCH TIME: 1747358156.715670
[05/15 21:15:56    132s] 
[05/15 21:15:56    132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:56    132s] 
[05/15 21:15:56    132s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:15:56    132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.041, MEM:1759.2M, EPOCH TIME: 1747358156.757021
[05/15 21:15:56    132s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1759.2M, EPOCH TIME: 1747358156.757145
[05/15 21:15:56    132s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1759.2M, EPOCH TIME: 1747358156.757212
[05/15 21:15:56    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1759.2MB).
[05/15 21:15:56    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.047, MEM:1759.2M, EPOCH TIME: 1747358156.757735
[05/15 21:15:56    132s] TotalInstCnt at PhyDesignMc Initialization: 1,887
[05/15 21:15:56    132s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:13 mem=1759.2M
[05/15 21:15:56    132s] ### Creating RouteCongInterface, started
[05/15 21:15:56    133s] 
[05/15 21:15:56    133s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 21:15:56    133s] 
[05/15 21:15:56    133s] #optDebug: {0, 1.000}
[05/15 21:15:56    133s] ### Creating RouteCongInterface, finished
[05/15 21:15:56    133s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:15:56    133s] ### Creating LA Mngr. totSessionCpu=0:02:13 mem=1759.2M
[05/15 21:15:56    133s] ### Creating LA Mngr, finished. totSessionCpu=0:02:13 mem=1759.2M
[05/15 21:15:57    133s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:15:57    133s] Total-nets :: 1909, Stn-nets :: 23, ratio :: 1.20482 %, Total-len 47743.8, Stn-len 214.11
[05/15 21:15:57    133s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1797.4M, EPOCH TIME: 1747358157.125985
[05/15 21:15:57    133s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1759.4M, EPOCH TIME: 1747358157.137717
[05/15 21:15:57    133s] TotalInstCnt at PhyDesignMc Destruction: 1,887
[05/15 21:15:57    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.2
[05/15 21:15:57    133s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.4/0:00:00.5 (0.9), totSession cpu/real = 0:02:13.3/0:05:16.3 (0.4), mem = 1759.4M
[05/15 21:15:57    133s] 
[05/15 21:15:57    133s] =============================================================================================
[05/15 21:15:57    133s]  Step TAT Report for DrvOpt #1                                                  21.12-s106_1
[05/15 21:15:57    133s] =============================================================================================
[05/15 21:15:57    133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:15:57    133s] ---------------------------------------------------------------------------------------------
[05/15 21:15:57    133s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:15:57    133s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  16.4 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 21:15:57    133s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  16.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:15:57    133s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:15:57    133s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:15:57    133s] [ MISC                   ]          0:00:00.3  (  67.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:15:57    133s] ---------------------------------------------------------------------------------------------
[05/15 21:15:57    133s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    0.9
[05/15 21:15:57    133s] ---------------------------------------------------------------------------------------------
[05/15 21:15:57    133s] 
[05/15 21:15:57    133s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/15 21:15:57    133s] End: GigaOpt high fanout net optimization
[05/15 21:15:57    133s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 21:15:57    133s] Deleting Lib Analyzer.
[05/15 21:15:57    133s] Begin: GigaOpt DRV Optimization
[05/15 21:15:57    133s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/15 21:15:57    133s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:02:13.4/0:05:16.4 (0.4), mem = 1775.4M
[05/15 21:15:57    133s] Info: 21 io nets excluded
[05/15 21:15:57    133s] Info: 21 nets with fixed/cover wires excluded.
[05/15 21:15:57    133s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:15:57    133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.3
[05/15 21:15:57    133s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:15:57    133s] ### Creating PhyDesignMc. totSessionCpu=0:02:13 mem=1775.4M
[05/15 21:15:57    133s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:15:57    133s] OPERPROF: Starting DPlace-Init at level 1, MEM:1775.4M, EPOCH TIME: 1747358157.244539
[05/15 21:15:57    133s] z: 2, totalTracks: 1
[05/15 21:15:57    133s] z: 4, totalTracks: 1
[05/15 21:15:57    133s] z: 6, totalTracks: 1
[05/15 21:15:57    133s] z: 8, totalTracks: 1
[05/15 21:15:57    133s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:15:57    133s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1775.4M, EPOCH TIME: 1747358157.249926
[05/15 21:15:57    133s] 
[05/15 21:15:57    133s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:57    133s] 
[05/15 21:15:57    133s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:15:57    133s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.051, MEM:1775.4M, EPOCH TIME: 1747358157.301250
[05/15 21:15:57    133s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1775.4M, EPOCH TIME: 1747358157.301424
[05/15 21:15:57    133s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1775.4M, EPOCH TIME: 1747358157.301511
[05/15 21:15:57    133s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1775.4MB).
[05/15 21:15:57    133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.057, MEM:1775.4M, EPOCH TIME: 1747358157.301981
[05/15 21:15:57    133s] TotalInstCnt at PhyDesignMc Initialization: 1,887
[05/15 21:15:57    133s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:13 mem=1775.4M
[05/15 21:15:57    133s] ### Creating RouteCongInterface, started
[05/15 21:15:57    133s] 
[05/15 21:15:57    133s] Creating Lib Analyzer ...
[05/15 21:15:57    133s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 21:15:57    133s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 21:15:57    133s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:15:57    133s] 
[05/15 21:15:57    133s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:15:58    134s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:14 mem=1775.4M
[05/15 21:15:58    134s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:14 mem=1775.4M
[05/15 21:15:58    134s] Creating Lib Analyzer, finished. 
[05/15 21:15:58    134s] 
[05/15 21:15:58    134s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 21:15:58    134s] 
[05/15 21:15:58    134s] #optDebug: {0, 1.000}
[05/15 21:15:58    134s] ### Creating RouteCongInterface, finished
[05/15 21:15:58    134s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:15:58    134s] ### Creating LA Mngr. totSessionCpu=0:02:14 mem=1775.4M
[05/15 21:15:58    134s] ### Creating LA Mngr, finished. totSessionCpu=0:02:14 mem=1775.4M
[05/15 21:15:58    134s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1832.6M, EPOCH TIME: 1747358158.537483
[05/15 21:15:58    134s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1832.6M, EPOCH TIME: 1747358158.537788
[05/15 21:15:58    134s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:15:58    134s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 21:15:58    134s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:15:58    134s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 21:15:58    134s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:15:58    134s] Info: violation cost 2843.587158 (cap = 0.000000, tran = 2843.587158, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:15:58    134s] |    24|   512|    -4.07|     2|     4|    -2.19|    23|    23|     0|     0|    40.83|     0.00|       0|       0|       0|  6.25%|          |         |
[05/15 21:15:59    135s] Info: violation cost 37.952229 (cap = 0.000000, tran = 37.952229, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:15:59    135s] |     4|    11|    -4.07|     2|     4|    -2.19|    27|    27|     0|     0|    41.01|     0.00|      11|       7|      10|  6.29%| 0:00:01.0|  1911.5M|
[05/15 21:15:59    135s] Info: violation cost 37.952229 (cap = 0.000000, tran = 37.952229, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:15:59    135s] |     4|    11|    -4.07|     2|     4|    -2.19|    27|    27|     0|     0|    41.01|     0.00|       0|       0|       0|  6.29%| 0:00:00.0|  1911.5M|
[05/15 21:15:59    135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:15:59    135s] 
[05/15 21:15:59    135s] ###############################################################################
[05/15 21:15:59    135s] #
[05/15 21:15:59    135s] #  Large fanout net report:  
[05/15 21:15:59    135s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 21:15:59    135s] #     - current density: 6.29
[05/15 21:15:59    135s] #
[05/15 21:15:59    135s] #  List of high fanout nets:
[05/15 21:15:59    135s] #
[05/15 21:15:59    135s] ###############################################################################
[05/15 21:15:59    135s] Bottom Preferred Layer:
[05/15 21:15:59    135s] +---------------+------------+----------+
[05/15 21:15:59    135s] |     Layer     |    CLK     |   Rule   |
[05/15 21:15:59    135s] +---------------+------------+----------+
[05/15 21:15:59    135s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:15:59    135s] +---------------+------------+----------+
[05/15 21:15:59    135s] 
[05/15 21:15:59    135s] 
[05/15 21:15:59    135s] =======================================================================
[05/15 21:15:59    135s]                 Reasons for remaining drv violations
[05/15 21:15:59    135s] =======================================================================
[05/15 21:15:59    135s] *info: Total 4 net(s) have violations which can't be fixed by DRV optimization.
[05/15 21:15:59    135s] 
[05/15 21:15:59    135s] MultiBuffering failure reasons
[05/15 21:15:59    135s] ------------------------------------------------
[05/15 21:15:59    135s] *info:     1 net(s): Could not be fixed because the gain is not enough.
[05/15 21:15:59    135s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[05/15 21:15:59    135s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/15 21:15:59    135s] 
[05/15 21:15:59    135s] 
[05/15 21:15:59    135s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1911.5M) ***
[05/15 21:15:59    135s] 
[05/15 21:15:59    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1911.5M, EPOCH TIME: 1747358159.436390
[05/15 21:15:59    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.012, MEM:1887.5M, EPOCH TIME: 1747358159.448678
[05/15 21:15:59    135s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1887.5M, EPOCH TIME: 1747358159.451441
[05/15 21:15:59    135s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1887.5M, EPOCH TIME: 1747358159.459314
[05/15 21:15:59    135s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1887.5M, EPOCH TIME: 1747358159.465649
[05/15 21:15:59    135s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.059, MEM:1887.5M, EPOCH TIME: 1747358159.524549
[05/15 21:15:59    135s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1887.5M, EPOCH TIME: 1747358159.524741
[05/15 21:15:59    135s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1887.5M, EPOCH TIME: 1747358159.524845
[05/15 21:15:59    135s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1887.5M, EPOCH TIME: 1747358159.528487
[05/15 21:15:59    135s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.003, MEM:1887.5M, EPOCH TIME: 1747358159.531443
[05/15 21:15:59    135s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.075, MEM:1887.5M, EPOCH TIME: 1747358159.534199
[05/15 21:15:59    135s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.085, MEM:1887.5M, EPOCH TIME: 1747358159.536846
[05/15 21:15:59    135s] TDRefine: refinePlace mode is spiral
[05/15 21:15:59    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.6
[05/15 21:15:59    135s] OPERPROF: Starting RefinePlace at level 1, MEM:1887.5M, EPOCH TIME: 1747358159.542195
[05/15 21:15:59    135s] *** Starting refinePlace (0:02:16 mem=1887.5M) ***
[05/15 21:15:59    135s] Total net bbox length = 3.863e+04 (2.034e+04 1.829e+04) (ext = 2.603e+03)
[05/15 21:15:59    135s] 
[05/15 21:15:59    135s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:15:59    135s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1887.5M, EPOCH TIME: 1747358159.552249
[05/15 21:15:59    135s]   Signal wire search tree: 3727 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:15:59    135s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.002, MEM:1887.5M, EPOCH TIME: 1747358159.554183
[05/15 21:15:59    135s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:59    135s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:59    135s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:59    135s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1887.5M, EPOCH TIME: 1747358159.563432
[05/15 21:15:59    135s] Starting refinePlace ...
[05/15 21:15:59    135s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:59    135s] One DDP V2 for no tweak run.
[05/15 21:15:59    135s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:15:59    135s]   Spread Effort: high, standalone mode, useDDP on.
[05/15 21:15:59    135s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1887.5MB) @(0:02:16 - 0:02:16).
[05/15 21:15:59    135s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:15:59    135s] wireLenOptFixPriorityInst 661 inst fixed
[05/15 21:15:59    135s] 
[05/15 21:15:59    135s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 21:15:59    135s] Move report: legalization moves 12 insts, mean move: 0.82 um, max move: 1.60 um spiral
[05/15 21:15:59    135s] 	Max move on inst (FE_OFC0_mcs4_core_clk1_pad): (521.00, 484.34) --> (522.60, 484.34)
[05/15 21:15:59    135s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/15 21:15:59    135s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:15:59    135s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1890.5MB) @(0:02:16 - 0:02:16).
[05/15 21:15:59    135s] Move report: Detail placement moves 12 insts, mean move: 0.82 um, max move: 1.60 um 
[05/15 21:15:59    135s] 	Max move on inst (FE_OFC0_mcs4_core_clk1_pad): (521.00, 484.34) --> (522.60, 484.34)
[05/15 21:15:59    135s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1890.5MB
[05/15 21:15:59    135s] Statistics of distance of Instance movement in refine placement:
[05/15 21:15:59    135s]   maximum (X+Y) =         1.60 um
[05/15 21:15:59    135s]   inst (FE_OFC0_mcs4_core_clk1_pad) with max move: (521, 484.34) -> (522.6, 484.34)
[05/15 21:15:59    135s]   mean    (X+Y) =         0.82 um
[05/15 21:15:59    135s] Summary Report:
[05/15 21:15:59    135s] Instances move: 12 (out of 1885 movable)
[05/15 21:15:59    135s] Instances flipped: 0
[05/15 21:15:59    135s] Mean displacement: 0.82 um
[05/15 21:15:59    135s] Max displacement: 1.60 um (Instance: FE_OFC0_mcs4_core_clk1_pad) (521, 484.34) -> (522.6, 484.34)
[05/15 21:15:59    135s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4
[05/15 21:15:59    135s] Total instances moved : 12
[05/15 21:15:59    135s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.157, MEM:1890.5M, EPOCH TIME: 1747358159.720148
[05/15 21:15:59    135s] Total net bbox length = 3.863e+04 (2.034e+04 1.829e+04) (ext = 2.603e+03)
[05/15 21:15:59    135s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1890.5MB
[05/15 21:15:59    135s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1890.5MB) @(0:02:16 - 0:02:16).
[05/15 21:15:59    135s] *** Finished refinePlace (0:02:16 mem=1890.5M) ***
[05/15 21:15:59    135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.6
[05/15 21:15:59    135s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.184, MEM:1890.5M, EPOCH TIME: 1747358159.725941
[05/15 21:15:59    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1890.5M, EPOCH TIME: 1747358159.735077
[05/15 21:15:59    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.009, MEM:1887.5M, EPOCH TIME: 1747358159.743716
[05/15 21:15:59    135s] *** maximum move = 1.60 um ***
[05/15 21:15:59    135s] *** Finished re-routing un-routed nets (1887.5M) ***
[05/15 21:15:59    135s] OPERPROF: Starting DPlace-Init at level 1, MEM:1887.5M, EPOCH TIME: 1747358159.753805
[05/15 21:15:59    135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1887.5M, EPOCH TIME: 1747358159.759246
[05/15 21:15:59    135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.059, MEM:1887.5M, EPOCH TIME: 1747358159.818653
[05/15 21:15:59    135s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1887.5M, EPOCH TIME: 1747358159.818806
[05/15 21:15:59    135s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1887.5M, EPOCH TIME: 1747358159.818902
[05/15 21:15:59    135s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1887.5M, EPOCH TIME: 1747358159.822359
[05/15 21:15:59    135s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1887.5M, EPOCH TIME: 1747358159.822595
[05/15 21:15:59    135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.069, MEM:1887.5M, EPOCH TIME: 1747358159.822718
[05/15 21:15:59    135s] 
[05/15 21:15:59    135s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1887.5M) ***
[05/15 21:15:59    135s] Total-nets :: 1927, Stn-nets :: 62, ratio :: 3.21744 %, Total-len 47609, Stn-len 5555.95
[05/15 21:15:59    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1868.4M, EPOCH TIME: 1747358159.867335
[05/15 21:15:59    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:1804.4M, EPOCH TIME: 1747358159.879897
[05/15 21:15:59    135s] TotalInstCnt at PhyDesignMc Destruction: 1,905
[05/15 21:15:59    135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.3
[05/15 21:15:59    135s] *** DrvOpt #2 [finish] : cpu/real = 0:00:02.4/0:00:02.7 (0.9), totSession cpu/real = 0:02:15.8/0:05:19.1 (0.4), mem = 1804.4M
[05/15 21:15:59    135s] 
[05/15 21:15:59    135s] =============================================================================================
[05/15 21:15:59    135s]  Step TAT Report for DrvOpt #2                                                  21.12-s106_1
[05/15 21:15:59    135s] =============================================================================================
[05/15 21:15:59    135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:15:59    135s] ---------------------------------------------------------------------------------------------
[05/15 21:15:59    135s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 21:15:59    135s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  30.4 % )     0:00:00.8 /  0:00:00.8    1.0
[05/15 21:15:59    135s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:15:59    135s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 21:15:59    135s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.2 % )     0:00:00.9 /  0:00:00.9    1.0
[05/15 21:15:59    135s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:15:59    135s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.7    0.9
[05/15 21:15:59    135s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:15:59    135s] [ OptEval                ]      4   0:00:00.5  (  19.7 % )     0:00:00.5 /  0:00:00.5    0.9
[05/15 21:15:59    135s] [ OptCommit              ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 21:15:59    135s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 21:15:59    135s] [ IncrDelayCalc          ]     17   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:15:59    135s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.4
[05/15 21:15:59    135s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 21:15:59    135s] [ RefinePlace            ]      1   0:00:00.4  (  15.6 % )     0:00:00.4 /  0:00:00.3    0.7
[05/15 21:15:59    135s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 21:15:59    135s] [ MISC                   ]          0:00:00.4  (  14.4 % )     0:00:00.4 /  0:00:00.3    0.9
[05/15 21:15:59    135s] ---------------------------------------------------------------------------------------------
[05/15 21:15:59    135s]  DrvOpt #2 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.4    0.9
[05/15 21:15:59    135s] ---------------------------------------------------------------------------------------------
[05/15 21:15:59    135s] 
[05/15 21:15:59    135s] End: GigaOpt DRV Optimization
[05/15 21:15:59    135s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/15 21:15:59    135s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1412.4M, totSessionCpu=0:02:16 **
[05/15 21:16:00    135s] Deleting Lib Analyzer.
[05/15 21:16:00    135s] 
[05/15 21:16:00    135s] Optimization is working on the following views:
[05/15 21:16:00    135s]   Setup views: AnalysisView_WC 
[05/15 21:16:00    135s]   Hold  views: AnalysisView_WC 
[05/15 21:16:00    135s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 21:16:00    135s] Begin: GigaOpt Global Optimization
[05/15 21:16:00    135s] *info: use new DP (enabled)
[05/15 21:16:00    135s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/15 21:16:00    135s] Info: 21 io nets excluded
[05/15 21:16:00    135s] Info: 21 nets with fixed/cover wires excluded.
[05/15 21:16:00    135s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:16:00    135s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:02:15.9/0:05:19.3 (0.4), mem = 1842.6M
[05/15 21:16:00    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.4
[05/15 21:16:00    135s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:16:00    135s] ### Creating PhyDesignMc. totSessionCpu=0:02:16 mem=1842.6M
[05/15 21:16:00    135s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:16:00    135s] OPERPROF: Starting DPlace-Init at level 1, MEM:1842.6M, EPOCH TIME: 1747358160.098818
[05/15 21:16:00    135s] z: 2, totalTracks: 1
[05/15 21:16:00    135s] z: 4, totalTracks: 1
[05/15 21:16:00    135s] z: 6, totalTracks: 1
[05/15 21:16:00    135s] z: 8, totalTracks: 1
[05/15 21:16:00    135s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:16:00    135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1842.6M, EPOCH TIME: 1747358160.105592
[05/15 21:16:00    135s] 
[05/15 21:16:00    135s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:16:00    135s] 
[05/15 21:16:00    135s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:16:00    135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.061, MEM:1842.6M, EPOCH TIME: 1747358160.166121
[05/15 21:16:00    135s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1842.6M, EPOCH TIME: 1747358160.166246
[05/15 21:16:00    135s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1842.6M, EPOCH TIME: 1747358160.166317
[05/15 21:16:00    135s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1842.6MB).
[05/15 21:16:00    135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.068, MEM:1842.6M, EPOCH TIME: 1747358160.167072
[05/15 21:16:00    136s] TotalInstCnt at PhyDesignMc Initialization: 1,905
[05/15 21:16:00    136s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:16 mem=1842.6M
[05/15 21:16:00    136s] ### Creating RouteCongInterface, started
[05/15 21:16:00    136s] 
[05/15 21:16:00    136s] Creating Lib Analyzer ...
[05/15 21:16:00    136s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 21:16:00    136s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 21:16:00    136s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:16:00    136s] 
[05/15 21:16:00    136s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:16:00    136s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:17 mem=1842.6M
[05/15 21:16:00    136s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:17 mem=1842.6M
[05/15 21:16:00    136s] Creating Lib Analyzer, finished. 
[05/15 21:16:00    136s] 
[05/15 21:16:00    136s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 21:16:00    136s] 
[05/15 21:16:00    136s] #optDebug: {0, 1.000}
[05/15 21:16:00    136s] ### Creating RouteCongInterface, finished
[05/15 21:16:00    136s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:16:00    136s] ### Creating LA Mngr. totSessionCpu=0:02:17 mem=1842.6M
[05/15 21:16:00    136s] ### Creating LA Mngr, finished. totSessionCpu=0:02:17 mem=1842.6M
[05/15 21:16:01    137s] *info: 21 io nets excluded
[05/15 21:16:01    137s] *info: 22 clock nets excluded
[05/15 21:16:01    137s] *info: 6 multi-driver nets excluded.
[05/15 21:16:01    137s] *info: 9 no-driver nets excluded.
[05/15 21:16:01    137s] *info: 21 nets with fixed/cover wires excluded.
[05/15 21:16:01    137s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1861.7M, EPOCH TIME: 1747358161.444552
[05/15 21:16:01    137s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1861.7M, EPOCH TIME: 1747358161.444809
[05/15 21:16:01    137s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/15 21:16:01    137s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/15 21:16:01    137s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[05/15 21:16:01    137s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/15 21:16:01    137s] |   0.000|   0.000|    6.29%|   0:00:00.0| 1861.7M|AnalysisView_WC|       NA| NA                                                 |
[05/15 21:16:01    137s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/15 21:16:01    137s] 
[05/15 21:16:01    137s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1861.7M) ***
[05/15 21:16:01    137s] 
[05/15 21:16:01    137s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1861.7M) ***
[05/15 21:16:01    137s] Bottom Preferred Layer:
[05/15 21:16:01    137s] +---------------+------------+----------+
[05/15 21:16:01    137s] |     Layer     |    CLK     |   Rule   |
[05/15 21:16:01    137s] +---------------+------------+----------+
[05/15 21:16:01    137s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:16:01    137s] +---------------+------------+----------+
[05/15 21:16:01    137s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/15 21:16:01    137s] Total-nets :: 1927, Stn-nets :: 62, ratio :: 3.21744 %, Total-len 47609, Stn-len 5555.95
[05/15 21:16:01    137s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1842.6M, EPOCH TIME: 1747358161.715118
[05/15 21:16:01    137s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1800.6M, EPOCH TIME: 1747358161.723998
[05/15 21:16:01    137s] TotalInstCnt at PhyDesignMc Destruction: 1,905
[05/15 21:16:01    137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.4
[05/15 21:16:01    137s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:01.5/0:00:01.6 (0.9), totSession cpu/real = 0:02:17.4/0:05:20.9 (0.4), mem = 1800.6M
[05/15 21:16:01    137s] 
[05/15 21:16:01    137s] =============================================================================================
[05/15 21:16:01    137s]  Step TAT Report for GlobalOpt #1                                               21.12-s106_1
[05/15 21:16:01    137s] =============================================================================================
[05/15 21:16:01    137s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:16:01    137s] ---------------------------------------------------------------------------------------------
[05/15 21:16:01    137s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 21:16:01    137s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  41.6 % )     0:00:00.7 /  0:00:00.7    1.0
[05/15 21:16:01    137s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:01    137s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 21:16:01    137s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/15 21:16:01    137s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:01    137s] [ TransformInit          ]      1   0:00:00.4  (  26.3 % )     0:00:00.4 /  0:00:00.4    1.0
[05/15 21:16:01    137s] [ MISC                   ]          0:00:00.3  (  18.5 % )     0:00:00.3 /  0:00:00.2    0.7
[05/15 21:16:01    137s] ---------------------------------------------------------------------------------------------
[05/15 21:16:01    137s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    0.9
[05/15 21:16:01    137s] ---------------------------------------------------------------------------------------------
[05/15 21:16:01    137s] 
[05/15 21:16:01    137s] End: GigaOpt Global Optimization
[05/15 21:16:01    137s] *** Timing Is met
[05/15 21:16:01    137s] *** Check timing (0:00:00.0)
[05/15 21:16:01    137s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 21:16:01    137s] Deleting Lib Analyzer.
[05/15 21:16:01    137s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/15 21:16:01    137s] Info: 21 io nets excluded
[05/15 21:16:01    137s] Info: 21 nets with fixed/cover wires excluded.
[05/15 21:16:01    137s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:16:01    137s] ### Creating LA Mngr. totSessionCpu=0:02:17 mem=1800.6M
[05/15 21:16:01    137s] ### Creating LA Mngr, finished. totSessionCpu=0:02:17 mem=1800.6M
[05/15 21:16:01    137s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/15 21:16:01    137s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1800.6M, EPOCH TIME: 1747358161.758500
[05/15 21:16:01    137s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:1800.6M, EPOCH TIME: 1747358161.790554
[05/15 21:16:01    137s] 
[05/15 21:16:01    137s] Active setup views:
[05/15 21:16:01    137s]  AnalysisView_WC
[05/15 21:16:01    137s]   Dominating endpoints: 0
[05/15 21:16:01    137s]   Dominating TNS: -0.000
[05/15 21:16:01    137s] 
[05/15 21:16:01    137s] **INFO: Flow update: Design timing is met.
[05/15 21:16:01    137s] **INFO: Flow update: Design timing is met.
[05/15 21:16:01    137s] Info: 21 io nets excluded
[05/15 21:16:02    137s] Info: 21 nets with fixed/cover wires excluded.
[05/15 21:16:02    137s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:16:02    137s] ### Creating LA Mngr. totSessionCpu=0:02:18 mem=1796.7M
[05/15 21:16:02    137s] ### Creating LA Mngr, finished. totSessionCpu=0:02:18 mem=1796.7M
[05/15 21:16:02    137s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:16:02    137s] ### Creating PhyDesignMc. totSessionCpu=0:02:18 mem=1854.0M
[05/15 21:16:02    137s] OPERPROF: Starting DPlace-Init at level 1, MEM:1854.0M, EPOCH TIME: 1747358162.007246
[05/15 21:16:02    137s] z: 2, totalTracks: 1
[05/15 21:16:02    137s] z: 4, totalTracks: 1
[05/15 21:16:02    137s] z: 6, totalTracks: 1
[05/15 21:16:02    137s] z: 8, totalTracks: 1
[05/15 21:16:02    137s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:16:02    137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1854.0M, EPOCH TIME: 1747358162.014153
[05/15 21:16:02    137s] 
[05/15 21:16:02    137s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:16:02    137s] 
[05/15 21:16:02    137s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:16:02    137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.060, MEM:1854.0M, EPOCH TIME: 1747358162.074530
[05/15 21:16:02    137s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1854.0M, EPOCH TIME: 1747358162.074715
[05/15 21:16:02    137s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1854.0M, EPOCH TIME: 1747358162.074814
[05/15 21:16:02    137s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1854.0MB).
[05/15 21:16:02    137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.068, MEM:1854.0M, EPOCH TIME: 1747358162.075695
[05/15 21:16:02    137s] TotalInstCnt at PhyDesignMc Initialization: 1,905
[05/15 21:16:02    137s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:18 mem=1854.0M
[05/15 21:16:02    137s] Begin: Area Reclaim Optimization
[05/15 21:16:02    137s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:02:17.8/0:05:21.3 (0.4), mem = 1854.0M
[05/15 21:16:02    137s] 
[05/15 21:16:02    137s] Creating Lib Analyzer ...
[05/15 21:16:02    137s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 21:16:02    137s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 21:16:02    137s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:16:02    137s] 
[05/15 21:16:02    137s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:16:02    138s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:18 mem=1860.0M
[05/15 21:16:02    138s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:18 mem=1860.0M
[05/15 21:16:02    138s] Creating Lib Analyzer, finished. 
[05/15 21:16:02    138s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.5
[05/15 21:16:02    138s] ### Creating RouteCongInterface, started
[05/15 21:16:02    138s] 
[05/15 21:16:02    138s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[05/15 21:16:02    138s] 
[05/15 21:16:02    138s] #optDebug: {0, 1.000}
[05/15 21:16:02    138s] ### Creating RouteCongInterface, finished
[05/15 21:16:02    138s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:16:02    138s] ### Creating LA Mngr. totSessionCpu=0:02:19 mem=1860.0M
[05/15 21:16:02    138s] ### Creating LA Mngr, finished. totSessionCpu=0:02:19 mem=1860.0M
[05/15 21:16:03    138s] Usable buffer cells for single buffer setup transform:
[05/15 21:16:03    138s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/15 21:16:03    138s] Number of usable buffer cells above: 10
[05/15 21:16:03    138s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1860.0M, EPOCH TIME: 1747358163.256737
[05/15 21:16:03    138s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1860.0M, EPOCH TIME: 1747358163.257014
[05/15 21:16:03    138s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 6.29
[05/15 21:16:03    138s] +---------+---------+--------+--------+------------+--------+
[05/15 21:16:03    138s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/15 21:16:03    138s] +---------+---------+--------+--------+------------+--------+
[05/15 21:16:03    138s] |    6.29%|        -|   0.000|   0.000|   0:00:00.0| 1860.0M|
[05/15 21:16:03    138s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 21:16:04    140s] |    6.25%|       52|   0.000|   0.000|   0:00:01.0| 1892.7M|
[05/15 21:16:04    140s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 21:16:04    140s] +---------+---------+--------+--------+------------+--------+
[05/15 21:16:04    140s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 6.25
[05/15 21:16:04    140s] 
[05/15 21:16:04    140s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/15 21:16:04    140s] --------------------------------------------------------------
[05/15 21:16:04    140s] |                                   | Total     | Sequential |
[05/15 21:16:04    140s] --------------------------------------------------------------
[05/15 21:16:04    140s] | Num insts resized                 |       0  |       0    |
[05/15 21:16:04    140s] | Num insts undone                  |       0  |       0    |
[05/15 21:16:04    140s] | Num insts Downsized               |       0  |       0    |
[05/15 21:16:04    140s] | Num insts Samesized               |       0  |       0    |
[05/15 21:16:04    140s] | Num insts Upsized                 |       0  |       0    |
[05/15 21:16:04    140s] | Num multiple commits+uncommits    |       0  |       -    |
[05/15 21:16:04    140s] --------------------------------------------------------------
[05/15 21:16:04    140s] Bottom Preferred Layer:
[05/15 21:16:04    140s] +---------------+------------+----------+
[05/15 21:16:04    140s] |     Layer     |    CLK     |   Rule   |
[05/15 21:16:04    140s] +---------------+------------+----------+
[05/15 21:16:04    140s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:16:04    140s] +---------------+------------+----------+
[05/15 21:16:04    140s] End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:02.0) **
[05/15 21:16:04    140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.5
[05/15 21:16:04    140s] *** AreaOpt #1 [finish] : cpu/real = 0:00:02.6/0:00:02.7 (0.9), totSession cpu/real = 0:02:20.3/0:05:24.0 (0.4), mem = 1892.7M
[05/15 21:16:04    140s] 
[05/15 21:16:04    140s] =============================================================================================
[05/15 21:16:04    140s]  Step TAT Report for AreaOpt #1                                                 21.12-s106_1
[05/15 21:16:04    140s] =============================================================================================
[05/15 21:16:04    140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:16:04    140s] ---------------------------------------------------------------------------------------------
[05/15 21:16:04    140s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 21:16:04    140s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  26.9 % )     0:00:00.7 /  0:00:00.7    0.9
[05/15 21:16:04    140s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:04    140s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:16:04    140s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:04    140s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:01.5 /  0:00:01.5    1.0
[05/15 21:16:04    140s] [ OptGetWeight           ]     19   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:04    140s] [ OptEval                ]     19   0:00:00.9  (  33.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/15 21:16:04    140s] [ OptCommit              ]     19   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 21:16:04    140s] [ PostCommitDelayUpdate  ]     19   0:00:00.0  (   1.8 % )     0:00:00.4 /  0:00:00.4    1.0
[05/15 21:16:04    140s] [ IncrDelayCalc          ]     84   0:00:00.3  (  12.5 % )     0:00:00.3 /  0:00:00.4    1.0
[05/15 21:16:04    140s] [ IncrTimingUpdate       ]     13   0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.1    0.9
[05/15 21:16:04    140s] [ MISC                   ]          0:00:00.4  (  13.2 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 21:16:04    140s] ---------------------------------------------------------------------------------------------
[05/15 21:16:04    140s]  AreaOpt #1 TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.6    0.9
[05/15 21:16:04    140s] ---------------------------------------------------------------------------------------------
[05/15 21:16:04    140s] 
[05/15 21:16:04    140s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1873.6M, EPOCH TIME: 1747358164.886749
[05/15 21:16:04    140s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:1808.6M, EPOCH TIME: 1747358164.901011
[05/15 21:16:04    140s] TotalInstCnt at PhyDesignMc Destruction: 1,906
[05/15 21:16:04    140s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=1808.58M, totSessionCpu=0:02:20).
[05/15 21:16:04    140s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/15 21:16:04    140s] Info: 21 io nets excluded
[05/15 21:16:04    140s] Info: 21 nets with fixed/cover wires excluded.
[05/15 21:16:04    140s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:16:04    140s] ### Creating LA Mngr. totSessionCpu=0:02:20 mem=1808.6M
[05/15 21:16:04    140s] ### Creating LA Mngr, finished. totSessionCpu=0:02:20 mem=1808.6M
[05/15 21:16:04    140s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:16:04    140s] ### Creating PhyDesignMc. totSessionCpu=0:02:20 mem=1865.8M
[05/15 21:16:04    140s] OPERPROF: Starting DPlace-Init at level 1, MEM:1865.8M, EPOCH TIME: 1747358164.940090
[05/15 21:16:04    140s] z: 2, totalTracks: 1
[05/15 21:16:04    140s] z: 4, totalTracks: 1
[05/15 21:16:04    140s] z: 6, totalTracks: 1
[05/15 21:16:04    140s] z: 8, totalTracks: 1
[05/15 21:16:04    140s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:16:04    140s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1865.8M, EPOCH TIME: 1747358164.947521
[05/15 21:16:04    140s] 
[05/15 21:16:04    140s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:16:04    140s] 
[05/15 21:16:04    140s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:16:05    140s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:1865.8M, EPOCH TIME: 1747358165.001155
[05/15 21:16:05    140s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1865.8M, EPOCH TIME: 1747358165.001349
[05/15 21:16:05    140s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1865.8M, EPOCH TIME: 1747358165.001504
[05/15 21:16:05    140s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1865.8MB).
[05/15 21:16:05    140s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1865.8M, EPOCH TIME: 1747358165.002555
[05/15 21:16:05    140s] TotalInstCnt at PhyDesignMc Initialization: 1,906
[05/15 21:16:05    140s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:20 mem=1865.8M
[05/15 21:16:05    140s] Begin: Area Reclaim Optimization
[05/15 21:16:05    140s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:02:20.5/0:05:24.2 (0.4), mem = 1865.8M
[05/15 21:16:05    140s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.6
[05/15 21:16:05    140s] ### Creating RouteCongInterface, started
[05/15 21:16:05    140s] 
[05/15 21:16:05    140s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 21:16:05    140s] 
[05/15 21:16:05    140s] #optDebug: {0, 1.000}
[05/15 21:16:05    140s] ### Creating RouteCongInterface, finished
[05/15 21:16:05    140s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:16:05    140s] ### Creating LA Mngr. totSessionCpu=0:02:21 mem=1865.8M
[05/15 21:16:05    140s] ### Creating LA Mngr, finished. totSessionCpu=0:02:21 mem=1865.8M
[05/15 21:16:05    140s] Usable buffer cells for single buffer setup transform:
[05/15 21:16:05    140s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/15 21:16:05    140s] Number of usable buffer cells above: 10
[05/15 21:16:05    140s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1865.8M, EPOCH TIME: 1747358165.454028
[05/15 21:16:05    140s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1865.8M, EPOCH TIME: 1747358165.454301
[05/15 21:16:05    140s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 6.25
[05/15 21:16:05    140s] +---------+---------+--------+--------+------------+--------+
[05/15 21:16:05    140s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/15 21:16:05    140s] +---------+---------+--------+--------+------------+--------+
[05/15 21:16:05    140s] |    6.25%|        -|   0.083|   0.000|   0:00:00.0| 1865.8M|
[05/15 21:16:05    140s] |    6.25%|        0|   0.083|   0.000|   0:00:00.0| 1865.8M|
[05/15 21:16:05    140s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 21:16:05    140s] |    6.25%|        0|   0.083|   0.000|   0:00:00.0| 1865.8M|
[05/15 21:16:05    141s] |    6.25%|        3|   0.083|   0.000|   0:00:00.0| 1889.4M|
[05/15 21:16:07    142s] |    5.95%|      374|   0.083|   0.000|   0:00:02.0| 1889.4M|
[05/15 21:16:07    142s] |    5.93%|       19|   0.083|   0.000|   0:00:00.0| 1889.4M|
[05/15 21:16:07    142s] |    5.93%|        0|   0.083|   0.000|   0:00:00.0| 1889.4M|
[05/15 21:16:07    142s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 21:16:07    142s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[05/15 21:16:07    142s] |    5.93%|        0|   0.083|   0.000|   0:00:00.0| 1889.4M|
[05/15 21:16:07    142s] +---------+---------+--------+--------+------------+--------+
[05/15 21:16:07    142s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 5.93
[05/15 21:16:07    142s] 
[05/15 21:16:07    142s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 2 Resize = 393 **
[05/15 21:16:07    142s] --------------------------------------------------------------
[05/15 21:16:07    142s] |                                   | Total     | Sequential |
[05/15 21:16:07    142s] --------------------------------------------------------------
[05/15 21:16:07    142s] | Num insts resized                 |     387  |      55    |
[05/15 21:16:07    142s] | Num insts undone                  |       0  |       0    |
[05/15 21:16:07    142s] | Num insts Downsized               |     387  |      55    |
[05/15 21:16:07    142s] | Num insts Samesized               |       0  |       0    |
[05/15 21:16:07    142s] | Num insts Upsized                 |       0  |       0    |
[05/15 21:16:07    142s] | Num multiple commits+uncommits    |       6  |       -    |
[05/15 21:16:07    142s] --------------------------------------------------------------
[05/15 21:16:07    142s] Bottom Preferred Layer:
[05/15 21:16:07    142s] +---------------+------------+----------+
[05/15 21:16:07    142s] |     Layer     |    CLK     |   Rule   |
[05/15 21:16:07    142s] +---------------+------------+----------+
[05/15 21:16:07    142s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:16:07    142s] +---------------+------------+----------+
[05/15 21:16:07    142s] End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
[05/15 21:16:07    142s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1889.4M, EPOCH TIME: 1747358167.304806
[05/15 21:16:07    142s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:1889.4M, EPOCH TIME: 1747358167.320227
[05/15 21:16:07    142s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1889.4M, EPOCH TIME: 1747358167.323105
[05/15 21:16:07    142s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1889.4M, EPOCH TIME: 1747358167.323672
[05/15 21:16:07    142s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1889.4M, EPOCH TIME: 1747358167.328368
[05/15 21:16:07    142s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:1889.4M, EPOCH TIME: 1747358167.360834
[05/15 21:16:07    142s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1889.4M, EPOCH TIME: 1747358167.360977
[05/15 21:16:07    142s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1889.4M, EPOCH TIME: 1747358167.361047
[05/15 21:16:07    142s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1889.4M, EPOCH TIME: 1747358167.361476
[05/15 21:16:07    142s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.004, MEM:1889.4M, EPOCH TIME: 1747358167.365462
[05/15 21:16:07    142s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.042, MEM:1889.4M, EPOCH TIME: 1747358167.365665
[05/15 21:16:07    142s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.043, MEM:1889.4M, EPOCH TIME: 1747358167.365725
[05/15 21:16:07    142s] TDRefine: refinePlace mode is spiral
[05/15 21:16:07    142s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.7
[05/15 21:16:07    142s] OPERPROF: Starting RefinePlace at level 1, MEM:1889.4M, EPOCH TIME: 1747358167.365805
[05/15 21:16:07    142s] *** Starting refinePlace (0:02:23 mem=1889.4M) ***
[05/15 21:16:07    142s] Total net bbox length = 3.858e+04 (2.032e+04 1.826e+04) (ext = 2.604e+03)
[05/15 21:16:07    142s] 
[05/15 21:16:07    142s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:16:07    142s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1889.4M, EPOCH TIME: 1747358167.372792
[05/15 21:16:07    142s]   Signal wire search tree: 3727 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:16:07    142s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1889.4M, EPOCH TIME: 1747358167.374776
[05/15 21:16:07    142s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:16:07    142s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:16:07    142s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:16:07    142s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1889.4M, EPOCH TIME: 1747358167.378457
[05/15 21:16:07    142s] Starting refinePlace ...
[05/15 21:16:07    142s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:16:07    142s] One DDP V2 for no tweak run.
[05/15 21:16:07    142s] 
[05/15 21:16:07    142s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 21:16:07    142s] Move report: legalization moves 33 insts, mean move: 0.63 um, max move: 1.71 um spiral
[05/15 21:16:07    142s] 	Max move on inst (FE_OFC22_mcs4_core_n_25406): (390.20, 504.86) --> (390.20, 503.15)
[05/15 21:16:07    142s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:16:07    142s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:16:07    142s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1892.5MB) @(0:02:23 - 0:02:23).
[05/15 21:16:07    142s] Move report: Detail placement moves 33 insts, mean move: 0.63 um, max move: 1.71 um 
[05/15 21:16:07    142s] 	Max move on inst (FE_OFC22_mcs4_core_n_25406): (390.20, 504.86) --> (390.20, 503.15)
[05/15 21:16:07    142s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1892.5MB
[05/15 21:16:07    142s] Statistics of distance of Instance movement in refine placement:
[05/15 21:16:07    142s]   maximum (X+Y) =         1.71 um
[05/15 21:16:07    142s]   inst (FE_OFC22_mcs4_core_n_25406) with max move: (390.2, 504.86) -> (390.2, 503.15)
[05/15 21:16:07    142s]   mean    (X+Y) =         0.63 um
[05/15 21:16:07    142s] Summary Report:
[05/15 21:16:07    142s] Instances move: 33 (out of 1883 movable)
[05/15 21:16:07    142s] Instances flipped: 0
[05/15 21:16:07    142s] Mean displacement: 0.63 um
[05/15 21:16:07    142s] Max displacement: 1.71 um (Instance: FE_OFC22_mcs4_core_n_25406) (390.2, 504.86) -> (390.2, 503.15)
[05/15 21:16:07    142s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX6
[05/15 21:16:07    142s] Total instances moved : 33
[05/15 21:16:07    142s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.090, REAL:0.121, MEM:1892.5M, EPOCH TIME: 1747358167.498985
[05/15 21:16:07    142s] Total net bbox length = 3.858e+04 (2.032e+04 1.826e+04) (ext = 2.604e+03)
[05/15 21:16:07    142s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1892.5MB
[05/15 21:16:07    142s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1892.5MB) @(0:02:23 - 0:02:23).
[05/15 21:16:07    142s] *** Finished refinePlace (0:02:23 mem=1892.5M) ***
[05/15 21:16:07    142s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.7
[05/15 21:16:07    142s] OPERPROF: Finished RefinePlace at level 1, CPU:0.090, REAL:0.137, MEM:1892.5M, EPOCH TIME: 1747358167.502376
[05/15 21:16:07    142s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1892.5M, EPOCH TIME: 1747358167.511483
[05/15 21:16:07    142s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1889.5M, EPOCH TIME: 1747358167.520471
[05/15 21:16:07    142s] *** maximum move = 1.71 um ***
[05/15 21:16:07    142s] *** Finished re-routing un-routed nets (1889.5M) ***
[05/15 21:16:07    142s] OPERPROF: Starting DPlace-Init at level 1, MEM:1889.5M, EPOCH TIME: 1747358167.542595
[05/15 21:16:07    142s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1889.5M, EPOCH TIME: 1747358167.547655
[05/15 21:16:07    142s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1889.5M, EPOCH TIME: 1747358167.579945
[05/15 21:16:07    142s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1889.5M, EPOCH TIME: 1747358167.580094
[05/15 21:16:07    142s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1889.5M, EPOCH TIME: 1747358167.580165
[05/15 21:16:07    142s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1889.5M, EPOCH TIME: 1747358167.583701
[05/15 21:16:07    142s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1889.5M, EPOCH TIME: 1747358167.584067
[05/15 21:16:07    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1889.5M, EPOCH TIME: 1747358167.584255
[05/15 21:16:07    142s] 
[05/15 21:16:07    142s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1889.5M) ***
[05/15 21:16:07    142s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.6
[05/15 21:16:07    142s] *** AreaOpt #2 [finish] : cpu/real = 0:00:02.2/0:00:02.6 (0.9), totSession cpu/real = 0:02:22.7/0:05:26.8 (0.4), mem = 1889.5M
[05/15 21:16:07    142s] 
[05/15 21:16:07    142s] =============================================================================================
[05/15 21:16:07    142s]  Step TAT Report for AreaOpt #2                                                 21.12-s106_1
[05/15 21:16:07    142s] =============================================================================================
[05/15 21:16:07    142s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:16:07    142s] ---------------------------------------------------------------------------------------------
[05/15 21:16:07    142s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 21:16:07    142s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:07    142s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:16:07    142s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:07    142s] [ OptSingleIteration     ]      7   0:00:00.1  (   4.5 % )     0:00:01.7 /  0:00:01.5    0.9
[05/15 21:16:07    142s] [ OptGetWeight           ]    103   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:07    142s] [ OptEval                ]    103   0:00:00.4  (  17.1 % )     0:00:00.4 /  0:00:00.3    0.7
[05/15 21:16:07    142s] [ OptCommit              ]    103   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 21:16:07    142s] [ PostCommitDelayUpdate  ]    103   0:00:00.1  (   4.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/15 21:16:07    142s] [ IncrDelayCalc          ]    166   0:00:00.6  (  24.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/15 21:16:07    142s] [ RefinePlace            ]      1   0:00:00.3  (  12.1 % )     0:00:00.3 /  0:00:00.2    0.7
[05/15 21:16:07    142s] [ IncrTimingUpdate       ]     31   0:00:00.4  (  14.6 % )     0:00:00.4 /  0:00:00.4    1.0
[05/15 21:16:07    142s] [ MISC                   ]          0:00:00.4  (  16.7 % )     0:00:00.4 /  0:00:00.4    0.8
[05/15 21:16:07    142s] ---------------------------------------------------------------------------------------------
[05/15 21:16:07    142s]  AreaOpt #2 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.2    0.9
[05/15 21:16:07    142s] ---------------------------------------------------------------------------------------------
[05/15 21:16:07    142s] 
[05/15 21:16:07    142s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1870.4M, EPOCH TIME: 1747358167.618107
[05/15 21:16:07    142s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.011, MEM:1809.4M, EPOCH TIME: 1747358167.629312
[05/15 21:16:07    142s] TotalInstCnt at PhyDesignMc Destruction: 1,903
[05/15 21:16:07    142s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1809.39M, totSessionCpu=0:02:23).
[05/15 21:16:07    142s] postCtsLateCongRepair #1 0
[05/15 21:16:07    142s] postCtsLateCongRepair #1 0
[05/15 21:16:07    142s] postCtsLateCongRepair #1 0
[05/15 21:16:07    142s] postCtsLateCongRepair #1 0
[05/15 21:16:07    142s] Starting local wire reclaim
[05/15 21:16:07    142s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1809.4M, EPOCH TIME: 1747358167.709776
[05/15 21:16:07    142s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1809.4M, EPOCH TIME: 1747358167.709922
[05/15 21:16:07    142s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1809.4M, EPOCH TIME: 1747358167.710032
[05/15 21:16:07    142s] z: 2, totalTracks: 1
[05/15 21:16:07    142s] z: 4, totalTracks: 1
[05/15 21:16:07    142s] z: 6, totalTracks: 1
[05/15 21:16:07    142s] z: 8, totalTracks: 1
[05/15 21:16:07    142s] #spOpts: N=45 gp_ipad=5 hrOri=1 hrSnap=1 
[05/15 21:16:07    142s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1809.4M, EPOCH TIME: 1747358167.714955
[05/15 21:16:07    142s] 
[05/15 21:16:07    142s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:16:07    142s] 
[05/15 21:16:07    142s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:16:07    142s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.042, MEM:1809.4M, EPOCH TIME: 1747358167.756881
[05/15 21:16:07    142s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1809.4M, EPOCH TIME: 1747358167.757046
[05/15 21:16:07    142s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.003, MEM:1809.4M, EPOCH TIME: 1747358167.759998
[05/15 21:16:07    142s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1809.4MB).
[05/15 21:16:07    142s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.051, MEM:1809.4M, EPOCH TIME: 1747358167.760876
[05/15 21:16:07    142s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.051, MEM:1809.4M, EPOCH TIME: 1747358167.760973
[05/15 21:16:07    142s] TDRefine: refinePlace mode is spiral
[05/15 21:16:07    142s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.8
[05/15 21:16:07    142s] OPERPROF:   Starting RefinePlace at level 2, MEM:1809.4M, EPOCH TIME: 1747358167.763929
[05/15 21:16:07    142s] *** Starting refinePlace (0:02:23 mem=1809.4M) ***
[05/15 21:16:07    142s] Total net bbox length = 3.858e+04 (2.032e+04 1.826e+04) (ext = 2.604e+03)
[05/15 21:16:07    142s] 
[05/15 21:16:07    142s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:16:07    142s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1809.4M, EPOCH TIME: 1747358167.772783
[05/15 21:16:07    142s]   Signal wire search tree: 3727 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:16:07    142s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.003, MEM:1809.4M, EPOCH TIME: 1747358167.775690
[05/15 21:16:07    142s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:16:07    142s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:16:07    142s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1809.4M, EPOCH TIME: 1747358167.783664
[05/15 21:16:07    142s] Starting refinePlace ...
[05/15 21:16:07    142s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:16:07    142s] One DDP V2 for no tweak run.
[05/15 21:16:07    142s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1809.4M, EPOCH TIME: 1747358167.796576
[05/15 21:16:07    142s] OPERPROF:         Starting spMPad at level 5, MEM:1809.4M, EPOCH TIME: 1747358167.803659
[05/15 21:16:07    142s] OPERPROF:           Starting spContextMPad at level 6, MEM:1809.4M, EPOCH TIME: 1747358167.808807
[05/15 21:16:07    142s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1809.4M, EPOCH TIME: 1747358167.808935
[05/15 21:16:07    142s] MP Top (1883): mp=1.208. U=0.059.
[05/15 21:16:07    142s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.011, MEM:1809.4M, EPOCH TIME: 1747358167.814501
[05/15 21:16:07    142s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1809.4M, EPOCH TIME: 1747358167.814974
[05/15 21:16:07    142s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1809.4M, EPOCH TIME: 1747358167.815094
[05/15 21:16:07    142s] OPERPROF:             Starting InitSKP at level 7, MEM:1809.4M, EPOCH TIME: 1747358167.815604
[05/15 21:16:07    142s] no activity file in design. spp won't run.
[05/15 21:16:07    142s] no activity file in design. spp won't run.
[05/15 21:16:07    142s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[05/15 21:16:07    142s] OPERPROF:             Finished InitSKP at level 7, CPU:0.130, REAL:0.126, MEM:1809.4M, EPOCH TIME: 1747358167.941346
[05/15 21:16:07    142s] Timing cost in AAE based: 74.0703317076549865
[05/15 21:16:07    142s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.140, REAL:0.143, MEM:1809.4M, EPOCH TIME: 1747358167.957722
[05/15 21:16:07    142s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.140, REAL:0.145, MEM:1809.4M, EPOCH TIME: 1747358167.959813
[05/15 21:16:07    142s] SKP cleared!
[05/15 21:16:07    142s] AAE Timing clean up.
[05/15 21:16:07    142s] Tweakage: fix icg 1, fix clk 0.
[05/15 21:16:07    142s] Tweakage: density cost 1, scale 0.4.
[05/15 21:16:07    142s] Tweakage: activity cost 0, scale 1.0.
[05/15 21:16:07    142s] Tweakage: timing cost on, scale 1.0.
[05/15 21:16:07    142s] OPERPROF:         Starting CoreOperation at level 5, MEM:1809.4M, EPOCH TIME: 1747358167.963584
[05/15 21:16:07    142s] Tweakage swap 33 pairs.
[05/15 21:16:07    143s] Tweakage swap 2 pairs.
[05/15 21:16:08    143s] Tweakage swap 70 pairs.
[05/15 21:16:08    143s] Tweakage swap 25 pairs.
[05/15 21:16:08    143s] Tweakage swap 3 pairs.
[05/15 21:16:08    143s] Tweakage swap 0 pairs.
[05/15 21:16:08    143s] Tweakage swap 17 pairs.
[05/15 21:16:08    143s] Tweakage swap 3 pairs.
[05/15 21:16:08    143s] Tweakage swap 0 pairs.
[05/15 21:16:08    143s] Tweakage swap 0 pairs.
[05/15 21:16:08    143s] Tweakage swap 2 pairs.
[05/15 21:16:08    143s] Tweakage swap 0 pairs.
[05/15 21:16:08    143s] Tweakage swap 13 pairs.
[05/15 21:16:08    143s] Tweakage swap 1 pairs.
[05/15 21:16:08    143s] Tweakage swap 30 pairs.
[05/15 21:16:08    143s] Tweakage swap 12 pairs.
[05/15 21:16:08    143s] Tweakage swap 0 pairs.
[05/15 21:16:08    143s] Tweakage swap 0 pairs.
[05/15 21:16:08    143s] Tweakage swap 8 pairs.
[05/15 21:16:08    143s] Tweakage swap 1 pairs.
[05/15 21:16:08    143s] Tweakage swap 0 pairs.
[05/15 21:16:08    143s] Tweakage swap 0 pairs.
[05/15 21:16:08    143s] Tweakage swap 0 pairs.
[05/15 21:16:08    143s] Tweakage swap 0 pairs.
[05/15 21:16:08    143s] Tweakage move 571 insts.
[05/15 21:16:08    143s] Tweakage move 227 insts.
[05/15 21:16:08    143s] Tweakage move 120 insts.
[05/15 21:16:08    143s] Tweakage move 49 insts.
[05/15 21:16:08    143s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.540, REAL:0.551, MEM:1809.4M, EPOCH TIME: 1747358168.514675
[05/15 21:16:08    143s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.700, REAL:0.721, MEM:1809.4M, EPOCH TIME: 1747358168.517834
[05/15 21:16:08    143s] Move report: Congestion aware Tweak moves 823 insts, mean move: 2.92 um, max move: 33.24 um 
[05/15 21:16:08    143s] 	Max move on inst (mcs4_core_g31793): (377.40, 395.42) --> (403.80, 402.26)
[05/15 21:16:08    143s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.7, real=0:00:01.0, mem=1809.4mb) @(0:02:23 - 0:02:24).
[05/15 21:16:08    143s] 
[05/15 21:16:08    143s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 21:16:08    143s] Move report: legalization moves 35 insts, mean move: 0.70 um, max move: 1.71 um spiral
[05/15 21:16:08    143s] 	Max move on inst (FE_OFC4_mcs4_core_n_25206): (503.40, 431.33) --> (503.40, 429.62)
[05/15 21:16:08    143s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/15 21:16:08    143s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:16:08    143s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1812.4MB) @(0:02:24 - 0:02:24).
[05/15 21:16:08    143s] Move report: Detail placement moves 857 insts, mean move: 2.83 um, max move: 33.24 um 
[05/15 21:16:08    143s] 	Max move on inst (mcs4_core_g31793): (377.40, 395.42) --> (403.80, 402.26)
[05/15 21:16:08    143s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1812.4MB
[05/15 21:16:08    143s] Statistics of distance of Instance movement in refine placement:
[05/15 21:16:08    143s]   maximum (X+Y) =        33.24 um
[05/15 21:16:08    143s]   inst (mcs4_core_g31793) with max move: (377.4, 395.42) -> (403.8, 402.26)
[05/15 21:16:08    143s]   mean    (X+Y) =         2.83 um
[05/15 21:16:08    143s] Summary Report:
[05/15 21:16:08    143s] Instances move: 857 (out of 1883 movable)
[05/15 21:16:08    143s] Instances flipped: 0
[05/15 21:16:08    143s] Mean displacement: 2.83 um
[05/15 21:16:08    143s] Max displacement: 33.24 um (Instance: mcs4_core_g31793) (377.4, 395.42) -> (403.8, 402.26)
[05/15 21:16:08    143s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X4
[05/15 21:16:08    143s] Total instances moved : 857
[05/15 21:16:08    143s] Ripped up 1511 affected routes.
[05/15 21:16:08    143s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.790, REAL:0.868, MEM:1812.4M, EPOCH TIME: 1747358168.651668
[05/15 21:16:08    143s] Total net bbox length = 3.763e+04 (1.972e+04 1.791e+04) (ext = 2.682e+03)
[05/15 21:16:08    143s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1812.4MB
[05/15 21:16:08    143s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1812.4MB) @(0:02:23 - 0:02:24).
[05/15 21:16:08    143s] *** Finished refinePlace (0:02:24 mem=1812.4M) ***
[05/15 21:16:08    143s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.8
[05/15 21:16:08    143s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.810, REAL:0.889, MEM:1812.4M, EPOCH TIME: 1747358168.653101
[05/15 21:16:08    143s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1812.4M, EPOCH TIME: 1747358168.653169
[05/15 21:16:08    143s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.006, MEM:1809.4M, EPOCH TIME: 1747358168.659264
[05/15 21:16:08    143s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.860, REAL:0.950, MEM:1809.4M, EPOCH TIME: 1747358168.659418
[05/15 21:16:08    143s] eGR doReRoute: optGuide
[05/15 21:16:08    143s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1809.4M, EPOCH TIME: 1747358168.713761
[05/15 21:16:08    143s] All LLGs are deleted
[05/15 21:16:08    143s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1809.4M, EPOCH TIME: 1747358168.713962
[05/15 21:16:08    143s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1809.4M, EPOCH TIME: 1747358168.714916
[05/15 21:16:08    143s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1809.4M, EPOCH TIME: 1747358168.715101
[05/15 21:16:08    143s] ### Creating LA Mngr. totSessionCpu=0:02:24 mem=1809.4M
[05/15 21:16:08    143s] ### Creating LA Mngr, finished. totSessionCpu=0:02:24 mem=1809.4M
[05/15 21:16:08    143s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1809.45 MB )
[05/15 21:16:08    143s] (I)      ==================== Layers =====================
[05/15 21:16:08    143s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:16:08    143s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:16:08    143s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:16:08    143s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:16:08    143s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:16:08    143s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:16:08    143s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:16:08    143s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:16:08    143s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:16:08    143s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:16:08    143s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:16:08    143s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:16:08    143s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:16:08    143s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:16:08    143s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:16:08    143s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:16:08    143s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:16:08    143s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:16:08    143s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:16:08    143s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:16:08    143s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:16:08    143s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:16:08    143s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:16:08    143s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:16:08    143s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:16:08    143s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:16:08    143s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:16:08    143s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:16:08    143s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:16:08    143s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:16:08    143s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:16:08    143s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:16:08    143s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:16:08    143s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:16:08    143s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:16:08    143s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:16:08    143s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:16:08    143s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:16:08    143s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:16:08    143s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:16:08    143s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:16:08    143s] (I)      Started Import and model ( Curr Mem: 1809.45 MB )
[05/15 21:16:08    143s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:16:08    143s] (I)      == Non-default Options ==
[05/15 21:16:08    143s] (I)      Maximum routing layer                              : 11
[05/15 21:16:08    143s] (I)      Number of threads                                  : 1
[05/15 21:16:08    143s] (I)      Method to set GCell size                           : row
[05/15 21:16:08    143s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:16:08    143s] (I)      Use row-based GCell size
[05/15 21:16:08    143s] (I)      Use row-based GCell align
[05/15 21:16:08    143s] (I)      layer 0 area = 80000
[05/15 21:16:08    143s] (I)      layer 1 area = 80000
[05/15 21:16:08    143s] (I)      layer 2 area = 80000
[05/15 21:16:08    143s] (I)      layer 3 area = 80000
[05/15 21:16:08    143s] (I)      layer 4 area = 80000
[05/15 21:16:08    143s] (I)      layer 5 area = 80000
[05/15 21:16:08    143s] (I)      layer 6 area = 80000
[05/15 21:16:08    143s] (I)      layer 7 area = 80000
[05/15 21:16:08    143s] (I)      layer 8 area = 80000
[05/15 21:16:08    143s] (I)      layer 9 area = 400000
[05/15 21:16:08    143s] (I)      layer 10 area = 400000
[05/15 21:16:08    143s] (I)      GCell unit size   : 3420
[05/15 21:16:08    143s] (I)      GCell multiplier  : 1
[05/15 21:16:08    143s] (I)      GCell row height  : 3420
[05/15 21:16:08    143s] (I)      Actual row height : 3420
[05/15 21:16:08    143s] (I)      GCell align ref   : 616000 616420
[05/15 21:16:08    143s] [NR-eGR] Track table information for default rule: 
[05/15 21:16:08    143s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:16:08    143s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:16:08    143s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:16:08    143s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:16:08    143s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:16:08    143s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:16:08    143s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:16:08    143s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:16:08    143s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:16:08    143s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:16:08    143s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:16:08    143s] (I)      ================== Default via ===================
[05/15 21:16:08    143s] (I)      +----+------------------+------------------------+
[05/15 21:16:08    143s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 21:16:08    143s] (I)      +----+------------------+------------------------+
[05/15 21:16:08    143s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 21:16:08    143s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 21:16:08    143s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 21:16:08    143s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 21:16:08    143s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 21:16:08    143s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 21:16:08    143s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 21:16:08    143s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 21:16:08    143s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 21:16:08    143s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 21:16:08    143s] (I)      +----+------------------+------------------------+
[05/15 21:16:08    143s] [NR-eGR] Read 1171 PG shapes
[05/15 21:16:08    143s] [NR-eGR] Read 0 clock shapes
[05/15 21:16:08    143s] [NR-eGR] Read 0 other shapes
[05/15 21:16:08    143s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:16:08    143s] [NR-eGR] #Instance Blockages : 640
[05/15 21:16:08    143s] [NR-eGR] #PG Blockages       : 1171
[05/15 21:16:08    143s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:16:08    143s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:16:08    143s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:16:08    143s] [NR-eGR] #Other Blockages    : 0
[05/15 21:16:08    143s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:16:08    143s] [NR-eGR] Num Prerouted Nets = 16  Num Prerouted Wires = 605
[05/15 21:16:08    143s] [NR-eGR] Read 1925 nets ( ignored 16 )
[05/15 21:16:08    143s] (I)      early_global_route_priority property id does not exist.
[05/15 21:16:08    143s] (I)      Read Num Blocks=1811  Num Prerouted Wires=605  Num CS=0
[05/15 21:16:08    143s] (I)      Layer 1 (V) : #blockages 634 : #preroutes 278
[05/15 21:16:08    143s] (I)      Layer 2 (H) : #blockages 348 : #preroutes 280
[05/15 21:16:08    143s] (I)      Layer 3 (V) : #blockages 761 : #preroutes 47
[05/15 21:16:08    143s] (I)      Layer 4 (H) : #blockages 47 : #preroutes 0
[05/15 21:16:08    143s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:16:09    143s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:16:09    143s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:16:09    143s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:16:09    143s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:16:09    143s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 21:16:09    143s] (I)      Number of ignored nets                =     16
[05/15 21:16:09    143s] (I)      Number of connected nets              =      0
[05/15 21:16:09    143s] (I)      Number of fixed nets                  =     16.  Ignored: Yes
[05/15 21:16:09    143s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 21:16:09    143s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:16:09    143s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:16:09    143s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:16:09    143s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:16:09    143s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:16:09    143s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:16:09    143s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:16:09    143s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[05/15 21:16:09    143s] (I)      Ndr track 0 does not exist
[05/15 21:16:09    143s] (I)      Ndr track 0 does not exist
[05/15 21:16:09    144s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:16:09    144s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:16:09    144s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:16:09    144s] (I)      Site width          :   400  (dbu)
[05/15 21:16:09    144s] (I)      Row height          :  3420  (dbu)
[05/15 21:16:09    144s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:16:09    144s] (I)      GCell width         :  3420  (dbu)
[05/15 21:16:09    144s] (I)      GCell height        :  3420  (dbu)
[05/15 21:16:09    144s] (I)      Grid                :   585   550    11
[05/15 21:16:09    144s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:16:09    144s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 21:16:09    144s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 21:16:09    144s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:16:09    144s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:16:09    144s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:16:09    144s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:16:09    144s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:16:09    144s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 21:16:09    144s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:16:09    144s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:16:09    144s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:16:09    144s] (I)      --------------------------------------------------------
[05/15 21:16:09    144s] 
[05/15 21:16:09    144s] [NR-eGR] ============ Routing rule table ============
[05/15 21:16:09    144s] [NR-eGR] Rule id: 0  Nets: 1883
[05/15 21:16:09    144s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:16:09    144s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:16:09    144s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:16:09    144s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:16:09    144s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:16:09    144s] [NR-eGR] Rule id: 1  Nets: 5
[05/15 21:16:09    144s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 21:16:09    144s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 21:16:09    144s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 21:16:09    144s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 21:16:09    144s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 21:16:09    144s] [NR-eGR] ========================================
[05/15 21:16:09    144s] [NR-eGR] 
[05/15 21:16:09    144s] (I)      =============== Blocked Tracks ===============
[05/15 21:16:09    144s] (I)      +-------+---------+----------+---------------+
[05/15 21:16:09    144s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:16:09    144s] (I)      +-------+---------+----------+---------------+
[05/15 21:16:09    144s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:16:09    144s] (I)      |     2 | 2750000 |   125926 |         4.58% |
[05/15 21:16:09    144s] (I)      |     3 | 2893995 |    59196 |         2.05% |
[05/15 21:16:09    144s] (I)      |     4 | 2750000 |   164127 |         5.97% |
[05/15 21:16:09    144s] (I)      |     5 | 2893995 |    47515 |         1.64% |
[05/15 21:16:09    144s] (I)      |     6 | 2750000 |        0 |         0.00% |
[05/15 21:16:09    144s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 21:16:09    144s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 21:16:09    144s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 21:16:09    144s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 21:16:09    144s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 21:16:09    144s] (I)      +-------+---------+----------+---------------+
[05/15 21:16:09    144s] (I)      Finished Import and model ( CPU: 0.37 sec, Real: 0.44 sec, Curr Mem: 1851.87 MB )
[05/15 21:16:09    144s] (I)      Reset routing kernel
[05/15 21:16:09    144s] (I)      Started Global Routing ( Curr Mem: 1851.87 MB )
[05/15 21:16:09    144s] (I)      totalPins=7327  totalGlobalPin=7298 (99.60%)
[05/15 21:16:09    144s] (I)      total 2D Cap : 5432158 = (2836555 H, 2595603 V)
[05/15 21:16:09    144s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[05/15 21:16:09    144s] (I)      
[05/15 21:16:09    144s] (I)      ============  Phase 1a Route ============
[05/15 21:16:09    144s] (I)      Usage: 1398 = (657 H, 741 V) = (0.02% H, 0.03% V) = (1.123e+03um H, 1.267e+03um V)
[05/15 21:16:09    144s] (I)      
[05/15 21:16:09    144s] (I)      ============  Phase 1b Route ============
[05/15 21:16:09    144s] (I)      Usage: 1398 = (657 H, 741 V) = (0.02% H, 0.03% V) = (1.123e+03um H, 1.267e+03um V)
[05/15 21:16:09    144s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.390580e+03um
[05/15 21:16:09    144s] (I)      
[05/15 21:16:09    144s] (I)      ============  Phase 1c Route ============
[05/15 21:16:09    144s] (I)      Usage: 1398 = (657 H, 741 V) = (0.02% H, 0.03% V) = (1.123e+03um H, 1.267e+03um V)
[05/15 21:16:09    144s] (I)      
[05/15 21:16:09    144s] (I)      ============  Phase 1d Route ============
[05/15 21:16:09    144s] (I)      Usage: 1398 = (657 H, 741 V) = (0.02% H, 0.03% V) = (1.123e+03um H, 1.267e+03um V)
[05/15 21:16:09    144s] (I)      
[05/15 21:16:09    144s] (I)      ============  Phase 1e Route ============
[05/15 21:16:09    144s] (I)      Usage: 1398 = (657 H, 741 V) = (0.02% H, 0.03% V) = (1.123e+03um H, 1.267e+03um V)
[05/15 21:16:09    144s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.390580e+03um
[05/15 21:16:09    144s] (I)      
[05/15 21:16:09    144s] (I)      ============  Phase 1l Route ============
[05/15 21:16:09    144s] (I)      total 2D Cap : 24448649 = (12627972 H, 11820677 V)
[05/15 21:16:09    144s] [NR-eGR] Layer group 2: route 1883 net(s) in layer range [2, 11]
[05/15 21:16:09    144s] (I)      
[05/15 21:16:09    144s] (I)      ============  Phase 1a Route ============
[05/15 21:16:09    144s] (I)      Usage: 24864 = (13143 H, 11721 V) = (0.10% H, 0.10% V) = (2.247e+04um H, 2.004e+04um V)
[05/15 21:16:09    144s] (I)      
[05/15 21:16:09    144s] (I)      ============  Phase 1b Route ============
[05/15 21:16:09    144s] (I)      Usage: 24864 = (13143 H, 11721 V) = (0.10% H, 0.10% V) = (2.247e+04um H, 2.004e+04um V)
[05/15 21:16:09    144s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.251744e+04um
[05/15 21:16:09    144s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 21:16:09    144s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 21:16:09    144s] (I)      
[05/15 21:16:09    144s] (I)      ============  Phase 1c Route ============
[05/15 21:16:09    144s] (I)      Usage: 24864 = (13143 H, 11721 V) = (0.10% H, 0.10% V) = (2.247e+04um H, 2.004e+04um V)
[05/15 21:16:09    144s] (I)      
[05/15 21:16:09    144s] (I)      ============  Phase 1d Route ============
[05/15 21:16:09    144s] (I)      Usage: 24864 = (13143 H, 11721 V) = (0.10% H, 0.10% V) = (2.247e+04um H, 2.004e+04um V)
[05/15 21:16:09    144s] (I)      
[05/15 21:16:09    144s] (I)      ============  Phase 1e Route ============
[05/15 21:16:09    144s] (I)      Usage: 24864 = (13143 H, 11721 V) = (0.10% H, 0.10% V) = (2.247e+04um H, 2.004e+04um V)
[05/15 21:16:09    144s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.251744e+04um
[05/15 21:16:09    144s] (I)      
[05/15 21:16:09    144s] (I)      ============  Phase 1l Route ============
[05/15 21:16:09    144s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 21:16:09    144s] (I)      Layer  2:    2620784     13075         0      105139     2640821    ( 3.83%) 
[05/15 21:16:09    144s] (I)      Layer  3:    2831914     15148         0       44091     2846709    ( 1.53%) 
[05/15 21:16:09    144s] (I)      Layer  4:    2592608      4631         0      116519     2629441    ( 4.24%) 
[05/15 21:16:09    144s] (I)      Layer  5:    2842060       276         0       38718     2852082    ( 1.34%) 
[05/15 21:16:09    144s] (I)      Layer  6:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 21:16:09    144s] (I)      Layer  7:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 21:16:09    144s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 21:16:09    144s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 21:16:09    144s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 21:16:09    144s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 21:16:09    144s] (I)      Total:      24407524     33130         0      304737    24497007    ( 1.23%) 
[05/15 21:16:09    144s] (I)      
[05/15 21:16:09    144s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 21:16:09    144s] [NR-eGR]                        OverCon            
[05/15 21:16:09    144s] [NR-eGR]                         #Gcell     %Gcell
[05/15 21:16:09    144s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 21:16:09    144s] [NR-eGR] ----------------------------------------------
[05/15 21:16:09    144s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:09    144s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:09    144s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:09    144s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:09    144s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:09    144s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:09    144s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:09    144s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:09    144s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:09    144s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:09    144s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:09    144s] [NR-eGR] ----------------------------------------------
[05/15 21:16:09    144s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 21:16:09    144s] [NR-eGR] 
[05/15 21:16:09    144s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.30 sec, Curr Mem: 1851.87 MB )
[05/15 21:16:09    144s] (I)      total 2D Cap : 24451302 = (12628446 H, 11822856 V)
[05/15 21:16:09    144s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:16:09    144s] (I)      ============= Track Assignment ============
[05/15 21:16:09    144s] (I)      Started Track Assignment (1T) ( Curr Mem: 1851.87 MB )
[05/15 21:16:09    144s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 21:16:09    144s] (I)      Run Multi-thread track assignment
[05/15 21:16:09    144s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.20 sec, Curr Mem: 1854.50 MB )
[05/15 21:16:09    144s] (I)      Started Export ( Curr Mem: 1854.50 MB )
[05/15 21:16:09    144s] [NR-eGR]                  Length (um)   Vias 
[05/15 21:16:09    144s] [NR-eGR] ------------------------------------
[05/15 21:16:09    144s] [NR-eGR]  Metal1   (1H)             0   7542 
[05/15 21:16:09    144s] [NR-eGR]  Metal2   (2V)         18726  10760 
[05/15 21:16:09    144s] [NR-eGR]  Metal3   (3H)         23203   1028 
[05/15 21:16:09    144s] [NR-eGR]  Metal4   (4V)          3908     26 
[05/15 21:16:09    144s] [NR-eGR]  Metal5   (5H)           475      0 
[05/15 21:16:09    144s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 21:16:09    144s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 21:16:09    144s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 21:16:09    144s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 21:16:09    144s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 21:16:09    144s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 21:16:09    144s] [NR-eGR] ------------------------------------
[05/15 21:16:09    144s] [NR-eGR]           Total        46312  19356 
[05/15 21:16:09    144s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:16:09    144s] [NR-eGR] Total half perimeter of net bounding box: 37632um
[05/15 21:16:09    144s] [NR-eGR] Total length: 46312um, number of vias: 19356
[05/15 21:16:09    144s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:16:09    144s] [NR-eGR] Total eGR-routed clock nets wire length: 2462um, number of vias: 1638
[05/15 21:16:09    144s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:16:09    144s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.10 sec, Curr Mem: 1836.49 MB )
[05/15 21:16:09    144s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.09 sec, Real: 1.23 sec, Curr Mem: 1779.49 MB )
[05/15 21:16:09    144s] (I)      ====================================== Runtime Summary ======================================
[05/15 21:16:09    144s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/15 21:16:09    144s] (I)      ---------------------------------------------------------------------------------------------
[05/15 21:16:09    144s] (I)       Early Global Route kernel               100.00%  109.58 sec  110.81 sec  1.23 sec  1.09 sec 
[05/15 21:16:09    144s] (I)       +-Import and model                       35.75%  109.61 sec  110.05 sec  0.44 sec  0.37 sec 
[05/15 21:16:09    144s] (I)       | +-Create place DB                       1.06%  109.61 sec  109.62 sec  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)       | | +-Import place data                   1.04%  109.61 sec  109.62 sec  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)       | | | +-Read instances and placement      0.27%  109.61 sec  109.61 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | +-Read nets                         0.72%  109.61 sec  109.62 sec  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)       | +-Create route DB                      27.86%  109.62 sec  109.96 sec  0.34 sec  0.30 sec 
[05/15 21:16:09    144s] (I)       | | +-Import route data (1T)             27.79%  109.62 sec  109.96 sec  0.34 sec  0.30 sec 
[05/15 21:16:09    144s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.25%  109.62 sec  109.63 sec  0.00 sec  0.01 sec 
[05/15 21:16:09    144s] (I)       | | | | +-Read routing blockages          0.00%  109.62 sec  109.62 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | | +-Read instance blockages         0.09%  109.62 sec  109.63 sec  0.00 sec  0.01 sec 
[05/15 21:16:09    144s] (I)       | | | | +-Read PG blockages               0.03%  109.63 sec  109.63 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | | +-Read clock blockages            0.00%  109.63 sec  109.63 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | | +-Read other blockages            0.00%  109.63 sec  109.63 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | | +-Read halo blockages             0.00%  109.63 sec  109.63 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | | +-Read boundary cut boxes         0.00%  109.63 sec  109.63 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | +-Read blackboxes                   0.00%  109.63 sec  109.63 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | +-Read prerouted                    0.32%  109.63 sec  109.63 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | +-Read unlegalized nets             0.09%  109.63 sec  109.63 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | +-Read nets                         0.47%  109.63 sec  109.64 sec  0.01 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | +-Set up via pillars                0.00%  109.64 sec  109.64 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | +-Initialize 3D grid graph          1.76%  109.65 sec  109.67 sec  0.02 sec  0.02 sec 
[05/15 21:16:09    144s] (I)       | | | +-Model blockage capacity          22.73%  109.67 sec  109.95 sec  0.28 sec  0.27 sec 
[05/15 21:16:09    144s] (I)       | | | | +-Initialize 3D capacity         21.01%  109.68 sec  109.94 sec  0.26 sec  0.26 sec 
[05/15 21:16:09    144s] (I)       | +-Read aux data                         0.00%  109.96 sec  109.96 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | +-Others data preparation               0.13%  109.96 sec  109.96 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | +-Create route kernel                   6.58%  109.96 sec  110.05 sec  0.08 sec  0.06 sec 
[05/15 21:16:09    144s] (I)       +-Global Routing                         24.84%  110.05 sec  110.35 sec  0.30 sec  0.23 sec 
[05/15 21:16:09    144s] (I)       | +-Initialization                        0.34%  110.05 sec  110.05 sec  0.00 sec  0.01 sec 
[05/15 21:16:09    144s] (I)       | +-Net group 1                           3.12%  110.05 sec  110.09 sec  0.04 sec  0.02 sec 
[05/15 21:16:09    144s] (I)       | | +-Generate topology                   0.04%  110.05 sec  110.05 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | +-Phase 1a                            0.28%  110.07 sec  110.08 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | +-Pattern routing (1T)              0.25%  110.07 sec  110.08 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | +-Phase 1b                            0.28%  110.08 sec  110.08 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | +-Phase 1c                            0.00%  110.08 sec  110.08 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | +-Phase 1d                            0.00%  110.08 sec  110.08 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | +-Phase 1e                            0.61%  110.08 sec  110.09 sec  0.01 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | +-Route legalization                0.02%  110.08 sec  110.08 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | | +-Legalize Blockage Violations    0.00%  110.08 sec  110.08 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | +-Phase 1l                            0.12%  110.09 sec  110.09 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | +-Layer assignment (1T)             0.11%  110.09 sec  110.09 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | +-Net group 2                          12.27%  110.09 sec  110.24 sec  0.15 sec  0.12 sec 
[05/15 21:16:09    144s] (I)       | | +-Generate topology                   0.21%  110.09 sec  110.09 sec  0.00 sec  0.01 sec 
[05/15 21:16:09    144s] (I)       | | +-Phase 1a                            1.63%  110.14 sec  110.16 sec  0.02 sec  0.01 sec 
[05/15 21:16:09    144s] (I)       | | | +-Pattern routing (1T)              0.81%  110.14 sec  110.15 sec  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)       | | | +-Add via demand to 2D              0.26%  110.15 sec  110.16 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | +-Phase 1b                            0.10%  110.16 sec  110.16 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | +-Phase 1c                            0.00%  110.16 sec  110.16 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | +-Phase 1d                            0.00%  110.16 sec  110.16 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | +-Phase 1e                            0.21%  110.16 sec  110.16 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | | +-Route legalization                0.00%  110.16 sec  110.16 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | | +-Phase 1l                            6.53%  110.16 sec  110.24 sec  0.08 sec  0.06 sec 
[05/15 21:16:09    144s] (I)       | | | +-Layer assignment (1T)             2.02%  110.22 sec  110.24 sec  0.02 sec  0.02 sec 
[05/15 21:16:09    144s] (I)       | +-Clean cong LA                         0.00%  110.24 sec  110.24 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       +-Export 3D cong map                     11.43%  110.35 sec  110.49 sec  0.14 sec  0.14 sec 
[05/15 21:16:09    144s] (I)       | +-Export 2D cong map                    1.12%  110.48 sec  110.49 sec  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)       +-Extract Global 3D Wires                 0.07%  110.49 sec  110.49 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       +-Track Assignment (1T)                  16.18%  110.49 sec  110.69 sec  0.20 sec  0.24 sec 
[05/15 21:16:09    144s] (I)       | +-Initialization                        0.01%  110.49 sec  110.49 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | +-Track Assignment Kernel              16.05%  110.50 sec  110.69 sec  0.20 sec  0.24 sec 
[05/15 21:16:09    144s] (I)       | +-Free Memory                           0.00%  110.69 sec  110.69 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       +-Export                                  8.08%  110.69 sec  110.79 sec  0.10 sec  0.07 sec 
[05/15 21:16:09    144s] (I)       | +-Export DB wires                       1.04%  110.70 sec  110.71 sec  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)       | | +-Export all nets                     0.77%  110.70 sec  110.71 sec  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)       | | +-Set wire vias                       0.19%  110.71 sec  110.71 sec  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)       | +-Report wirelength                     1.29%  110.71 sec  110.73 sec  0.02 sec  0.01 sec 
[05/15 21:16:09    144s] (I)       | +-Update net boxes                      0.79%  110.73 sec  110.74 sec  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)       | +-Update timing                         4.62%  110.74 sec  110.79 sec  0.06 sec  0.04 sec 
[05/15 21:16:09    144s] (I)       +-Postprocess design                      1.17%  110.79 sec  110.81 sec  0.01 sec  0.02 sec 
[05/15 21:16:09    144s] (I)      ===================== Summary by functions =====================
[05/15 21:16:09    144s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 21:16:09    144s] (I)      ----------------------------------------------------------------
[05/15 21:16:09    144s] (I)        0  Early Global Route kernel      100.00%  1.23 sec  1.09 sec 
[05/15 21:16:09    144s] (I)        1  Import and model                35.75%  0.44 sec  0.37 sec 
[05/15 21:16:09    144s] (I)        1  Global Routing                  24.84%  0.30 sec  0.23 sec 
[05/15 21:16:09    144s] (I)        1  Track Assignment (1T)           16.18%  0.20 sec  0.24 sec 
[05/15 21:16:09    144s] (I)        1  Export 3D cong map              11.43%  0.14 sec  0.14 sec 
[05/15 21:16:09    144s] (I)        1  Export                           8.08%  0.10 sec  0.07 sec 
[05/15 21:16:09    144s] (I)        1  Postprocess design               1.17%  0.01 sec  0.02 sec 
[05/15 21:16:09    144s] (I)        1  Extract Global 3D Wires          0.07%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        2  Create route DB                 27.86%  0.34 sec  0.30 sec 
[05/15 21:16:09    144s] (I)        2  Track Assignment Kernel         16.05%  0.20 sec  0.24 sec 
[05/15 21:16:09    144s] (I)        2  Net group 2                     12.27%  0.15 sec  0.12 sec 
[05/15 21:16:09    144s] (I)        2  Create route kernel              6.58%  0.08 sec  0.06 sec 
[05/15 21:16:09    144s] (I)        2  Update timing                    4.62%  0.06 sec  0.04 sec 
[05/15 21:16:09    144s] (I)        2  Net group 1                      3.12%  0.04 sec  0.02 sec 
[05/15 21:16:09    144s] (I)        2  Report wirelength                1.29%  0.02 sec  0.01 sec 
[05/15 21:16:09    144s] (I)        2  Export 2D cong map               1.12%  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)        2  Create place DB                  1.06%  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)        2  Export DB wires                  1.04%  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)        2  Update net boxes                 0.79%  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)        2  Initialization                   0.36%  0.00 sec  0.01 sec 
[05/15 21:16:09    144s] (I)        2  Others data preparation          0.13%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        3  Import route data (1T)          27.79%  0.34 sec  0.30 sec 
[05/15 21:16:09    144s] (I)        3  Phase 1l                         6.65%  0.08 sec  0.06 sec 
[05/15 21:16:09    144s] (I)        3  Phase 1a                         1.91%  0.02 sec  0.01 sec 
[05/15 21:16:09    144s] (I)        3  Import place data                1.04%  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)        3  Phase 1e                         0.82%  0.01 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        3  Export all nets                  0.77%  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)        3  Phase 1b                         0.38%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        3  Generate topology                0.26%  0.00 sec  0.01 sec 
[05/15 21:16:09    144s] (I)        3  Set wire vias                    0.19%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        4  Model blockage capacity         22.73%  0.28 sec  0.27 sec 
[05/15 21:16:09    144s] (I)        4  Layer assignment (1T)            2.12%  0.03 sec  0.02 sec 
[05/15 21:16:09    144s] (I)        4  Initialize 3D grid graph         1.76%  0.02 sec  0.02 sec 
[05/15 21:16:09    144s] (I)        4  Read nets                        1.19%  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)        4  Pattern routing (1T)             1.06%  0.01 sec  0.01 sec 
[05/15 21:16:09    144s] (I)        4  Read prerouted                   0.32%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        4  Read instances and placement     0.27%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        4  Add via demand to 2D             0.26%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        4  Read blockages ( Layer 2-11 )    0.25%  0.00 sec  0.01 sec 
[05/15 21:16:09    144s] (I)        4  Read unlegalized nets            0.09%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        5  Initialize 3D capacity          21.01%  0.26 sec  0.26 sec 
[05/15 21:16:09    144s] (I)        5  Read instance blockages          0.09%  0.00 sec  0.01 sec 
[05/15 21:16:09    144s] (I)        5  Read PG blockages                0.03%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 21:16:09    144s] Extraction called for design 'mcs4_pad_frame' of instances=1933 and nets=1957 using extraction engine 'preRoute' .
[05/15 21:16:09    144s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 21:16:09    144s] RC Extraction called in multi-corner(2) mode.
[05/15 21:16:09    144s] RCMode: PreRoute
[05/15 21:16:09    144s]       RC Corner Indexes            0       1   
[05/15 21:16:09    144s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 21:16:09    144s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 21:16:09    144s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 21:16:09    144s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 21:16:09    144s] Shrink Factor                : 1.00000
[05/15 21:16:09    144s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 21:16:09    144s] Using Quantus QRC technology file ...
[05/15 21:16:09    144s] 
[05/15 21:16:09    144s] Trim Metal Layers:
[05/15 21:16:09    144s] LayerId::1 widthSet size::1
[05/15 21:16:09    144s] LayerId::2 widthSet size::1
[05/15 21:16:09    144s] LayerId::3 widthSet size::1
[05/15 21:16:09    144s] LayerId::4 widthSet size::1
[05/15 21:16:09    144s] LayerId::5 widthSet size::1
[05/15 21:16:09    144s] LayerId::6 widthSet size::1
[05/15 21:16:09    144s] LayerId::7 widthSet size::1
[05/15 21:16:09    144s] LayerId::8 widthSet size::1
[05/15 21:16:09    144s] LayerId::9 widthSet size::1
[05/15 21:16:09    144s] LayerId::10 widthSet size::1
[05/15 21:16:09    144s] LayerId::11 widthSet size::1
[05/15 21:16:09    144s] Updating RC grid for preRoute extraction ...
[05/15 21:16:09    144s] eee: pegSigSF::1.070000
[05/15 21:16:09    144s] Initializing multi-corner resistance tables ...
[05/15 21:16:10    144s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/15 21:16:10    144s] eee: l::2 avDens::0.037458 usedTrk::1620.528653 availTrk::43263.000000 sigTrk::1620.528653
[05/15 21:16:10    144s] eee: l::3 avDens::0.038925 usedTrk::1593.961111 availTrk::40950.000000 sigTrk::1593.961111
[05/15 21:16:10    144s] eee: l::4 avDens::0.014000 usedTrk::567.359942 availTrk::40527.000000 sigTrk::567.359942
[05/15 21:16:10    144s] eee: l::5 avDens::0.011270 usedTrk::191.703217 availTrk::17010.000000 sigTrk::191.703217
[05/15 21:16:10    144s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:10    144s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:10    144s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:10    144s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:10    144s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:10    144s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:10    144s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:16:10    144s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.040819 ; aWlH: 0.000000 ; Pmax: 0.805500 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 21:16:10    144s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1772.488M)
[05/15 21:16:10    145s] Compute RC Scale Done ...
[05/15 21:16:10    145s] OPERPROF: Starting HotSpotCal at level 1, MEM:1791.6M, EPOCH TIME: 1747358170.278822
[05/15 21:16:10    145s] [hotspot] +------------+---------------+---------------+
[05/15 21:16:10    145s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 21:16:10    145s] [hotspot] +------------+---------------+---------------+
[05/15 21:16:10    145s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 21:16:10    145s] [hotspot] +------------+---------------+---------------+
[05/15 21:16:10    145s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 21:16:10    145s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 21:16:10    145s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.027, MEM:1791.6M, EPOCH TIME: 1747358170.306211
[05/15 21:16:10    145s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[05/15 21:16:10    145s] Begin: GigaOpt Route Type Constraints Refinement
[05/15 21:16:10    145s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:02:25.1/0:05:29.5 (0.4), mem = 1791.6M
[05/15 21:16:10    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.7
[05/15 21:16:10    145s] ### Creating RouteCongInterface, started
[05/15 21:16:10    145s] 
[05/15 21:16:10    145s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 21:16:10    145s] 
[05/15 21:16:10    145s] #optDebug: {0, 1.000}
[05/15 21:16:10    145s] ### Creating RouteCongInterface, finished
[05/15 21:16:10    145s] Updated routing constraints on 0 nets.
[05/15 21:16:10    145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.7
[05/15 21:16:10    145s] Bottom Preferred Layer:
[05/15 21:16:10    145s] +---------------+------------+----------+
[05/15 21:16:10    145s] |     Layer     |    CLK     |   Rule   |
[05/15 21:16:10    145s] +---------------+------------+----------+
[05/15 21:16:10    145s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:16:10    145s] +---------------+------------+----------+
[05/15 21:16:10    145s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:25.2/0:05:29.7 (0.4), mem = 1791.6M
[05/15 21:16:10    145s] 
[05/15 21:16:10    145s] =============================================================================================
[05/15 21:16:10    145s]  Step TAT Report for CongRefineRouteType #2                                     21.12-s106_1
[05/15 21:16:10    145s] =============================================================================================
[05/15 21:16:10    145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:16:10    145s] ---------------------------------------------------------------------------------------------
[05/15 21:16:10    145s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  71.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:16:10    145s] [ MISC                   ]          0:00:00.1  (  28.3 % )     0:00:00.1 /  0:00:00.0    1.0
[05/15 21:16:10    145s] ---------------------------------------------------------------------------------------------
[05/15 21:16:10    145s]  CongRefineRouteType #2 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 21:16:10    145s] ---------------------------------------------------------------------------------------------
[05/15 21:16:10    145s] 
[05/15 21:16:10    145s] End: GigaOpt Route Type Constraints Refinement
[05/15 21:16:10    145s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:16:10    145s] #################################################################################
[05/15 21:16:10    145s] # Design Stage: PreRoute
[05/15 21:16:10    145s] # Design Name: mcs4_pad_frame
[05/15 21:16:10    145s] # Design Mode: 45nm
[05/15 21:16:10    145s] # Analysis Mode: MMMC OCV 
[05/15 21:16:10    145s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:16:10    145s] # Signoff Settings: SI Off 
[05/15 21:16:10    145s] #################################################################################
[05/15 21:16:10    145s] Calculate early delays in OCV mode...
[05/15 21:16:10    145s] Calculate late delays in OCV mode...
[05/15 21:16:10    145s] Topological Sorting (REAL = 0:00:00.0, MEM = 1781.6M, InitMEM = 1781.6M)
[05/15 21:16:10    145s] Start delay calculation (fullDC) (1 T). (MEM=1781.57)
[05/15 21:16:10    145s] End AAE Lib Interpolated Model. (MEM=1801.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:16:11    145s] Total number of fetched objects 1941
[05/15 21:16:11    145s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:16:11    145s] End delay calculation. (MEM=1810 CPU=0:00:00.3 REAL=0:00:01.0)
[05/15 21:16:11    145s] End delay calculation (fullDC). (MEM=1810 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 21:16:11    145s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1810.0M) ***
[05/15 21:16:11    145s] Begin: GigaOpt postEco DRV Optimization
[05/15 21:16:11    145s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[05/15 21:16:11    145s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:02:25.9/0:05:30.4 (0.4), mem = 1810.0M
[05/15 21:16:11    145s] Info: 21 io nets excluded
[05/15 21:16:11    145s] Info: 16 nets with fixed/cover wires excluded.
[05/15 21:16:11    145s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:16:11    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.8
[05/15 21:16:11    145s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:16:11    145s] ### Creating PhyDesignMc. totSessionCpu=0:02:26 mem=1810.0M
[05/15 21:16:11    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:1810.0M, EPOCH TIME: 1747358171.205878
[05/15 21:16:11    145s] z: 2, totalTracks: 1
[05/15 21:16:11    145s] z: 4, totalTracks: 1
[05/15 21:16:11    145s] z: 6, totalTracks: 1
[05/15 21:16:11    145s] z: 8, totalTracks: 1
[05/15 21:16:11    145s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 21:16:11    145s] All LLGs are deleted
[05/15 21:16:11    145s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1810.0M, EPOCH TIME: 1747358171.210605
[05/15 21:16:11    145s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1810.0M, EPOCH TIME: 1747358171.211078
[05/15 21:16:11    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1810.0M, EPOCH TIME: 1747358171.211656
[05/15 21:16:11    145s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1810.0M, EPOCH TIME: 1747358171.213099
[05/15 21:16:11    145s] Core basic site is CoreSite
[05/15 21:16:11    145s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1810.0M, EPOCH TIME: 1747358171.238899
[05/15 21:16:11    145s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1810.0M, EPOCH TIME: 1747358171.249392
[05/15 21:16:11    145s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:16:11    145s] SiteArray: use 1,548,288 bytes
[05/15 21:16:11    145s] SiteArray: current memory after site array memory allocation 1810.0M
[05/15 21:16:11    145s] SiteArray: FP blocked sites are writable
[05/15 21:16:11    145s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:16:11    145s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1810.0M, EPOCH TIME: 1747358171.256427
[05/15 21:16:11    145s] Process 41702 wires and vias for routing blockage and capacity analysis
[05/15 21:16:11    145s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.013, MEM:1810.0M, EPOCH TIME: 1747358171.269896
[05/15 21:16:11    145s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.062, MEM:1810.0M, EPOCH TIME: 1747358171.275170
[05/15 21:16:11    145s] 
[05/15 21:16:11    145s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:16:11    145s] 
[05/15 21:16:11    145s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:16:11    145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.067, MEM:1810.0M, EPOCH TIME: 1747358171.278267
[05/15 21:16:11    145s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1810.0M, EPOCH TIME: 1747358171.281061
[05/15 21:16:11    145s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1810.0M, EPOCH TIME: 1747358171.284170
[05/15 21:16:11    145s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1810.0MB).
[05/15 21:16:11    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.084, MEM:1810.0M, EPOCH TIME: 1747358171.289873
[05/15 21:16:11    146s] TotalInstCnt at PhyDesignMc Initialization: 1,903
[05/15 21:16:11    146s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=1810.0M
[05/15 21:16:11    146s] ### Creating RouteCongInterface, started
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] #optDebug: {0, 1.000}
[05/15 21:16:11    146s] ### Creating RouteCongInterface, finished
[05/15 21:16:11    146s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:16:11    146s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=1810.0M
[05/15 21:16:11    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=1810.0M
[05/15 21:16:11    146s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1844.3M, EPOCH TIME: 1747358171.630656
[05/15 21:16:11    146s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1844.3M, EPOCH TIME: 1747358171.630884
[05/15 21:16:11    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:16:11    146s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 21:16:11    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:16:11    146s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 21:16:11    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:16:11    146s] Info: violation cost 44.496429 (cap = 0.000000, tran = 44.496429, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:16:11    146s] |     4|    11|    -4.07|     2|     2|    -2.19|    27|    27|     0|     0|    41.17|     0.00|       0|       0|       0|  5.93%|          |         |
[05/15 21:16:11    146s] Info: violation cost 44.438393 (cap = 0.000000, tran = 44.438393, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:16:11    146s] |     4|    11|    -4.07|     2|     2|    -2.19|    27|    27|     0|     0|    41.17|     0.00|       2|       0|       1|  5.93%| 0:00:00.0|  1887.5M|
[05/15 21:16:11    146s] Info: violation cost 44.357143 (cap = 0.000000, tran = 44.357143, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:16:11    146s] |     4|    11|    -4.07|     2|     2|    -2.19|    27|    27|     0|     0|    41.17|     0.00|       1|       0|       0|  5.93%| 0:00:00.0|  1890.0M|
[05/15 21:16:11    146s] Info: violation cost 44.357143 (cap = 0.000000, tran = 44.357143, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:16:11    146s] |     4|    11|    -4.07|     2|     2|    -2.19|    27|    27|     0|     0|    41.17|     0.00|       0|       0|       0|  5.93%| 0:00:00.0|  1890.0M|
[05/15 21:16:11    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] ###############################################################################
[05/15 21:16:11    146s] #
[05/15 21:16:11    146s] #  Large fanout net report:  
[05/15 21:16:11    146s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 21:16:11    146s] #     - current density: 5.93
[05/15 21:16:11    146s] #
[05/15 21:16:11    146s] #  List of high fanout nets:
[05/15 21:16:11    146s] #
[05/15 21:16:11    146s] ###############################################################################
[05/15 21:16:11    146s] Bottom Preferred Layer:
[05/15 21:16:11    146s] +---------------+------------+----------+
[05/15 21:16:11    146s] |     Layer     |    CLK     |   Rule   |
[05/15 21:16:11    146s] +---------------+------------+----------+
[05/15 21:16:11    146s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:16:11    146s] +---------------+------------+----------+
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] =======================================================================
[05/15 21:16:11    146s]                 Reasons for remaining drv violations
[05/15 21:16:11    146s] =======================================================================
[05/15 21:16:11    146s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] MultiBuffering failure reasons
[05/15 21:16:11    146s] ------------------------------------------------
[05/15 21:16:11    146s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[05/15 21:16:11    146s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1890.0M) ***
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] Total-nets :: 1928, Stn-nets :: 23, ratio :: 1.19295 %, Total-len 46312.7, Stn-len 214.11
[05/15 21:16:11    146s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1870.9M, EPOCH TIME: 1747358171.832229
[05/15 21:16:11    146s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1801.9M, EPOCH TIME: 1747358171.842716
[05/15 21:16:11    146s] TotalInstCnt at PhyDesignMc Destruction: 1,906
[05/15 21:16:11    146s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.8
[05/15 21:16:11    146s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.6/0:00:00.7 (0.9), totSession cpu/real = 0:02:26.5/0:05:31.0 (0.4), mem = 1801.9M
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] =============================================================================================
[05/15 21:16:11    146s]  Step TAT Report for DrvOpt #3                                                  21.12-s106_1
[05/15 21:16:11    146s] =============================================================================================
[05/15 21:16:11    146s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:16:11    146s] ---------------------------------------------------------------------------------------------
[05/15 21:16:11    146s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.1    1.2
[05/15 21:16:11    146s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:11    146s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  17.0 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 21:16:11    146s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:16:11    146s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:11    146s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:16:11    146s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:11    146s] [ OptEval                ]      2   0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 21:16:11    146s] [ OptCommit              ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:11    146s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 21:16:11    146s] [ IncrDelayCalc          ]      6   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.3
[05/15 21:16:11    146s] [ DrvFindVioNets         ]      4   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 21:16:11    146s] [ DrvComputeSummary      ]      4   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 21:16:11    146s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:11    146s] [ MISC                   ]          0:00:00.3  (  44.5 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:16:11    146s] ---------------------------------------------------------------------------------------------
[05/15 21:16:11    146s]  DrvOpt #3 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.6    0.9
[05/15 21:16:11    146s] ---------------------------------------------------------------------------------------------
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] End: GigaOpt postEco DRV Optimization
[05/15 21:16:11    146s] **INFO: Flow update: Design timing is met.
[05/15 21:16:11    146s] Running refinePlace -preserveRouting true -hardFence false
[05/15 21:16:11    146s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1801.9M, EPOCH TIME: 1747358171.850227
[05/15 21:16:11    146s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1801.9M, EPOCH TIME: 1747358171.850322
[05/15 21:16:11    146s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1801.9M, EPOCH TIME: 1747358171.850426
[05/15 21:16:11    146s] z: 2, totalTracks: 1
[05/15 21:16:11    146s] z: 4, totalTracks: 1
[05/15 21:16:11    146s] z: 6, totalTracks: 1
[05/15 21:16:11    146s] z: 8, totalTracks: 1
[05/15 21:16:11    146s] #spOpts: N=45 gp_ipad=5 hrOri=1 hrSnap=1 
[05/15 21:16:11    146s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1801.9M, EPOCH TIME: 1747358171.857504
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:16:11    146s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.046, MEM:1801.9M, EPOCH TIME: 1747358171.903696
[05/15 21:16:11    146s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1801.9M, EPOCH TIME: 1747358171.903859
[05/15 21:16:11    146s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1801.9M, EPOCH TIME: 1747358171.903956
[05/15 21:16:11    146s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1801.9MB).
[05/15 21:16:11    146s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.054, MEM:1801.9M, EPOCH TIME: 1747358171.904809
[05/15 21:16:11    146s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.055, MEM:1801.9M, EPOCH TIME: 1747358171.904890
[05/15 21:16:11    146s] TDRefine: refinePlace mode is spiral
[05/15 21:16:11    146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.9
[05/15 21:16:11    146s] OPERPROF:   Starting RefinePlace at level 2, MEM:1801.9M, EPOCH TIME: 1747358171.904996
[05/15 21:16:11    146s] *** Starting refinePlace (0:02:27 mem=1801.9M) ***
[05/15 21:16:11    146s] Total net bbox length = 3.771e+04 (1.977e+04 1.795e+04) (ext = 2.682e+03)
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:16:11    146s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1801.9M, EPOCH TIME: 1747358171.908208
[05/15 21:16:11    146s]   Signal wire search tree: 1186 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:16:11    146s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.009, MEM:1801.9M, EPOCH TIME: 1747358171.916736
[05/15 21:16:11    146s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:16:11    146s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] Starting Small incrNP...
[05/15 21:16:11    146s] User Input Parameters:
[05/15 21:16:11    146s] - Congestion Driven    : Off
[05/15 21:16:11    146s] - Timing Driven        : Off
[05/15 21:16:11    146s] - Area-Violation Based : Off
[05/15 21:16:11    146s] - Start Rollback Level : -5
[05/15 21:16:11    146s] - Legalized            : On
[05/15 21:16:11    146s] - Window Based         : Off
[05/15 21:16:11    146s] - eDen incr mode       : Off
[05/15 21:16:11    146s] - Small incr mode      : On
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1801.9M, EPOCH TIME: 1747358171.923919
[05/15 21:16:11    146s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1801.9M, EPOCH TIME: 1747358171.925594
[05/15 21:16:11    146s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.003, MEM:1801.9M, EPOCH TIME: 1747358171.928460
[05/15 21:16:11    146s] default core: bins with density > 0.750 =  0.00 % ( 0 / 437 )
[05/15 21:16:11    146s] Density distribution unevenness ratio = 73.911%
[05/15 21:16:11    146s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.005, MEM:1801.9M, EPOCH TIME: 1747358171.928682
[05/15 21:16:11    146s] cost 0.430622, thresh 1.000000
[05/15 21:16:11    146s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1801.9M)
[05/15 21:16:11    146s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:16:11    146s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1801.9M, EPOCH TIME: 1747358171.929119
[05/15 21:16:11    146s] Starting refinePlace ...
[05/15 21:16:11    146s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:16:11    146s] One DDP V2 for no tweak run.
[05/15 21:16:11    146s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:16:11    146s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 21:16:11    146s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1801.9MB) @(0:02:27 - 0:02:27).
[05/15 21:16:11    146s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:16:11    146s] wireLenOptFixPriorityInst 661 inst fixed
[05/15 21:16:11    146s] 
[05/15 21:16:11    146s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 21:16:12    146s] Move report: legalization moves 6 insts, mean move: 0.57 um, max move: 1.80 um spiral
[05/15 21:16:12    146s] 	Max move on inst (FE_OFC75_mcs4_core_n_25206): (501.60, 433.04) --> (499.80, 433.04)
[05/15 21:16:12    146s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:01.0)
[05/15 21:16:12    146s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:16:12    146s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1801.9MB) @(0:02:27 - 0:02:27).
[05/15 21:16:12    146s] Move report: Detail placement moves 6 insts, mean move: 0.57 um, max move: 1.80 um 
[05/15 21:16:12    146s] 	Max move on inst (FE_OFC75_mcs4_core_n_25206): (501.60, 433.04) --> (499.80, 433.04)
[05/15 21:16:12    146s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1801.9MB
[05/15 21:16:12    146s] Statistics of distance of Instance movement in refine placement:
[05/15 21:16:12    146s]   maximum (X+Y) =         1.80 um
[05/15 21:16:12    146s]   inst (FE_OFC75_mcs4_core_n_25206) with max move: (501.6, 433.04) -> (499.8, 433.04)
[05/15 21:16:12    146s]   mean    (X+Y) =         0.57 um
[05/15 21:16:12    146s] Summary Report:
[05/15 21:16:12    146s] Instances move: 6 (out of 1886 movable)
[05/15 21:16:12    146s] Instances flipped: 0
[05/15 21:16:12    146s] Mean displacement: 0.57 um
[05/15 21:16:12    146s] Max displacement: 1.80 um (Instance: FE_OFC75_mcs4_core_n_25206) (501.6, 433.04) -> (499.8, 433.04)
[05/15 21:16:12    146s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/15 21:16:12    146s] Total instances moved : 6
[05/15 21:16:12    146s] Ripped up 17 affected routes.
[05/15 21:16:12    146s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.100, REAL:0.141, MEM:1801.9M, EPOCH TIME: 1747358172.069804
[05/15 21:16:12    146s] Total net bbox length = 3.772e+04 (1.977e+04 1.795e+04) (ext = 2.682e+03)
[05/15 21:16:12    146s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1801.9MB
[05/15 21:16:12    146s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1801.9MB) @(0:02:27 - 0:02:27).
[05/15 21:16:12    146s] *** Finished refinePlace (0:02:27 mem=1801.9M) ***
[05/15 21:16:12    146s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.9
[05/15 21:16:12    146s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.110, REAL:0.169, MEM:1801.9M, EPOCH TIME: 1747358172.073733
[05/15 21:16:12    146s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1801.9M, EPOCH TIME: 1747358172.073798
[05/15 21:16:12    146s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.009, MEM:1801.9M, EPOCH TIME: 1747358172.082510
[05/15 21:16:12    146s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.180, REAL:0.232, MEM:1801.9M, EPOCH TIME: 1747358172.082646
[05/15 21:16:12    146s] **INFO: Flow update: Design timing is met.
[05/15 21:16:12    146s] **INFO: Flow update: Design timing is met.
[05/15 21:16:12    146s] **INFO: Flow update: Design timing is met.
[05/15 21:16:12    146s] #optDebug: fT-D <X 1 0 0 0>
[05/15 21:16:12    146s] Register exp ratio and priority group on 0 nets on 1944 nets : 
[05/15 21:16:12    146s] 
[05/15 21:16:12    146s] Active setup views:
[05/15 21:16:12    146s]  AnalysisView_WC
[05/15 21:16:12    146s]   Dominating endpoints: 0
[05/15 21:16:12    146s]   Dominating TNS: -0.000
[05/15 21:16:12    146s] 
[05/15 21:16:12    146s] Extraction called for design 'mcs4_pad_frame' of instances=1936 and nets=1960 using extraction engine 'preRoute' .
[05/15 21:16:12    146s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 21:16:12    146s] RC Extraction called in multi-corner(2) mode.
[05/15 21:16:12    146s] RCMode: PreRoute
[05/15 21:16:12    146s]       RC Corner Indexes            0       1   
[05/15 21:16:12    146s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 21:16:12    146s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 21:16:12    146s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 21:16:12    146s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 21:16:12    146s] Shrink Factor                : 1.00000
[05/15 21:16:12    146s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 21:16:12    146s] Using Quantus QRC technology file ...
[05/15 21:16:12    146s] 
[05/15 21:16:12    146s] Trim Metal Layers:
[05/15 21:16:12    146s] LayerId::1 widthSet size::1
[05/15 21:16:12    146s] LayerId::2 widthSet size::1
[05/15 21:16:12    146s] LayerId::3 widthSet size::1
[05/15 21:16:12    146s] LayerId::4 widthSet size::1
[05/15 21:16:12    146s] LayerId::5 widthSet size::1
[05/15 21:16:12    146s] LayerId::6 widthSet size::1
[05/15 21:16:12    146s] LayerId::7 widthSet size::1
[05/15 21:16:12    146s] LayerId::8 widthSet size::1
[05/15 21:16:12    146s] LayerId::9 widthSet size::1
[05/15 21:16:12    146s] LayerId::10 widthSet size::1
[05/15 21:16:12    146s] LayerId::11 widthSet size::1
[05/15 21:16:12    146s] Updating RC grid for preRoute extraction ...
[05/15 21:16:12    146s] eee: pegSigSF::1.070000
[05/15 21:16:12    146s] Initializing multi-corner resistance tables ...
[05/15 21:16:12    146s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/15 21:16:12    146s] eee: l::2 avDens::0.036402 usedTrk::1571.759352 availTrk::43177.500000 sigTrk::1571.759352
[05/15 21:16:12    146s] eee: l::3 avDens::0.037723 usedTrk::1544.768131 availTrk::40950.000000 sigTrk::1544.768131
[05/15 21:16:12    146s] eee: l::4 avDens::0.013807 usedTrk::554.815497 availTrk::40185.000000 sigTrk::554.815497
[05/15 21:16:12    146s] eee: l::5 avDens::0.011270 usedTrk::191.703217 availTrk::17010.000000 sigTrk::191.703217
[05/15 21:16:12    146s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:12    146s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:12    146s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:12    146s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:12    146s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:12    146s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:12    146s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:16:12    146s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.042146 ; aWlH: 0.000000 ; Pmax: 0.805500 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 21:16:12    146s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1760.047M)
[05/15 21:16:12    146s] Starting delay calculation for Setup views
[05/15 21:16:12    146s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:16:12    146s] #################################################################################
[05/15 21:16:12    146s] # Design Stage: PreRoute
[05/15 21:16:12    146s] # Design Name: mcs4_pad_frame
[05/15 21:16:12    146s] # Design Mode: 45nm
[05/15 21:16:12    146s] # Analysis Mode: MMMC OCV 
[05/15 21:16:12    146s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:16:12    146s] # Signoff Settings: SI Off 
[05/15 21:16:12    146s] #################################################################################
[05/15 21:16:12    147s] Calculate early delays in OCV mode...
[05/15 21:16:12    147s] Calculate late delays in OCV mode...
[05/15 21:16:12    147s] Topological Sorting (REAL = 0:00:00.0, MEM = 1768.3M, InitMEM = 1768.3M)
[05/15 21:16:12    147s] Start delay calculation (fullDC) (1 T). (MEM=1768.34)
[05/15 21:16:12    147s] End AAE Lib Interpolated Model. (MEM=1788.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:16:12    147s] Total number of fetched objects 1944
[05/15 21:16:12    147s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:16:12    147s] End delay calculation. (MEM=1811.3 CPU=0:00:00.3 REAL=0:00:00.0)
[05/15 21:16:12    147s] End delay calculation (fullDC). (MEM=1811.3 CPU=0:00:00.4 REAL=0:00:00.0)
[05/15 21:16:12    147s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1811.3M) ***
[05/15 21:16:13    147s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:28 mem=1811.3M)
[05/15 21:16:13    147s] Reported timing to dir ./timingReports
[05/15 21:16:13    147s] **optDesign ... cpu = 0:00:19, real = 0:00:22, mem = 1414.5M, totSessionCpu=0:02:28 **
[05/15 21:16:13    147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1769.3M, EPOCH TIME: 1747358173.082913
[05/15 21:16:13    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:1769.3M, EPOCH TIME: 1747358173.135197
[05/15 21:16:15    148s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.170  | 46.301  | 41.170  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (9)       |
|   max_fanout   |     27 (27)      |    -57     |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.935%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:24, mem = 1415.2M, totSessionCpu=0:02:28 **
[05/15 21:16:15    148s] 
[05/15 21:16:15    148s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:16:15    148s] Deleting Lib Analyzer.
[05/15 21:16:15    148s] 
[05/15 21:16:15    148s] TimeStamp Deleting Cell Server End ...
[05/15 21:16:15    148s] *** Finished optDesign ***
[05/15 21:16:15    148s] 
[05/15 21:16:15    148s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:26.3 real=0:00:30.8)
[05/15 21:16:15    148s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:01.7)
[05/15 21:16:15    148s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.4 real=0:00:02.8)
[05/15 21:16:15    148s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.4 real=0:00:01.6)
[05/15 21:16:15    148s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 21:16:15    148s] Info: Destroy the CCOpt slew target map.
[05/15 21:16:15    148s] clean pInstBBox. size 0
[05/15 21:16:15    148s] Set place::cacheFPlanSiteMark to 0
[05/15 21:16:15    148s] All LLGs are deleted
[05/15 21:16:15    148s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1784.7M, EPOCH TIME: 1747358175.286307
[05/15 21:16:15    148s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1784.7M, EPOCH TIME: 1747358175.286505
[05/15 21:16:15    148s] Info: pop threads available for lower-level modules during optimization.
[05/15 21:16:15    148s] 
[05/15 21:16:15    148s] *** Summary of all messages that are not suppressed in this session:
[05/15 21:16:15    148s] Severity  ID               Count  Summary                                  
[05/15 21:16:15    148s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/15 21:16:15    148s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[05/15 21:16:15    148s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[05/15 21:16:15    148s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[05/15 21:16:15    148s] WARNING   IMPCCOPT-2406       14  Clock halo disabled on instance '%s'. Cl...
[05/15 21:16:15    148s] WARNING   IMPCCOPT-2171        7  Unable to get/extract RC parasitics for ...
[05/15 21:16:15    148s] WARNING   IMPCCOPT-2169        7  Cannot extract parasitics for %s net '%s...
[05/15 21:16:15    148s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[05/15 21:16:15    148s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[05/15 21:16:15    148s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[05/15 21:16:15    148s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[05/15 21:16:15    148s] *** Message Summary: 38 warning(s), 0 error(s)
[05/15 21:16:15    148s] 
[05/15 21:16:15    148s] *** ccopt_design #1 [finish] : cpu/real = 0:00:56.6/0:01:06.0 (0.9), totSession cpu/real = 0:02:28.2/0:05:34.5 (0.4), mem = 1784.7M
[05/15 21:16:15    148s] 
[05/15 21:16:15    148s] =============================================================================================
[05/15 21:16:15    148s]  Final TAT Report for ccopt_design #1                                           21.12-s106_1
[05/15 21:16:15    148s] =============================================================================================
[05/15 21:16:15    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:16:15    148s] ---------------------------------------------------------------------------------------------
[05/15 21:16:15    148s] [ InitOpt                ]      1   0:00:03.2  (   4.8 % )     0:00:04.6 /  0:00:04.2    0.9
[05/15 21:16:15    148s] [ GlobalOpt              ]      1   0:00:01.6  (   2.5 % )     0:00:01.6 /  0:00:01.5    0.9
[05/15 21:16:15    148s] [ DrvOpt                 ]      3   0:00:03.4  (   5.1 % )     0:00:03.8 /  0:00:03.4    0.9
[05/15 21:16:15    148s] [ AreaOpt                ]      2   0:00:05.0  (   7.6 % )     0:00:05.3 /  0:00:04.8    0.9
[05/15 21:16:15    148s] [ ViewPruning            ]      8   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.2    0.8
[05/15 21:16:15    148s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.3 % )     0:00:03.4 /  0:00:01.7    0.5
[05/15 21:16:15    148s] [ DrvReport              ]      2   0:00:01.5  (   2.3 % )     0:00:01.5 /  0:00:00.1    0.1
[05/15 21:16:15    148s] [ CongRefineRouteType    ]      2   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 21:16:15    148s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.7
[05/15 21:16:15    148s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:15    148s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 21:16:15    148s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:16:15    148s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 21:16:15    148s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 21:16:15    148s] [ IncrReplace            ]      1   0:00:01.2  (   1.8 % )     0:00:01.2 /  0:00:01.0    0.8
[05/15 21:16:15    148s] [ RefinePlace            ]      3   0:00:01.0  (   1.5 % )     0:00:01.0 /  0:00:00.7    0.7
[05/15 21:16:15    148s] [ EarlyGlobalRoute       ]      6   0:00:08.7  (  13.1 % )     0:00:08.7 /  0:00:06.9    0.8
[05/15 21:16:15    148s] [ DetailRoute            ]      1   0:00:05.3  (   8.1 % )     0:00:05.3 /  0:00:05.2    1.0
[05/15 21:16:15    148s] [ ExtractRC              ]      5   0:00:01.0  (   1.5 % )     0:00:01.0 /  0:00:00.9    0.9
[05/15 21:16:15    148s] [ TimingUpdate           ]      4   0:00:00.2  (   0.4 % )     0:00:01.8 /  0:00:01.7    0.9
[05/15 21:16:15    148s] [ FullDelayCalc          ]      4   0:00:02.5  (   3.8 % )     0:00:02.5 /  0:00:02.3    0.9
[05/15 21:16:15    148s] [ TimingReport           ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 21:16:15    148s] [ GenerateReports        ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:16:15    148s] [ MISC                   ]          0:00:29.7  (  45.1 % )     0:00:29.7 /  0:00:25.7    0.9
[05/15 21:16:15    148s] ---------------------------------------------------------------------------------------------
[05/15 21:16:15    148s]  ccopt_design #1 TOTAL              0:01:06.0  ( 100.0 % )     0:01:06.0 /  0:00:56.6    0.9
[05/15 21:16:15    148s] ---------------------------------------------------------------------------------------------
[05/15 21:16:15    148s] 
[05/15 21:16:15    148s] #% End ccopt_design (date=05/15 21:16:15, total cpu=0:00:56.6, real=0:01:06, peak res=1475.0M, current mem=1304.0M)
[05/15 21:16:15    148s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 21:16:48    151s] <CMD> fit
[05/15 21:16:57    152s] # puts "\n--- Post-CTS Timing Analysis ---"
# timeDesign -postCTS -prefix postCTS_setup
<CMD> timeDesign -postCTS -prefix postCTS_setup
[05/15 21:16:57    152s] *** timeDesign #3 [begin] : totSession cpu/real = 0:02:32.6/0:06:16.2 (0.4), mem = 1702.6M
[05/15 21:16:57    152s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1692.6M, EPOCH TIME: 1747358217.026753
[05/15 21:16:57    152s] All LLGs are deleted
[05/15 21:16:57    152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1692.6M, EPOCH TIME: 1747358217.026852
[05/15 21:16:57    152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1692.6M, EPOCH TIME: 1747358217.026920
[05/15 21:16:57    152s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1692.6M, EPOCH TIME: 1747358217.027023
[05/15 21:16:57    152s] Start to check current routing status for nets...
[05/15 21:16:57    152s] Net CTS_5 is not routed.
[05/15 21:16:57    152s] Early Global Route is going to be called for routing.
[05/15 21:16:57    152s] End to check current routing status for nets (mem=1692.6M)
[05/15 21:16:57    152s] ### Creating LA Mngr. totSessionCpu=0:02:33 mem=1692.6M
[05/15 21:16:57    152s] ### Creating LA Mngr, finished. totSessionCpu=0:02:33 mem=1692.6M
[05/15 21:16:57    152s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1692.59 MB )
[05/15 21:16:57    152s] (I)      ==================== Layers =====================
[05/15 21:16:57    152s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:16:57    152s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:16:57    152s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:16:57    152s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:16:57    152s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:16:57    152s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:16:57    152s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:16:57    152s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:16:57    152s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:16:57    152s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:16:57    152s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:16:57    152s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:16:57    152s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:16:57    152s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:16:57    152s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:16:57    152s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:16:57    152s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:16:57    152s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:16:57    152s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:16:57    152s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:16:57    152s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:16:57    152s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:16:57    152s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:16:57    152s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:16:57    152s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:16:57    152s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:16:57    152s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:16:57    152s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:16:57    152s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:16:57    152s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:16:57    152s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:16:57    152s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:16:57    152s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:16:57    152s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:16:57    152s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:16:57    152s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:16:57    152s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:16:57    152s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:16:57    152s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:16:57    152s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:16:57    152s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:16:57    152s] (I)      Started Import and model ( Curr Mem: 1692.59 MB )
[05/15 21:16:57    152s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:16:57    152s] (I)      == Non-default Options ==
[05/15 21:16:57    152s] (I)      Route open nets only                               : true
[05/15 21:16:57    152s] (I)      Maximum routing layer                              : 11
[05/15 21:16:57    152s] (I)      Number of threads                                  : 1
[05/15 21:16:57    152s] (I)      Method to set GCell size                           : row
[05/15 21:16:57    152s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:16:57    152s] (I)      Use row-based GCell size
[05/15 21:16:57    152s] (I)      Use row-based GCell align
[05/15 21:16:57    152s] (I)      layer 0 area = 80000
[05/15 21:16:57    152s] (I)      layer 1 area = 80000
[05/15 21:16:57    152s] (I)      layer 2 area = 80000
[05/15 21:16:57    152s] (I)      layer 3 area = 80000
[05/15 21:16:57    152s] (I)      layer 4 area = 80000
[05/15 21:16:57    152s] (I)      layer 5 area = 80000
[05/15 21:16:57    152s] (I)      layer 6 area = 80000
[05/15 21:16:57    152s] (I)      layer 7 area = 80000
[05/15 21:16:57    152s] (I)      layer 8 area = 80000
[05/15 21:16:57    152s] (I)      layer 9 area = 400000
[05/15 21:16:57    152s] (I)      layer 10 area = 400000
[05/15 21:16:57    152s] (I)      GCell unit size   : 3420
[05/15 21:16:57    152s] (I)      GCell multiplier  : 1
[05/15 21:16:57    152s] (I)      GCell row height  : 3420
[05/15 21:16:57    152s] (I)      Actual row height : 3420
[05/15 21:16:57    152s] (I)      GCell align ref   : 616000 616420
[05/15 21:16:57    152s] [NR-eGR] Track table information for default rule: 
[05/15 21:16:57    152s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:16:57    152s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:16:57    152s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:16:57    152s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:16:57    152s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:16:57    152s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:16:57    152s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:16:57    152s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:16:57    152s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:16:57    152s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:16:57    152s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:16:57    152s] (I)      ================== Default via ===================
[05/15 21:16:57    152s] (I)      +----+------------------+------------------------+
[05/15 21:16:57    152s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 21:16:57    152s] (I)      +----+------------------+------------------------+
[05/15 21:16:57    152s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 21:16:57    152s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 21:16:57    152s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 21:16:57    152s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 21:16:57    152s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 21:16:57    152s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 21:16:57    152s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 21:16:57    152s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 21:16:57    152s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 21:16:57    152s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 21:16:57    152s] (I)      +----+------------------+------------------------+
[05/15 21:16:57    152s] [NR-eGR] Read 1171 PG shapes
[05/15 21:16:57    152s] [NR-eGR] Read 0 clock shapes
[05/15 21:16:57    152s] [NR-eGR] Read 0 other shapes
[05/15 21:16:57    152s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:16:57    152s] [NR-eGR] #Instance Blockages : 640
[05/15 21:16:57    152s] [NR-eGR] #PG Blockages       : 1171
[05/15 21:16:57    152s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:16:57    152s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:16:57    152s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:16:57    152s] [NR-eGR] #Other Blockages    : 0
[05/15 21:16:57    152s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:16:57    152s] (I)      Number of open nets threshold = 19
[05/15 21:16:57    152s] (I)      Number of open nets less than the threshold. Only open nets are routed
[05/15 21:16:57    152s] [NR-eGR] Num Prerouted Nets = 1911  Num Prerouted Wires = 22720
[05/15 21:16:57    152s] [NR-eGR] Read 1928 nets ( ignored 1911 )
[05/15 21:16:57    152s] (I)      early_global_route_priority property id does not exist.
[05/15 21:16:57    152s] (I)      Read Num Blocks=1811  Num Prerouted Wires=22720  Num CS=0
[05/15 21:16:57    152s] (I)      Layer 1 (V) : #blockages 634 : #preroutes 16685
[05/15 21:16:57    152s] (I)      Layer 2 (H) : #blockages 348 : #preroutes 5621
[05/15 21:16:57    152s] (I)      Layer 3 (V) : #blockages 761 : #preroutes 402
[05/15 21:16:57    152s] (I)      Layer 4 (H) : #blockages 47 : #preroutes 12
[05/15 21:16:57    152s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:16:57    152s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:16:57    152s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:16:57    152s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:16:57    152s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:16:57    152s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 21:16:57    152s] (I)      Number of ignored nets                =   1911
[05/15 21:16:57    152s] (I)      Number of connected nets              =   1911
[05/15 21:16:57    152s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[05/15 21:16:57    152s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 21:16:57    152s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:16:57    152s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:16:57    152s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:16:57    152s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:16:57    152s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:16:57    152s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:16:57    152s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:16:57    152s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[05/15 21:16:57    152s] (I)      Ndr track 0 does not exist
[05/15 21:16:57    152s] (I)      Ndr track 0 does not exist
[05/15 21:16:57    152s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:16:57    152s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:16:57    152s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:16:57    152s] (I)      Site width          :   400  (dbu)
[05/15 21:16:57    152s] (I)      Row height          :  3420  (dbu)
[05/15 21:16:57    152s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:16:57    152s] (I)      GCell width         :  3420  (dbu)
[05/15 21:16:57    152s] (I)      GCell height        :  3420  (dbu)
[05/15 21:16:57    152s] (I)      Grid                :   585   550    11
[05/15 21:16:57    152s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:16:57    152s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 21:16:57    152s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 21:16:57    152s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:16:57    152s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:16:57    152s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:16:57    152s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:16:57    152s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:16:57    152s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 21:16:57    152s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:16:57    152s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:16:57    152s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:16:57    152s] (I)      --------------------------------------------------------
[05/15 21:16:57    152s] 
[05/15 21:16:57    152s] [NR-eGR] ============ Routing rule table ============
[05/15 21:16:57    152s] [NR-eGR] Rule id: 0  Nets: 16
[05/15 21:16:57    152s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:16:57    152s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:16:57    152s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:16:57    152s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:16:57    152s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:16:57    152s] [NR-eGR] Rule id: 1  Nets: 1
[05/15 21:16:57    152s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 21:16:57    152s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 21:16:57    152s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 21:16:57    152s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 21:16:57    152s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 21:16:57    152s] [NR-eGR] ========================================
[05/15 21:16:57    152s] [NR-eGR] 
[05/15 21:16:57    152s] (I)      =============== Blocked Tracks ===============
[05/15 21:16:57    152s] (I)      +-------+---------+----------+---------------+
[05/15 21:16:57    152s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:16:57    152s] (I)      +-------+---------+----------+---------------+
[05/15 21:16:57    152s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:16:57    152s] (I)      |     2 | 2750000 |   125926 |         4.58% |
[05/15 21:16:57    152s] (I)      |     3 | 2893995 |    59196 |         2.05% |
[05/15 21:16:57    152s] (I)      |     4 | 2750000 |   164127 |         5.97% |
[05/15 21:16:57    152s] (I)      |     5 | 2893995 |    47515 |         1.64% |
[05/15 21:16:57    152s] (I)      |     6 | 2750000 |        0 |         0.00% |
[05/15 21:16:57    152s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 21:16:57    152s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 21:16:57    152s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 21:16:57    152s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 21:16:57    152s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 21:16:57    152s] (I)      +-------+---------+----------+---------------+
[05/15 21:16:57    152s] (I)      Finished Import and model ( CPU: 0.36 sec, Real: 0.43 sec, Curr Mem: 1735.01 MB )
[05/15 21:16:57    152s] (I)      Reset routing kernel
[05/15 21:16:57    152s] (I)      Started Global Routing ( Curr Mem: 1735.01 MB )
[05/15 21:16:57    152s] (I)      totalPins=289  totalGlobalPin=289 (100.00%)
[05/15 21:16:57    153s] (I)      total 2D Cap : 5432158 = (2836555 H, 2595603 V)
[05/15 21:16:57    153s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[05/15 21:16:57    153s] (I)      
[05/15 21:16:57    153s] (I)      ============  Phase 1a Route ============
[05/15 21:16:57    153s] (I)      Usage: 247 = (93 H, 154 V) = (0.00% H, 0.01% V) = (1.590e+02um H, 2.633e+02um V)
[05/15 21:16:57    153s] (I)      
[05/15 21:16:57    153s] (I)      ============  Phase 1b Route ============
[05/15 21:16:57    153s] (I)      Usage: 247 = (93 H, 154 V) = (0.00% H, 0.01% V) = (1.590e+02um H, 2.633e+02um V)
[05/15 21:16:57    153s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.223700e+02um
[05/15 21:16:57    153s] (I)      
[05/15 21:16:57    153s] (I)      ============  Phase 1c Route ============
[05/15 21:16:57    153s] (I)      Usage: 247 = (93 H, 154 V) = (0.00% H, 0.01% V) = (1.590e+02um H, 2.633e+02um V)
[05/15 21:16:57    153s] (I)      
[05/15 21:16:57    153s] (I)      ============  Phase 1d Route ============
[05/15 21:16:57    153s] (I)      Usage: 247 = (93 H, 154 V) = (0.00% H, 0.01% V) = (1.590e+02um H, 2.633e+02um V)
[05/15 21:16:57    153s] (I)      
[05/15 21:16:57    153s] (I)      ============  Phase 1e Route ============
[05/15 21:16:57    153s] (I)      Usage: 247 = (93 H, 154 V) = (0.00% H, 0.01% V) = (1.590e+02um H, 2.633e+02um V)
[05/15 21:16:57    153s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.223700e+02um
[05/15 21:16:57    153s] (I)      
[05/15 21:16:57    153s] (I)      ============  Phase 1l Route ============
[05/15 21:16:57    153s] (I)      total 2D Cap : 24448649 = (12627972 H, 11820677 V)
[05/15 21:16:57    153s] [NR-eGR] Layer group 2: route 16 net(s) in layer range [2, 11]
[05/15 21:16:57    153s] (I)      
[05/15 21:16:57    153s] (I)      ============  Phase 1a Route ============
[05/15 21:16:57    153s] (I)      Usage: 1056 = (474 H, 582 V) = (0.00% H, 0.00% V) = (8.105e+02um H, 9.952e+02um V)
[05/15 21:16:57    153s] (I)      
[05/15 21:16:57    153s] (I)      ============  Phase 1b Route ============
[05/15 21:16:57    153s] (I)      Usage: 1056 = (474 H, 582 V) = (0.00% H, 0.00% V) = (8.105e+02um H, 9.952e+02um V)
[05/15 21:16:57    153s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.805760e+03um
[05/15 21:16:57    153s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 21:16:57    153s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 21:16:57    153s] (I)      
[05/15 21:16:57    153s] (I)      ============  Phase 1c Route ============
[05/15 21:16:57    153s] (I)      Usage: 1056 = (474 H, 582 V) = (0.00% H, 0.00% V) = (8.105e+02um H, 9.952e+02um V)
[05/15 21:16:57    153s] (I)      
[05/15 21:16:57    153s] (I)      ============  Phase 1d Route ============
[05/15 21:16:57    153s] (I)      Usage: 1056 = (474 H, 582 V) = (0.00% H, 0.00% V) = (8.105e+02um H, 9.952e+02um V)
[05/15 21:16:57    153s] (I)      
[05/15 21:16:57    153s] (I)      ============  Phase 1e Route ============
[05/15 21:16:57    153s] (I)      Usage: 1056 = (474 H, 582 V) = (0.00% H, 0.00% V) = (8.105e+02um H, 9.952e+02um V)
[05/15 21:16:57    153s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.805760e+03um
[05/15 21:16:57    153s] (I)      
[05/15 21:16:57    153s] (I)      ============  Phase 1l Route ============
[05/15 21:16:57    153s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 21:16:57    153s] (I)      Layer  2:    2620784     11876         0      105139     2640821    ( 3.83%) 
[05/15 21:16:57    153s] (I)      Layer  3:    2831914     15491         0       44091     2846709    ( 1.53%) 
[05/15 21:16:57    153s] (I)      Layer  4:    2592608      5320         0      116519     2629441    ( 4.24%) 
[05/15 21:16:57    153s] (I)      Layer  5:    2842060       291         0       38718     2852082    ( 1.34%) 
[05/15 21:16:57    153s] (I)      Layer  6:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 21:16:57    153s] (I)      Layer  7:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 21:16:57    153s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 21:16:57    153s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 21:16:57    153s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 21:16:57    153s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 21:16:57    153s] (I)      Total:      24407524     32978         0      304737    24497007    ( 1.23%) 
[05/15 21:16:57    153s] (I)      
[05/15 21:16:57    153s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 21:16:57    153s] [NR-eGR]                        OverCon            
[05/15 21:16:57    153s] [NR-eGR]                         #Gcell     %Gcell
[05/15 21:16:57    153s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 21:16:57    153s] [NR-eGR] ----------------------------------------------
[05/15 21:16:57    153s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:57    153s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:57    153s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:57    153s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:57    153s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:57    153s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:57    153s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:57    153s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:57    153s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:57    153s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:57    153s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 21:16:57    153s] [NR-eGR] ----------------------------------------------
[05/15 21:16:57    153s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 21:16:57    153s] [NR-eGR] 
[05/15 21:16:57    153s] (I)      Finished Global Routing ( CPU: 0.21 sec, Real: 0.26 sec, Curr Mem: 1735.01 MB )
[05/15 21:16:57    153s] (I)      total 2D Cap : 24451302 = (12628446 H, 11822856 V)
[05/15 21:16:57    153s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:16:57    153s] (I)      ============= Track Assignment ============
[05/15 21:16:57    153s] (I)      Started Track Assignment (1T) ( Curr Mem: 1735.01 MB )
[05/15 21:16:57    153s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 21:16:57    153s] (I)      Run Multi-thread track assignment
[05/15 21:16:58    153s] (I)      Finished Track Assignment (1T) ( CPU: 0.17 sec, Real: 0.24 sec, Curr Mem: 1748.28 MB )
[05/15 21:16:58    153s] (I)      Started Export ( Curr Mem: 1748.28 MB )
[05/15 21:16:58    153s] [NR-eGR]                  Length (um)   Vias 
[05/15 21:16:58    153s] [NR-eGR] ------------------------------------
[05/15 21:16:58    153s] [NR-eGR]  Metal1   (1H)             0   7548 
[05/15 21:16:58    153s] [NR-eGR]  Metal2   (2V)         18637  10774 
[05/15 21:16:58    153s] [NR-eGR]  Metal3   (3H)         23176   1105 
[05/15 21:16:58    153s] [NR-eGR]  Metal4   (4V)          3969     29 
[05/15 21:16:58    153s] [NR-eGR]  Metal5   (5H)           496      0 
[05/15 21:16:58    153s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 21:16:58    153s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 21:16:58    153s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 21:16:58    153s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 21:16:58    153s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 21:16:58    153s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 21:16:58    153s] [NR-eGR] ------------------------------------
[05/15 21:16:58    153s] [NR-eGR]           Total        46278  19456 
[05/15 21:16:58    153s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:16:58    153s] [NR-eGR] Total half perimeter of net bounding box: 37717um
[05/15 21:16:58    153s] [NR-eGR] Total length: 46278um, number of vias: 19456
[05/15 21:16:58    153s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:16:58    153s] [NR-eGR] Total eGR-routed clock nets wire length: 437um, number of vias: 350
[05/15 21:16:58    153s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:16:58    153s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.09 sec, Curr Mem: 1730.27 MB )
[05/15 21:16:58    153s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.93 sec, Real: 1.15 sec, Curr Mem: 1730.27 MB )
[05/15 21:16:58    153s] (I)      ====================================== Runtime Summary ======================================
[05/15 21:16:58    153s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/15 21:16:58    153s] (I)      ---------------------------------------------------------------------------------------------
[05/15 21:16:58    153s] (I)       Early Global Route kernel               100.00%  157.90 sec  159.06 sec  1.15 sec  0.93 sec 
[05/15 21:16:58    153s] (I)       +-Import and model                       36.95%  157.91 sec  158.33 sec  0.43 sec  0.36 sec 
[05/15 21:16:58    153s] (I)       | +-Create place DB                       0.69%  157.91 sec  157.92 sec  0.01 sec  0.01 sec 
[05/15 21:16:58    153s] (I)       | | +-Import place data                   0.68%  157.91 sec  157.92 sec  0.01 sec  0.01 sec 
[05/15 21:16:58    153s] (I)       | | | +-Read instances and placement      0.17%  157.91 sec  157.91 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | +-Read nets                         0.38%  157.91 sec  157.92 sec  0.00 sec  0.01 sec 
[05/15 21:16:58    153s] (I)       | +-Create route DB                      27.86%  157.92 sec  158.24 sec  0.32 sec  0.29 sec 
[05/15 21:16:58    153s] (I)       | | +-Import route data (1T)             27.82%  157.92 sec  158.24 sec  0.32 sec  0.29 sec 
[05/15 21:16:58    153s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.42%  157.92 sec  157.93 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | | +-Read routing blockages          0.00%  157.92 sec  157.92 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | | +-Read instance blockages         0.06%  157.92 sec  157.93 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | | +-Read PG blockages               0.24%  157.93 sec  157.93 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | | +-Read clock blockages            0.00%  157.93 sec  157.93 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | | +-Read other blockages            0.00%  157.93 sec  157.93 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | | +-Read halo blockages             0.01%  157.93 sec  157.93 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | | +-Read boundary cut boxes         0.00%  157.93 sec  157.93 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | +-Read blackboxes                   0.00%  157.93 sec  157.93 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | +-Read prerouted                    2.70%  157.93 sec  157.96 sec  0.03 sec  0.02 sec 
[05/15 21:16:58    153s] (I)       | | | +-Read unlegalized nets             0.00%  157.96 sec  157.96 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | +-Read nets                         0.22%  157.96 sec  157.96 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | +-Set up via pillars                0.00%  157.96 sec  157.96 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | +-Initialize 3D grid graph          1.47%  157.96 sec  157.98 sec  0.02 sec  0.02 sec 
[05/15 21:16:58    153s] (I)       | | | +-Model blockage capacity          22.19%  157.98 sec  158.24 sec  0.26 sec  0.25 sec 
[05/15 21:16:58    153s] (I)       | | | | +-Initialize 3D capacity         20.70%  157.98 sec  158.22 sec  0.24 sec  0.23 sec 
[05/15 21:16:58    153s] (I)       | +-Read aux data                         0.00%  158.24 sec  158.24 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | +-Others data preparation               0.43%  158.24 sec  158.24 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | +-Create route kernel                   7.84%  158.24 sec  158.33 sec  0.09 sec  0.06 sec 
[05/15 21:16:58    153s] (I)       +-Global Routing                         22.84%  158.33 sec  158.60 sec  0.26 sec  0.21 sec 
[05/15 21:16:58    153s] (I)       | +-Initialization                        0.10%  158.34 sec  158.34 sec  0.00 sec  0.01 sec 
[05/15 21:16:58    153s] (I)       | +-Net group 1                           5.65%  158.34 sec  158.40 sec  0.07 sec  0.03 sec 
[05/15 21:16:58    153s] (I)       | | +-Generate topology                   0.01%  158.34 sec  158.34 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | +-Phase 1a                            0.67%  158.36 sec  158.37 sec  0.01 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | +-Pattern routing (1T)              0.22%  158.36 sec  158.37 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | +-Phase 1b                            0.35%  158.38 sec  158.38 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | +-Phase 1c                            0.00%  158.39 sec  158.39 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | +-Phase 1d                            0.00%  158.39 sec  158.39 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | +-Phase 1e                            0.14%  158.39 sec  158.39 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | +-Route legalization                0.01%  158.39 sec  158.39 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | | +-Legalize Blockage Violations    0.00%  158.39 sec  158.39 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | +-Phase 1l                            1.26%  158.39 sec  158.40 sec  0.01 sec  0.01 sec 
[05/15 21:16:58    153s] (I)       | | | +-Layer assignment (1T)             1.24%  158.39 sec  158.40 sec  0.01 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | +-Net group 2                           8.51%  158.40 sec  158.50 sec  0.10 sec  0.08 sec 
[05/15 21:16:58    153s] (I)       | | +-Generate topology                   0.02%  158.40 sec  158.40 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | +-Phase 1a                            0.47%  158.44 sec  158.45 sec  0.01 sec  0.01 sec 
[05/15 21:16:58    153s] (I)       | | | +-Pattern routing (1T)              0.24%  158.44 sec  158.45 sec  0.00 sec  0.01 sec 
[05/15 21:16:58    153s] (I)       | | | +-Add via demand to 2D              0.20%  158.45 sec  158.45 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | +-Phase 1b                            0.11%  158.45 sec  158.45 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | +-Phase 1c                            0.00%  158.45 sec  158.45 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | +-Phase 1d                            0.00%  158.45 sec  158.45 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | +-Phase 1e                            0.33%  158.45 sec  158.46 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | | +-Route legalization                0.00%  158.45 sec  158.45 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | +-Phase 1l                            3.87%  158.46 sec  158.50 sec  0.04 sec  0.04 sec 
[05/15 21:16:58    153s] (I)       | | | +-Layer assignment (1T)             1.11%  158.49 sec  158.50 sec  0.01 sec  0.01 sec 
[05/15 21:16:58    153s] (I)       | +-Clean cong LA                         0.00%  158.50 sec  158.50 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       +-Export 3D cong map                     11.33%  158.60 sec  158.73 sec  0.13 sec  0.13 sec 
[05/15 21:16:58    153s] (I)       | +-Export 2D cong map                    1.30%  158.71 sec  158.73 sec  0.02 sec  0.02 sec 
[05/15 21:16:58    153s] (I)       +-Extract Global 3D Wires                 0.00%  158.73 sec  158.73 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       +-Track Assignment (1T)                  20.69%  158.73 sec  158.97 sec  0.24 sec  0.17 sec 
[05/15 21:16:58    153s] (I)       | +-Initialization                        0.00%  158.73 sec  158.73 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | +-Track Assignment Kernel              20.60%  158.73 sec  158.97 sec  0.24 sec  0.17 sec 
[05/15 21:16:58    153s] (I)       | +-Free Memory                           0.00%  158.97 sec  158.97 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       +-Export                                  7.46%  158.97 sec  159.06 sec  0.09 sec  0.05 sec 
[05/15 21:16:58    153s] (I)       | +-Export DB wires                       0.08%  158.97 sec  158.97 sec  0.00 sec  0.01 sec 
[05/15 21:16:58    153s] (I)       | | +-Export all nets                     0.05%  158.97 sec  158.97 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | | +-Set wire vias                       0.01%  158.97 sec  158.97 sec  0.00 sec  0.01 sec 
[05/15 21:16:58    153s] (I)       | +-Report wirelength                     1.00%  158.97 sec  158.98 sec  0.01 sec  0.00 sec 
[05/15 21:16:58    153s] (I)       | +-Update net boxes                      0.41%  158.99 sec  158.99 sec  0.00 sec  0.01 sec 
[05/15 21:16:58    153s] (I)       | +-Update timing                         5.65%  158.99 sec  159.06 sec  0.07 sec  0.03 sec 
[05/15 21:16:58    153s] (I)       +-Postprocess design                      0.00%  159.06 sec  159.06 sec  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)      ===================== Summary by functions =====================
[05/15 21:16:58    153s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 21:16:58    153s] (I)      ----------------------------------------------------------------
[05/15 21:16:58    153s] (I)        0  Early Global Route kernel      100.00%  1.15 sec  0.93 sec 
[05/15 21:16:58    153s] (I)        1  Import and model                36.95%  0.43 sec  0.36 sec 
[05/15 21:16:58    153s] (I)        1  Global Routing                  22.84%  0.26 sec  0.21 sec 
[05/15 21:16:58    153s] (I)        1  Track Assignment (1T)           20.69%  0.24 sec  0.17 sec 
[05/15 21:16:58    153s] (I)        1  Export 3D cong map              11.33%  0.13 sec  0.13 sec 
[05/15 21:16:58    153s] (I)        1  Export                           7.46%  0.09 sec  0.05 sec 
[05/15 21:16:58    153s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        1  Postprocess design               0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        2  Create route DB                 27.86%  0.32 sec  0.29 sec 
[05/15 21:16:58    153s] (I)        2  Track Assignment Kernel         20.60%  0.24 sec  0.17 sec 
[05/15 21:16:58    153s] (I)        2  Net group 2                      8.51%  0.10 sec  0.08 sec 
[05/15 21:16:58    153s] (I)        2  Create route kernel              7.84%  0.09 sec  0.06 sec 
[05/15 21:16:58    153s] (I)        2  Net group 1                      5.65%  0.07 sec  0.03 sec 
[05/15 21:16:58    153s] (I)        2  Update timing                    5.65%  0.07 sec  0.03 sec 
[05/15 21:16:58    153s] (I)        2  Export 2D cong map               1.30%  0.02 sec  0.02 sec 
[05/15 21:16:58    153s] (I)        2  Report wirelength                1.00%  0.01 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        2  Create place DB                  0.69%  0.01 sec  0.01 sec 
[05/15 21:16:58    153s] (I)        2  Others data preparation          0.43%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        2  Update net boxes                 0.41%  0.00 sec  0.01 sec 
[05/15 21:16:58    153s] (I)        2  Initialization                   0.10%  0.00 sec  0.01 sec 
[05/15 21:16:58    153s] (I)        2  Export DB wires                  0.08%  0.00 sec  0.01 sec 
[05/15 21:16:58    153s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        3  Import route data (1T)          27.82%  0.32 sec  0.29 sec 
[05/15 21:16:58    153s] (I)        3  Phase 1l                         5.13%  0.06 sec  0.05 sec 
[05/15 21:16:58    153s] (I)        3  Phase 1a                         1.14%  0.01 sec  0.01 sec 
[05/15 21:16:58    153s] (I)        3  Import place data                0.68%  0.01 sec  0.01 sec 
[05/15 21:16:58    153s] (I)        3  Phase 1e                         0.46%  0.01 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        3  Phase 1b                         0.45%  0.01 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        3  Export all nets                  0.05%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        3  Generate topology                0.03%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.01 sec 
[05/15 21:16:58    153s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        4  Model blockage capacity         22.19%  0.26 sec  0.25 sec 
[05/15 21:16:58    153s] (I)        4  Read prerouted                   2.70%  0.03 sec  0.02 sec 
[05/15 21:16:58    153s] (I)        4  Layer assignment (1T)            2.35%  0.03 sec  0.01 sec 
[05/15 21:16:58    153s] (I)        4  Initialize 3D grid graph         1.47%  0.02 sec  0.02 sec 
[05/15 21:16:58    153s] (I)        4  Read nets                        0.60%  0.01 sec  0.01 sec 
[05/15 21:16:58    153s] (I)        4  Pattern routing (1T)             0.46%  0.01 sec  0.01 sec 
[05/15 21:16:58    153s] (I)        4  Read blockages ( Layer 2-11 )    0.42%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        4  Add via demand to 2D             0.20%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        4  Read instances and placement     0.17%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        4  Read unlegalized nets            0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        5  Initialize 3D capacity          20.70%  0.24 sec  0.23 sec 
[05/15 21:16:58    153s] (I)        5  Read PG blockages                0.24%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        5  Read instance blockages          0.06%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 21:16:58    153s] Extraction called for design 'mcs4_pad_frame' of instances=1936 and nets=1960 using extraction engine 'preRoute' .
[05/15 21:16:58    153s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 21:16:58    153s] RC Extraction called in multi-corner(2) mode.
[05/15 21:16:58    153s] RCMode: PreRoute
[05/15 21:16:58    153s]       RC Corner Indexes            0       1   
[05/15 21:16:58    153s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 21:16:58    153s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 21:16:58    153s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 21:16:58    153s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 21:16:58    153s] Shrink Factor                : 1.00000
[05/15 21:16:58    153s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 21:16:58    153s] Using Quantus QRC technology file ...
[05/15 21:16:58    153s] 
[05/15 21:16:58    153s] Trim Metal Layers:
[05/15 21:16:58    153s] LayerId::1 widthSet size::1
[05/15 21:16:58    153s] LayerId::2 widthSet size::1
[05/15 21:16:58    153s] LayerId::3 widthSet size::1
[05/15 21:16:58    153s] LayerId::4 widthSet size::1
[05/15 21:16:58    153s] LayerId::5 widthSet size::1
[05/15 21:16:58    153s] LayerId::6 widthSet size::1
[05/15 21:16:58    153s] LayerId::7 widthSet size::1
[05/15 21:16:58    153s] LayerId::8 widthSet size::1
[05/15 21:16:58    153s] LayerId::9 widthSet size::1
[05/15 21:16:58    153s] LayerId::10 widthSet size::1
[05/15 21:16:58    153s] LayerId::11 widthSet size::1
[05/15 21:16:58    153s] Updating RC grid for preRoute extraction ...
[05/15 21:16:58    153s] eee: pegSigSF::1.070000
[05/15 21:16:58    153s] Initializing multi-corner resistance tables ...
[05/15 21:16:58    153s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/15 21:16:58    153s] eee: l::2 avDens::0.037338 usedTrk::1615.373101 availTrk::43263.000000 sigTrk::1615.373101
[05/15 21:16:58    153s] eee: l::3 avDens::0.038886 usedTrk::1592.393860 availTrk::40950.000000 sigTrk::1592.393860
[05/15 21:16:58    153s] eee: l::4 avDens::0.014028 usedTrk::570.905848 availTrk::40698.000000 sigTrk::570.905848
[05/15 21:16:58    153s] eee: l::5 avDens::0.011163 usedTrk::192.896199 availTrk::17280.000000 sigTrk::192.896199
[05/15 21:16:58    153s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:58    153s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:58    153s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:58    153s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:58    153s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:58    153s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:16:58    153s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:16:58    153s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.041497 ; aWlH: 0.000000 ; Pmax: 0.805500 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 21:16:58    153s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1653.270M)
[05/15 21:16:58    153s] Effort level <high> specified for reg2reg path_group
[05/15 21:16:58    153s] All LLGs are deleted
[05/15 21:16:58    153s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1665.6M, EPOCH TIME: 1747358218.519758
[05/15 21:16:58    153s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1665.6M, EPOCH TIME: 1747358218.520255
[05/15 21:16:58    153s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1665.6M, EPOCH TIME: 1747358218.523577
[05/15 21:16:58    153s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1665.6M, EPOCH TIME: 1747358218.525059
[05/15 21:16:58    153s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1665.6M, EPOCH TIME: 1747358218.582219
[05/15 21:16:58    153s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1665.6M, EPOCH TIME: 1747358218.582871
[05/15 21:16:58    153s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1665.6M, EPOCH TIME: 1747358218.593350
[05/15 21:16:58    153s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1665.6M, EPOCH TIME: 1747358218.593663
[05/15 21:16:58    153s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.074, MEM:1665.6M, EPOCH TIME: 1747358218.599153
[05/15 21:16:58    153s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.080, MEM:1665.6M, EPOCH TIME: 1747358218.604035
[05/15 21:16:58    153s] All LLGs are deleted
[05/15 21:16:58    153s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1665.6M, EPOCH TIME: 1747358218.610497
[05/15 21:16:58    153s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1665.6M, EPOCH TIME: 1747358218.611150
[05/15 21:16:58    153s] Starting delay calculation for Setup views
[05/15 21:16:58    153s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:16:58    153s] #################################################################################
[05/15 21:16:58    153s] # Design Stage: PreRoute
[05/15 21:16:58    153s] # Design Name: mcs4_pad_frame
[05/15 21:16:58    153s] # Design Mode: 45nm
[05/15 21:16:58    153s] # Analysis Mode: MMMC OCV 
[05/15 21:16:58    153s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:16:58    153s] # Signoff Settings: SI Off 
[05/15 21:16:58    153s] #################################################################################
[05/15 21:16:58    153s] Calculate early delays in OCV mode...
[05/15 21:16:58    153s] Calculate late delays in OCV mode...
[05/15 21:16:58    153s] Topological Sorting (REAL = 0:00:00.0, MEM = 1663.6M, InitMEM = 1663.6M)
[05/15 21:16:58    153s] Start delay calculation (fullDC) (1 T). (MEM=1663.57)
[05/15 21:16:58    153s] End AAE Lib Interpolated Model. (MEM=1683.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:16:59    154s] Total number of fetched objects 1944
[05/15 21:16:59    154s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:16:59    154s] End delay calculation. (MEM=1720.53 CPU=0:00:00.3 REAL=0:00:01.0)
[05/15 21:16:59    154s] End delay calculation (fullDC). (MEM=1720.53 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 21:16:59    154s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1720.5M) ***
[05/15 21:16:59    154s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:34 mem=1720.5M)
[05/15 21:17:01    154s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.167  | 46.301  | 41.167  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      4 (11)      |
|   max_fanout   |     27 (27)      |    -57     |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:17:01    154s] Density: 5.935%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 21:17:01    154s] Total CPU time: 2.36 sec
[05/15 21:17:01    154s] Total Real time: 4.0 sec
[05/15 21:17:01    154s] Total Memory Usage: 1687.941406 Mbytes
[05/15 21:17:01    154s] Info: pop threads available for lower-level modules during optimization.
[05/15 21:17:01    154s] *** timeDesign #3 [finish] : cpu/real = 0:00:02.3/0:00:04.3 (0.5), totSession cpu/real = 0:02:35.0/0:06:20.5 (0.4), mem = 1687.9M
[05/15 21:17:01    154s] 
[05/15 21:17:01    154s] =============================================================================================
[05/15 21:17:01    154s]  Final TAT Report for timeDesign #3                                             21.12-s106_1
[05/15 21:17:01    154s] =============================================================================================
[05/15 21:17:01    154s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:17:01    154s] ---------------------------------------------------------------------------------------------
[05/15 21:17:01    154s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:01    154s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.1 % )     0:00:02.7 /  0:00:01.1    0.4
[05/15 21:17:01    154s] [ DrvReport              ]      1   0:00:01.6  (  36.6 % )     0:00:01.6 /  0:00:00.1    0.0
[05/15 21:17:01    154s] [ EarlyGlobalRoute       ]      1   0:00:01.2  (  27.0 % )     0:00:01.2 /  0:00:00.9    0.8
[05/15 21:17:01    154s] [ ExtractRC              ]      1   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    0.8
[05/15 21:17:01    154s] [ TimingUpdate           ]      1   0:00:00.1  (   2.1 % )     0:00:00.6 /  0:00:00.6    0.9
[05/15 21:17:01    154s] [ FullDelayCalc          ]      1   0:00:00.5  (  11.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/15 21:17:01    154s] [ TimingReport           ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:17:01    154s] [ GenerateReports        ]      1   0:00:00.3  (   7.9 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:17:01    154s] [ MISC                   ]          0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    0.8
[05/15 21:17:01    154s] ---------------------------------------------------------------------------------------------
[05/15 21:17:01    154s]  timeDesign #3 TOTAL                0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:02.3    0.5
[05/15 21:17:01    154s] ---------------------------------------------------------------------------------------------
[05/15 21:17:01    154s] 
[05/15 21:17:01    154s] # timeDesign -postCTS -prefix postCTS_hold -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold -hold
[05/15 21:17:01    154s] *** timeDesign #4 [begin] : totSession cpu/real = 0:02:35.0/0:06:20.5 (0.4), mem = 1687.9M
[05/15 21:17:01    155s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1653.9M, EPOCH TIME: 1747358221.435623
[05/15 21:17:01    155s] All LLGs are deleted
[05/15 21:17:01    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1653.9M, EPOCH TIME: 1747358221.440539
[05/15 21:17:01    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1653.9M, EPOCH TIME: 1747358221.440715
[05/15 21:17:01    155s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.005, MEM:1653.9M, EPOCH TIME: 1747358221.440966
[05/15 21:17:01    155s] Start to check current routing status for nets...
[05/15 21:17:01    155s] All nets are already routed correctly.
[05/15 21:17:01    155s] End to check current routing status for nets (mem=1653.9M)
[05/15 21:17:01    155s] Effort level <high> specified for reg2reg path_group
[05/15 21:17:01    155s] *** Enable all active views. ***
[05/15 21:17:01    155s] All LLGs are deleted
[05/15 21:17:01    155s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1666.2M, EPOCH TIME: 1747358221.644473
[05/15 21:17:01    155s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1666.2M, EPOCH TIME: 1747358221.645090
[05/15 21:17:01    155s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1666.2M, EPOCH TIME: 1747358221.658410
[05/15 21:17:01    155s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1666.2M, EPOCH TIME: 1747358221.660290
[05/15 21:17:01    155s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1666.2M, EPOCH TIME: 1747358221.693924
[05/15 21:17:01    155s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1666.2M, EPOCH TIME: 1747358221.694672
[05/15 21:17:01    155s] Fast DP-INIT is on for default
[05/15 21:17:01    155s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1666.2M, EPOCH TIME: 1747358221.712969
[05/15 21:17:01    155s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.056, MEM:1666.2M, EPOCH TIME: 1747358221.714879
[05/15 21:17:01    155s] All LLGs are deleted
[05/15 21:17:01    155s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1666.2M, EPOCH TIME: 1747358221.722311
[05/15 21:17:01    155s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1666.2M, EPOCH TIME: 1747358221.722828
[05/15 21:17:01    155s] Starting delay calculation for Hold views
[05/15 21:17:01    155s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:17:01    155s] #################################################################################
[05/15 21:17:01    155s] # Design Stage: PreRoute
[05/15 21:17:01    155s] # Design Name: mcs4_pad_frame
[05/15 21:17:01    155s] # Design Mode: 45nm
[05/15 21:17:01    155s] # Analysis Mode: MMMC OCV 
[05/15 21:17:01    155s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:17:01    155s] # Signoff Settings: SI Off 
[05/15 21:17:01    155s] #################################################################################
[05/15 21:17:01    155s] Calculate late delays in OCV mode...
[05/15 21:17:01    155s] Calculate early delays in OCV mode...
[05/15 21:17:01    155s] Calculate late delays in OCV mode...
[05/15 21:17:01    155s] Calculate early delays in OCV mode...
[05/15 21:17:01    155s] Topological Sorting (REAL = 0:00:00.0, MEM = 1664.2M, InitMEM = 1664.2M)
[05/15 21:17:01    155s] Start delay calculation (fullDC) (1 T). (MEM=1664.23)
[05/15 21:17:01    155s] End AAE Lib Interpolated Model. (MEM=1684.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:17:02    155s] Total number of fetched objects 1944
[05/15 21:17:02    156s] Total number of fetched objects 1944
[05/15 21:17:02    156s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:17:02    156s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:17:02    156s] End delay calculation. (MEM=1721.19 CPU=0:00:00.7 REAL=0:00:01.0)
[05/15 21:17:02    156s] End delay calculation (fullDC). (MEM=1721.19 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 21:17:02    156s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1721.2M) ***
[05/15 21:17:02    156s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:36 mem=1721.2M)
[05/15 21:17:03    156s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.261  |  1.197  |
|           TNS (ns):|-352.713 |-352.713 |  0.000  |
|    Violating Paths:|  1785   |  1785   |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:17:03    156s] Density: 5.935%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 21:17:03    156s] Total CPU time: 1.76 sec
[05/15 21:17:03    156s] Total Real time: 2.0 sec
[05/15 21:17:03    156s] Total Memory Usage: 1639.175781 Mbytes
[05/15 21:17:03    156s] *** timeDesign #4 [finish] : cpu/real = 0:00:01.8/0:00:02.0 (0.9), totSession cpu/real = 0:02:36.7/0:06:22.5 (0.4), mem = 1639.2M
[05/15 21:17:03    156s] 
[05/15 21:17:03    156s] =============================================================================================
[05/15 21:17:03    156s]  Final TAT Report for timeDesign #4                                             21.12-s106_1
[05/15 21:17:03    156s] =============================================================================================
[05/15 21:17:03    156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:17:03    156s] ---------------------------------------------------------------------------------------------
[05/15 21:17:03    156s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:03    156s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.1 % )     0:00:01.6 /  0:00:01.5    0.9
[05/15 21:17:03    156s] [ TimingUpdate           ]      1   0:00:00.1  (   5.3 % )     0:00:01.1 /  0:00:01.1    1.0
[05/15 21:17:03    156s] [ FullDelayCalc          ]      1   0:00:01.0  (  50.0 % )     0:00:01.0 /  0:00:00.9    0.9
[05/15 21:17:03    156s] [ TimingReport           ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:17:03    156s] [ GenerateReports        ]      1   0:00:00.3  (  13.3 % )     0:00:00.3 /  0:00:00.2    0.9
[05/15 21:17:03    156s] [ MISC                   ]          0:00:00.4  (  20.8 % )     0:00:00.4 /  0:00:00.3    0.7
[05/15 21:17:03    156s] ---------------------------------------------------------------------------------------------
[05/15 21:17:03    156s]  timeDesign #4 TOTAL                0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.8    0.9
[05/15 21:17:03    156s] ---------------------------------------------------------------------------------------------
[05/15 21:17:03    156s] 
[05/15 21:17:03    156s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 21:17:09    157s] # report_ccopt_clock_trees -file ${OUTPUT_DIR}/reports/clock_trees.rpt
<CMD> report_ccopt_clock_trees -file outputs/reports/clock_trees.rpt
[05/15 21:17:09    157s] Ignoring AAE DB Resetting ...
[05/15 21:17:09    157s] Updating timing graph...
[05/15 21:17:09    157s]   
[05/15 21:17:09    157s]   Leaving CCOpt scope - BuildTimeGraph...
[05/15 21:17:09    157s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:17:09    157s] #################################################################################
[05/15 21:17:09    157s] # Design Stage: PreRoute
[05/15 21:17:09    157s] # Design Name: mcs4_pad_frame
[05/15 21:17:09    157s] # Design Mode: 45nm
[05/15 21:17:09    157s] # Analysis Mode: MMMC OCV 
[05/15 21:17:09    157s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:17:09    157s] # Signoff Settings: SI Off 
[05/15 21:17:09    157s] #################################################################################
[05/15 21:17:09    157s] Calculate early delays in OCV mode...
[05/15 21:17:09    157s] Calculate late delays in OCV mode...
[05/15 21:17:09    157s] Calculate early delays in OCV mode...
[05/15 21:17:09    157s] Calculate late delays in OCV mode...
[05/15 21:17:09    157s] Topological Sorting (REAL = 0:00:00.0, MEM = 1647.5M, InitMEM = 1647.5M)
[05/15 21:17:09    157s] Start delay calculation (fullDC) (1 T). (MEM=1647.46)
[05/15 21:17:09    157s] End AAE Lib Interpolated Model. (MEM=1667.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:17:09    157s] Total number of fetched objects 1944
[05/15 21:17:10    158s] Total number of fetched objects 1944
[05/15 21:17:10    158s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:17:10    158s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 21:17:10    158s] End delay calculation. (MEM=1719.69 CPU=0:00:00.7 REAL=0:00:01.0)
[05/15 21:17:10    158s] End delay calculation (fullDC). (MEM=1719.69 CPU=0:00:01.0 REAL=0:00:01.0)
[05/15 21:17:10    158s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1719.7M) ***
[05/15 21:17:10    158s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:01.1 real=0:00:01.2)
[05/15 21:17:10    158s] Updating timing graph done.
[05/15 21:17:10    158s] Updating latch analysis...
[05/15 21:17:10    158s]   Leaving CCOpt scope - Updating latch analysis...
[05/15 21:17:10    158s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 21:17:10    158s] Updating latch analysis done.
[05/15 21:17:10    158s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
[05/15 21:17:10    158s] End AAE Lib Interpolated Model. (MEM=1719.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:17:10    158s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 21:17:10    158s] (I)      Initializing Steiner engine. 
[05/15 21:17:10    158s] (I)      ==================== Layers =====================
[05/15 21:17:10    158s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:17:10    158s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:17:10    158s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:17:10    158s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:17:10    158s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:17:10    158s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:17:10    158s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:17:10    158s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:17:10    158s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:17:10    158s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:17:10    158s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:17:10    158s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:17:10    158s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:17:10    158s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:17:10    158s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:17:10    158s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:17:10    158s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:17:10    158s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:17:10    158s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:17:10    158s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:17:10    158s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:17:10    158s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:17:10    158s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:17:10    158s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:17:10    158s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:17:10    158s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:17:10    158s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:17:10    158s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:17:10    158s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:17:10    158s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:17:10    158s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:17:10    158s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:17:10    158s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:17:10    158s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:17:10    158s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:17:10    158s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:17:10    158s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:17:10    158s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:17:10    158s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:17:10    158s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:17:10    158s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:17:10    159s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 21:17:10    159s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_BC.
[05/15 21:17:10    159s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 21:17:10    159s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/15 21:17:10    159s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 21:17:10    159s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:17:11    159s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
[05/15 21:17:11    159s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:17:11    159s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
[05/15 21:17:11    159s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:17:11    159s] Clock DAG hash : 294804906262257772 9874118975954937196
[05/15 21:17:11    159s] # report_ccopt_skew_groups -file ${OUTPUT_DIR}/reports/skew_groups.rpt
<CMD> report_ccopt_skew_groups -file outputs/reports/skew_groups.rpt
[05/15 21:17:11    159s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
[05/15 21:17:11    159s] End AAE Lib Interpolated Model. (MEM=1769.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:17:11    159s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 21:17:11    159s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 21:17:11    159s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_BC.
[05/15 21:17:11    159s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 21:17:11    159s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/15 21:17:11    159s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 21:17:11    159s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:17:11    159s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
[05/15 21:17:11    159s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:17:11    159s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
[05/15 21:17:11    159s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 21:17:12    159s] # puts "\n--- Timing Optimization ---"
# puts "\n  --  Driver Optimization  --"
# setOptMode -fixFanoutLoad true
<CMD> setOptMode -fixFanoutLoad true
[05/15 21:17:12    160s] # setOptMode -addInstancePrefix postCTSdrv
<CMD> setOptMode -addInstancePrefix postCTSdrv
[05/15 21:17:12    160s] # optDesign -postCTS -drv
<CMD> optDesign -postCTS -drv
[05/15 21:17:12    160s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1303.8M, totSessionCpu=0:02:40 **
[05/15 21:17:12    160s] Info: 1 threads available for lower-level modules during optimization.
[05/15 21:17:12    160s] GigaOpt running with 1 threads.
[05/15 21:17:12    160s] **INFO: User settings:
[05/15 21:17:12    160s] setDesignMode -process                              45
[05/15 21:17:12    160s] setExtractRCMode -coupling_c_th                     0.1
[05/15 21:17:12    160s] setExtractRCMode -engine                            preRoute
[05/15 21:17:12    160s] setExtractRCMode -relative_c_th                     1
[05/15 21:17:12    160s] setExtractRCMode -total_c_th                        0
[05/15 21:17:12    160s] setUsefulSkewMode -ecoRoute                         false
[05/15 21:17:12    160s] setDelayCalMode -enable_high_fanout                 true
[05/15 21:17:12    160s] setDelayCalMode -engine                             aae
[05/15 21:17:12    160s] setDelayCalMode -ignoreNetLoad                      false
[05/15 21:17:12    160s] setDelayCalMode -socv_accuracy_mode                 low
[05/15 21:17:12    160s] setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
[05/15 21:17:12    160s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[05/15 21:17:12    160s] setOptMode -addInstancePrefix                       postCTSdrv
[05/15 21:17:12    160s] setOptMode -autoSetupViews                          { AnalysisView_WC}
[05/15 21:17:12    160s] setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
[05/15 21:17:12    160s] setOptMode -drcMargin                               0
[05/15 21:17:12    160s] setOptMode -fixDrc                                  true
[05/15 21:17:12    160s] setOptMode -fixFanoutLoad                           true
[05/15 21:17:12    160s] setOptMode -preserveAllSequential                   false
[05/15 21:17:12    160s] setOptMode -setupTargetSlack                        0
[05/15 21:17:12    160s] setPlaceMode -honorSoftBlockage                     true
[05/15 21:17:12    160s] setPlaceMode -place_design_floorplan_mode           false
[05/15 21:17:12    160s] setPlaceMode -place_detail_check_route              true
[05/15 21:17:12    160s] setPlaceMode -place_detail_preserve_routing         true
[05/15 21:17:12    160s] setPlaceMode -place_detail_remove_affected_routing  true
[05/15 21:17:12    160s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/15 21:17:12    160s] setPlaceMode -place_global_clock_gate_aware         true
[05/15 21:17:12    160s] setPlaceMode -place_global_cong_effort              high
[05/15 21:17:12    160s] setPlaceMode -place_global_ignore_scan              true
[05/15 21:17:12    160s] setPlaceMode -place_global_ignore_spare             false
[05/15 21:17:12    160s] setPlaceMode -place_global_module_aware_spare       false
[05/15 21:17:12    160s] setPlaceMode -place_global_place_io_pins            true
[05/15 21:17:12    160s] setPlaceMode -place_global_reorder_scan             true
[05/15 21:17:12    160s] setPlaceMode -place_global_uniform_density          true
[05/15 21:17:12    160s] setPlaceMode -powerDriven                           false
[05/15 21:17:12    160s] setPlaceMode -timingDriven                          true
[05/15 21:17:12    160s] setAnalysisMode -analysisType                       onChipVariation
[05/15 21:17:12    160s] setAnalysisMode -checkType                          setup
[05/15 21:17:12    160s] setAnalysisMode -clkSrcPath                         true
[05/15 21:17:12    160s] setAnalysisMode -clockPropagation                   sdcControl
[05/15 21:17:12    160s] setAnalysisMode -skew                               true
[05/15 21:17:12    160s] setAnalysisMode -virtualIPO                         false
[05/15 21:17:12    160s] 
[05/15 21:17:12    160s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 21:17:12    160s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[05/15 21:17:12    160s] 
[05/15 21:17:12    160s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:17:12    160s] Summary for sequential cells identification: 
[05/15 21:17:12    160s]   Identified SBFF number: 104
[05/15 21:17:12    160s]   Identified MBFF number: 16
[05/15 21:17:12    160s]   Identified SB Latch number: 0
[05/15 21:17:12    160s]   Identified MB Latch number: 0
[05/15 21:17:12    160s]   Not identified SBFF number: 16
[05/15 21:17:12    160s]   Not identified MBFF number: 0
[05/15 21:17:12    160s]   Not identified SB Latch number: 0
[05/15 21:17:12    160s]   Not identified MB Latch number: 0
[05/15 21:17:12    160s]   Number of sequential cells which are not FFs: 32
[05/15 21:17:12    160s]  Visiting view : AnalysisView_WC
[05/15 21:17:12    160s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:17:12    160s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:17:12    160s]  Visiting view : AnalysisView_BC
[05/15 21:17:12    160s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:17:12    160s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:17:12    160s]  Visiting view : AnalysisView_WC
[05/15 21:17:12    160s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:17:12    160s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:17:12    160s]  Visiting view : AnalysisView_BC
[05/15 21:17:12    160s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:17:12    160s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:17:12    160s] TLC MultiMap info (StdDelay):
[05/15 21:17:12    160s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:17:12    160s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:17:12    160s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 21:17:12    160s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:17:12    160s]  Setting StdDelay to: 38ps
[05/15 21:17:12    160s] 
[05/15 21:17:12    160s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:17:12    160s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 21:17:12    160s] *** optDesign #1 [begin] : totSession cpu/real = 0:02:40.0/0:06:31.3 (0.4), mem = 1680.6M
[05/15 21:17:12    160s] *** InitOpt #2 [begin] : totSession cpu/real = 0:02:40.0/0:06:31.3 (0.4), mem = 1680.6M
[05/15 21:17:12    160s] OPERPROF: Starting DPlace-Init at level 1, MEM:1680.6M, EPOCH TIME: 1747358232.145888
[05/15 21:17:12    160s] z: 2, totalTracks: 1
[05/15 21:17:12    160s] z: 4, totalTracks: 1
[05/15 21:17:12    160s] z: 6, totalTracks: 1
[05/15 21:17:12    160s] z: 8, totalTracks: 1
[05/15 21:17:12    160s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:17:12    160s] All LLGs are deleted
[05/15 21:17:12    160s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1680.6M, EPOCH TIME: 1747358232.154322
[05/15 21:17:12    160s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1680.6M, EPOCH TIME: 1747358232.154855
[05/15 21:17:12    160s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1680.6M, EPOCH TIME: 1747358232.155421
[05/15 21:17:12    160s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1680.6M, EPOCH TIME: 1747358232.157500
[05/15 21:17:12    160s] Core basic site is CoreSite
[05/15 21:17:12    160s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1680.6M, EPOCH TIME: 1747358232.217692
[05/15 21:17:12    160s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.013, MEM:1680.6M, EPOCH TIME: 1747358232.230207
[05/15 21:17:12    160s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:17:12    160s] SiteArray: use 1,548,288 bytes
[05/15 21:17:12    160s] SiteArray: current memory after site array memory allocation 1680.6M
[05/15 21:17:12    160s] SiteArray: FP blocked sites are writable
[05/15 21:17:12    160s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:17:12    160s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1680.6M, EPOCH TIME: 1747358232.240195
[05/15 21:17:12    160s] Process 41893 wires and vias for routing blockage and capacity analysis
[05/15 21:17:12    160s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.017, MEM:1680.6M, EPOCH TIME: 1747358232.257209
[05/15 21:17:12    160s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.105, MEM:1680.6M, EPOCH TIME: 1747358232.262917
[05/15 21:17:12    160s] 
[05/15 21:17:12    160s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:17:12    160s] OPERPROF:     Starting CMU at level 3, MEM:1680.6M, EPOCH TIME: 1747358232.268776
[05/15 21:17:12    160s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1680.6M, EPOCH TIME: 1747358232.272334
[05/15 21:17:12    160s] 
[05/15 21:17:12    160s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:17:12    160s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.119, MEM:1680.6M, EPOCH TIME: 1747358232.274518
[05/15 21:17:12    160s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1680.6M, EPOCH TIME: 1747358232.277416
[05/15 21:17:12    160s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1680.6M, EPOCH TIME: 1747358232.280135
[05/15 21:17:12    160s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1680.6MB).
[05/15 21:17:12    160s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.141, MEM:1680.6M, EPOCH TIME: 1747358232.286590
[05/15 21:17:12    160s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1680.6M, EPOCH TIME: 1747358232.286848
[05/15 21:17:12    160s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1676.6M, EPOCH TIME: 1747358232.298155
[05/15 21:17:12    160s] 
[05/15 21:17:12    160s] Creating Lib Analyzer ...
[05/15 21:17:12    160s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 21:17:12    160s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 21:17:12    160s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:17:12    160s] 
[05/15 21:17:12    160s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:17:13    161s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:41 mem=1700.6M
[05/15 21:17:13    161s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:41 mem=1700.6M
[05/15 21:17:13    161s] Creating Lib Analyzer, finished. 
[05/15 21:17:13    161s] Effort level <high> specified for reg2reg path_group
[05/15 21:17:13    161s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1312.0M, totSessionCpu=0:02:42 **
[05/15 21:17:13    161s] *** optDesign -postCTS ***
[05/15 21:17:13    161s] DRC Margin: user margin 0.0; extra margin 0.2
[05/15 21:17:13    161s] Hold Target Slack: user slack 0
[05/15 21:17:13    161s] Setup Target Slack: user slack 0; extra slack 0.0
[05/15 21:17:13    161s] setUsefulSkewMode -ecoRoute false
[05/15 21:17:13    161s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1702.6M, EPOCH TIME: 1747358233.750335
[05/15 21:17:13    161s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:1702.6M, EPOCH TIME: 1747358233.786202
[05/15 21:17:13    161s] Multi-VT timing optimization disabled based on library information.
[05/15 21:17:13    161s] 
[05/15 21:17:13    161s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:17:13    161s] Deleting Lib Analyzer.
[05/15 21:17:13    161s] 
[05/15 21:17:13    161s] TimeStamp Deleting Cell Server End ...
[05/15 21:17:13    161s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 21:17:13    161s] 
[05/15 21:17:13    161s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:17:13    161s] Summary for sequential cells identification: 
[05/15 21:17:13    161s]   Identified SBFF number: 104
[05/15 21:17:13    161s]   Identified MBFF number: 16
[05/15 21:17:13    161s]   Identified SB Latch number: 0
[05/15 21:17:13    161s]   Identified MB Latch number: 0
[05/15 21:17:13    161s]   Not identified SBFF number: 16
[05/15 21:17:13    161s]   Not identified MBFF number: 0
[05/15 21:17:13    161s]   Not identified SB Latch number: 0
[05/15 21:17:13    161s]   Not identified MB Latch number: 0
[05/15 21:17:13    161s]   Number of sequential cells which are not FFs: 32
[05/15 21:17:13    161s]  Visiting view : AnalysisView_WC
[05/15 21:17:13    161s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:17:13    161s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:17:13    161s]  Visiting view : AnalysisView_BC
[05/15 21:17:13    161s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:17:13    161s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:17:13    161s]  Visiting view : AnalysisView_WC
[05/15 21:17:13    161s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:17:13    161s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:17:13    161s]  Visiting view : AnalysisView_BC
[05/15 21:17:13    161s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:17:13    161s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:17:13    161s] TLC MultiMap info (StdDelay):
[05/15 21:17:13    161s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:17:13    161s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:17:13    161s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 21:17:13    161s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:17:13    161s]  Setting StdDelay to: 38ps
[05/15 21:17:13    161s] 
[05/15 21:17:13    161s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:17:13    161s] 
[05/15 21:17:13    161s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:17:13    161s] 
[05/15 21:17:13    161s] TimeStamp Deleting Cell Server End ...
[05/15 21:17:13    161s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1702.6M, EPOCH TIME: 1747358233.922137
[05/15 21:17:13    161s] All LLGs are deleted
[05/15 21:17:13    161s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1702.6M, EPOCH TIME: 1747358233.924709
[05/15 21:17:13    161s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1702.6M, EPOCH TIME: 1747358233.924860
[05/15 21:17:13    161s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1694.6M, EPOCH TIME: 1747358233.926498
[05/15 21:17:13    161s] Start to check current routing status for nets...
[05/15 21:17:13    161s] All nets are already routed correctly.
[05/15 21:17:13    161s] End to check current routing status for nets (mem=1694.6M)
[05/15 21:17:14    161s] All LLGs are deleted
[05/15 21:17:14    161s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1676.6M, EPOCH TIME: 1747358234.001333
[05/15 21:17:14    161s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.014, MEM:1676.6M, EPOCH TIME: 1747358234.015140
[05/15 21:17:14    161s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1676.6M, EPOCH TIME: 1747358234.016104
[05/15 21:17:14    161s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1676.6M, EPOCH TIME: 1747358234.020617
[05/15 21:17:14    161s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1676.6M, EPOCH TIME: 1747358234.047812
[05/15 21:17:14    161s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1676.6M, EPOCH TIME: 1747358234.048504
[05/15 21:17:14    161s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1676.6M, EPOCH TIME: 1747358234.057954
[05/15 21:17:14    161s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1676.6M, EPOCH TIME: 1747358234.059471
[05/15 21:17:14    161s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:1676.6M, EPOCH TIME: 1747358234.061988
[05/15 21:17:14    161s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.049, MEM:1676.6M, EPOCH TIME: 1747358234.064939
[05/15 21:17:14    161s] Starting delay calculation for Setup views
[05/15 21:17:14    161s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:17:14    161s] #################################################################################
[05/15 21:17:14    161s] # Design Stage: PreRoute
[05/15 21:17:14    161s] # Design Name: mcs4_pad_frame
[05/15 21:17:14    161s] # Design Mode: 45nm
[05/15 21:17:14    161s] # Analysis Mode: MMMC OCV 
[05/15 21:17:14    161s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:17:14    161s] # Signoff Settings: SI Off 
[05/15 21:17:14    161s] #################################################################################
[05/15 21:17:14    161s] Calculate early delays in OCV mode...
[05/15 21:17:14    161s] Calculate late delays in OCV mode...
[05/15 21:17:14    161s] Calculate early delays in OCV mode...
[05/15 21:17:14    161s] Calculate late delays in OCV mode...
[05/15 21:17:14    161s] Topological Sorting (REAL = 0:00:00.0, MEM = 1674.6M, InitMEM = 1674.6M)
[05/15 21:17:14    161s] Start delay calculation (fullDC) (1 T). (MEM=1674.62)
[05/15 21:17:14    161s] End AAE Lib Interpolated Model. (MEM=1694.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:17:14    162s] Total number of fetched objects 1944
[05/15 21:17:15    162s] Total number of fetched objects 1944
[05/15 21:17:15    162s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 21:17:15    162s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 21:17:15    162s] End delay calculation. (MEM=1726.32 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 21:17:15    162s] End delay calculation (fullDC). (MEM=1726.32 CPU=0:00:01.0 REAL=0:00:01.0)
[05/15 21:17:15    162s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1726.3M) ***
[05/15 21:17:15    163s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:02:43 mem=1726.3M)
[05/15 21:17:15    163s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.167  | 46.301  | 41.167  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      4 (11)      |
|   max_fanout   |     27 (27)      |     0      |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.935%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1309.7M, totSessionCpu=0:02:43 **
[05/15 21:17:15    163s] *** InitOpt #2 [finish] : cpu/real = 0:00:03.2/0:00:03.7 (0.9), totSession cpu/real = 0:02:43.3/0:06:35.0 (0.4), mem = 1696.6M
[05/15 21:17:15    163s] 
[05/15 21:17:15    163s] =============================================================================================
[05/15 21:17:15    163s]  Step TAT Report for InitOpt #2                                                 21.12-s106_1
[05/15 21:17:15    163s] =============================================================================================
[05/15 21:17:15    163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:17:15    163s] ---------------------------------------------------------------------------------------------
[05/15 21:17:15    163s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:15    163s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.9 % )     0:00:01.8 /  0:00:01.6    0.8
[05/15 21:17:15    163s] [ DrvReport              ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:17:15    163s] [ CellServerInit         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 21:17:15    163s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  28.8 % )     0:00:01.1 /  0:00:01.0    1.0
[05/15 21:17:15    163s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:15    163s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:15    163s] [ TimingUpdate           ]      1   0:00:00.1  (   4.0 % )     0:00:01.5 /  0:00:01.3    0.8
[05/15 21:17:15    163s] [ FullDelayCalc          ]      1   0:00:01.4  (  37.0 % )     0:00:01.4 /  0:00:01.2    0.8
[05/15 21:17:15    163s] [ TimingReport           ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:17:15    163s] [ MISC                   ]          0:00:00.8  (  21.0 % )     0:00:00.8 /  0:00:00.6    0.8
[05/15 21:17:15    163s] ---------------------------------------------------------------------------------------------
[05/15 21:17:15    163s]  InitOpt #2 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.2    0.9
[05/15 21:17:15    163s] ---------------------------------------------------------------------------------------------
[05/15 21:17:15    163s] 
[05/15 21:17:15    163s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:17:15    163s] ### Creating PhyDesignMc. totSessionCpu=0:02:43 mem=1696.6M
[05/15 21:17:15    163s] OPERPROF: Starting DPlace-Init at level 1, MEM:1696.6M, EPOCH TIME: 1747358235.829935
[05/15 21:17:15    163s] z: 2, totalTracks: 1
[05/15 21:17:15    163s] z: 4, totalTracks: 1
[05/15 21:17:15    163s] z: 6, totalTracks: 1
[05/15 21:17:15    163s] z: 8, totalTracks: 1
[05/15 21:17:15    163s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:17:15    163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1696.6M, EPOCH TIME: 1747358235.835149
[05/15 21:17:15    163s] 
[05/15 21:17:15    163s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:17:15    163s] 
[05/15 21:17:15    163s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:17:15    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.065, MEM:1696.6M, EPOCH TIME: 1747358235.900274
[05/15 21:17:15    163s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1696.6M, EPOCH TIME: 1747358235.900397
[05/15 21:17:15    163s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1696.6M, EPOCH TIME: 1747358235.900486
[05/15 21:17:15    163s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1696.6MB).
[05/15 21:17:15    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.071, MEM:1696.6M, EPOCH TIME: 1747358235.900964
[05/15 21:17:15    163s] TotalInstCnt at PhyDesignMc Initialization: 1,906
[05/15 21:17:15    163s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:43 mem=1696.6M
[05/15 21:17:15    163s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1696.6M, EPOCH TIME: 1747358235.905730
[05/15 21:17:15    163s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1696.6M, EPOCH TIME: 1747358235.915379
[05/15 21:17:15    163s] TotalInstCnt at PhyDesignMc Destruction: 1,906
[05/15 21:17:15    163s] OPTC: m1 20.0 20.0
[05/15 21:17:15    163s] *** Starting optimizing excluded clock nets MEM= 1696.6M) ***
[05/15 21:17:15    163s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1696.6M) ***
[05/15 21:17:15    163s] *** Starting optimizing excluded clock nets MEM= 1696.6M) ***
[05/15 21:17:15    163s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1696.6M) ***
[05/15 21:17:16    163s] Info: Done creating the CCOpt slew target map.
[05/15 21:17:16    163s] Begin: GigaOpt high fanout net optimization
[05/15 21:17:16    163s] GigaOpt HFN: use maxLocalDensity 1.2
[05/15 21:17:16    163s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/15 21:17:16    163s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:02:43.6/0:06:35.3 (0.4), mem = 1696.6M
[05/15 21:17:16    163s] Info: 21 io nets excluded
[05/15 21:17:16    163s] Info: 15 nets with fixed/cover wires excluded.
[05/15 21:17:16    163s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:17:16    163s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.9
[05/15 21:17:16    163s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:17:16    163s] ### Creating PhyDesignMc. totSessionCpu=0:02:44 mem=1696.6M
[05/15 21:17:16    163s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:17:16    163s] OPERPROF: Starting DPlace-Init at level 1, MEM:1696.6M, EPOCH TIME: 1747358236.182160
[05/15 21:17:16    163s] z: 2, totalTracks: 1
[05/15 21:17:16    163s] z: 4, totalTracks: 1
[05/15 21:17:16    163s] z: 6, totalTracks: 1
[05/15 21:17:16    163s] z: 8, totalTracks: 1
[05/15 21:17:16    163s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:17:16    163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1696.6M, EPOCH TIME: 1747358236.189473
[05/15 21:17:16    163s] 
[05/15 21:17:16    163s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:17:16    163s] 
[05/15 21:17:16    163s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:17:16    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.065, MEM:1696.6M, EPOCH TIME: 1747358236.254551
[05/15 21:17:16    163s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1696.6M, EPOCH TIME: 1747358236.254707
[05/15 21:17:16    163s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1696.6M, EPOCH TIME: 1747358236.254801
[05/15 21:17:16    163s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1696.6MB).
[05/15 21:17:16    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.074, MEM:1696.6M, EPOCH TIME: 1747358236.255726
[05/15 21:17:16    163s] TotalInstCnt at PhyDesignMc Initialization: 1,906
[05/15 21:17:16    163s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:44 mem=1696.6M
[05/15 21:17:16    163s] #optDebug: Start CG creation (mem=1696.6M)
[05/15 21:17:16    163s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[05/15 21:17:16    163s] (cpu=0:00:00.2, mem=1893.5M)
[05/15 21:17:16    163s]  ...processing cgPrt (cpu=0:00:00.2, mem=1893.5M)
[05/15 21:17:16    163s]  ...processing cgEgp (cpu=0:00:00.2, mem=1893.5M)
[05/15 21:17:16    163s]  ...processing cgPbk (cpu=0:00:00.2, mem=1893.5M)
[05/15 21:17:16    163s]  ...processing cgNrb(cpu=0:00:00.2, mem=1893.5M)
[05/15 21:17:16    163s]  ...processing cgObs (cpu=0:00:00.2, mem=1893.5M)
[05/15 21:17:16    163s]  ...processing cgCon (cpu=0:00:00.2, mem=1893.5M)
[05/15 21:17:16    163s]  ...processing cgPdm (cpu=0:00:00.2, mem=1893.5M)
[05/15 21:17:16    163s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1893.5M)
[05/15 21:17:16    163s] ### Creating RouteCongInterface, started
[05/15 21:17:16    163s] 
[05/15 21:17:16    163s] Creating Lib Analyzer ...
[05/15 21:17:16    163s] 
[05/15 21:17:16    163s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:17:16    163s] Summary for sequential cells identification: 
[05/15 21:17:16    163s]   Identified SBFF number: 104
[05/15 21:17:16    163s]   Identified MBFF number: 16
[05/15 21:17:16    163s]   Identified SB Latch number: 0
[05/15 21:17:16    163s]   Identified MB Latch number: 0
[05/15 21:17:16    163s]   Not identified SBFF number: 16
[05/15 21:17:16    163s]   Not identified MBFF number: 0
[05/15 21:17:16    163s]   Not identified SB Latch number: 0
[05/15 21:17:16    163s]   Not identified MB Latch number: 0
[05/15 21:17:16    163s]   Number of sequential cells which are not FFs: 32
[05/15 21:17:16    163s]  Visiting view : AnalysisView_WC
[05/15 21:17:16    163s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 21:17:16    163s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:17:16    163s]  Visiting view : AnalysisView_BC
[05/15 21:17:16    163s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 21:17:16    163s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:17:16    163s]  Visiting view : AnalysisView_WC
[05/15 21:17:16    163s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 21:17:16    163s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:17:16    163s]  Visiting view : AnalysisView_BC
[05/15 21:17:16    163s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 21:17:16    163s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:17:16    163s] TLC MultiMap info (StdDelay):
[05/15 21:17:16    163s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:17:16    163s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:17:16    163s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/15 21:17:16    163s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/15 21:17:16    163s]  Setting StdDelay to: 41.7ps
[05/15 21:17:16    163s] 
[05/15 21:17:16    163s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:17:16    163s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 21:17:16    163s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 21:17:16    163s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:17:16    163s] 
[05/15 21:17:16    163s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:17:17    164s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:45 mem=1909.5M
[05/15 21:17:17    164s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:45 mem=1909.5M
[05/15 21:17:17    164s] Creating Lib Analyzer, finished. 
[05/15 21:17:17    164s] ### Creating LA Mngr. totSessionCpu=0:02:45 mem=1909.5M
[05/15 21:17:17    164s] ### Creating LA Mngr, finished. totSessionCpu=0:02:45 mem=1909.5M
[05/15 21:17:17    164s] 
[05/15 21:17:17    164s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 21:17:17    164s] 
[05/15 21:17:17    164s] #optDebug: {0, 1.000}
[05/15 21:17:17    164s] ### Creating RouteCongInterface, finished
[05/15 21:17:17    164s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:17:17    165s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:17:17    165s] Total-nets :: 1928, Stn-nets :: 23, ratio :: 1.19295 %, Total-len 46278.3, Stn-len 214.11
[05/15 21:17:17    165s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1909.5M, EPOCH TIME: 1747358237.889066
[05/15 21:17:17    165s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:1823.5M, EPOCH TIME: 1747358237.902047
[05/15 21:17:17    165s] TotalInstCnt at PhyDesignMc Destruction: 1,906
[05/15 21:17:17    165s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.9
[05/15 21:17:17    165s] *** DrvOpt #4 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (0.9), totSession cpu/real = 0:02:45.2/0:06:37.1 (0.4), mem = 1823.5M
[05/15 21:17:17    165s] 
[05/15 21:17:17    165s] =============================================================================================
[05/15 21:17:17    165s]  Step TAT Report for DrvOpt #4                                                  21.12-s106_1
[05/15 21:17:17    165s] =============================================================================================
[05/15 21:17:17    165s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:17:17    165s] ---------------------------------------------------------------------------------------------
[05/15 21:17:17    165s] [ CellServerInit         ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 21:17:17    165s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  50.4 % )     0:00:00.9 /  0:00:00.9    1.0
[05/15 21:17:17    165s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:17    165s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 21:17:17    165s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 21:17:17    165s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  13.9 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 21:17:17    165s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:17    165s] [ MISC                   ]          0:00:00.4  (  21.2 % )     0:00:00.4 /  0:00:00.3    0.9
[05/15 21:17:17    165s] ---------------------------------------------------------------------------------------------
[05/15 21:17:17    165s]  DrvOpt #4 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    0.9
[05/15 21:17:17    165s] ---------------------------------------------------------------------------------------------
[05/15 21:17:17    165s] 
[05/15 21:17:17    165s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/15 21:17:17    165s] End: GigaOpt high fanout net optimization
[05/15 21:17:17    165s] Begin: GigaOpt DRV Optimization
[05/15 21:17:17    165s] Begin: Processing multi-driver nets
[05/15 21:17:17    165s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:02:45.2/0:06:37.1 (0.4), mem = 1823.5M
[05/15 21:17:17    165s] Info: 21 io nets excluded
[05/15 21:17:17    165s] Info: 15 nets with fixed/cover wires excluded.
[05/15 21:17:17    165s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:17:17    165s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.10
[05/15 21:17:17    165s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:17:17    165s] ### Creating PhyDesignMc. totSessionCpu=0:02:45 mem=1823.5M
[05/15 21:17:17    165s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:17:17    165s] OPERPROF: Starting DPlace-Init at level 1, MEM:1823.5M, EPOCH TIME: 1747358237.927662
[05/15 21:17:17    165s] z: 2, totalTracks: 1
[05/15 21:17:17    165s] z: 4, totalTracks: 1
[05/15 21:17:17    165s] z: 6, totalTracks: 1
[05/15 21:17:17    165s] z: 8, totalTracks: 1
[05/15 21:17:17    165s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:17:17    165s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1823.5M, EPOCH TIME: 1747358237.933433
[05/15 21:17:17    165s] 
[05/15 21:17:17    165s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:17:17    165s] 
[05/15 21:17:17    165s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:17:17    165s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:1823.5M, EPOCH TIME: 1747358237.989638
[05/15 21:17:17    165s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1823.5M, EPOCH TIME: 1747358237.989805
[05/15 21:17:17    165s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1823.5M, EPOCH TIME: 1747358237.989900
[05/15 21:17:17    165s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1823.5MB).
[05/15 21:17:17    165s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:1823.5M, EPOCH TIME: 1747358237.990767
[05/15 21:17:18    165s] TotalInstCnt at PhyDesignMc Initialization: 1,906
[05/15 21:17:18    165s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:45 mem=1823.5M
[05/15 21:17:18    165s] ### Creating RouteCongInterface, started
[05/15 21:17:18    165s] 
[05/15 21:17:18    165s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 21:17:18    165s] 
[05/15 21:17:18    165s] #optDebug: {0, 1.000}
[05/15 21:17:18    165s] ### Creating RouteCongInterface, finished
[05/15 21:17:18    165s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:17:18    165s] *** Starting multi-driver net buffering ***
[05/15 21:17:18    165s] z: 2, totalTracks: 1
[05/15 21:17:18    165s] z: 4, totalTracks: 1
[05/15 21:17:18    165s] z: 6, totalTracks: 1
[05/15 21:17:18    165s] z: 8, totalTracks: 1
[05/15 21:17:18    165s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:17:18    165s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1880.7M, EPOCH TIME: 1747358238.461368
[05/15 21:17:18    165s] 
[05/15 21:17:18    165s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:17:18    165s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:1880.7M, EPOCH TIME: 1747358238.494479
[05/15 21:17:18    165s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1880.7M, EPOCH TIME: 1747358238.512150
[05/15 21:17:18    165s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:1880.7M, EPOCH TIME: 1747358238.512529
[05/15 21:17:18    165s] OPERPROF: Starting DPlace-Init at level 1, MEM:1880.7M, EPOCH TIME: 1747358238.516602
[05/15 21:17:18    165s] z: 2, totalTracks: 1
[05/15 21:17:18    165s] z: 4, totalTracks: 1
[05/15 21:17:18    165s] z: 6, totalTracks: 1
[05/15 21:17:18    165s] z: 8, totalTracks: 1
[05/15 21:17:18    165s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:17:18    165s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1880.7M, EPOCH TIME: 1747358238.524086
[05/15 21:17:18    165s] 
[05/15 21:17:18    165s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:17:18    165s] 
[05/15 21:17:18    165s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:17:18    165s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.067, MEM:1880.7M, EPOCH TIME: 1747358238.590792
[05/15 21:17:18    165s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1880.7M, EPOCH TIME: 1747358238.590975
[05/15 21:17:18    165s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1880.7M, EPOCH TIME: 1747358238.591076
[05/15 21:17:18    165s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1880.7MB).
[05/15 21:17:18    165s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.075, MEM:1880.7M, EPOCH TIME: 1747358238.592030
[05/15 21:17:18    165s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1880.7M, EPOCH TIME: 1747358238.606568
[05/15 21:17:18    165s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:1880.7M, EPOCH TIME: 1747358238.615412
[05/15 21:17:18    165s] *summary: 6 non-ignored multi-driver nets.
[05/15 21:17:18    165s] *       : 6 unbuffered.
[05/15 21:17:18    165s] *       : 6 bufferable.
[05/15 21:17:18    165s] *       : 0 targeted for timing fix; 0 buffered.
[05/15 21:17:18    165s] *       : 1 targeted for DRV fix; 1 buffered.
[05/15 21:17:18    165s] *       : buffered 1 multi-driver nets total:
[05/15 21:17:18    165s] *       : used 1 buffers of type 'CLKBUFX2'.
[05/15 21:17:18    165s] *** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=1880.7M) ***
[05/15 21:17:18    165s] 
[05/15 21:17:18    165s] *** Finish Multi Driver Net Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1956.0M) ***
[05/15 21:17:18    165s] 
[05/15 21:17:18    165s] Total-nets :: 1929, Stn-nets :: 25, ratio :: 1.29601 %, Total-len 46292.7, Stn-len 286.58
[05/15 21:17:18    165s] TotalInstCnt at PhyDesignMc Destruction: 1,906
[05/15 21:17:18    165s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.10
[05/15 21:17:18    165s] *** DrvOpt #5 [finish] : cpu/real = 0:00:00.7/0:00:00.8 (0.8), totSession cpu/real = 0:02:45.9/0:06:37.9 (0.4), mem = 1911.4M
[05/15 21:17:18    165s] 
[05/15 21:17:18    165s] =============================================================================================
[05/15 21:17:18    165s]  Step TAT Report for DrvOpt #5                                                  21.12-s106_1
[05/15 21:17:18    165s] =============================================================================================
[05/15 21:17:18    165s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:17:18    165s] ---------------------------------------------------------------------------------------------
[05/15 21:17:18    165s] [ SlackTraversorInit     ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    0.5
[05/15 21:17:18    165s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:18    165s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  13.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:17:18    165s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  11.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:17:18    165s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:18    165s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[05/15 21:17:18    165s] [ IncrDelayCalc          ]      3   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.5
[05/15 21:17:18    165s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:18    165s] [ MISC                   ]          0:00:00.5  (  64.6 % )     0:00:00.5 /  0:00:00.4    0.9
[05/15 21:17:18    165s] ---------------------------------------------------------------------------------------------
[05/15 21:17:18    165s]  DrvOpt #5 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.7    0.8
[05/15 21:17:18    165s] ---------------------------------------------------------------------------------------------
[05/15 21:17:18    165s] 
[05/15 21:17:18    165s] End: Processing multi-driver nets
[05/15 21:17:18    165s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -postCTS
[05/15 21:17:18    165s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:02:45.9/0:06:37.9 (0.4), mem = 1911.4M
[05/15 21:17:18    165s] Info: 21 io nets excluded
[05/15 21:17:18    165s] Info: 15 nets with fixed/cover wires excluded.
[05/15 21:17:18    165s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:17:18    165s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.11
[05/15 21:17:18    165s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:17:18    165s] ### Creating PhyDesignMc. totSessionCpu=0:02:46 mem=1911.4M
[05/15 21:17:18    165s] OPERPROF: Starting DPlace-Init at level 1, MEM:1911.4M, EPOCH TIME: 1747358238.728376
[05/15 21:17:18    165s] z: 2, totalTracks: 1
[05/15 21:17:18    165s] z: 4, totalTracks: 1
[05/15 21:17:18    165s] z: 6, totalTracks: 1
[05/15 21:17:18    165s] z: 8, totalTracks: 1
[05/15 21:17:18    165s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:17:18    165s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1911.4M, EPOCH TIME: 1747358238.736658
[05/15 21:17:18    165s] 
[05/15 21:17:18    165s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:17:18    165s] 
[05/15 21:17:18    165s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:17:18    165s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:1911.4M, EPOCH TIME: 1747358238.778979
[05/15 21:17:18    165s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1911.4M, EPOCH TIME: 1747358238.779156
[05/15 21:17:18    165s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1911.4M, EPOCH TIME: 1747358238.779255
[05/15 21:17:18    165s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1911.4MB).
[05/15 21:17:18    165s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.052, MEM:1911.4M, EPOCH TIME: 1747358238.780199
[05/15 21:17:18    165s] InstCnt mismatch: prevInstCnt = 1906, ttlInstCnt = 1907
[05/15 21:17:18    165s] TotalInstCnt at PhyDesignMc Initialization: 1,907
[05/15 21:17:18    165s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:46 mem=1911.4M
[05/15 21:17:18    165s] ### Creating RouteCongInterface, started
[05/15 21:17:18    166s] 
[05/15 21:17:18    166s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 21:17:18    166s] 
[05/15 21:17:18    166s] #optDebug: {0, 1.000}
[05/15 21:17:18    166s] ### Creating RouteCongInterface, finished
[05/15 21:17:18    166s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:17:19    166s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1930.4M, EPOCH TIME: 1747358239.251559
[05/15 21:17:19    166s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1930.4M, EPOCH TIME: 1747358239.251854
[05/15 21:17:19    166s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:17:19    166s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 21:17:19    166s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:17:19    166s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 21:17:19    166s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:17:19    166s] Info: violation cost 70.686050 (cap = 0.000000, tran = 34.152679, len = 0.000000, fanout load = 36.533329, fanout count = 0.000000, glitch 0.000000)
[05/15 21:17:19    166s] |     4|    22|    -4.07|     2|     4|    -2.19|    27|    54|     0|     0|    41.17|     0.00|       0|       0|       0|  5.94%|          |         |
[05/15 21:17:20    167s] Info: violation cost 38.469048 (cap = 0.000000, tran = 36.335716, len = 0.000000, fanout load = 2.133333, fanout count = 0.000000, glitch 0.000000)
[05/15 21:17:20    167s] |     4|    23|    -4.07|     2|     4|    -2.19|     2|     4|     0|     0|    40.61|     0.00|      42|       2|      24|  5.97%| 0:00:01.0|  1930.4M|
[05/15 21:17:20    167s] Info: violation cost 33.208485 (cap = 0.000000, tran = 33.208485, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:17:20    167s] |     3|     8|    -4.07|     2|     4|    -2.19|     0|     0|     0|     0|    40.74|     0.00|       2|       0|       3|  5.98%| 0:00:00.0|  1930.4M|
[05/15 21:17:20    167s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:17:20    167s] 
[05/15 21:17:20    167s] ###############################################################################
[05/15 21:17:20    167s] #
[05/15 21:17:20    167s] #  Large fanout net report:  
[05/15 21:17:20    167s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 21:17:20    167s] #     - current density: 5.98
[05/15 21:17:20    167s] #
[05/15 21:17:20    167s] #  List of high fanout nets:
[05/15 21:17:20    167s] #
[05/15 21:17:20    167s] ###############################################################################
[05/15 21:17:20    167s] Bottom Preferred Layer:
[05/15 21:17:20    167s] +---------------+------------+----------+
[05/15 21:17:20    167s] |     Layer     |    CLK     |   Rule   |
[05/15 21:17:20    167s] +---------------+------------+----------+
[05/15 21:17:20    167s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:17:20    167s] +---------------+------------+----------+
[05/15 21:17:20    167s] 
[05/15 21:17:20    167s] 
[05/15 21:17:20    167s] =======================================================================
[05/15 21:17:20    167s]                 Reasons for remaining drv violations
[05/15 21:17:20    167s] =======================================================================
[05/15 21:17:20    167s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[05/15 21:17:20    167s] 
[05/15 21:17:20    167s] MultiBuffering failure reasons
[05/15 21:17:20    167s] ------------------------------------------------
[05/15 21:17:20    167s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[05/15 21:17:20    167s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/15 21:17:20    167s] 
[05/15 21:17:20    167s] 
[05/15 21:17:20    167s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1930.4M) ***
[05/15 21:17:20    167s] 
[05/15 21:17:20    167s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1930.4M, EPOCH TIME: 1747358240.243058
[05/15 21:17:20    167s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.030, MEM:1916.4M, EPOCH TIME: 1747358240.272852
[05/15 21:17:20    167s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1916.4M, EPOCH TIME: 1747358240.276056
[05/15 21:17:20    167s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1916.4M, EPOCH TIME: 1747358240.286723
[05/15 21:17:20    167s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1916.4M, EPOCH TIME: 1747358240.294357
[05/15 21:17:20    167s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.076, MEM:1916.4M, EPOCH TIME: 1747358240.370522
[05/15 21:17:20    167s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1916.4M, EPOCH TIME: 1747358240.370722
[05/15 21:17:20    167s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1916.4M, EPOCH TIME: 1747358240.370826
[05/15 21:17:20    167s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1916.4M, EPOCH TIME: 1747358240.376547
[05/15 21:17:20    167s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1916.4M, EPOCH TIME: 1747358240.376768
[05/15 21:17:20    167s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.090, MEM:1916.4M, EPOCH TIME: 1747358240.376887
[05/15 21:17:20    167s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.101, MEM:1916.4M, EPOCH TIME: 1747358240.376944
[05/15 21:17:20    167s] TDRefine: refinePlace mode is spiral
[05/15 21:17:20    167s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.10
[05/15 21:17:20    167s] OPERPROF: Starting RefinePlace at level 1, MEM:1916.4M, EPOCH TIME: 1747358240.377027
[05/15 21:17:20    167s] *** Starting refinePlace (0:02:47 mem=1916.4M) ***
[05/15 21:17:20    167s] Total net bbox length = 3.932e+04 (2.062e+04 1.870e+04) (ext = 2.626e+03)
[05/15 21:17:20    167s] 
[05/15 21:17:20    167s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:17:20    167s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1916.4M, EPOCH TIME: 1747358240.379104
[05/15 21:17:20    167s]   Signal wire search tree: 690 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:17:20    167s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.002, MEM:1916.4M, EPOCH TIME: 1747358240.380857
[05/15 21:17:20    167s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:17:20    167s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:17:20    167s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:17:20    167s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1916.4M, EPOCH TIME: 1747358240.389504
[05/15 21:17:20    167s] Starting refinePlace ...
[05/15 21:17:20    167s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:17:20    167s] One DDP V2 for no tweak run.
[05/15 21:17:20    167s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:17:20    167s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/15 21:17:20    167s] ** Cut row section cpu time 0:00:00.0.
[05/15 21:17:20    167s]    Spread Effort: high, pre-route mode, useDDP on.
[05/15 21:17:20    167s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1916.4MB) @(0:02:47 - 0:02:47).
[05/15 21:17:20    167s] Move report: preRPlace moves 7 insts, mean move: 0.37 um, max move: 0.60 um 
[05/15 21:17:20    167s] 	Max move on inst (postCTSdrvFE_OFC115_mcs4_core_n_25406): (364.60, 436.46) --> (365.20, 436.46)
[05/15 21:17:20    167s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: BUFX12
[05/15 21:17:20    167s] wireLenOptFixPriorityInst 661 inst fixed
[05/15 21:17:20    167s] 
[05/15 21:17:20    167s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 21:17:20    167s] Move report: legalization moves 29 insts, mean move: 1.06 um, max move: 2.20 um spiral
[05/15 21:17:20    167s] 	Max move on inst (postCTSdrvFE_OFC103_mcs4_core_n_22341): (405.60, 501.44) --> (403.40, 501.44)
[05/15 21:17:20    167s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:17:20    167s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:17:20    167s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1920.5MB) @(0:02:47 - 0:02:48).
[05/15 21:17:20    167s] Move report: Detail placement moves 35 insts, mean move: 0.95 um, max move: 2.20 um 
[05/15 21:17:20    167s] 	Max move on inst (postCTSdrvFE_OFC103_mcs4_core_n_22341): (405.60, 501.44) --> (403.40, 501.44)
[05/15 21:17:20    167s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1920.5MB
[05/15 21:17:20    167s] Statistics of distance of Instance movement in refine placement:
[05/15 21:17:20    167s]   maximum (X+Y) =         2.20 um
[05/15 21:17:20    167s]   inst (postCTSdrvFE_OFC103_mcs4_core_n_22341) with max move: (405.6, 501.44) -> (403.4, 501.44)
[05/15 21:17:20    167s]   mean    (X+Y) =         0.95 um
[05/15 21:17:20    167s] Summary Report:
[05/15 21:17:20    167s] Instances move: 35 (out of 1933 movable)
[05/15 21:17:20    167s] Instances flipped: 0
[05/15 21:17:20    167s] Mean displacement: 0.95 um
[05/15 21:17:20    167s] Max displacement: 2.20 um (Instance: postCTSdrvFE_OFC103_mcs4_core_n_22341) (405.6, 501.44) -> (403.4, 501.44)
[05/15 21:17:20    167s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/15 21:17:20    167s] Total instances moved : 35
[05/15 21:17:20    167s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.180, REAL:0.276, MEM:1920.5M, EPOCH TIME: 1747358240.665435
[05/15 21:17:20    167s] Total net bbox length = 3.933e+04 (2.063e+04 1.870e+04) (ext = 2.626e+03)
[05/15 21:17:20    167s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1920.5MB
[05/15 21:17:20    167s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1920.5MB) @(0:02:47 - 0:02:48).
[05/15 21:17:20    167s] *** Finished refinePlace (0:02:48 mem=1920.5M) ***
[05/15 21:17:20    167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.10
[05/15 21:17:20    167s] OPERPROF: Finished RefinePlace at level 1, CPU:0.190, REAL:0.292, MEM:1920.5M, EPOCH TIME: 1747358240.668833
[05/15 21:17:20    167s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1920.5M, EPOCH TIME: 1747358240.683247
[05/15 21:17:20    167s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.014, MEM:1917.5M, EPOCH TIME: 1747358240.696878
[05/15 21:17:20    167s] *** maximum move = 2.20 um ***
[05/15 21:17:20    167s] *** Finished re-routing un-routed nets (1917.5M) ***
[05/15 21:17:20    167s] OPERPROF: Starting DPlace-Init at level 1, MEM:1917.5M, EPOCH TIME: 1747358240.712169
[05/15 21:17:20    167s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1917.5M, EPOCH TIME: 1747358240.721385
[05/15 21:17:20    167s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.063, MEM:1917.5M, EPOCH TIME: 1747358240.784385
[05/15 21:17:20    167s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1917.5M, EPOCH TIME: 1747358240.784882
[05/15 21:17:20    167s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:1917.5M, EPOCH TIME: 1747358240.789336
[05/15 21:17:20    167s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1917.5M, EPOCH TIME: 1747358240.790236
[05/15 21:17:20    167s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1917.5M, EPOCH TIME: 1747358240.790438
[05/15 21:17:20    167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.078, MEM:1917.5M, EPOCH TIME: 1747358240.790618
[05/15 21:17:20    167s] 
[05/15 21:17:20    167s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1917.5M) ***
[05/15 21:17:20    167s] Total-nets :: 1975, Stn-nets :: 99, ratio :: 5.01266 %, Total-len 46349.2, Stn-len 6642.45
[05/15 21:17:20    167s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1898.4M, EPOCH TIME: 1747358240.884674
[05/15 21:17:20    167s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:1834.4M, EPOCH TIME: 1747358240.901547
[05/15 21:17:20    167s] TotalInstCnt at PhyDesignMc Destruction: 1,953
[05/15 21:17:20    167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.11
[05/15 21:17:20    167s] *** DrvOpt #6 [finish] : cpu/real = 0:00:01.8/0:00:02.2 (0.8), totSession cpu/real = 0:02:47.7/0:06:40.1 (0.4), mem = 1834.4M
[05/15 21:17:20    167s] 
[05/15 21:17:20    167s] =============================================================================================
[05/15 21:17:20    167s]  Step TAT Report for DrvOpt #6                                                  21.12-s106_1
[05/15 21:17:20    167s] =============================================================================================
[05/15 21:17:20    167s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:17:20    167s] ---------------------------------------------------------------------------------------------
[05/15 21:17:20    167s] [ SlackTraversorInit     ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 21:17:20    167s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:20    167s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 21:17:20    167s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:17:20    167s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:20    167s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.9 /  0:00:00.8    0.9
[05/15 21:17:20    167s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:20    167s] [ OptEval                ]      7   0:00:00.3  (  15.5 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:17:20    167s] [ OptCommit              ]      7   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 21:17:20    167s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 21:17:20    167s] [ IncrDelayCalc          ]     38   0:00:00.3  (  13.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 21:17:20    167s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[05/15 21:17:20    167s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.3
[05/15 21:17:20    167s] [ RefinePlace            ]      1   0:00:00.6  (  27.5 % )     0:00:00.6 /  0:00:00.4    0.7
[05/15 21:17:20    167s] [ IncrTimingUpdate       ]      7   0:00:00.2  (   9.0 % )     0:00:00.2 /  0:00:00.1    0.6
[05/15 21:17:20    167s] [ MISC                   ]          0:00:00.4  (  18.9 % )     0:00:00.4 /  0:00:00.4    0.9
[05/15 21:17:20    167s] ---------------------------------------------------------------------------------------------
[05/15 21:17:20    167s]  DrvOpt #6 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:01.8    0.8
[05/15 21:17:20    167s] ---------------------------------------------------------------------------------------------
[05/15 21:17:20    167s] 
[05/15 21:17:20    167s] End: GigaOpt DRV Optimization
[05/15 21:17:20    167s] GigaOpt: Cleaning up trial route
[05/15 21:17:20    167s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1834.4M, EPOCH TIME: 1747358240.905676
[05/15 21:17:20    167s] All LLGs are deleted
[05/15 21:17:20    167s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1834.4M, EPOCH TIME: 1747358240.908436
[05/15 21:17:20    167s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1834.4M, EPOCH TIME: 1747358240.908682
[05/15 21:17:20    167s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:1834.4M, EPOCH TIME: 1747358240.908835
[05/15 21:17:20    167s] ### Creating LA Mngr. totSessionCpu=0:02:48 mem=1834.4M
[05/15 21:17:20    167s] ### Creating LA Mngr, finished. totSessionCpu=0:02:48 mem=1834.4M
[05/15 21:17:20    167s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1834.42 MB )
[05/15 21:17:20    167s] (I)      ==================== Layers =====================
[05/15 21:17:20    167s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:17:20    167s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:17:20    167s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:17:20    167s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:17:20    167s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:17:20    167s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:17:20    167s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:17:20    167s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:17:20    167s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:17:20    167s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:17:20    167s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:17:20    167s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:17:20    167s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:17:20    167s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:17:20    167s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:17:20    167s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:17:20    167s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:17:20    167s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:17:20    167s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:17:20    167s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:17:20    167s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:17:20    167s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:17:20    167s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:17:20    167s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:17:20    167s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:17:20    167s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:17:20    167s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:17:20    167s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:17:20    167s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:17:20    167s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:17:20    167s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:17:20    167s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:17:20    167s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:17:20    167s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:17:20    167s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:17:20    167s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:17:20    167s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:17:20    167s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:17:20    167s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:17:20    167s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:17:20    167s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:17:20    167s] (I)      Started Import and model ( Curr Mem: 1834.42 MB )
[05/15 21:17:20    167s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:17:20    167s] (I)      == Non-default Options ==
[05/15 21:17:20    167s] (I)      Maximum routing layer                              : 11
[05/15 21:17:20    167s] (I)      Number of threads                                  : 1
[05/15 21:17:20    167s] (I)      Method to set GCell size                           : row
[05/15 21:17:20    167s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:17:20    167s] (I)      Use row-based GCell size
[05/15 21:17:20    167s] (I)      Use row-based GCell align
[05/15 21:17:20    167s] (I)      layer 0 area = 80000
[05/15 21:17:20    167s] (I)      layer 1 area = 80000
[05/15 21:17:20    167s] (I)      layer 2 area = 80000
[05/15 21:17:20    167s] (I)      layer 3 area = 80000
[05/15 21:17:20    167s] (I)      layer 4 area = 80000
[05/15 21:17:20    167s] (I)      layer 5 area = 80000
[05/15 21:17:20    167s] (I)      layer 6 area = 80000
[05/15 21:17:20    167s] (I)      layer 7 area = 80000
[05/15 21:17:20    167s] (I)      layer 8 area = 80000
[05/15 21:17:20    167s] (I)      layer 9 area = 400000
[05/15 21:17:20    167s] (I)      layer 10 area = 400000
[05/15 21:17:20    167s] (I)      GCell unit size   : 3420
[05/15 21:17:20    167s] (I)      GCell multiplier  : 1
[05/15 21:17:20    167s] (I)      GCell row height  : 3420
[05/15 21:17:20    167s] (I)      Actual row height : 3420
[05/15 21:17:20    167s] (I)      GCell align ref   : 616000 616420
[05/15 21:17:20    167s] [NR-eGR] Track table information for default rule: 
[05/15 21:17:20    167s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:17:20    167s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:17:20    167s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:17:20    167s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:17:20    167s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:17:20    167s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:17:20    167s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:17:20    167s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:17:20    167s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:17:20    167s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:17:20    167s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:17:20    167s] (I)      ================== Default via ===================
[05/15 21:17:20    167s] (I)      +----+------------------+------------------------+
[05/15 21:17:20    167s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 21:17:20    167s] (I)      +----+------------------+------------------------+
[05/15 21:17:20    167s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 21:17:20    167s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 21:17:20    167s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 21:17:20    167s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 21:17:20    167s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 21:17:20    167s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 21:17:20    167s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 21:17:20    167s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 21:17:20    167s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 21:17:20    167s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 21:17:20    167s] (I)      +----+------------------+------------------------+
[05/15 21:17:20    167s] [NR-eGR] Read 1171 PG shapes
[05/15 21:17:20    167s] [NR-eGR] Read 0 clock shapes
[05/15 21:17:20    167s] [NR-eGR] Read 0 other shapes
[05/15 21:17:20    167s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:17:20    167s] [NR-eGR] #Instance Blockages : 640
[05/15 21:17:20    167s] [NR-eGR] #PG Blockages       : 1171
[05/15 21:17:20    167s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:17:20    167s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:17:20    167s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:17:20    167s] [NR-eGR] #Other Blockages    : 0
[05/15 21:17:20    167s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:17:20    167s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 363
[05/15 21:17:20    167s] [NR-eGR] Read 1975 nets ( ignored 15 )
[05/15 21:17:20    167s] (I)      early_global_route_priority property id does not exist.
[05/15 21:17:20    167s] (I)      Read Num Blocks=1811  Num Prerouted Wires=363  Num CS=0
[05/15 21:17:20    167s] (I)      Layer 1 (V) : #blockages 634 : #preroutes 166
[05/15 21:17:21    167s] (I)      Layer 2 (H) : #blockages 348 : #preroutes 163
[05/15 21:17:21    167s] (I)      Layer 3 (V) : #blockages 761 : #preroutes 34
[05/15 21:17:21    167s] (I)      Layer 4 (H) : #blockages 47 : #preroutes 0
[05/15 21:17:21    167s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:17:21    167s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:17:21    167s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:17:21    168s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:17:21    168s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:17:21    168s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 21:17:21    168s] (I)      Number of ignored nets                =     15
[05/15 21:17:21    168s] (I)      Number of connected nets              =      0
[05/15 21:17:21    168s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[05/15 21:17:21    168s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 21:17:21    168s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:17:21    168s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:17:21    168s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:17:21    168s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:17:21    168s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:17:21    168s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:17:21    168s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:17:21    168s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/15 21:17:21    168s] (I)      Ndr track 0 does not exist
[05/15 21:17:21    168s] (I)      Ndr track 0 does not exist
[05/15 21:17:21    168s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:17:21    168s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:17:21    168s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:17:21    168s] (I)      Site width          :   400  (dbu)
[05/15 21:17:21    168s] (I)      Row height          :  3420  (dbu)
[05/15 21:17:21    168s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:17:21    168s] (I)      GCell width         :  3420  (dbu)
[05/15 21:17:21    168s] (I)      GCell height        :  3420  (dbu)
[05/15 21:17:21    168s] (I)      Grid                :   585   550    11
[05/15 21:17:21    168s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:17:21    168s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 21:17:21    168s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 21:17:21    168s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:17:21    168s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:17:21    168s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:17:21    168s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:17:21    168s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:17:21    168s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 21:17:21    168s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:17:21    168s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:17:21    168s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:17:21    168s] (I)      --------------------------------------------------------
[05/15 21:17:21    168s] 
[05/15 21:17:21    168s] [NR-eGR] ============ Routing rule table ============
[05/15 21:17:21    168s] [NR-eGR] Rule id: 0  Nets: 1933
[05/15 21:17:21    168s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:17:21    168s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:17:21    168s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:17:21    168s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:17:21    168s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:17:21    168s] [NR-eGR] Rule id: 1  Nets: 6
[05/15 21:17:21    168s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 21:17:21    168s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 21:17:21    168s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 21:17:21    168s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 21:17:21    168s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 21:17:21    168s] [NR-eGR] ========================================
[05/15 21:17:21    168s] [NR-eGR] 
[05/15 21:17:21    168s] (I)      =============== Blocked Tracks ===============
[05/15 21:17:21    168s] (I)      +-------+---------+----------+---------------+
[05/15 21:17:21    168s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:17:21    168s] (I)      +-------+---------+----------+---------------+
[05/15 21:17:21    168s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:17:21    168s] (I)      |     2 | 2750000 |   125926 |         4.58% |
[05/15 21:17:21    168s] (I)      |     3 | 2893995 |    59196 |         2.05% |
[05/15 21:17:21    168s] (I)      |     4 | 2750000 |   164127 |         5.97% |
[05/15 21:17:21    168s] (I)      |     5 | 2893995 |    47515 |         1.64% |
[05/15 21:17:21    168s] (I)      |     6 | 2750000 |        0 |         0.00% |
[05/15 21:17:21    168s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 21:17:21    168s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 21:17:21    168s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 21:17:21    168s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 21:17:21    168s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 21:17:21    168s] (I)      +-------+---------+----------+---------------+
[05/15 21:17:21    168s] (I)      Finished Import and model ( CPU: 0.36 sec, Real: 0.40 sec, Curr Mem: 1876.84 MB )
[05/15 21:17:21    168s] (I)      Reset routing kernel
[05/15 21:17:21    168s] (I)      Started Global Routing ( Curr Mem: 1876.84 MB )
[05/15 21:17:21    168s] (I)      totalPins=7528  totalGlobalPin=7494 (99.55%)
[05/15 21:17:21    168s] (I)      total 2D Cap : 5432158 = (2836555 H, 2595603 V)
[05/15 21:17:21    168s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/15 21:17:21    168s] (I)      
[05/15 21:17:21    168s] (I)      ============  Phase 1a Route ============
[05/15 21:17:21    168s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:17:21    168s] (I)      
[05/15 21:17:21    168s] (I)      ============  Phase 1b Route ============
[05/15 21:17:21    168s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:17:21    168s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.812950e+03um
[05/15 21:17:21    168s] (I)      
[05/15 21:17:21    168s] (I)      ============  Phase 1c Route ============
[05/15 21:17:21    168s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:17:21    168s] (I)      
[05/15 21:17:21    168s] (I)      ============  Phase 1d Route ============
[05/15 21:17:21    168s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:17:21    168s] (I)      
[05/15 21:17:21    168s] (I)      ============  Phase 1e Route ============
[05/15 21:17:21    168s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:17:21    168s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.812950e+03um
[05/15 21:17:21    168s] (I)      
[05/15 21:17:21    168s] (I)      ============  Phase 1l Route ============
[05/15 21:17:21    168s] (I)      total 2D Cap : 24448649 = (12627972 H, 11820677 V)
[05/15 21:17:21    168s] [NR-eGR] Layer group 2: route 1933 net(s) in layer range [2, 11]
[05/15 21:17:21    168s] (I)      
[05/15 21:17:21    168s] (I)      ============  Phase 1a Route ============
[05/15 21:17:21    168s] (I)      Usage: 25264 = (13291 H, 11973 V) = (0.11% H, 0.10% V) = (2.273e+04um H, 2.047e+04um V)
[05/15 21:17:21    168s] (I)      
[05/15 21:17:21    168s] (I)      ============  Phase 1b Route ============
[05/15 21:17:21    168s] (I)      Usage: 25264 = (13291 H, 11973 V) = (0.11% H, 0.10% V) = (2.273e+04um H, 2.047e+04um V)
[05/15 21:17:21    168s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.320144e+04um
[05/15 21:17:21    168s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 21:17:21    168s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 21:17:21    168s] (I)      
[05/15 21:17:21    168s] (I)      ============  Phase 1c Route ============
[05/15 21:17:21    168s] (I)      Usage: 25264 = (13291 H, 11973 V) = (0.11% H, 0.10% V) = (2.273e+04um H, 2.047e+04um V)
[05/15 21:17:21    168s] (I)      
[05/15 21:17:21    168s] (I)      ============  Phase 1d Route ============
[05/15 21:17:21    168s] (I)      Usage: 25264 = (13291 H, 11973 V) = (0.11% H, 0.10% V) = (2.273e+04um H, 2.047e+04um V)
[05/15 21:17:21    168s] (I)      
[05/15 21:17:21    168s] (I)      ============  Phase 1e Route ============
[05/15 21:17:21    168s] (I)      Usage: 25264 = (13291 H, 11973 V) = (0.11% H, 0.10% V) = (2.273e+04um H, 2.047e+04um V)
[05/15 21:17:21    168s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.320144e+04um
[05/15 21:17:21    168s] (I)      
[05/15 21:17:21    168s] (I)      ============  Phase 1l Route ============
[05/15 21:17:21    168s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 21:17:21    168s] (I)      Layer  2:    2620784     13161         0      105139     2640821    ( 3.83%) 
[05/15 21:17:21    168s] (I)      Layer  3:    2831914     15186         0       44091     2846709    ( 1.53%) 
[05/15 21:17:21    168s] (I)      Layer  4:    2592608      4524         0      116519     2629441    ( 4.24%) 
[05/15 21:17:21    168s] (I)      Layer  5:    2842060       195         0       38718     2852082    ( 1.34%) 
[05/15 21:17:21    168s] (I)      Layer  6:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 21:17:21    168s] (I)      Layer  7:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 21:17:21    168s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 21:17:21    168s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 21:17:21    168s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 21:17:21    168s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 21:17:21    168s] (I)      Total:      24407524     33066         0      304737    24497007    ( 1.23%) 
[05/15 21:17:21    168s] (I)      
[05/15 21:17:21    168s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 21:17:21    168s] [NR-eGR]                        OverCon            
[05/15 21:17:21    168s] [NR-eGR]                         #Gcell     %Gcell
[05/15 21:17:21    168s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 21:17:21    168s] [NR-eGR] ----------------------------------------------
[05/15 21:17:21    168s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 21:17:21    168s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 21:17:21    168s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 21:17:21    168s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 21:17:21    168s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 21:17:21    168s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 21:17:21    168s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 21:17:21    168s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 21:17:21    168s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 21:17:21    168s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 21:17:21    168s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 21:17:21    168s] [NR-eGR] ----------------------------------------------
[05/15 21:17:21    168s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 21:17:21    168s] [NR-eGR] 
[05/15 21:17:21    168s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.31 sec, Curr Mem: 1876.84 MB )
[05/15 21:17:21    168s] (I)      total 2D Cap : 24451302 = (12628446 H, 11822856 V)
[05/15 21:17:21    168s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:17:21    168s] (I)      ============= Track Assignment ============
[05/15 21:17:21    168s] (I)      Started Track Assignment (1T) ( Curr Mem: 1876.84 MB )
[05/15 21:17:21    168s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 21:17:21    168s] (I)      Run Multi-thread track assignment
[05/15 21:17:21    168s] (I)      Finished Track Assignment (1T) ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 1895.64 MB )
[05/15 21:17:21    168s] (I)      Started Export ( Curr Mem: 1895.64 MB )
[05/15 21:17:21    168s] [NR-eGR]                  Length (um)   Vias 
[05/15 21:17:21    168s] [NR-eGR] ------------------------------------
[05/15 21:17:21    168s] [NR-eGR]  Metal1   (1H)             0   7642 
[05/15 21:17:21    168s] [NR-eGR]  Metal2   (2V)         18902  10928 
[05/15 21:17:21    168s] [NR-eGR]  Metal3   (3H)         23430   1102 
[05/15 21:17:21    168s] [NR-eGR]  Metal4   (4V)          3887     26 
[05/15 21:17:21    168s] [NR-eGR]  Metal5   (5H)           337      0 
[05/15 21:17:21    168s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 21:17:21    168s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 21:17:21    168s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 21:17:21    168s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 21:17:21    168s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 21:17:21    168s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 21:17:21    168s] [NR-eGR] ------------------------------------
[05/15 21:17:21    168s] [NR-eGR]           Total        46556  19698 
[05/15 21:17:21    168s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:17:21    168s] [NR-eGR] Total half perimeter of net bounding box: 39332um
[05/15 21:17:21    168s] [NR-eGR] Total length: 46556um, number of vias: 19698
[05/15 21:17:21    168s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:17:21    168s] [NR-eGR] Total eGR-routed clock nets wire length: 2899um, number of vias: 1995
[05/15 21:17:21    168s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:17:22    168s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1877.63 MB )
[05/15 21:17:22    168s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.05 sec, Real: 1.16 sec, Curr Mem: 1815.63 MB )
[05/15 21:17:22    168s] (I)      ====================================== Runtime Summary ======================================
[05/15 21:17:22    168s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/15 21:17:22    168s] (I)      ---------------------------------------------------------------------------------------------
[05/15 21:17:22    168s] (I)       Early Global Route kernel               100.00%  181.78 sec  182.94 sec  1.16 sec  1.05 sec 
[05/15 21:17:22    168s] (I)       +-Import and model                       34.91%  181.79 sec  182.19 sec  0.40 sec  0.36 sec 
[05/15 21:17:22    168s] (I)       | +-Create place DB                       0.71%  181.79 sec  181.80 sec  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)       | | +-Import place data                   0.59%  181.79 sec  181.80 sec  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)       | | | +-Read instances and placement      0.18%  181.79 sec  181.79 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | +-Read nets                         0.38%  181.79 sec  181.80 sec  0.00 sec  0.01 sec 
[05/15 21:17:22    168s] (I)       | +-Create route DB                      27.93%  181.80 sec  182.12 sec  0.32 sec  0.30 sec 
[05/15 21:17:22    168s] (I)       | | +-Import route data (1T)             27.81%  181.80 sec  182.12 sec  0.32 sec  0.30 sec 
[05/15 21:17:22    168s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.19%  181.80 sec  181.80 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | | +-Read routing blockages          0.00%  181.80 sec  181.80 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | | +-Read instance blockages         0.06%  181.80 sec  181.80 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | | +-Read PG blockages               0.02%  181.80 sec  181.80 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | | +-Read clock blockages            0.00%  181.80 sec  181.80 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | | +-Read other blockages            0.00%  181.80 sec  181.80 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | | +-Read halo blockages             0.00%  181.80 sec  181.80 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | | +-Read boundary cut boxes         0.00%  181.80 sec  181.80 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | +-Read blackboxes                   0.00%  181.80 sec  181.80 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | +-Read prerouted                    0.03%  181.80 sec  181.80 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | +-Read unlegalized nets             0.02%  181.80 sec  181.80 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | +-Read nets                         0.09%  181.80 sec  181.80 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | +-Set up via pillars                0.00%  181.80 sec  181.80 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | +-Initialize 3D grid graph          1.40%  181.81 sec  181.82 sec  0.02 sec  0.01 sec 
[05/15 21:17:22    168s] (I)       | | | +-Model blockage capacity          25.76%  181.82 sec  182.12 sec  0.30 sec  0.29 sec 
[05/15 21:17:22    168s] (I)       | | | | +-Initialize 3D capacity         24.63%  181.82 sec  182.11 sec  0.29 sec  0.28 sec 
[05/15 21:17:22    168s] (I)       | +-Read aux data                         0.00%  182.12 sec  182.12 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | +-Others data preparation               0.41%  182.12 sec  182.13 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | +-Create route kernel                   5.76%  182.13 sec  182.19 sec  0.07 sec  0.05 sec 
[05/15 21:17:22    168s] (I)       +-Global Routing                         26.54%  182.19 sec  182.50 sec  0.31 sec  0.25 sec 
[05/15 21:17:22    168s] (I)       | +-Initialization                        0.75%  182.19 sec  182.20 sec  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)       | +-Net group 1                           3.10%  182.20 sec  182.24 sec  0.04 sec  0.02 sec 
[05/15 21:17:22    168s] (I)       | | +-Generate topology                   0.04%  182.20 sec  182.20 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | +-Phase 1a                            0.30%  182.22 sec  182.22 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | +-Pattern routing (1T)              0.27%  182.22 sec  182.22 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | +-Phase 1b                            0.31%  182.22 sec  182.23 sec  0.00 sec  0.01 sec 
[05/15 21:17:22    168s] (I)       | | +-Phase 1c                            0.00%  182.23 sec  182.23 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | +-Phase 1d                            0.00%  182.23 sec  182.23 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | +-Phase 1e                            0.80%  182.23 sec  182.24 sec  0.01 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | +-Route legalization                0.02%  182.23 sec  182.23 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | | +-Legalize Blockage Violations    0.01%  182.23 sec  182.23 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | +-Phase 1l                            0.12%  182.24 sec  182.24 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | +-Layer assignment (1T)             0.10%  182.24 sec  182.24 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | +-Net group 2                          12.95%  182.24 sec  182.39 sec  0.15 sec  0.13 sec 
[05/15 21:17:22    168s] (I)       | | +-Generate topology                   0.22%  182.24 sec  182.24 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | +-Phase 1a                            1.15%  182.28 sec  182.30 sec  0.01 sec  0.02 sec 
[05/15 21:17:22    168s] (I)       | | | +-Pattern routing (1T)              0.84%  182.28 sec  182.29 sec  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)       | | | +-Add via demand to 2D              0.26%  182.29 sec  182.30 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | +-Phase 1b                            0.28%  182.30 sec  182.30 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | +-Phase 1c                            0.00%  182.30 sec  182.30 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | +-Phase 1d                            0.00%  182.30 sec  182.30 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | +-Phase 1e                            0.85%  182.30 sec  182.31 sec  0.01 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | | +-Route legalization                0.00%  182.30 sec  182.30 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | | +-Phase 1l                            6.65%  182.31 sec  182.39 sec  0.08 sec  0.06 sec 
[05/15 21:17:22    168s] (I)       | | | +-Layer assignment (1T)             3.58%  182.35 sec  182.39 sec  0.04 sec  0.03 sec 
[05/15 21:17:22    168s] (I)       | +-Clean cong LA                         0.00%  182.39 sec  182.39 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       +-Export 3D cong map                     11.07%  182.50 sec  182.63 sec  0.13 sec  0.13 sec 
[05/15 21:17:22    168s] (I)       | +-Export 2D cong map                    1.18%  182.62 sec  182.63 sec  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)       +-Extract Global 3D Wires                 0.06%  182.63 sec  182.63 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       +-Track Assignment (1T)                  17.30%  182.63 sec  182.83 sec  0.20 sec  0.19 sec 
[05/15 21:17:22    168s] (I)       | +-Initialization                        0.01%  182.63 sec  182.63 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | +-Track Assignment Kernel              17.16%  182.63 sec  182.83 sec  0.20 sec  0.19 sec 
[05/15 21:17:22    168s] (I)       | +-Free Memory                           0.00%  182.83 sec  182.83 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       +-Export                                  7.98%  182.83 sec  182.92 sec  0.09 sec  0.10 sec 
[05/15 21:17:22    168s] (I)       | +-Export DB wires                       1.91%  182.83 sec  182.85 sec  0.02 sec  0.02 sec 
[05/15 21:17:22    168s] (I)       | | +-Export all nets                     1.45%  182.83 sec  182.85 sec  0.02 sec  0.02 sec 
[05/15 21:17:22    168s] (I)       | | +-Set wire vias                       0.34%  182.85 sec  182.85 sec  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)       | +-Report wirelength                     0.86%  182.85 sec  182.86 sec  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)       | +-Update net boxes                      0.71%  182.86 sec  182.87 sec  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)       | +-Update timing                         4.43%  182.87 sec  182.92 sec  0.05 sec  0.06 sec 
[05/15 21:17:22    168s] (I)       +-Postprocess design                      1.40%  182.92 sec  182.94 sec  0.02 sec  0.01 sec 
[05/15 21:17:22    168s] (I)      ===================== Summary by functions =====================
[05/15 21:17:22    168s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 21:17:22    168s] (I)      ----------------------------------------------------------------
[05/15 21:17:22    168s] (I)        0  Early Global Route kernel      100.00%  1.16 sec  1.05 sec 
[05/15 21:17:22    168s] (I)        1  Import and model                34.91%  0.40 sec  0.36 sec 
[05/15 21:17:22    168s] (I)        1  Global Routing                  26.54%  0.31 sec  0.25 sec 
[05/15 21:17:22    168s] (I)        1  Track Assignment (1T)           17.30%  0.20 sec  0.19 sec 
[05/15 21:17:22    168s] (I)        1  Export 3D cong map              11.07%  0.13 sec  0.13 sec 
[05/15 21:17:22    168s] (I)        1  Export                           7.98%  0.09 sec  0.10 sec 
[05/15 21:17:22    168s] (I)        1  Postprocess design               1.40%  0.02 sec  0.01 sec 
[05/15 21:17:22    168s] (I)        1  Extract Global 3D Wires          0.06%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        2  Create route DB                 27.93%  0.32 sec  0.30 sec 
[05/15 21:17:22    168s] (I)        2  Track Assignment Kernel         17.16%  0.20 sec  0.19 sec 
[05/15 21:17:22    168s] (I)        2  Net group 2                     12.95%  0.15 sec  0.13 sec 
[05/15 21:17:22    168s] (I)        2  Create route kernel              5.76%  0.07 sec  0.05 sec 
[05/15 21:17:22    168s] (I)        2  Update timing                    4.43%  0.05 sec  0.06 sec 
[05/15 21:17:22    168s] (I)        2  Net group 1                      3.10%  0.04 sec  0.02 sec 
[05/15 21:17:22    168s] (I)        2  Export DB wires                  1.91%  0.02 sec  0.02 sec 
[05/15 21:17:22    168s] (I)        2  Export 2D cong map               1.18%  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)        2  Report wirelength                0.86%  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)        2  Initialization                   0.76%  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)        2  Update net boxes                 0.71%  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)        2  Create place DB                  0.71%  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)        2  Others data preparation          0.41%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        3  Import route data (1T)          27.81%  0.32 sec  0.30 sec 
[05/15 21:17:22    168s] (I)        3  Phase 1l                         6.76%  0.08 sec  0.06 sec 
[05/15 21:17:22    168s] (I)        3  Phase 1e                         1.65%  0.02 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        3  Export all nets                  1.45%  0.02 sec  0.02 sec 
[05/15 21:17:22    168s] (I)        3  Phase 1a                         1.44%  0.02 sec  0.02 sec 
[05/15 21:17:22    168s] (I)        3  Import place data                0.59%  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)        3  Phase 1b                         0.59%  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)        3  Set wire vias                    0.34%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        3  Generate topology                0.25%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        4  Model blockage capacity         25.76%  0.30 sec  0.29 sec 
[05/15 21:17:22    168s] (I)        4  Layer assignment (1T)            3.68%  0.04 sec  0.03 sec 
[05/15 21:17:22    168s] (I)        4  Initialize 3D grid graph         1.40%  0.02 sec  0.01 sec 
[05/15 21:17:22    168s] (I)        4  Pattern routing (1T)             1.11%  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)        4  Read nets                        0.47%  0.01 sec  0.01 sec 
[05/15 21:17:22    168s] (I)        4  Add via demand to 2D             0.26%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        4  Read blockages ( Layer 2-11 )    0.19%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        4  Read instances and placement     0.18%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        4  Read prerouted                   0.03%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        5  Initialize 3D capacity          24.63%  0.29 sec  0.28 sec 
[05/15 21:17:22    168s] (I)        5  Read instance blockages          0.06%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        5  Read PG blockages                0.02%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 21:17:22    168s] GigaOpt: Cleaning up extraction
[05/15 21:17:22    168s] Extraction called for design 'mcs4_pad_frame' of instances=1983 and nets=2007 using extraction engine 'preRoute' .
[05/15 21:17:22    168s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 21:17:22    168s] RC Extraction called in multi-corner(2) mode.
[05/15 21:17:22    168s] RCMode: PreRoute
[05/15 21:17:22    168s]       RC Corner Indexes            0       1   
[05/15 21:17:22    168s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 21:17:22    168s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 21:17:22    168s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 21:17:22    168s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 21:17:22    168s] Shrink Factor                : 1.00000
[05/15 21:17:22    168s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 21:17:22    168s] Using Quantus QRC technology file ...
[05/15 21:17:22    168s] 
[05/15 21:17:22    168s] Trim Metal Layers:
[05/15 21:17:22    168s] LayerId::1 widthSet size::1
[05/15 21:17:22    168s] LayerId::2 widthSet size::1
[05/15 21:17:22    168s] LayerId::3 widthSet size::1
[05/15 21:17:22    168s] LayerId::4 widthSet size::1
[05/15 21:17:22    168s] LayerId::5 widthSet size::1
[05/15 21:17:22    168s] LayerId::6 widthSet size::1
[05/15 21:17:22    168s] LayerId::7 widthSet size::1
[05/15 21:17:22    168s] LayerId::8 widthSet size::1
[05/15 21:17:22    168s] LayerId::9 widthSet size::1
[05/15 21:17:22    168s] LayerId::10 widthSet size::1
[05/15 21:17:22    168s] LayerId::11 widthSet size::1
[05/15 21:17:22    168s] Updating RC grid for preRoute extraction ...
[05/15 21:17:22    168s] eee: pegSigSF::1.070000
[05/15 21:17:22    168s] Initializing multi-corner resistance tables ...
[05/15 21:17:22    168s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/15 21:17:22    168s] eee: l::2 avDens::0.037328 usedTrk::1630.873684 availTrk::43690.500000 sigTrk::1630.873684
[05/15 21:17:22    168s] eee: l::3 avDens::0.038991 usedTrk::1607.212578 availTrk::41220.000000 sigTrk::1607.212578
[05/15 21:17:22    168s] eee: l::4 avDens::0.014027 usedTrk::566.086549 availTrk::40356.000000 sigTrk::566.086549
[05/15 21:17:22    168s] eee: l::5 avDens::0.011273 usedTrk::183.633041 availTrk::16290.000000 sigTrk::183.633041
[05/15 21:17:22    168s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:17:22    168s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:17:22    168s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:17:22    168s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:17:22    168s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:17:22    168s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:17:22    168s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:17:22    168s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.035458 ; aWlH: 0.000000 ; Pmax: 0.805300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 21:17:22    168s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1808.633M)
[05/15 21:17:22    168s] GigaOpt: Cleaning up delay & timing
[05/15 21:17:22    168s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:17:22    168s] #################################################################################
[05/15 21:17:22    168s] # Design Stage: PreRoute
[05/15 21:17:22    168s] # Design Name: mcs4_pad_frame
[05/15 21:17:22    168s] # Design Mode: 45nm
[05/15 21:17:22    168s] # Analysis Mode: MMMC OCV 
[05/15 21:17:22    168s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:17:22    168s] # Signoff Settings: SI Off 
[05/15 21:17:22    168s] #################################################################################
[05/15 21:17:22    169s] Calculate early delays in OCV mode...
[05/15 21:17:22    169s] Calculate late delays in OCV mode...
[05/15 21:17:22    169s] Calculate early delays in OCV mode...
[05/15 21:17:22    169s] Calculate late delays in OCV mode...
[05/15 21:17:22    169s] Topological Sorting (REAL = 0:00:00.0, MEM = 1816.9M, InitMEM = 1816.9M)
[05/15 21:17:22    169s] Start delay calculation (fullDC) (1 T). (MEM=1816.92)
[05/15 21:17:22    169s] End AAE Lib Interpolated Model. (MEM=1836.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:17:23    169s] Total number of fetched objects 1991
[05/15 21:17:23    170s] Total number of fetched objects 1991
[05/15 21:17:23    170s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:17:23    170s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:17:23    170s] End delay calculation. (MEM=1857.88 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 21:17:23    170s] End delay calculation (fullDC). (MEM=1857.88 CPU=0:00:01.0 REAL=0:00:01.0)
[05/15 21:17:23    170s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1857.9M) ***
[05/15 21:17:23    170s] Begin: GigaOpt DRV Optimization (small scale fixing)
[05/15 21:17:23    170s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -numThreads 1 -max_fanout -postCTS -maxLocalDensity 0.98 -smallScaleFixing  -maxIter 3 -setupTNSCostFactor 3.0
[05/15 21:17:23    170s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:02:50.2/0:06:42.9 (0.4), mem = 1857.9M
[05/15 21:17:23    170s] Info: 21 io nets excluded
[05/15 21:17:23    170s] Info: 15 nets with fixed/cover wires excluded.
[05/15 21:17:23    170s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:17:23    170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.12
[05/15 21:17:23    170s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:17:23    170s] ### Creating PhyDesignMc. totSessionCpu=0:02:50 mem=1857.9M
[05/15 21:17:23    170s] OPERPROF: Starting DPlace-Init at level 1, MEM:1857.9M, EPOCH TIME: 1747358243.735224
[05/15 21:17:23    170s] z: 2, totalTracks: 1
[05/15 21:17:23    170s] z: 4, totalTracks: 1
[05/15 21:17:23    170s] z: 6, totalTracks: 1
[05/15 21:17:23    170s] z: 8, totalTracks: 1
[05/15 21:17:23    170s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:17:23    170s] All LLGs are deleted
[05/15 21:17:23    170s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1857.9M, EPOCH TIME: 1747358243.745541
[05/15 21:17:23    170s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1857.9M, EPOCH TIME: 1747358243.746219
[05/15 21:17:23    170s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1857.9M, EPOCH TIME: 1747358243.747064
[05/15 21:17:23    170s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1857.9M, EPOCH TIME: 1747358243.749158
[05/15 21:17:23    170s] Core basic site is CoreSite
[05/15 21:17:23    170s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1857.9M, EPOCH TIME: 1747358243.812498
[05/15 21:17:23    170s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.015, MEM:1857.9M, EPOCH TIME: 1747358243.827796
[05/15 21:17:23    170s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:17:23    170s] SiteArray: use 1,548,288 bytes
[05/15 21:17:23    170s] SiteArray: current memory after site array memory allocation 1857.9M
[05/15 21:17:23    170s] SiteArray: FP blocked sites are writable
[05/15 21:17:23    170s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:17:23    170s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1857.9M, EPOCH TIME: 1747358243.839988
[05/15 21:17:23    170s] Process 42354 wires and vias for routing blockage and capacity analysis
[05/15 21:17:23    170s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.018, MEM:1857.9M, EPOCH TIME: 1747358243.857648
[05/15 21:17:23    170s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.114, MEM:1857.9M, EPOCH TIME: 1747358243.863335
[05/15 21:17:23    170s] 
[05/15 21:17:23    170s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:17:23    170s] 
[05/15 21:17:23    170s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:17:23    170s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.121, MEM:1857.9M, EPOCH TIME: 1747358243.868488
[05/15 21:17:23    170s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1857.9M, EPOCH TIME: 1747358243.868619
[05/15 21:17:23    170s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1857.9M, EPOCH TIME: 1747358243.871509
[05/15 21:17:23    170s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1857.9MB).
[05/15 21:17:23    170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.140, MEM:1857.9M, EPOCH TIME: 1747358243.874878
[05/15 21:17:23    170s] TotalInstCnt at PhyDesignMc Initialization: 1,953
[05/15 21:17:23    170s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:50 mem=1857.9M
[05/15 21:17:23    170s] ### Creating RouteCongInterface, started
[05/15 21:17:23    170s] 
[05/15 21:17:23    170s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 21:17:23    170s] 
[05/15 21:17:23    170s] #optDebug: {0, 1.000}
[05/15 21:17:23    170s] ### Creating RouteCongInterface, finished
[05/15 21:17:23    170s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:17:24    170s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1892.2M, EPOCH TIME: 1747358244.358191
[05/15 21:17:24    170s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1892.2M, EPOCH TIME: 1747358244.358475
[05/15 21:17:24    170s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:17:24    170s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 21:17:24    170s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:17:24    170s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 21:17:24    170s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:17:24    170s] Info: violation cost 32.556698 (cap = 0.000000, tran = 32.556698, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:17:24    170s] |     3|     8|    -4.07|     2|     4|    -2.19|     0|     0|     0|     0|    40.72|     0.00|       0|       0|       0|  5.98%|          |         |
[05/15 21:17:24    170s] Info: violation cost 32.556698 (cap = 0.000000, tran = 32.556698, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:17:24    170s] |     3|     8|    -4.07|     2|     4|    -2.19|     0|     0|     0|     0|    40.72|     0.00|       0|       0|       0|  5.98%| 0:00:00.0|  1927.3M|
[05/15 21:17:24    170s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:17:24    170s] 
[05/15 21:17:24    170s] ###############################################################################
[05/15 21:17:24    170s] #
[05/15 21:17:24    170s] #  Large fanout net report:  
[05/15 21:17:24    170s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 21:17:24    170s] #     - current density: 5.98
[05/15 21:17:24    170s] #
[05/15 21:17:24    170s] #  List of high fanout nets:
[05/15 21:17:24    170s] #
[05/15 21:17:24    170s] ###############################################################################
[05/15 21:17:24    170s] Bottom Preferred Layer:
[05/15 21:17:24    170s] +---------------+------------+----------+
[05/15 21:17:24    170s] |     Layer     |    CLK     |   Rule   |
[05/15 21:17:24    170s] +---------------+------------+----------+
[05/15 21:17:24    170s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:17:24    170s] +---------------+------------+----------+
[05/15 21:17:24    170s] 
[05/15 21:17:24    170s] 
[05/15 21:17:24    170s] =======================================================================
[05/15 21:17:24    170s]                 Reasons for remaining drv violations
[05/15 21:17:24    170s] =======================================================================
[05/15 21:17:24    170s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[05/15 21:17:24    170s] 
[05/15 21:17:24    170s] MultiBuffering failure reasons
[05/15 21:17:24    170s] ------------------------------------------------
[05/15 21:17:24    170s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[05/15 21:17:24    170s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/15 21:17:24    170s] 
[05/15 21:17:24    170s] 
[05/15 21:17:24    170s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1927.3M) ***
[05/15 21:17:24    170s] 
[05/15 21:17:24    170s] Total-nets :: 1975, Stn-nets :: 23, ratio :: 1.16456 %, Total-len 46556, Stn-len 214.11
[05/15 21:17:24    170s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1908.2M, EPOCH TIME: 1747358244.504109
[05/15 21:17:24    170s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1842.2M, EPOCH TIME: 1747358244.514716
[05/15 21:17:24    170s] TotalInstCnt at PhyDesignMc Destruction: 1,953
[05/15 21:17:24    170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.12
[05/15 21:17:24    170s] *** DrvOpt #7 [finish] : cpu/real = 0:00:00.7/0:00:00.8 (0.9), totSession cpu/real = 0:02:50.9/0:06:43.7 (0.4), mem = 1842.2M
[05/15 21:17:24    170s] 
[05/15 21:17:24    170s] =============================================================================================
[05/15 21:17:24    170s]  Step TAT Report for DrvOpt #7                                                  21.12-s106_1
[05/15 21:17:24    170s] =============================================================================================
[05/15 21:17:24    170s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:17:24    170s] ---------------------------------------------------------------------------------------------
[05/15 21:17:24    170s] [ SlackTraversorInit     ]      1   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:17:24    170s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:24    170s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  22.0 % )     0:00:00.2 /  0:00:00.1    0.7
[05/15 21:17:24    170s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:17:24    170s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:24    170s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[05/15 21:17:24    170s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:24    170s] [ OptEval                ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.4
[05/15 21:17:24    170s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:24    170s] [ DrvFindVioNets         ]      2   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 21:17:24    170s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:24    170s] [ MISC                   ]          0:00:00.4  (  53.1 % )     0:00:00.4 /  0:00:00.4    0.9
[05/15 21:17:24    170s] ---------------------------------------------------------------------------------------------
[05/15 21:17:24    170s]  DrvOpt #7 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.7    0.9
[05/15 21:17:24    170s] ---------------------------------------------------------------------------------------------
[05/15 21:17:24    170s] 
[05/15 21:17:24    170s] End: GigaOpt DRV Optimization (small scale fixing)
[05/15 21:17:24    170s] GigaOpt: Cleaning up delay & timing
[05/15 21:17:24    170s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/15 21:17:24    170s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1842.2M, EPOCH TIME: 1747358244.525809
[05/15 21:17:24    170s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:1842.2M, EPOCH TIME: 1747358244.559926
[05/15 21:17:24    171s] 
------------------------------------------------------------------
     Summary (cpu=0.12min real=0.13min mem=1842.2M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.719  | 45.966  | 40.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:17:24    171s] Density: 5.976%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1423.3M, totSessionCpu=0:02:51 **
[05/15 21:17:24    171s] Reported timing to dir ./timingReports
[05/15 21:17:24    171s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1423.3M, totSessionCpu=0:02:51 **
[05/15 21:17:24    171s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1842.4M, EPOCH TIME: 1747358244.751325
[05/15 21:17:24    171s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:1842.4M, EPOCH TIME: 1747358244.784752
[05/15 21:17:26    171s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.719  | 45.966  | 40.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.976%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:15, mem = 1423.5M, totSessionCpu=0:02:52 **
[05/15 21:17:27    171s] 
[05/15 21:17:27    171s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:17:27    171s] Deleting Lib Analyzer.
[05/15 21:17:27    171s] 
[05/15 21:17:27    171s] TimeStamp Deleting Cell Server End ...
[05/15 21:17:27    171s] *** Finished optDesign ***
[05/15 21:17:27    171s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 21:17:27    171s] Info: Destroy the CCOpt slew target map.
[05/15 21:17:27    171s] clean pInstBBox. size 0
[05/15 21:17:27    171s] All LLGs are deleted
[05/15 21:17:27    171s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1842.6M, EPOCH TIME: 1747358247.150961
[05/15 21:17:27    171s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1842.6M, EPOCH TIME: 1747358247.151141
[05/15 21:17:27    171s] Info: pop threads available for lower-level modules during optimization.
[05/15 21:17:27    171s] *** optDesign #1 [finish] : cpu/real = 0:00:11.8/0:00:15.0 (0.8), totSession cpu/real = 0:02:51.9/0:06:46.3 (0.4), mem = 1842.6M
[05/15 21:17:27    171s] 
[05/15 21:17:27    171s] =============================================================================================
[05/15 21:17:27    171s]  Final TAT Report for optDesign #1                                              21.12-s106_1
[05/15 21:17:27    171s] =============================================================================================
[05/15 21:17:27    171s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:17:27    171s] ---------------------------------------------------------------------------------------------
[05/15 21:17:27    171s] [ InitOpt                ]      1   0:00:01.9  (  12.3 % )     0:00:03.7 /  0:00:03.2    0.9
[05/15 21:17:27    171s] [ DrvOpt                 ]      4   0:00:04.9  (  32.9 % )     0:00:05.5 /  0:00:04.8    0.9
[05/15 21:17:27    171s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:27    171s] [ OptSummaryReport       ]      3   0:00:00.3  (   1.7 % )     0:00:04.2 /  0:00:02.4    0.6
[05/15 21:17:27    171s] [ DrvReport              ]      3   0:00:01.7  (  11.1 % )     0:00:01.7 /  0:00:00.3    0.2
[05/15 21:17:27    171s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:17:27    171s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[05/15 21:17:27    171s] [ RefinePlace            ]      1   0:00:00.6  (   4.0 % )     0:00:00.6 /  0:00:00.4    0.7
[05/15 21:17:27    171s] [ EarlyGlobalRoute       ]      1   0:00:01.2  (   7.9 % )     0:00:01.2 /  0:00:01.1    0.9
[05/15 21:17:27    171s] [ ExtractRC              ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    0.8
[05/15 21:17:27    171s] [ TimingUpdate           ]      5   0:00:00.3  (   2.0 % )     0:00:01.7 /  0:00:01.4    0.9
[05/15 21:17:27    171s] [ FullDelayCalc          ]      2   0:00:02.4  (  16.0 % )     0:00:02.4 /  0:00:02.1    0.9
[05/15 21:17:27    171s] [ TimingReport           ]      3   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:17:27    171s] [ GenerateReports        ]      1   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 21:17:27    171s] [ MISC                   ]          0:00:00.7  (   4.7 % )     0:00:00.7 /  0:00:00.5    0.7
[05/15 21:17:27    171s] ---------------------------------------------------------------------------------------------
[05/15 21:17:27    171s]  optDesign #1 TOTAL                 0:00:15.0  ( 100.0 % )     0:00:15.0 /  0:00:11.8    0.8
[05/15 21:17:27    171s] ---------------------------------------------------------------------------------------------
[05/15 21:17:27    171s] 
[05/15 21:17:27    171s] # timeDesign -postCTS -prefix postCTS_setup_DRVfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_DRVfix
[05/15 21:17:27    171s] *** timeDesign #5 [begin] : totSession cpu/real = 0:02:51.9/0:06:46.3 (0.4), mem = 1842.6M
[05/15 21:17:27    171s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1737.6M, EPOCH TIME: 1747358247.186939
[05/15 21:17:27    171s] All LLGs are deleted
[05/15 21:17:27    171s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1737.6M, EPOCH TIME: 1747358247.187078
[05/15 21:17:27    171s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1737.6M, EPOCH TIME: 1747358247.187170
[05/15 21:17:27    171s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1737.6M, EPOCH TIME: 1747358247.187316
[05/15 21:17:27    171s] Start to check current routing status for nets...
[05/15 21:17:27    171s] All nets are already routed correctly.
[05/15 21:17:27    171s] End to check current routing status for nets (mem=1737.6M)
[05/15 21:17:27    171s] Effort level <high> specified for reg2reg path_group
[05/15 21:17:27    172s] All LLGs are deleted
[05/15 21:17:27    172s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1739.6M, EPOCH TIME: 1747358247.321519
[05/15 21:17:27    172s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1739.6M, EPOCH TIME: 1747358247.322032
[05/15 21:17:27    172s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1739.6M, EPOCH TIME: 1747358247.322676
[05/15 21:17:27    172s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1739.6M, EPOCH TIME: 1747358247.325347
[05/15 21:17:27    172s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1739.6M, EPOCH TIME: 1747358247.356423
[05/15 21:17:27    172s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1739.6M, EPOCH TIME: 1747358247.357132
[05/15 21:17:27    172s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1739.6M, EPOCH TIME: 1747358247.366688
[05/15 21:17:27    172s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1739.6M, EPOCH TIME: 1747358247.366943
[05/15 21:17:27    172s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.047, MEM:1739.6M, EPOCH TIME: 1747358247.372251
[05/15 21:17:27    172s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.052, MEM:1739.6M, EPOCH TIME: 1747358247.375171
[05/15 21:17:27    172s] All LLGs are deleted
[05/15 21:17:27    172s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1739.6M, EPOCH TIME: 1747358247.382870
[05/15 21:17:27    172s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1739.6M, EPOCH TIME: 1747358247.383332
[05/15 21:17:29    172s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.719  | 45.966  | 40.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:17:29    172s] Density: 5.976%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 21:17:29    172s] Total CPU time: 0.77 sec
[05/15 21:17:29    172s] Total Real time: 2.0 sec
[05/15 21:17:29    172s] Total Memory Usage: 1736.71875 Mbytes
[05/15 21:17:29    172s] Info: pop threads available for lower-level modules during optimization.
[05/15 21:17:29    172s] *** timeDesign #5 [finish] : cpu/real = 0:00:00.8/0:00:02.3 (0.3), totSession cpu/real = 0:02:52.7/0:06:48.6 (0.4), mem = 1736.7M
[05/15 21:17:29    172s] 
[05/15 21:17:29    172s] =============================================================================================
[05/15 21:17:29    172s]  Final TAT Report for timeDesign #5                                             21.12-s106_1
[05/15 21:17:29    172s] =============================================================================================
[05/15 21:17:29    172s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:17:29    172s] ---------------------------------------------------------------------------------------------
[05/15 21:17:29    172s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:29    172s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.3 % )     0:00:02.1 /  0:00:00.6    0.3
[05/15 21:17:29    172s] [ DrvReport              ]      1   0:00:01.5  (  65.0 % )     0:00:01.5 /  0:00:00.1    0.1
[05/15 21:17:29    172s] [ TimingUpdate           ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:17:29    172s] [ TimingReport           ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:17:29    172s] [ GenerateReports        ]      1   0:00:00.3  (  13.5 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:17:29    172s] [ MISC                   ]          0:00:00.2  (   9.8 % )     0:00:00.2 /  0:00:00.2    0.7
[05/15 21:17:29    172s] ---------------------------------------------------------------------------------------------
[05/15 21:17:29    172s]  timeDesign #5 TOTAL                0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:00.8    0.3
[05/15 21:17:29    172s] ---------------------------------------------------------------------------------------------
[05/15 21:17:29    172s] 
[05/15 21:17:29    172s] # timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
[05/15 21:17:29    172s] *** timeDesign #6 [begin] : totSession cpu/real = 0:02:52.7/0:06:48.6 (0.4), mem = 1736.7M
[05/15 21:17:29    172s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1702.7M, EPOCH TIME: 1747358249.507918
[05/15 21:17:29    172s] All LLGs are deleted
[05/15 21:17:29    172s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1702.7M, EPOCH TIME: 1747358249.508044
[05/15 21:17:29    172s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1702.7M, EPOCH TIME: 1747358249.508113
[05/15 21:17:29    172s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1702.7M, EPOCH TIME: 1747358249.508259
[05/15 21:17:29    172s] Start to check current routing status for nets...
[05/15 21:17:29    172s] All nets are already routed correctly.
[05/15 21:17:29    172s] End to check current routing status for nets (mem=1702.7M)
[05/15 21:17:29    172s] Effort level <high> specified for reg2reg path_group
[05/15 21:17:29    172s] All LLGs are deleted
[05/15 21:17:29    172s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1715.0M, EPOCH TIME: 1747358249.637710
[05/15 21:17:29    172s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1715.0M, EPOCH TIME: 1747358249.641042
[05/15 21:17:29    172s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1715.0M, EPOCH TIME: 1747358249.641762
[05/15 21:17:29    172s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1715.0M, EPOCH TIME: 1747358249.645578
[05/15 21:17:29    172s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1715.0M, EPOCH TIME: 1747358249.675796
[05/15 21:17:29    172s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1715.0M, EPOCH TIME: 1747358249.676490
[05/15 21:17:29    172s] Fast DP-INIT is on for default
[05/15 21:17:29    172s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.044, MEM:1715.0M, EPOCH TIME: 1747358249.689364
[05/15 21:17:29    172s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.050, MEM:1715.0M, EPOCH TIME: 1747358249.691324
[05/15 21:17:29    172s] All LLGs are deleted
[05/15 21:17:29    172s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1715.0M, EPOCH TIME: 1747358249.697528
[05/15 21:17:29    172s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1715.0M, EPOCH TIME: 1747358249.697983
[05/15 21:17:29    172s] Starting delay calculation for Hold views
[05/15 21:17:29    172s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:17:29    172s] #################################################################################
[05/15 21:17:29    172s] # Design Stage: PreRoute
[05/15 21:17:29    172s] # Design Name: mcs4_pad_frame
[05/15 21:17:29    172s] # Design Mode: 45nm
[05/15 21:17:29    172s] # Analysis Mode: MMMC OCV 
[05/15 21:17:29    172s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:17:29    172s] # Signoff Settings: SI Off 
[05/15 21:17:29    172s] #################################################################################
[05/15 21:17:29    172s] Calculate late delays in OCV mode...
[05/15 21:17:29    172s] Calculate early delays in OCV mode...
[05/15 21:17:29    172s] Calculate late delays in OCV mode...
[05/15 21:17:29    172s] Calculate early delays in OCV mode...
[05/15 21:17:29    172s] Topological Sorting (REAL = 0:00:00.0, MEM = 1713.0M, InitMEM = 1713.0M)
[05/15 21:17:29    172s] Start delay calculation (fullDC) (1 T). (MEM=1713.01)
[05/15 21:17:29    172s] End AAE Lib Interpolated Model. (MEM=1733.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:17:30    173s] Total number of fetched objects 1991
[05/15 21:17:30    173s] Total number of fetched objects 1991
[05/15 21:17:30    173s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:17:30    173s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:17:30    173s] End delay calculation. (MEM=1753.96 CPU=0:00:00.7 REAL=0:00:01.0)
[05/15 21:17:30    173s] End delay calculation (fullDC). (MEM=1753.96 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 21:17:30    173s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1754.0M) ***
[05/15 21:17:30    173s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:54 mem=1754.0M)
[05/15 21:17:31    174s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.261  |  1.197  |
|           TNS (ns):|-335.030 |-335.030 |  0.000  |
|    Violating Paths:|  1735   |  1735   |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:17:31    174s] Density: 5.976%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 21:17:31    174s] Total CPU time: 1.59 sec
[05/15 21:17:31    174s] Total Real time: 2.0 sec
[05/15 21:17:31    174s] Total Memory Usage: 1675.949219 Mbytes
[05/15 21:17:31    174s] *** timeDesign #6 [finish] : cpu/real = 0:00:01.6/0:00:01.8 (0.9), totSession cpu/real = 0:02:54.3/0:06:50.4 (0.4), mem = 1675.9M
[05/15 21:17:31    174s] 
[05/15 21:17:31    174s] =============================================================================================
[05/15 21:17:31    174s]  Final TAT Report for timeDesign #6                                             21.12-s106_1
[05/15 21:17:31    174s] =============================================================================================
[05/15 21:17:31    174s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:17:31    174s] ---------------------------------------------------------------------------------------------
[05/15 21:17:31    174s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:17:31    174s] [ OptSummaryReport       ]      1   0:00:00.1  (   6.8 % )     0:00:01.5 /  0:00:01.4    0.9
[05/15 21:17:31    174s] [ TimingUpdate           ]      1   0:00:00.1  (   3.9 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 21:17:31    174s] [ FullDelayCalc          ]      1   0:00:00.9  (  51.9 % )     0:00:00.9 /  0:00:00.9    1.0
[05/15 21:17:31    174s] [ TimingReport           ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:17:31    174s] [ GenerateReports        ]      1   0:00:00.3  (  16.0 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:17:31    174s] [ MISC                   ]          0:00:00.3  (  16.5 % )     0:00:00.3 /  0:00:00.2    0.7
[05/15 21:17:31    174s] ---------------------------------------------------------------------------------------------
[05/15 21:17:31    174s]  timeDesign #6 TOTAL                0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.6    0.9
[05/15 21:17:31    174s] ---------------------------------------------------------------------------------------------
[05/15 21:17:31    174s] 
[05/15 21:17:31    174s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 21:17:59    177s] # puts "\n  --  Setup Optimization  --"
# setOptMode -addInstancePrefix postCTSsetup
<CMD> setOptMode -addInstancePrefix postCTSsetup
[05/15 21:17:59    177s] # optDesign -postCTS
<CMD> optDesign -postCTS
[05/15 21:17:59    177s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1261.0M, totSessionCpu=0:02:57 **
[05/15 21:17:59    177s] Info: 1 threads available for lower-level modules during optimization.
[05/15 21:17:59    177s] GigaOpt running with 1 threads.
[05/15 21:17:59    177s] **INFO: User settings:
[05/15 21:17:59    177s] setDesignMode -process                              45
[05/15 21:17:59    177s] setExtractRCMode -coupling_c_th                     0.1
[05/15 21:17:59    177s] setExtractRCMode -engine                            preRoute
[05/15 21:17:59    177s] setExtractRCMode -relative_c_th                     1
[05/15 21:17:59    177s] setExtractRCMode -total_c_th                        0
[05/15 21:17:59    177s] setUsefulSkewMode -ecoRoute                         false
[05/15 21:17:59    177s] setDelayCalMode -enable_high_fanout                 true
[05/15 21:17:59    177s] setDelayCalMode -engine                             aae
[05/15 21:17:59    177s] setDelayCalMode -ignoreNetLoad                      false
[05/15 21:17:59    177s] setDelayCalMode -socv_accuracy_mode                 low
[05/15 21:17:59    177s] setOptMode -addInstancePrefix                       postCTSsetup
[05/15 21:17:59    177s] setOptMode -drcMargin                               0
[05/15 21:17:59    177s] setOptMode -fixDrc                                  true
[05/15 21:17:59    177s] setOptMode -fixFanoutLoad                           true
[05/15 21:17:59    177s] setOptMode -preserveAllSequential                   false
[05/15 21:17:59    177s] setOptMode -setupTargetSlack                        0
[05/15 21:17:59    177s] setPlaceMode -honorSoftBlockage                     true
[05/15 21:17:59    177s] setPlaceMode -place_design_floorplan_mode           false
[05/15 21:17:59    177s] setPlaceMode -place_detail_check_route              true
[05/15 21:17:59    177s] setPlaceMode -place_detail_preserve_routing         true
[05/15 21:17:59    177s] setPlaceMode -place_detail_remove_affected_routing  true
[05/15 21:17:59    177s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/15 21:17:59    177s] setPlaceMode -place_global_clock_gate_aware         true
[05/15 21:17:59    177s] setPlaceMode -place_global_cong_effort              high
[05/15 21:17:59    177s] setPlaceMode -place_global_ignore_scan              true
[05/15 21:17:59    177s] setPlaceMode -place_global_ignore_spare             false
[05/15 21:17:59    177s] setPlaceMode -place_global_module_aware_spare       false
[05/15 21:17:59    177s] setPlaceMode -place_global_place_io_pins            true
[05/15 21:17:59    177s] setPlaceMode -place_global_reorder_scan             true
[05/15 21:17:59    177s] setPlaceMode -place_global_uniform_density          true
[05/15 21:17:59    177s] setPlaceMode -powerDriven                           false
[05/15 21:17:59    177s] setPlaceMode -timingDriven                          true
[05/15 21:17:59    177s] setAnalysisMode -analysisType                       onChipVariation
[05/15 21:17:59    177s] setAnalysisMode -checkType                          setup
[05/15 21:17:59    177s] setAnalysisMode -clkSrcPath                         true
[05/15 21:17:59    177s] setAnalysisMode -clockPropagation                   sdcControl
[05/15 21:17:59    177s] setAnalysisMode -skew                               true
[05/15 21:17:59    177s] setAnalysisMode -virtualIPO                         false
[05/15 21:17:59    177s] 
[05/15 21:17:59    177s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 21:17:59    177s] 
[05/15 21:17:59    177s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:18:00    177s] Summary for sequential cells identification: 
[05/15 21:18:00    177s]   Identified SBFF number: 104
[05/15 21:18:00    177s]   Identified MBFF number: 16
[05/15 21:18:00    177s]   Identified SB Latch number: 0
[05/15 21:18:00    177s]   Identified MB Latch number: 0
[05/15 21:18:00    177s]   Not identified SBFF number: 16
[05/15 21:18:00    177s]   Not identified MBFF number: 0
[05/15 21:18:00    177s]   Not identified SB Latch number: 0
[05/15 21:18:00    177s]   Not identified MB Latch number: 0
[05/15 21:18:00    177s]   Number of sequential cells which are not FFs: 32
[05/15 21:18:00    177s]  Visiting view : AnalysisView_WC
[05/15 21:18:00    177s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:00    177s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:00    177s]  Visiting view : AnalysisView_BC
[05/15 21:18:00    177s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:18:00    177s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:18:00    177s]  Visiting view : AnalysisView_WC
[05/15 21:18:00    177s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:00    177s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:00    177s]  Visiting view : AnalysisView_BC
[05/15 21:18:00    177s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:18:00    177s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:18:00    177s] TLC MultiMap info (StdDelay):
[05/15 21:18:00    177s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:18:00    177s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:18:00    177s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 21:18:00    177s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:18:00    177s]  Setting StdDelay to: 38ps
[05/15 21:18:00    177s] 
[05/15 21:18:00    177s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:18:00    177s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 21:18:00    177s] *** optDesign #2 [begin] : totSession cpu/real = 0:02:57.3/0:07:19.2 (0.4), mem = 1691.9M
[05/15 21:18:00    177s] *** InitOpt #3 [begin] : totSession cpu/real = 0:02:57.3/0:07:19.2 (0.4), mem = 1691.9M
[05/15 21:18:00    177s] OPERPROF: Starting DPlace-Init at level 1, MEM:1691.9M, EPOCH TIME: 1747358280.024263
[05/15 21:18:00    177s] z: 2, totalTracks: 1
[05/15 21:18:00    177s] z: 4, totalTracks: 1
[05/15 21:18:00    177s] z: 6, totalTracks: 1
[05/15 21:18:00    177s] z: 8, totalTracks: 1
[05/15 21:18:00    177s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:18:00    177s] All LLGs are deleted
[05/15 21:18:00    177s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1691.9M, EPOCH TIME: 1747358280.039428
[05/15 21:18:00    177s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1691.9M, EPOCH TIME: 1747358280.040053
[05/15 21:18:00    177s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1691.9M, EPOCH TIME: 1747358280.040815
[05/15 21:18:00    177s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1691.9M, EPOCH TIME: 1747358280.046085
[05/15 21:18:00    177s] Core basic site is CoreSite
[05/15 21:18:00    177s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1691.9M, EPOCH TIME: 1747358280.096663
[05/15 21:18:00    177s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.018, MEM:1691.9M, EPOCH TIME: 1747358280.114526
[05/15 21:18:00    177s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:18:00    177s] SiteArray: use 1,548,288 bytes
[05/15 21:18:00    177s] SiteArray: current memory after site array memory allocation 1691.9M
[05/15 21:18:00    177s] SiteArray: FP blocked sites are writable
[05/15 21:18:00    177s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:18:00    177s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1691.9M, EPOCH TIME: 1747358280.131214
[05/15 21:18:00    177s] Process 42354 wires and vias for routing blockage and capacity analysis
[05/15 21:18:00    177s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.016, MEM:1691.9M, EPOCH TIME: 1747358280.147182
[05/15 21:18:00    177s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.107, MEM:1691.9M, EPOCH TIME: 1747358280.153005
[05/15 21:18:00    177s] 
[05/15 21:18:00    177s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:00    177s] OPERPROF:     Starting CMU at level 3, MEM:1691.9M, EPOCH TIME: 1747358280.159772
[05/15 21:18:00    177s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1691.9M, EPOCH TIME: 1747358280.161067
[05/15 21:18:00    177s] 
[05/15 21:18:00    177s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:18:00    177s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.123, MEM:1691.9M, EPOCH TIME: 1747358280.164073
[05/15 21:18:00    177s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1691.9M, EPOCH TIME: 1747358280.166896
[05/15 21:18:00    177s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1691.9M, EPOCH TIME: 1747358280.167023
[05/15 21:18:00    177s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1691.9MB).
[05/15 21:18:00    177s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.147, MEM:1691.9M, EPOCH TIME: 1747358280.171497
[05/15 21:18:00    177s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1691.9M, EPOCH TIME: 1747358280.171796
[05/15 21:18:00    177s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:1687.9M, EPOCH TIME: 1747358280.185361
[05/15 21:18:00    177s] 
[05/15 21:18:00    177s] Creating Lib Analyzer ...
[05/15 21:18:00    177s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 21:18:00    177s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 21:18:00    177s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:18:00    177s] 
[05/15 21:18:00    177s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:18:01    178s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:58 mem=1711.9M
[05/15 21:18:01    178s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:58 mem=1711.9M
[05/15 21:18:01    178s] Creating Lib Analyzer, finished. 
[05/15 21:18:01    178s] Effort level <high> specified for reg2reg path_group
[05/15 21:18:01    178s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1292.9M, totSessionCpu=0:02:58 **
[05/15 21:18:01    178s] *** optDesign -postCTS ***
[05/15 21:18:01    178s] DRC Margin: user margin 0.0; extra margin 0.2
[05/15 21:18:01    178s] Hold Target Slack: user slack 0
[05/15 21:18:01    178s] Setup Target Slack: user slack 0; extra slack 0.0
[05/15 21:18:01    178s] setUsefulSkewMode -ecoRoute false
[05/15 21:18:01    178s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1713.9M, EPOCH TIME: 1747358281.306862
[05/15 21:18:01    178s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.056, MEM:1713.9M, EPOCH TIME: 1747358281.363176
[05/15 21:18:01    178s] Multi-VT timing optimization disabled based on library information.
[05/15 21:18:01    178s] 
[05/15 21:18:01    178s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:18:01    178s] Deleting Lib Analyzer.
[05/15 21:18:01    178s] 
[05/15 21:18:01    178s] TimeStamp Deleting Cell Server End ...
[05/15 21:18:01    178s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 21:18:01    178s] 
[05/15 21:18:01    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:18:01    178s] Summary for sequential cells identification: 
[05/15 21:18:01    178s]   Identified SBFF number: 104
[05/15 21:18:01    178s]   Identified MBFF number: 16
[05/15 21:18:01    178s]   Identified SB Latch number: 0
[05/15 21:18:01    178s]   Identified MB Latch number: 0
[05/15 21:18:01    178s]   Not identified SBFF number: 16
[05/15 21:18:01    178s]   Not identified MBFF number: 0
[05/15 21:18:01    178s]   Not identified SB Latch number: 0
[05/15 21:18:01    178s]   Not identified MB Latch number: 0
[05/15 21:18:01    178s]   Number of sequential cells which are not FFs: 32
[05/15 21:18:01    178s]  Visiting view : AnalysisView_WC
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:01    178s]  Visiting view : AnalysisView_BC
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:18:01    178s]  Visiting view : AnalysisView_WC
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:01    178s]  Visiting view : AnalysisView_BC
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:18:01    178s] TLC MultiMap info (StdDelay):
[05/15 21:18:01    178s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:18:01    178s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:18:01    178s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 21:18:01    178s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:18:01    178s]  Setting StdDelay to: 38ps
[05/15 21:18:01    178s] 
[05/15 21:18:01    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:18:01    178s] 
[05/15 21:18:01    178s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:18:01    178s] 
[05/15 21:18:01    178s] TimeStamp Deleting Cell Server End ...
[05/15 21:18:01    178s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1711.9M, EPOCH TIME: 1747358281.510226
[05/15 21:18:01    178s] All LLGs are deleted
[05/15 21:18:01    178s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1711.9M, EPOCH TIME: 1747358281.510400
[05/15 21:18:01    178s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1711.9M, EPOCH TIME: 1747358281.513458
[05/15 21:18:01    178s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.007, MEM:1705.9M, EPOCH TIME: 1747358281.517052
[05/15 21:18:01    178s] Start to check current routing status for nets...
[05/15 21:18:01    178s] All nets are already routed correctly.
[05/15 21:18:01    178s] End to check current routing status for nets (mem=1705.9M)
[05/15 21:18:01    178s] 
[05/15 21:18:01    178s] Creating Lib Analyzer ...
[05/15 21:18:01    178s] 
[05/15 21:18:01    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:18:01    178s] Summary for sequential cells identification: 
[05/15 21:18:01    178s]   Identified SBFF number: 104
[05/15 21:18:01    178s]   Identified MBFF number: 16
[05/15 21:18:01    178s]   Identified SB Latch number: 0
[05/15 21:18:01    178s]   Identified MB Latch number: 0
[05/15 21:18:01    178s]   Not identified SBFF number: 16
[05/15 21:18:01    178s]   Not identified MBFF number: 0
[05/15 21:18:01    178s]   Not identified SB Latch number: 0
[05/15 21:18:01    178s]   Not identified MB Latch number: 0
[05/15 21:18:01    178s]   Number of sequential cells which are not FFs: 32
[05/15 21:18:01    178s]  Visiting view : AnalysisView_WC
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:01    178s]  Visiting view : AnalysisView_BC
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:18:01    178s]  Visiting view : AnalysisView_WC
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:01    178s]  Visiting view : AnalysisView_BC
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 21:18:01    178s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:18:01    178s] TLC MultiMap info (StdDelay):
[05/15 21:18:01    178s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:18:01    178s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:18:01    178s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/15 21:18:01    178s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/15 21:18:01    178s]  Setting StdDelay to: 41.7ps
[05/15 21:18:01    178s] 
[05/15 21:18:01    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:18:01    178s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 21:18:01    178s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 21:18:01    178s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:18:01    178s] 
[05/15 21:18:01    178s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:18:02    179s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:59 mem=1716.0M
[05/15 21:18:02    179s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:59 mem=1716.0M
[05/15 21:18:02    179s] Creating Lib Analyzer, finished. 
[05/15 21:18:02    179s] #optDebug: Start CG creation (mem=1744.6M)
[05/15 21:18:02    179s]  ...initializing CG  maxDriveDist 1248.131000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 124.813000 
[05/15 21:18:02    179s] (cpu=0:00:00.2, mem=1864.9M)
[05/15 21:18:02    179s]  ...processing cgPrt (cpu=0:00:00.2, mem=1864.9M)
[05/15 21:18:02    179s]  ...processing cgEgp (cpu=0:00:00.2, mem=1864.9M)
[05/15 21:18:02    179s]  ...processing cgPbk (cpu=0:00:00.2, mem=1864.9M)
[05/15 21:18:02    179s]  ...processing cgNrb(cpu=0:00:00.2, mem=1864.9M)
[05/15 21:18:02    179s]  ...processing cgObs (cpu=0:00:00.2, mem=1864.9M)
[05/15 21:18:02    179s]  ...processing cgCon (cpu=0:00:00.2, mem=1864.9M)
[05/15 21:18:02    179s]  ...processing cgPdm (cpu=0:00:00.2, mem=1864.9M)
[05/15 21:18:02    179s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1864.9M)
[05/15 21:18:02    179s] Compute RC Scale Done ...
[05/15 21:18:02    179s] All LLGs are deleted
[05/15 21:18:02    179s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1855.3M, EPOCH TIME: 1747358282.617416
[05/15 21:18:02    179s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1855.3M, EPOCH TIME: 1747358282.617890
[05/15 21:18:02    179s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1855.3M, EPOCH TIME: 1747358282.618558
[05/15 21:18:02    179s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1855.3M, EPOCH TIME: 1747358282.622381
[05/15 21:18:02    179s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1855.3M, EPOCH TIME: 1747358282.652115
[05/15 21:18:02    179s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1855.3M, EPOCH TIME: 1747358282.652757
[05/15 21:18:02    179s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1855.3M, EPOCH TIME: 1747358282.659653
[05/15 21:18:02    179s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.000, MEM:1855.3M, EPOCH TIME: 1747358282.659932
[05/15 21:18:02    179s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:1855.3M, EPOCH TIME: 1747358282.662085
[05/15 21:18:02    179s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.047, MEM:1855.3M, EPOCH TIME: 1747358282.665550
[05/15 21:18:02    179s] Starting delay calculation for Setup views
[05/15 21:18:02    179s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:18:02    179s] #################################################################################
[05/15 21:18:02    179s] # Design Stage: PreRoute
[05/15 21:18:02    179s] # Design Name: mcs4_pad_frame
[05/15 21:18:02    179s] # Design Mode: 45nm
[05/15 21:18:02    179s] # Analysis Mode: MMMC OCV 
[05/15 21:18:02    179s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:18:02    179s] # Signoff Settings: SI Off 
[05/15 21:18:02    179s] #################################################################################
[05/15 21:18:02    179s] Calculate early delays in OCV mode...
[05/15 21:18:02    179s] Calculate late delays in OCV mode...
[05/15 21:18:02    179s] Calculate early delays in OCV mode...
[05/15 21:18:02    179s] Calculate late delays in OCV mode...
[05/15 21:18:02    179s] Topological Sorting (REAL = 0:00:00.0, MEM = 1853.3M, InitMEM = 1853.3M)
[05/15 21:18:02    179s] Start delay calculation (fullDC) (1 T). (MEM=1853.34)
[05/15 21:18:02    179s] End AAE Lib Interpolated Model. (MEM=1873.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:03    180s] Total number of fetched objects 1991
[05/15 21:18:03    180s] Total number of fetched objects 1991
[05/15 21:18:03    180s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 21:18:03    180s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:03    180s] End delay calculation. (MEM=1876.43 CPU=0:00:00.6 REAL=0:00:01.0)
[05/15 21:18:03    180s] End delay calculation (fullDC). (MEM=1876.43 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 21:18:03    180s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1876.4M) ***
[05/15 21:18:03    180s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:01 mem=1876.4M)
[05/15 21:18:03    180s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.719  | 45.966  | 40.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.976%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1429.7M, totSessionCpu=0:03:01 **
[05/15 21:18:03    180s] *** InitOpt #3 [finish] : cpu/real = 0:00:03.6/0:00:03.8 (0.9), totSession cpu/real = 0:03:00.9/0:07:23.0 (0.4), mem = 1842.7M
[05/15 21:18:03    180s] 
[05/15 21:18:03    180s] =============================================================================================
[05/15 21:18:03    180s]  Step TAT Report for InitOpt #3                                                 21.12-s106_1
[05/15 21:18:03    180s] =============================================================================================
[05/15 21:18:03    180s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:18:03    180s] ---------------------------------------------------------------------------------------------
[05/15 21:18:03    180s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:03    180s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.6 % )     0:00:01.3 /  0:00:01.2    0.9
[05/15 21:18:03    180s] [ DrvReport              ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    1.0
[05/15 21:18:03    180s] [ CellServerInit         ]      2   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 21:18:03    180s] [ LibAnalyzerInit        ]      2   0:00:01.8  (  46.3 % )     0:00:01.8 /  0:00:01.7    1.0
[05/15 21:18:03    180s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:03    180s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 21:18:03    180s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:03    180s] [ TimingUpdate           ]      1   0:00:00.1  (   2.5 % )     0:00:01.0 /  0:00:01.0    0.9
[05/15 21:18:03    180s] [ FullDelayCalc          ]      1   0:00:00.9  (  23.8 % )     0:00:00.9 /  0:00:00.9    1.0
[05/15 21:18:03    180s] [ TimingReport           ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:18:03    180s] [ MISC                   ]          0:00:00.6  (  14.8 % )     0:00:00.6 /  0:00:00.5    0.8
[05/15 21:18:03    180s] ---------------------------------------------------------------------------------------------
[05/15 21:18:03    180s]  InitOpt #3 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.6    0.9
[05/15 21:18:03    180s] ---------------------------------------------------------------------------------------------
[05/15 21:18:03    180s] 
[05/15 21:18:03    180s] ** INFO : this run is activating low effort ccoptDesign flow
[05/15 21:18:03    180s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:18:03    180s] ### Creating PhyDesignMc. totSessionCpu=0:03:01 mem=1842.7M
[05/15 21:18:03    180s] OPERPROF: Starting DPlace-Init at level 1, MEM:1842.7M, EPOCH TIME: 1747358283.886750
[05/15 21:18:03    180s] z: 2, totalTracks: 1
[05/15 21:18:03    180s] z: 4, totalTracks: 1
[05/15 21:18:03    180s] z: 6, totalTracks: 1
[05/15 21:18:03    180s] z: 8, totalTracks: 1
[05/15 21:18:03    180s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:18:03    180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1842.7M, EPOCH TIME: 1747358283.892149
[05/15 21:18:03    180s] 
[05/15 21:18:03    180s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:03    180s] 
[05/15 21:18:03    180s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:18:03    180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.062, MEM:1842.7M, EPOCH TIME: 1747358283.954601
[05/15 21:18:03    180s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1842.7M, EPOCH TIME: 1747358283.954737
[05/15 21:18:03    180s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1842.7M, EPOCH TIME: 1747358283.954808
[05/15 21:18:03    180s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1842.7MB).
[05/15 21:18:03    180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.072, MEM:1842.7M, EPOCH TIME: 1747358283.958403
[05/15 21:18:03    180s] TotalInstCnt at PhyDesignMc Initialization: 1,953
[05/15 21:18:03    180s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:01 mem=1842.7M
[05/15 21:18:03    180s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1842.7M, EPOCH TIME: 1747358283.969182
[05/15 21:18:03    180s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1842.7M, EPOCH TIME: 1747358283.980973
[05/15 21:18:03    180s] TotalInstCnt at PhyDesignMc Destruction: 1,953
[05/15 21:18:03    180s] OPTC: m1 20.0 20.0
[05/15 21:18:04    180s] #optDebug: fT-E <X 2 0 0 1>
[05/15 21:18:04    180s] -congRepairInPostCTS false                 # bool, default=false, private
[05/15 21:18:04    181s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[05/15 21:18:04    181s] Begin: GigaOpt Route Type Constraints Refinement
[05/15 21:18:04    181s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:03:01.0/0:07:23.3 (0.4), mem = 1842.7M
[05/15 21:18:04    181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.13
[05/15 21:18:04    181s] ### Creating RouteCongInterface, started
[05/15 21:18:04    181s] ### Creating LA Mngr. totSessionCpu=0:03:01 mem=1842.7M
[05/15 21:18:04    181s] ### Creating LA Mngr, finished. totSessionCpu=0:03:01 mem=1842.7M
[05/15 21:18:04    181s] 
[05/15 21:18:04    181s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 21:18:04    181s] 
[05/15 21:18:04    181s] #optDebug: {0, 1.000}
[05/15 21:18:04    181s] ### Creating RouteCongInterface, finished
[05/15 21:18:04    181s] Updated routing constraints on 0 nets.
[05/15 21:18:04    181s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.13
[05/15 21:18:04    181s] Bottom Preferred Layer:
[05/15 21:18:04    181s] +---------------+------------+----------+
[05/15 21:18:04    181s] |     Layer     |    CLK     |   Rule   |
[05/15 21:18:04    181s] +---------------+------------+----------+
[05/15 21:18:04    181s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:18:04    181s] +---------------+------------+----------+
[05/15 21:18:04    181s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:01.2/0:07:23.5 (0.4), mem = 1842.7M
[05/15 21:18:04    181s] 
[05/15 21:18:04    181s] =============================================================================================
[05/15 21:18:04    181s]  Step TAT Report for CongRefineRouteType #3                                     21.12-s106_1
[05/15 21:18:04    181s] =============================================================================================
[05/15 21:18:04    181s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:18:04    181s] ---------------------------------------------------------------------------------------------
[05/15 21:18:04    181s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  61.9 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 21:18:04    181s] [ MISC                   ]          0:00:00.0  (  38.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 21:18:04    181s] ---------------------------------------------------------------------------------------------
[05/15 21:18:04    181s]  CongRefineRouteType #3 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:18:04    181s] ---------------------------------------------------------------------------------------------
[05/15 21:18:04    181s] 
[05/15 21:18:04    181s] End: GigaOpt Route Type Constraints Refinement
[05/15 21:18:04    181s] *** Starting optimizing excluded clock nets MEM= 1842.7M) ***
[05/15 21:18:04    181s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1842.7M) ***
[05/15 21:18:04    181s] *** Starting optimizing excluded clock nets MEM= 1842.7M) ***
[05/15 21:18:04    181s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1842.7M) ***
[05/15 21:18:04    181s] Info: Done creating the CCOpt slew target map.
[05/15 21:18:04    181s] Begin: GigaOpt high fanout net optimization
[05/15 21:18:04    181s] GigaOpt HFN: use maxLocalDensity 1.2
[05/15 21:18:04    181s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/15 21:18:04    181s] *** DrvOpt #8 [begin] : totSession cpu/real = 0:03:01.2/0:07:23.5 (0.4), mem = 1842.7M
[05/15 21:18:04    181s] Info: 21 io nets excluded
[05/15 21:18:04    181s] Info: 15 nets with fixed/cover wires excluded.
[05/15 21:18:04    181s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:18:04    181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.14
[05/15 21:18:04    181s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:18:04    181s] ### Creating PhyDesignMc. totSessionCpu=0:03:01 mem=1842.7M
[05/15 21:18:04    181s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:18:04    181s] OPERPROF: Starting DPlace-Init at level 1, MEM:1842.7M, EPOCH TIME: 1747358284.343064
[05/15 21:18:04    181s] z: 2, totalTracks: 1
[05/15 21:18:04    181s] z: 4, totalTracks: 1
[05/15 21:18:04    181s] z: 6, totalTracks: 1
[05/15 21:18:04    181s] z: 8, totalTracks: 1
[05/15 21:18:04    181s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:18:04    181s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1842.7M, EPOCH TIME: 1747358284.348338
[05/15 21:18:04    181s] 
[05/15 21:18:04    181s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:04    181s] 
[05/15 21:18:04    181s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:18:04    181s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1842.7M, EPOCH TIME: 1747358284.381606
[05/15 21:18:04    181s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1842.7M, EPOCH TIME: 1747358284.381726
[05/15 21:18:04    181s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1842.7M, EPOCH TIME: 1747358284.381793
[05/15 21:18:04    181s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1842.7MB).
[05/15 21:18:04    181s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1842.7M, EPOCH TIME: 1747358284.382263
[05/15 21:18:04    181s] TotalInstCnt at PhyDesignMc Initialization: 1,953
[05/15 21:18:04    181s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:01 mem=1842.7M
[05/15 21:18:04    181s] ### Creating RouteCongInterface, started
[05/15 21:18:04    181s] 
[05/15 21:18:04    181s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 21:18:04    181s] 
[05/15 21:18:04    181s] #optDebug: {0, 1.000}
[05/15 21:18:04    181s] ### Creating RouteCongInterface, finished
[05/15 21:18:04    181s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:18:04    181s] ### Creating LA Mngr. totSessionCpu=0:03:01 mem=1842.7M
[05/15 21:18:04    181s] ### Creating LA Mngr, finished. totSessionCpu=0:03:01 mem=1842.7M
[05/15 21:18:04    181s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:18:04    181s] Total-nets :: 1975, Stn-nets :: 23, ratio :: 1.16456 %, Total-len 46556, Stn-len 214.11
[05/15 21:18:04    181s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1880.8M, EPOCH TIME: 1747358284.784459
[05/15 21:18:04    181s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1842.8M, EPOCH TIME: 1747358284.796224
[05/15 21:18:04    181s] TotalInstCnt at PhyDesignMc Destruction: 1,953
[05/15 21:18:04    181s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.14
[05/15 21:18:04    181s] *** DrvOpt #8 [finish] : cpu/real = 0:00:00.4/0:00:00.5 (0.9), totSession cpu/real = 0:03:01.6/0:07:24.0 (0.4), mem = 1842.8M
[05/15 21:18:04    181s] 
[05/15 21:18:04    181s] =============================================================================================
[05/15 21:18:04    181s]  Step TAT Report for DrvOpt #8                                                  21.12-s106_1
[05/15 21:18:04    181s] =============================================================================================
[05/15 21:18:04    181s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:18:04    181s] ---------------------------------------------------------------------------------------------
[05/15 21:18:04    181s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:04    181s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  13.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:18:04    181s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  18.3 % )     0:00:00.1 /  0:00:00.1    1.2
[05/15 21:18:04    181s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:04    181s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:04    181s] [ MISC                   ]          0:00:00.3  (  67.8 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:18:04    181s] ---------------------------------------------------------------------------------------------
[05/15 21:18:04    181s]  DrvOpt #8 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    0.9
[05/15 21:18:04    181s] ---------------------------------------------------------------------------------------------
[05/15 21:18:04    181s] 
[05/15 21:18:04    181s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/15 21:18:04    181s] End: GigaOpt high fanout net optimization
[05/15 21:18:05    181s] Deleting Lib Analyzer.
[05/15 21:18:05    181s] 
[05/15 21:18:05    181s] Optimization is working on the following views:
[05/15 21:18:05    181s]   Setup views: AnalysisView_WC 
[05/15 21:18:05    181s]   Hold  views: AnalysisView_WC 
[05/15 21:18:05    181s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 21:18:05    181s] Begin: GigaOpt Global Optimization
[05/15 21:18:05    181s] *info: use new DP (enabled)
[05/15 21:18:05    181s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/15 21:18:05    181s] Info: 21 io nets excluded
[05/15 21:18:05    181s] Info: 15 nets with fixed/cover wires excluded.
[05/15 21:18:05    181s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:18:05    181s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:03:01.8/0:07:24.2 (0.4), mem = 1897.0M
[05/15 21:18:05    181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.15
[05/15 21:18:05    181s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:18:05    181s] ### Creating PhyDesignMc. totSessionCpu=0:03:02 mem=1897.0M
[05/15 21:18:05    181s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:18:05    181s] OPERPROF: Starting DPlace-Init at level 1, MEM:1897.0M, EPOCH TIME: 1747358285.046149
[05/15 21:18:05    181s] z: 2, totalTracks: 1
[05/15 21:18:05    181s] z: 4, totalTracks: 1
[05/15 21:18:05    181s] z: 6, totalTracks: 1
[05/15 21:18:05    181s] z: 8, totalTracks: 1
[05/15 21:18:05    181s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:18:05    181s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1897.0M, EPOCH TIME: 1747358285.051796
[05/15 21:18:05    181s] 
[05/15 21:18:05    181s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:05    181s] 
[05/15 21:18:05    181s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:18:05    181s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1897.0M, EPOCH TIME: 1747358285.089860
[05/15 21:18:05    181s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1897.0M, EPOCH TIME: 1747358285.090005
[05/15 21:18:05    181s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1897.0M, EPOCH TIME: 1747358285.090075
[05/15 21:18:05    181s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1897.0MB).
[05/15 21:18:05    181s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:1897.0M, EPOCH TIME: 1747358285.090609
[05/15 21:18:05    181s] TotalInstCnt at PhyDesignMc Initialization: 1,953
[05/15 21:18:05    181s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:02 mem=1897.0M
[05/15 21:18:05    181s] ### Creating RouteCongInterface, started
[05/15 21:18:05    181s] 
[05/15 21:18:05    181s] Creating Lib Analyzer ...
[05/15 21:18:05    181s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 21:18:05    181s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 21:18:05    181s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:18:05    181s] 
[05/15 21:18:05    181s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:18:05    182s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:03 mem=1897.0M
[05/15 21:18:05    182s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:03 mem=1897.0M
[05/15 21:18:05    182s] Creating Lib Analyzer, finished. 
[05/15 21:18:05    182s] 
[05/15 21:18:05    182s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 21:18:05    182s] 
[05/15 21:18:05    182s] #optDebug: {0, 1.000}
[05/15 21:18:05    182s] ### Creating RouteCongInterface, finished
[05/15 21:18:05    182s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:18:05    182s] ### Creating LA Mngr. totSessionCpu=0:03:03 mem=1897.0M
[05/15 21:18:05    182s] ### Creating LA Mngr, finished. totSessionCpu=0:03:03 mem=1897.0M
[05/15 21:18:06    183s] *info: 21 io nets excluded
[05/15 21:18:06    183s] *info: 22 clock nets excluded
[05/15 21:18:06    183s] *info: 6 multi-driver nets excluded.
[05/15 21:18:06    183s] *info: 9 no-driver nets excluded.
[05/15 21:18:06    183s] *info: 15 nets with fixed/cover wires excluded.
[05/15 21:18:06    183s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1935.2M, EPOCH TIME: 1747358286.369943
[05/15 21:18:06    183s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1935.2M, EPOCH TIME: 1747358286.370258
[05/15 21:18:06    183s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/15 21:18:06    183s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/15 21:18:06    183s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[05/15 21:18:06    183s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/15 21:18:06    183s] |   0.000|   0.000|    5.98%|   0:00:00.0| 1935.2M|AnalysisView_WC|       NA| NA                                                 |
[05/15 21:18:06    183s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/15 21:18:06    183s] 
[05/15 21:18:06    183s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1935.2M) ***
[05/15 21:18:06    183s] 
[05/15 21:18:06    183s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1935.2M) ***
[05/15 21:18:06    183s] Bottom Preferred Layer:
[05/15 21:18:06    183s] +---------------+------------+----------+
[05/15 21:18:06    183s] |     Layer     |    CLK     |   Rule   |
[05/15 21:18:06    183s] +---------------+------------+----------+
[05/15 21:18:06    183s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:18:06    183s] +---------------+------------+----------+
[05/15 21:18:06    183s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/15 21:18:06    183s] Total-nets :: 1975, Stn-nets :: 23, ratio :: 1.16456 %, Total-len 46556, Stn-len 214.11
[05/15 21:18:06    183s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1916.1M, EPOCH TIME: 1747358286.588536
[05/15 21:18:06    183s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1862.1M, EPOCH TIME: 1747358286.598929
[05/15 21:18:06    183s] TotalInstCnt at PhyDesignMc Destruction: 1,953
[05/15 21:18:06    183s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.15
[05/15 21:18:06    183s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:01.4/0:00:01.6 (0.9), totSession cpu/real = 0:03:03.3/0:07:25.8 (0.4), mem = 1862.1M
[05/15 21:18:06    183s] 
[05/15 21:18:06    183s] =============================================================================================
[05/15 21:18:06    183s]  Step TAT Report for GlobalOpt #2                                               21.12-s106_1
[05/15 21:18:06    183s] =============================================================================================
[05/15 21:18:06    183s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:18:06    183s] ---------------------------------------------------------------------------------------------
[05/15 21:18:06    183s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 21:18:06    183s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  43.7 % )     0:00:00.7 /  0:00:00.7    1.0
[05/15 21:18:06    183s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:06    183s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:18:06    183s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.6 % )     0:00:00.8 /  0:00:00.8    1.0
[05/15 21:18:06    183s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:06    183s] [ TransformInit          ]      1   0:00:00.4  (  28.8 % )     0:00:00.4 /  0:00:00.4    0.9
[05/15 21:18:06    183s] [ MISC                   ]          0:00:00.2  (  15.8 % )     0:00:00.2 /  0:00:00.2    0.8
[05/15 21:18:06    183s] ---------------------------------------------------------------------------------------------
[05/15 21:18:06    183s]  GlobalOpt #2 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.4    0.9
[05/15 21:18:06    183s] ---------------------------------------------------------------------------------------------
[05/15 21:18:06    183s] 
[05/15 21:18:06    183s] End: GigaOpt Global Optimization
[05/15 21:18:06    183s] *** Timing Is met
[05/15 21:18:06    183s] *** Check timing (0:00:00.0)
[05/15 21:18:06    183s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 21:18:06    183s] Deleting Lib Analyzer.
[05/15 21:18:06    183s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/15 21:18:06    183s] Info: 21 io nets excluded
[05/15 21:18:06    183s] Info: 15 nets with fixed/cover wires excluded.
[05/15 21:18:06    183s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:18:06    183s] ### Creating LA Mngr. totSessionCpu=0:03:03 mem=1862.1M
[05/15 21:18:06    183s] ### Creating LA Mngr, finished. totSessionCpu=0:03:03 mem=1862.1M
[05/15 21:18:06    183s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/15 21:18:06    183s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1862.1M, EPOCH TIME: 1747358286.631475
[05/15 21:18:06    183s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:1862.1M, EPOCH TIME: 1747358286.665592
[05/15 21:18:06    183s] 
[05/15 21:18:06    183s] Active setup views:
[05/15 21:18:06    183s]  AnalysisView_WC
[05/15 21:18:06    183s]   Dominating endpoints: 0
[05/15 21:18:06    183s]   Dominating TNS: -0.000
[05/15 21:18:06    183s] 
[05/15 21:18:06    183s] **INFO: Flow update: Design timing is met.
[05/15 21:18:06    183s] **INFO: Flow update: Design timing is met.
[05/15 21:18:06    183s] Info: 21 io nets excluded
[05/15 21:18:06    183s] Info: 15 nets with fixed/cover wires excluded.
[05/15 21:18:06    183s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:18:06    183s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=1858.2M
[05/15 21:18:06    183s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=1858.2M
[05/15 21:18:06    183s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:18:06    183s] ### Creating PhyDesignMc. totSessionCpu=0:03:04 mem=1915.5M
[05/15 21:18:06    183s] OPERPROF: Starting DPlace-Init at level 1, MEM:1915.5M, EPOCH TIME: 1747358286.860104
[05/15 21:18:06    183s] z: 2, totalTracks: 1
[05/15 21:18:06    183s] z: 4, totalTracks: 1
[05/15 21:18:06    183s] z: 6, totalTracks: 1
[05/15 21:18:06    183s] z: 8, totalTracks: 1
[05/15 21:18:06    183s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:18:06    183s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1915.5M, EPOCH TIME: 1747358286.865326
[05/15 21:18:06    183s] 
[05/15 21:18:06    183s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:06    183s] 
[05/15 21:18:06    183s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:18:06    183s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.054, MEM:1915.5M, EPOCH TIME: 1747358286.919600
[05/15 21:18:06    183s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1915.5M, EPOCH TIME: 1747358286.919747
[05/15 21:18:06    183s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1915.5M, EPOCH TIME: 1747358286.919821
[05/15 21:18:06    183s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1915.5MB).
[05/15 21:18:06    183s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.060, MEM:1915.5M, EPOCH TIME: 1747358286.920417
[05/15 21:18:06    183s] TotalInstCnt at PhyDesignMc Initialization: 1,953
[05/15 21:18:06    183s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:04 mem=1915.5M
[05/15 21:18:06    183s] Begin: Area Reclaim Optimization
[05/15 21:18:06    183s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:03:03.6/0:07:26.1 (0.4), mem = 1915.5M
[05/15 21:18:06    183s] 
[05/15 21:18:06    183s] Creating Lib Analyzer ...
[05/15 21:18:06    183s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 21:18:06    183s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 21:18:06    183s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:18:06    183s] 
[05/15 21:18:07    183s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:18:07    184s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:04 mem=1921.5M
[05/15 21:18:07    184s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:04 mem=1921.5M
[05/15 21:18:07    184s] Creating Lib Analyzer, finished. 
[05/15 21:18:07    184s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.16
[05/15 21:18:07    184s] ### Creating RouteCongInterface, started
[05/15 21:18:07    184s] 
[05/15 21:18:07    184s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[05/15 21:18:07    184s] 
[05/15 21:18:07    184s] #optDebug: {0, 1.000}
[05/15 21:18:07    184s] ### Creating RouteCongInterface, finished
[05/15 21:18:07    184s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:18:07    184s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=1921.5M
[05/15 21:18:07    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=1921.5M
[05/15 21:18:07    184s] Usable buffer cells for single buffer setup transform:
[05/15 21:18:07    184s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/15 21:18:07    184s] Number of usable buffer cells above: 10
[05/15 21:18:08    184s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1921.5M, EPOCH TIME: 1747358288.043265
[05/15 21:18:08    184s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1921.5M, EPOCH TIME: 1747358288.043585
[05/15 21:18:08    184s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.98
[05/15 21:18:08    184s] +---------+---------+--------+--------+------------+--------+
[05/15 21:18:08    184s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/15 21:18:08    184s] +---------+---------+--------+--------+------------+--------+
[05/15 21:18:08    184s] |    5.98%|        -|   0.000|   0.000|   0:00:00.0| 1921.5M|
[05/15 21:18:08    184s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 21:18:09    186s] |    5.96%|       12|   0.000|   0.000|   0:00:01.0| 1977.2M|
[05/15 21:18:09    186s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 21:18:09    186s] +---------+---------+--------+--------+------------+--------+
[05/15 21:18:09    186s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 5.96
[05/15 21:18:09    186s] 
[05/15 21:18:09    186s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/15 21:18:09    186s] --------------------------------------------------------------
[05/15 21:18:09    186s] |                                   | Total     | Sequential |
[05/15 21:18:09    186s] --------------------------------------------------------------
[05/15 21:18:09    186s] | Num insts resized                 |       0  |       0    |
[05/15 21:18:09    186s] | Num insts undone                  |       0  |       0    |
[05/15 21:18:09    186s] | Num insts Downsized               |       0  |       0    |
[05/15 21:18:09    186s] | Num insts Samesized               |       0  |       0    |
[05/15 21:18:09    186s] | Num insts Upsized                 |       0  |       0    |
[05/15 21:18:09    186s] | Num multiple commits+uncommits    |       0  |       -    |
[05/15 21:18:09    186s] --------------------------------------------------------------
[05/15 21:18:09    186s] Bottom Preferred Layer:
[05/15 21:18:09    186s] +---------------+------------+----------+
[05/15 21:18:09    186s] |     Layer     |    CLK     |   Rule   |
[05/15 21:18:09    186s] +---------------+------------+----------+
[05/15 21:18:09    186s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:18:09    186s] +---------------+------------+----------+
[05/15 21:18:09    186s] End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
[05/15 21:18:09    186s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.16
[05/15 21:18:09    186s] *** AreaOpt #3 [finish] : cpu/real = 0:00:02.6/0:00:02.7 (1.0), totSession cpu/real = 0:03:06.2/0:07:28.8 (0.4), mem = 1977.2M
[05/15 21:18:09    186s] 
[05/15 21:18:09    186s] =============================================================================================
[05/15 21:18:09    186s]  Step TAT Report for AreaOpt #3                                                 21.12-s106_1
[05/15 21:18:09    186s] =============================================================================================
[05/15 21:18:09    186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:18:09    186s] ---------------------------------------------------------------------------------------------
[05/15 21:18:09    186s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 21:18:09    186s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  27.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/15 21:18:09    186s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:09    186s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:18:09    186s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:09    186s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:01.5 /  0:00:01.5    1.0
[05/15 21:18:09    186s] [ OptGetWeight           ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:09    186s] [ OptEval                ]     20   0:00:01.3  (  49.2 % )     0:00:01.3 /  0:00:01.3    1.0
[05/15 21:18:09    186s] [ OptCommit              ]     20   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.4
[05/15 21:18:09    186s] [ PostCommitDelayUpdate  ]     20   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:18:09    186s] [ IncrDelayCalc          ]     43   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:18:09    186s] [ IncrTimingUpdate       ]      9   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.3
[05/15 21:18:09    186s] [ MISC                   ]          0:00:00.3  (  12.5 % )     0:00:00.3 /  0:00:00.3    0.8
[05/15 21:18:09    186s] ---------------------------------------------------------------------------------------------
[05/15 21:18:09    186s]  AreaOpt #3 TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.6    1.0
[05/15 21:18:09    186s] ---------------------------------------------------------------------------------------------
[05/15 21:18:09    186s] 
[05/15 21:18:09    186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1958.1M, EPOCH TIME: 1747358289.619279
[05/15 21:18:09    186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.026, MEM:1889.1M, EPOCH TIME: 1747358289.645109
[05/15 21:18:09    186s] TotalInstCnt at PhyDesignMc Destruction: 1,952
[05/15 21:18:09    186s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1889.14M, totSessionCpu=0:03:06).
[05/15 21:18:09    186s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/15 21:18:09    186s] Info: 21 io nets excluded
[05/15 21:18:09    186s] Info: 15 nets with fixed/cover wires excluded.
[05/15 21:18:09    186s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:18:09    186s] ### Creating LA Mngr. totSessionCpu=0:03:06 mem=1889.1M
[05/15 21:18:09    186s] ### Creating LA Mngr, finished. totSessionCpu=0:03:06 mem=1889.1M
[05/15 21:18:09    186s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:18:09    186s] ### Creating PhyDesignMc. totSessionCpu=0:03:06 mem=1946.4M
[05/15 21:18:09    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:1946.4M, EPOCH TIME: 1747358289.682038
[05/15 21:18:09    186s] z: 2, totalTracks: 1
[05/15 21:18:09    186s] z: 4, totalTracks: 1
[05/15 21:18:09    186s] z: 6, totalTracks: 1
[05/15 21:18:09    186s] z: 8, totalTracks: 1
[05/15 21:18:09    186s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:18:09    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1946.4M, EPOCH TIME: 1747358289.687319
[05/15 21:18:09    186s] 
[05/15 21:18:09    186s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:09    186s] 
[05/15 21:18:09    186s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:18:09    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.043, MEM:1946.4M, EPOCH TIME: 1747358289.730136
[05/15 21:18:09    186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1946.4M, EPOCH TIME: 1747358289.730303
[05/15 21:18:09    186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1946.4M, EPOCH TIME: 1747358289.730398
[05/15 21:18:09    186s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1946.4MB).
[05/15 21:18:09    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.049, MEM:1946.4M, EPOCH TIME: 1747358289.731278
[05/15 21:18:09    186s] TotalInstCnt at PhyDesignMc Initialization: 1,952
[05/15 21:18:09    186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:06 mem=1946.4M
[05/15 21:18:09    186s] Begin: Area Reclaim Optimization
[05/15 21:18:09    186s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:03:06.3/0:07:29.0 (0.4), mem = 1946.4M
[05/15 21:18:09    186s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.17
[05/15 21:18:09    186s] ### Creating RouteCongInterface, started
[05/15 21:18:09    186s] 
[05/15 21:18:09    186s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 21:18:09    186s] 
[05/15 21:18:09    186s] #optDebug: {0, 1.000}
[05/15 21:18:09    186s] ### Creating RouteCongInterface, finished
[05/15 21:18:09    186s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:18:09    186s] ### Creating LA Mngr. totSessionCpu=0:03:06 mem=1946.4M
[05/15 21:18:09    186s] ### Creating LA Mngr, finished. totSessionCpu=0:03:06 mem=1946.4M
[05/15 21:18:10    186s] Usable buffer cells for single buffer setup transform:
[05/15 21:18:10    186s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/15 21:18:10    186s] Number of usable buffer cells above: 10
[05/15 21:18:10    186s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1946.4M, EPOCH TIME: 1747358290.137149
[05/15 21:18:10    186s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1946.4M, EPOCH TIME: 1747358290.137461
[05/15 21:18:10    186s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 5.96
[05/15 21:18:10    186s] +---------+---------+--------+--------+------------+--------+
[05/15 21:18:10    186s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/15 21:18:10    186s] +---------+---------+--------+--------+------------+--------+
[05/15 21:18:10    186s] |    5.96%|        -|   0.083|   0.000|   0:00:00.0| 1946.4M|
[05/15 21:18:10    186s] |    5.96%|        0|   0.083|   0.000|   0:00:00.0| 1946.4M|
[05/15 21:18:10    186s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 21:18:10    186s] |    5.96%|        0|   0.083|   0.000|   0:00:00.0| 1946.4M|
[05/15 21:18:10    186s] |    5.96%|        2|   0.083|   0.000|   0:00:00.0| 1970.0M|
[05/15 21:18:10    186s] |    5.95%|        8|   0.083|   0.000|   0:00:00.0| 1970.0M|
[05/15 21:18:10    187s] |    5.95%|        0|   0.083|   0.000|   0:00:00.0| 1970.0M|
[05/15 21:18:10    187s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 21:18:10    187s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[05/15 21:18:10    187s] |    5.95%|        0|   0.083|   0.000|   0:00:00.0| 1970.0M|
[05/15 21:18:10    187s] +---------+---------+--------+--------+------------+--------+
[05/15 21:18:10    187s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 5.95
[05/15 21:18:10    187s] 
[05/15 21:18:10    187s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 8 **
[05/15 21:18:10    187s] --------------------------------------------------------------
[05/15 21:18:10    187s] |                                   | Total     | Sequential |
[05/15 21:18:10    187s] --------------------------------------------------------------
[05/15 21:18:10    187s] | Num insts resized                 |       8  |       1    |
[05/15 21:18:10    187s] | Num insts undone                  |       0  |       0    |
[05/15 21:18:10    187s] | Num insts Downsized               |       8  |       1    |
[05/15 21:18:10    187s] | Num insts Samesized               |       0  |       0    |
[05/15 21:18:10    187s] | Num insts Upsized                 |       0  |       0    |
[05/15 21:18:10    187s] | Num multiple commits+uncommits    |       0  |       -    |
[05/15 21:18:10    187s] --------------------------------------------------------------
[05/15 21:18:10    187s] Bottom Preferred Layer:
[05/15 21:18:10    187s] +---------------+------------+----------+
[05/15 21:18:10    187s] |     Layer     |    CLK     |   Rule   |
[05/15 21:18:10    187s] +---------------+------------+----------+
[05/15 21:18:10    187s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:18:10    187s] +---------------+------------+----------+
[05/15 21:18:10    187s] End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
[05/15 21:18:10    187s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1970.0M, EPOCH TIME: 1747358290.625292
[05/15 21:18:10    187s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1970.0M, EPOCH TIME: 1747358290.634211
[05/15 21:18:10    187s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1970.0M, EPOCH TIME: 1747358290.640211
[05/15 21:18:10    187s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1970.0M, EPOCH TIME: 1747358290.640403
[05/15 21:18:10    187s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1970.0M, EPOCH TIME: 1747358290.645318
[05/15 21:18:10    187s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.062, MEM:1970.0M, EPOCH TIME: 1747358290.707482
[05/15 21:18:10    187s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1970.0M, EPOCH TIME: 1747358290.707625
[05/15 21:18:10    187s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1970.0M, EPOCH TIME: 1747358290.707694
[05/15 21:18:10    187s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1970.0M, EPOCH TIME: 1747358290.708125
[05/15 21:18:10    187s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1970.0M, EPOCH TIME: 1747358290.708273
[05/15 21:18:10    187s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.068, MEM:1970.0M, EPOCH TIME: 1747358290.708388
[05/15 21:18:10    187s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.071, MEM:1970.0M, EPOCH TIME: 1747358290.711669
[05/15 21:18:10    187s] TDRefine: refinePlace mode is spiral
[05/15 21:18:10    187s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.11
[05/15 21:18:10    187s] OPERPROF: Starting RefinePlace at level 1, MEM:1970.0M, EPOCH TIME: 1747358290.711840
[05/15 21:18:10    187s] *** Starting refinePlace (0:03:07 mem=1970.0M) ***
[05/15 21:18:10    187s] Total net bbox length = 3.933e+04 (2.061e+04 1.872e+04) (ext = 2.682e+03)
[05/15 21:18:10    187s] 
[05/15 21:18:10    187s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:10    187s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1970.0M, EPOCH TIME: 1747358290.717091
[05/15 21:18:10    187s]   Signal wire search tree: 690 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:18:10    187s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.005, MEM:1970.0M, EPOCH TIME: 1747358290.722061
[05/15 21:18:10    187s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:18:10    187s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:10    187s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:10    187s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1970.0M, EPOCH TIME: 1747358290.733831
[05/15 21:18:10    187s] Starting refinePlace ...
[05/15 21:18:10    187s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:10    187s] One DDP V2 for no tweak run.
[05/15 21:18:10    187s] 
[05/15 21:18:10    187s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 21:18:10    187s] Move report: legalization moves 13 insts, mean move: 0.74 um, max move: 2.31 um spiral
[05/15 21:18:10    187s] 	Max move on inst (postCTSsetupFE_OFC128_mcs4_core_n_25234): (432.40, 484.34) --> (431.80, 482.63)
[05/15 21:18:10    187s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:18:10    187s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:18:10    187s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1973.0MB) @(0:03:07 - 0:03:07).
[05/15 21:18:10    187s] Move report: Detail placement moves 13 insts, mean move: 0.74 um, max move: 2.31 um 
[05/15 21:18:10    187s] 	Max move on inst (postCTSsetupFE_OFC128_mcs4_core_n_25234): (432.40, 484.34) --> (431.80, 482.63)
[05/15 21:18:10    187s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1973.0MB
[05/15 21:18:10    187s] Statistics of distance of Instance movement in refine placement:
[05/15 21:18:10    187s]   maximum (X+Y) =         2.31 um
[05/15 21:18:10    187s]   inst (postCTSsetupFE_OFC128_mcs4_core_n_25234) with max move: (432.4, 484.34) -> (431.8, 482.63)
[05/15 21:18:10    187s]   mean    (X+Y) =         0.74 um
[05/15 21:18:10    187s] Summary Report:
[05/15 21:18:10    187s] Instances move: 13 (out of 1930 movable)
[05/15 21:18:10    187s] Instances flipped: 0
[05/15 21:18:10    187s] Mean displacement: 0.74 um
[05/15 21:18:10    187s] Max displacement: 2.31 um (Instance: postCTSsetupFE_OFC128_mcs4_core_n_25234) (432.4, 484.34) -> (431.8, 482.63)
[05/15 21:18:10    187s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[05/15 21:18:10    187s] Total instances moved : 13
[05/15 21:18:10    187s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.110, MEM:1973.0M, EPOCH TIME: 1747358290.843717
[05/15 21:18:10    187s] Total net bbox length = 3.933e+04 (2.061e+04 1.872e+04) (ext = 2.682e+03)
[05/15 21:18:10    187s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1973.0MB
[05/15 21:18:10    187s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1973.0MB) @(0:03:07 - 0:03:07).
[05/15 21:18:10    187s] *** Finished refinePlace (0:03:07 mem=1973.0M) ***
[05/15 21:18:10    187s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.11
[05/15 21:18:10    187s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.135, MEM:1973.0M, EPOCH TIME: 1747358290.847091
[05/15 21:18:10    187s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1973.0M, EPOCH TIME: 1747358290.858642
[05/15 21:18:10    187s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.025, MEM:1970.0M, EPOCH TIME: 1747358290.883421
[05/15 21:18:10    187s] *** maximum move = 2.31 um ***
[05/15 21:18:10    187s] *** Finished re-routing un-routed nets (1970.0M) ***
[05/15 21:18:10    187s] OPERPROF: Starting DPlace-Init at level 1, MEM:1970.0M, EPOCH TIME: 1747358290.901743
[05/15 21:18:10    187s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1970.0M, EPOCH TIME: 1747358290.909573
[05/15 21:18:10    187s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.043, MEM:1970.0M, EPOCH TIME: 1747358290.952951
[05/15 21:18:10    187s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1970.0M, EPOCH TIME: 1747358290.953101
[05/15 21:18:10    187s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1970.0M, EPOCH TIME: 1747358290.953171
[05/15 21:18:10    187s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1970.0M, EPOCH TIME: 1747358290.953606
[05/15 21:18:10    187s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1970.0M, EPOCH TIME: 1747358290.953801
[05/15 21:18:10    187s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.052, MEM:1970.0M, EPOCH TIME: 1747358290.953912
[05/15 21:18:10    187s] 
[05/15 21:18:10    187s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1970.0M) ***
[05/15 21:18:10    187s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.17
[05/15 21:18:10    187s] *** AreaOpt #4 [finish] : cpu/real = 0:00:01.0/0:00:01.2 (0.8), totSession cpu/real = 0:03:07.2/0:07:30.2 (0.4), mem = 1970.0M
[05/15 21:18:10    187s] 
[05/15 21:18:10    187s] =============================================================================================
[05/15 21:18:10    187s]  Step TAT Report for AreaOpt #4                                                 21.12-s106_1
[05/15 21:18:10    187s] =============================================================================================
[05/15 21:18:10    187s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:18:10    187s] ---------------------------------------------------------------------------------------------
[05/15 21:18:10    187s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.5
[05/15 21:18:10    187s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:10    187s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 21:18:10    187s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:10    187s] [ OptSingleIteration     ]      6   0:00:00.1  (   4.5 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 21:18:10    187s] [ OptGetWeight           ]     91   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:10    187s] [ OptEval                ]     91   0:00:00.2  (  18.4 % )     0:00:00.2 /  0:00:00.1    0.6
[05/15 21:18:10    187s] [ OptCommit              ]     91   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:10    187s] [ PostCommitDelayUpdate  ]     91   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.4
[05/15 21:18:10    187s] [ IncrDelayCalc          ]     23   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    1.8
[05/15 21:18:10    187s] [ RefinePlace            ]      1   0:00:00.4  (  29.9 % )     0:00:00.4 /  0:00:00.2    0.6
[05/15 21:18:10    187s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 21:18:10    187s] [ MISC                   ]          0:00:00.4  (  29.5 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 21:18:10    187s] ---------------------------------------------------------------------------------------------
[05/15 21:18:10    187s]  AreaOpt #4 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.0    0.8
[05/15 21:18:10    187s] ---------------------------------------------------------------------------------------------
[05/15 21:18:10    187s] 
[05/15 21:18:10    187s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1951.0M, EPOCH TIME: 1747358290.987110
[05/15 21:18:10    187s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1890.0M, EPOCH TIME: 1747358290.999394
[05/15 21:18:10    187s] TotalInstCnt at PhyDesignMc Destruction: 1,950
[05/15 21:18:11    187s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1889.95M, totSessionCpu=0:03:07).
[05/15 21:18:11    187s] postCtsLateCongRepair #1 0
[05/15 21:18:11    187s] postCtsLateCongRepair #1 0
[05/15 21:18:11    187s] postCtsLateCongRepair #1 0
[05/15 21:18:11    187s] postCtsLateCongRepair #1 0
[05/15 21:18:11    187s] Starting local wire reclaim
[05/15 21:18:11    187s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1890.0M, EPOCH TIME: 1747358291.056653
[05/15 21:18:11    187s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1890.0M, EPOCH TIME: 1747358291.059351
[05/15 21:18:11    187s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1890.0M, EPOCH TIME: 1747358291.059543
[05/15 21:18:11    187s] z: 2, totalTracks: 1
[05/15 21:18:11    187s] z: 4, totalTracks: 1
[05/15 21:18:11    187s] z: 6, totalTracks: 1
[05/15 21:18:11    187s] z: 8, totalTracks: 1
[05/15 21:18:11    187s] #spOpts: N=45 gp_ipad=5 hrOri=1 hrSnap=1 
[05/15 21:18:11    187s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1890.0M, EPOCH TIME: 1747358291.064592
[05/15 21:18:11    187s] 
[05/15 21:18:11    187s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:11    187s] 
[05/15 21:18:11    187s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:18:11    187s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.037, MEM:1890.0M, EPOCH TIME: 1747358291.101808
[05/15 21:18:11    187s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1890.0M, EPOCH TIME: 1747358291.101935
[05/15 21:18:11    187s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.003, MEM:1890.0M, EPOCH TIME: 1747358291.104618
[05/15 21:18:11    187s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1890.0MB).
[05/15 21:18:11    187s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.051, MEM:1890.0M, EPOCH TIME: 1747358291.110433
[05/15 21:18:11    187s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.051, MEM:1890.0M, EPOCH TIME: 1747358291.110560
[05/15 21:18:11    187s] TDRefine: refinePlace mode is spiral
[05/15 21:18:11    187s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.12
[05/15 21:18:11    187s] OPERPROF:   Starting RefinePlace at level 2, MEM:1890.0M, EPOCH TIME: 1747358291.110643
[05/15 21:18:11    187s] *** Starting refinePlace (0:03:07 mem=1890.0M) ***
[05/15 21:18:11    187s] Total net bbox length = 3.933e+04 (2.061e+04 1.872e+04) (ext = 2.682e+03)
[05/15 21:18:11    187s] 
[05/15 21:18:11    187s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:11    187s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1890.0M, EPOCH TIME: 1747358291.115495
[05/15 21:18:11    187s]   Signal wire search tree: 690 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:18:11    187s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.002, MEM:1890.0M, EPOCH TIME: 1747358291.117367
[05/15 21:18:11    187s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:11    187s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:11    187s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1890.0M, EPOCH TIME: 1747358291.121190
[05/15 21:18:11    187s] Starting refinePlace ...
[05/15 21:18:11    187s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:11    187s] One DDP V2 for no tweak run.
[05/15 21:18:11    187s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1890.0M, EPOCH TIME: 1747358291.123085
[05/15 21:18:11    187s] OPERPROF:         Starting spMPad at level 5, MEM:1890.0M, EPOCH TIME: 1747358291.127128
[05/15 21:18:11    187s] OPERPROF:           Starting spContextMPad at level 6, MEM:1890.0M, EPOCH TIME: 1747358291.127357
[05/15 21:18:11    187s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1890.0M, EPOCH TIME: 1747358291.127424
[05/15 21:18:11    187s] MP Top (1930): mp=1.208. U=0.059.
[05/15 21:18:11    187s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.002, MEM:1890.0M, EPOCH TIME: 1747358291.129096
[05/15 21:18:11    187s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1890.0M, EPOCH TIME: 1747358291.129359
[05/15 21:18:11    187s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1890.0M, EPOCH TIME: 1747358291.129427
[05/15 21:18:11    187s] OPERPROF:             Starting InitSKP at level 7, MEM:1890.0M, EPOCH TIME: 1747358291.129778
[05/15 21:18:11    187s] no activity file in design. spp won't run.
[05/15 21:18:11    187s] no activity file in design. spp won't run.
[05/15 21:18:11    187s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[05/15 21:18:11    187s] OPERPROF:             Finished InitSKP at level 7, CPU:0.110, REAL:0.110, MEM:1890.0M, EPOCH TIME: 1747358291.239314
[05/15 21:18:11    187s] Timing cost in AAE based: 74.1631604060821701
[05/15 21:18:11    187s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.120, REAL:0.126, MEM:1890.0M, EPOCH TIME: 1747358291.255484
[05/15 21:18:11    187s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.120, REAL:0.127, MEM:1890.0M, EPOCH TIME: 1747358291.255885
[05/15 21:18:11    187s] SKP cleared!
[05/15 21:18:11    187s] AAE Timing clean up.
[05/15 21:18:11    187s] Tweakage: fix icg 1, fix clk 0.
[05/15 21:18:11    187s] Tweakage: density cost 1, scale 0.4.
[05/15 21:18:11    187s] Tweakage: activity cost 0, scale 1.0.
[05/15 21:18:11    187s] Tweakage: timing cost on, scale 1.0.
[05/15 21:18:11    187s] OPERPROF:         Starting CoreOperation at level 5, MEM:1890.0M, EPOCH TIME: 1747358291.256701
[05/15 21:18:11    187s] Tweakage swap 25 pairs.
[05/15 21:18:11    187s] Tweakage swap 10 pairs.
[05/15 21:18:11    187s] Tweakage swap 51 pairs.
[05/15 21:18:11    187s] Tweakage swap 21 pairs.
[05/15 21:18:11    187s] Tweakage swap 3 pairs.
[05/15 21:18:11    187s] Tweakage swap 1 pairs.
[05/15 21:18:11    187s] Tweakage swap 15 pairs.
[05/15 21:18:11    187s] Tweakage swap 4 pairs.
[05/15 21:18:11    187s] Tweakage swap 0 pairs.
[05/15 21:18:11    187s] Tweakage swap 0 pairs.
[05/15 21:18:11    187s] Tweakage swap 4 pairs.
[05/15 21:18:11    187s] Tweakage swap 0 pairs.
[05/15 21:18:11    187s] Tweakage swap 11 pairs.
[05/15 21:18:11    187s] Tweakage swap 4 pairs.
[05/15 21:18:11    187s] Tweakage swap 22 pairs.
[05/15 21:18:11    187s] Tweakage swap 13 pairs.
[05/15 21:18:11    187s] Tweakage swap 0 pairs.
[05/15 21:18:11    187s] Tweakage swap 0 pairs.
[05/15 21:18:11    187s] Tweakage swap 4 pairs.
[05/15 21:18:11    187s] Tweakage swap 3 pairs.
[05/15 21:18:11    187s] Tweakage swap 0 pairs.
[05/15 21:18:11    187s] Tweakage swap 0 pairs.
[05/15 21:18:11    187s] Tweakage swap 2 pairs.
[05/15 21:18:11    187s] Tweakage swap 0 pairs.
[05/15 21:18:11    187s] Tweakage move 237 insts.
[05/15 21:18:11    187s] Tweakage move 98 insts.
[05/15 21:18:11    187s] Tweakage move 59 insts.
[05/15 21:18:11    187s] Tweakage move 10 insts.
[05/15 21:18:11    187s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.360, REAL:0.363, MEM:1890.0M, EPOCH TIME: 1747358291.619603
[05/15 21:18:11    187s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.490, REAL:0.500, MEM:1890.0M, EPOCH TIME: 1747358291.622997
[05/15 21:18:11    187s] Move report: Congestion aware Tweak moves 410 insts, mean move: 3.12 um, max move: 34.02 um 
[05/15 21:18:11    187s] 	Max move on inst (mcs4_core_g31793): (403.80, 402.26) --> (434.40, 405.68)
[05/15 21:18:11    187s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:00.0, mem=1890.0mb) @(0:03:07 - 0:03:08).
[05/15 21:18:11    187s] 
[05/15 21:18:11    187s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 21:18:11    187s] Move report: legalization moves 3 insts, mean move: 2.18 um, max move: 3.11 um spiral
[05/15 21:18:11    187s] 	Max move on inst (postCTSdrvFE_OFC90_mcs4_core_n_22224): (409.00, 489.47) --> (407.60, 487.76)
[05/15 21:18:11    187s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:18:11    187s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:18:11    187s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1893.0MB) @(0:03:08 - 0:03:08).
[05/15 21:18:11    187s] Move report: Detail placement moves 410 insts, mean move: 3.13 um, max move: 34.02 um 
[05/15 21:18:11    187s] 	Max move on inst (mcs4_core_g31793): (403.80, 402.26) --> (434.40, 405.68)
[05/15 21:18:11    187s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1893.0MB
[05/15 21:18:11    187s] Statistics of distance of Instance movement in refine placement:
[05/15 21:18:11    187s]   maximum (X+Y) =        34.02 um
[05/15 21:18:11    187s]   inst (mcs4_core_g31793) with max move: (403.8, 402.26) -> (434.4, 405.68)
[05/15 21:18:11    187s]   mean    (X+Y) =         3.13 um
[05/15 21:18:11    187s] Summary Report:
[05/15 21:18:11    187s] Instances move: 410 (out of 1930 movable)
[05/15 21:18:11    187s] Instances flipped: 0
[05/15 21:18:11    187s] Mean displacement: 3.13 um
[05/15 21:18:11    187s] Max displacement: 34.02 um (Instance: mcs4_core_g31793) (403.8, 402.26) -> (434.4, 405.68)
[05/15 21:18:11    187s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X4
[05/15 21:18:11    187s] Total instances moved : 410
[05/15 21:18:11    187s] Ripped up 826 affected routes.
[05/15 21:18:11    187s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.560, REAL:0.576, MEM:1893.0M, EPOCH TIME: 1747358291.697071
[05/15 21:18:11    187s] Total net bbox length = 3.901e+04 (2.040e+04 1.861e+04) (ext = 2.757e+03)
[05/15 21:18:11    187s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1893.0MB
[05/15 21:18:11    187s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1893.0MB) @(0:03:07 - 0:03:08).
[05/15 21:18:11    187s] *** Finished refinePlace (0:03:08 mem=1893.0M) ***
[05/15 21:18:11    187s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.12
[05/15 21:18:11    187s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.570, REAL:0.594, MEM:1893.0M, EPOCH TIME: 1747358291.704621
[05/15 21:18:11    187s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1893.0M, EPOCH TIME: 1747358291.704685
[05/15 21:18:11    187s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.008, MEM:1890.0M, EPOCH TIME: 1747358291.712410
[05/15 21:18:11    187s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.620, REAL:0.656, MEM:1890.0M, EPOCH TIME: 1747358291.712553
[05/15 21:18:11    187s] eGR doReRoute: optGuide
[05/15 21:18:11    187s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1890.0M, EPOCH TIME: 1747358291.738592
[05/15 21:18:11    187s] All LLGs are deleted
[05/15 21:18:11    187s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1890.0M, EPOCH TIME: 1747358291.738730
[05/15 21:18:11    187s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1890.0M, EPOCH TIME: 1747358291.739352
[05/15 21:18:11    187s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1890.0M, EPOCH TIME: 1747358291.739528
[05/15 21:18:11    187s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=1890.0M
[05/15 21:18:11    187s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=1890.0M
[05/15 21:18:11    187s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1890.01 MB )
[05/15 21:18:11    187s] (I)      ==================== Layers =====================
[05/15 21:18:11    187s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:18:11    187s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:18:11    187s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:18:11    187s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:18:11    187s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:18:11    187s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:18:11    187s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:18:11    187s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:18:11    187s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:18:11    187s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:18:11    187s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:18:11    187s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:18:11    187s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:18:11    187s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:18:11    187s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:18:11    187s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:18:11    187s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:18:11    187s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:18:11    187s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:18:11    187s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:18:11    187s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:18:11    187s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:18:11    187s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:18:11    187s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:18:11    187s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:18:11    187s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:18:11    187s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:18:11    187s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:18:11    187s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:18:11    187s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:18:11    187s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:18:11    187s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:18:11    187s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:18:11    187s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:18:11    187s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:18:11    187s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:18:11    187s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:18:11    187s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:18:11    187s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:18:11    187s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:18:11    187s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:18:11    187s] (I)      Started Import and model ( Curr Mem: 1890.01 MB )
[05/15 21:18:11    187s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:11    187s] (I)      == Non-default Options ==
[05/15 21:18:11    187s] (I)      Maximum routing layer                              : 11
[05/15 21:18:11    187s] (I)      Number of threads                                  : 1
[05/15 21:18:11    187s] (I)      Method to set GCell size                           : row
[05/15 21:18:11    187s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:18:11    187s] (I)      Use row-based GCell size
[05/15 21:18:11    187s] (I)      Use row-based GCell align
[05/15 21:18:11    187s] (I)      layer 0 area = 80000
[05/15 21:18:11    187s] (I)      layer 1 area = 80000
[05/15 21:18:11    187s] (I)      layer 2 area = 80000
[05/15 21:18:11    187s] (I)      layer 3 area = 80000
[05/15 21:18:11    187s] (I)      layer 4 area = 80000
[05/15 21:18:11    187s] (I)      layer 5 area = 80000
[05/15 21:18:11    187s] (I)      layer 6 area = 80000
[05/15 21:18:11    187s] (I)      layer 7 area = 80000
[05/15 21:18:11    187s] (I)      layer 8 area = 80000
[05/15 21:18:11    187s] (I)      layer 9 area = 400000
[05/15 21:18:11    187s] (I)      layer 10 area = 400000
[05/15 21:18:11    187s] (I)      GCell unit size   : 3420
[05/15 21:18:11    187s] (I)      GCell multiplier  : 1
[05/15 21:18:11    187s] (I)      GCell row height  : 3420
[05/15 21:18:11    187s] (I)      Actual row height : 3420
[05/15 21:18:11    187s] (I)      GCell align ref   : 616000 616420
[05/15 21:18:11    187s] [NR-eGR] Track table information for default rule: 
[05/15 21:18:11    187s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:18:11    187s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:18:11    187s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:18:11    187s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:18:11    187s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:18:11    187s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:18:11    187s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:18:11    187s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:18:11    187s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:18:11    187s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:18:11    187s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:18:11    187s] (I)      ================== Default via ===================
[05/15 21:18:11    187s] (I)      +----+------------------+------------------------+
[05/15 21:18:11    187s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 21:18:11    187s] (I)      +----+------------------+------------------------+
[05/15 21:18:11    187s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 21:18:11    187s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 21:18:11    187s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 21:18:11    187s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 21:18:11    187s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 21:18:11    187s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 21:18:11    187s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 21:18:11    187s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 21:18:11    187s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 21:18:11    187s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 21:18:11    187s] (I)      +----+------------------+------------------------+
[05/15 21:18:11    187s] [NR-eGR] Read 1171 PG shapes
[05/15 21:18:11    187s] [NR-eGR] Read 0 clock shapes
[05/15 21:18:11    187s] [NR-eGR] Read 0 other shapes
[05/15 21:18:11    187s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:18:11    187s] [NR-eGR] #Instance Blockages : 640
[05/15 21:18:11    187s] [NR-eGR] #PG Blockages       : 1171
[05/15 21:18:11    187s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:18:11    187s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:18:11    187s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:18:11    187s] [NR-eGR] #Other Blockages    : 0
[05/15 21:18:11    187s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:18:11    187s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 363
[05/15 21:18:11    187s] [NR-eGR] Read 1972 nets ( ignored 15 )
[05/15 21:18:11    187s] (I)      early_global_route_priority property id does not exist.
[05/15 21:18:11    187s] (I)      Read Num Blocks=1811  Num Prerouted Wires=363  Num CS=0
[05/15 21:18:11    188s] (I)      Layer 1 (V) : #blockages 634 : #preroutes 166
[05/15 21:18:11    188s] (I)      Layer 2 (H) : #blockages 348 : #preroutes 163
[05/15 21:18:11    188s] (I)      Layer 3 (V) : #blockages 761 : #preroutes 34
[05/15 21:18:11    188s] (I)      Layer 4 (H) : #blockages 47 : #preroutes 0
[05/15 21:18:11    188s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:18:11    188s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:18:12    188s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:18:12    188s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:18:12    188s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:18:12    188s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 21:18:12    188s] (I)      Number of ignored nets                =     15
[05/15 21:18:12    188s] (I)      Number of connected nets              =      0
[05/15 21:18:12    188s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[05/15 21:18:12    188s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 21:18:12    188s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:18:12    188s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:18:12    188s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:18:12    188s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:18:12    188s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:18:12    188s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:18:12    188s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:18:12    188s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/15 21:18:12    188s] (I)      Ndr track 0 does not exist
[05/15 21:18:12    188s] (I)      Ndr track 0 does not exist
[05/15 21:18:12    188s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:18:12    188s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:18:12    188s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:18:12    188s] (I)      Site width          :   400  (dbu)
[05/15 21:18:12    188s] (I)      Row height          :  3420  (dbu)
[05/15 21:18:12    188s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:18:12    188s] (I)      GCell width         :  3420  (dbu)
[05/15 21:18:12    188s] (I)      GCell height        :  3420  (dbu)
[05/15 21:18:12    188s] (I)      Grid                :   585   550    11
[05/15 21:18:12    188s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:18:12    188s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 21:18:12    188s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 21:18:12    188s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:18:12    188s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:18:12    188s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:18:12    188s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:18:12    188s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:18:12    188s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 21:18:12    188s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:18:12    188s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:18:12    188s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:18:12    188s] (I)      --------------------------------------------------------
[05/15 21:18:12    188s] 
[05/15 21:18:12    188s] [NR-eGR] ============ Routing rule table ============
[05/15 21:18:12    188s] [NR-eGR] Rule id: 0  Nets: 1930
[05/15 21:18:12    188s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:18:12    188s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:18:12    188s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:18:12    188s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:18:12    188s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:18:12    188s] [NR-eGR] Rule id: 1  Nets: 6
[05/15 21:18:12    188s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 21:18:12    188s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 21:18:12    188s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 21:18:12    188s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 21:18:12    188s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 21:18:12    188s] [NR-eGR] ========================================
[05/15 21:18:12    188s] [NR-eGR] 
[05/15 21:18:12    188s] (I)      =============== Blocked Tracks ===============
[05/15 21:18:12    188s] (I)      +-------+---------+----------+---------------+
[05/15 21:18:12    188s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:18:12    188s] (I)      +-------+---------+----------+---------------+
[05/15 21:18:12    188s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:18:12    188s] (I)      |     2 | 2750000 |   125926 |         4.58% |
[05/15 21:18:12    188s] (I)      |     3 | 2893995 |    59196 |         2.05% |
[05/15 21:18:12    188s] (I)      |     4 | 2750000 |   164127 |         5.97% |
[05/15 21:18:12    188s] (I)      |     5 | 2893995 |    47515 |         1.64% |
[05/15 21:18:12    188s] (I)      |     6 | 2750000 |        0 |         0.00% |
[05/15 21:18:12    188s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 21:18:12    188s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 21:18:12    188s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 21:18:12    188s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 21:18:12    188s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 21:18:12    188s] (I)      +-------+---------+----------+---------------+
[05/15 21:18:12    188s] (I)      Finished Import and model ( CPU: 0.35 sec, Real: 0.38 sec, Curr Mem: 1932.43 MB )
[05/15 21:18:12    188s] (I)      Reset routing kernel
[05/15 21:18:12    188s] (I)      Started Global Routing ( Curr Mem: 1932.43 MB )
[05/15 21:18:12    188s] (I)      totalPins=7522  totalGlobalPin=7475 (99.38%)
[05/15 21:18:12    188s] (I)      total 2D Cap : 5432158 = (2836555 H, 2595603 V)
[05/15 21:18:12    188s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/15 21:18:12    188s] (I)      
[05/15 21:18:12    188s] (I)      ============  Phase 1a Route ============
[05/15 21:18:12    188s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:18:12    188s] (I)      
[05/15 21:18:12    188s] (I)      ============  Phase 1b Route ============
[05/15 21:18:12    188s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:18:12    188s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.812950e+03um
[05/15 21:18:12    188s] (I)      
[05/15 21:18:12    188s] (I)      ============  Phase 1c Route ============
[05/15 21:18:12    188s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:18:12    188s] (I)      
[05/15 21:18:12    188s] (I)      ============  Phase 1d Route ============
[05/15 21:18:12    188s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:18:12    188s] (I)      
[05/15 21:18:12    188s] (I)      ============  Phase 1e Route ============
[05/15 21:18:12    188s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:18:12    188s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.812950e+03um
[05/15 21:18:12    188s] (I)      
[05/15 21:18:12    188s] (I)      ============  Phase 1l Route ============
[05/15 21:18:12    188s] (I)      total 2D Cap : 24448649 = (12627972 H, 11820677 V)
[05/15 21:18:12    188s] [NR-eGR] Layer group 2: route 1930 net(s) in layer range [2, 11]
[05/15 21:18:12    188s] (I)      
[05/15 21:18:12    188s] (I)      ============  Phase 1a Route ============
[05/15 21:18:12    188s] (I)      Usage: 25035 = (13108 H, 11927 V) = (0.10% H, 0.10% V) = (2.241e+04um H, 2.040e+04um V)
[05/15 21:18:12    188s] (I)      
[05/15 21:18:12    188s] (I)      ============  Phase 1b Route ============
[05/15 21:18:12    188s] (I)      Usage: 25035 = (13108 H, 11927 V) = (0.10% H, 0.10% V) = (2.241e+04um H, 2.040e+04um V)
[05/15 21:18:12    188s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.280985e+04um
[05/15 21:18:12    188s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 21:18:12    188s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 21:18:12    188s] (I)      
[05/15 21:18:12    188s] (I)      ============  Phase 1c Route ============
[05/15 21:18:12    188s] (I)      Usage: 25035 = (13108 H, 11927 V) = (0.10% H, 0.10% V) = (2.241e+04um H, 2.040e+04um V)
[05/15 21:18:12    188s] (I)      
[05/15 21:18:12    188s] (I)      ============  Phase 1d Route ============
[05/15 21:18:12    188s] (I)      Usage: 25035 = (13108 H, 11927 V) = (0.10% H, 0.10% V) = (2.241e+04um H, 2.040e+04um V)
[05/15 21:18:12    188s] (I)      
[05/15 21:18:12    188s] (I)      ============  Phase 1e Route ============
[05/15 21:18:12    188s] (I)      Usage: 25035 = (13108 H, 11927 V) = (0.10% H, 0.10% V) = (2.241e+04um H, 2.040e+04um V)
[05/15 21:18:12    188s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.280985e+04um
[05/15 21:18:12    188s] (I)      
[05/15 21:18:12    188s] (I)      ============  Phase 1l Route ============
[05/15 21:18:12    188s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 21:18:12    188s] (I)      Layer  2:    2620784     13009         0      105139     2640821    ( 3.83%) 
[05/15 21:18:12    188s] (I)      Layer  3:    2831914     15005         0       44091     2846709    ( 1.53%) 
[05/15 21:18:12    188s] (I)      Layer  4:    2592608      4638         0      116519     2629441    ( 4.24%) 
[05/15 21:18:12    188s] (I)      Layer  5:    2842060       189         0       38718     2852082    ( 1.34%) 
[05/15 21:18:12    188s] (I)      Layer  6:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 21:18:12    188s] (I)      Layer  7:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 21:18:12    188s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 21:18:12    188s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 21:18:12    188s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 21:18:12    188s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 21:18:12    188s] (I)      Total:      24407524     32841         0      304737    24497007    ( 1.23%) 
[05/15 21:18:12    188s] (I)      
[05/15 21:18:12    188s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 21:18:12    188s] [NR-eGR]                        OverCon            
[05/15 21:18:12    188s] [NR-eGR]                         #Gcell     %Gcell
[05/15 21:18:12    188s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 21:18:12    188s] [NR-eGR] ----------------------------------------------
[05/15 21:18:12    188s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:12    188s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:12    188s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:12    188s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:12    188s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:12    188s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:12    188s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:12    188s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:12    188s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:12    188s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:12    188s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:12    188s] [NR-eGR] ----------------------------------------------
[05/15 21:18:12    188s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 21:18:12    188s] [NR-eGR] 
[05/15 21:18:12    188s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.33 sec, Curr Mem: 1932.43 MB )
[05/15 21:18:12    188s] (I)      total 2D Cap : 24451302 = (12628446 H, 11822856 V)
[05/15 21:18:12    188s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:18:12    188s] (I)      ============= Track Assignment ============
[05/15 21:18:12    188s] (I)      Started Track Assignment (1T) ( Curr Mem: 1932.43 MB )
[05/15 21:18:12    188s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 21:18:12    188s] (I)      Run Multi-thread track assignment
[05/15 21:18:12    188s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.17 sec, Curr Mem: 1948.46 MB )
[05/15 21:18:12    188s] (I)      Started Export ( Curr Mem: 1948.46 MB )
[05/15 21:18:12    188s] [NR-eGR]                  Length (um)   Vias 
[05/15 21:18:12    188s] [NR-eGR] ------------------------------------
[05/15 21:18:12    188s] [NR-eGR]  Metal1   (1H)             0   7636 
[05/15 21:18:12    188s] [NR-eGR]  Metal2   (2V)         18628  10842 
[05/15 21:18:12    188s] [NR-eGR]  Metal3   (3H)         23150   1088 
[05/15 21:18:12    188s] [NR-eGR]  Metal4   (4V)          4078     20 
[05/15 21:18:12    188s] [NR-eGR]  Metal5   (5H)           325      0 
[05/15 21:18:12    188s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 21:18:12    188s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 21:18:12    188s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 21:18:12    188s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 21:18:12    188s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 21:18:12    188s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 21:18:12    188s] [NR-eGR] ------------------------------------
[05/15 21:18:12    188s] [NR-eGR]           Total        46182  19586 
[05/15 21:18:12    188s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:18:12    188s] [NR-eGR] Total half perimeter of net bounding box: 39013um
[05/15 21:18:12    188s] [NR-eGR] Total length: 46182um, number of vias: 19586
[05/15 21:18:12    188s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:18:12    188s] [NR-eGR] Total eGR-routed clock nets wire length: 2897um, number of vias: 1994
[05/15 21:18:12    188s] [NR-eGR] --------------------------------------------------------------------------
[05/15 21:18:12    188s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.14 sec, Curr Mem: 1930.45 MB )
[05/15 21:18:12    188s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.98 sec, Real: 1.18 sec, Curr Mem: 1865.45 MB )
[05/15 21:18:12    188s] (I)      ====================================== Runtime Summary ======================================
[05/15 21:18:12    188s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/15 21:18:12    188s] (I)      ---------------------------------------------------------------------------------------------
[05/15 21:18:12    188s] (I)       Early Global Route kernel               100.00%  232.61 sec  233.78 sec  1.18 sec  0.98 sec 
[05/15 21:18:12    188s] (I)       +-Import and model                       32.61%  232.61 sec  233.00 sec  0.38 sec  0.35 sec 
[05/15 21:18:12    188s] (I)       | +-Create place DB                       0.58%  232.61 sec  232.62 sec  0.01 sec  0.01 sec 
[05/15 21:18:12    188s] (I)       | | +-Import place data                   0.57%  232.61 sec  232.62 sec  0.01 sec  0.01 sec 
[05/15 21:18:12    188s] (I)       | | | +-Read instances and placement      0.17%  232.61 sec  232.62 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | +-Read nets                         0.37%  232.62 sec  232.62 sec  0.00 sec  0.01 sec 
[05/15 21:18:12    188s] (I)       | +-Create route DB                      28.18%  232.62 sec  232.95 sec  0.33 sec  0.29 sec 
[05/15 21:18:12    188s] (I)       | | +-Import route data (1T)             27.67%  232.63 sec  232.95 sec  0.33 sec  0.29 sec 
[05/15 21:18:12    188s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.17%  232.63 sec  232.63 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | | +-Read routing blockages          0.00%  232.63 sec  232.63 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | | +-Read instance blockages         0.05%  232.63 sec  232.63 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | | +-Read PG blockages               0.02%  232.63 sec  232.63 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | | +-Read clock blockages            0.00%  232.63 sec  232.63 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | | +-Read other blockages            0.00%  232.63 sec  232.63 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | | +-Read halo blockages             0.01%  232.63 sec  232.63 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | | +-Read boundary cut boxes         0.00%  232.63 sec  232.63 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | +-Read blackboxes                   0.00%  232.63 sec  232.63 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | +-Read prerouted                    0.10%  232.63 sec  232.63 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | +-Read unlegalized nets             0.02%  232.63 sec  232.63 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | +-Read nets                         0.68%  232.63 sec  232.64 sec  0.01 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | +-Set up via pillars                0.00%  232.64 sec  232.64 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | +-Initialize 3D grid graph          1.74%  232.65 sec  232.67 sec  0.02 sec  0.02 sec 
[05/15 21:18:12    188s] (I)       | | | +-Model blockage capacity          23.22%  232.67 sec  232.94 sec  0.27 sec  0.26 sec 
[05/15 21:18:12    188s] (I)       | | | | +-Initialize 3D capacity         22.06%  232.67 sec  232.93 sec  0.26 sec  0.25 sec 
[05/15 21:18:12    188s] (I)       | +-Read aux data                         0.00%  232.95 sec  232.95 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | +-Others data preparation               0.14%  232.95 sec  232.95 sec  0.00 sec  0.01 sec 
[05/15 21:18:12    188s] (I)       | +-Create route kernel                   3.61%  232.95 sec  233.00 sec  0.04 sec  0.04 sec 
[05/15 21:18:12    188s] (I)       +-Global Routing                         28.36%  233.00 sec  233.33 sec  0.33 sec  0.24 sec 
[05/15 21:18:12    188s] (I)       | +-Initialization                        0.23%  233.00 sec  233.00 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | +-Net group 1                           3.46%  233.00 sec  233.04 sec  0.04 sec  0.03 sec 
[05/15 21:18:12    188s] (I)       | | +-Generate topology                   0.03%  233.00 sec  233.00 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | +-Phase 1a                            0.28%  233.03 sec  233.03 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | +-Pattern routing (1T)              0.26%  233.03 sec  233.03 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | +-Phase 1b                            0.10%  233.03 sec  233.04 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | +-Phase 1c                            0.00%  233.04 sec  233.04 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | +-Phase 1d                            0.00%  233.04 sec  233.04 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | +-Phase 1e                            0.13%  233.04 sec  233.04 sec  0.00 sec  0.01 sec 
[05/15 21:18:12    188s] (I)       | | | +-Route legalization                0.02%  233.04 sec  233.04 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | | +-Legalize Blockage Violations    0.01%  233.04 sec  233.04 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | +-Phase 1l                            0.35%  233.04 sec  233.04 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | +-Layer assignment (1T)             0.33%  233.04 sec  233.04 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | +-Net group 2                          13.86%  233.04 sec  233.20 sec  0.16 sec  0.13 sec 
[05/15 21:18:12    188s] (I)       | | +-Generate topology                   0.21%  233.04 sec  233.04 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | +-Phase 1a                            1.11%  233.10 sec  233.11 sec  0.01 sec  0.01 sec 
[05/15 21:18:12    188s] (I)       | | | +-Pattern routing (1T)              0.81%  233.10 sec  233.11 sec  0.01 sec  0.01 sec 
[05/15 21:18:12    188s] (I)       | | | +-Add via demand to 2D              0.25%  233.11 sec  233.11 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | +-Phase 1b                            0.10%  233.11 sec  233.11 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | +-Phase 1c                            0.00%  233.11 sec  233.11 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | +-Phase 1d                            0.00%  233.12 sec  233.12 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | +-Phase 1e                            0.11%  233.12 sec  233.12 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | | +-Route legalization                0.00%  233.12 sec  233.12 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | | +-Phase 1l                            7.47%  233.12 sec  233.20 sec  0.09 sec  0.08 sec 
[05/15 21:18:12    188s] (I)       | | | +-Layer assignment (1T)             4.87%  233.15 sec  233.20 sec  0.06 sec  0.04 sec 
[05/15 21:18:12    188s] (I)       | +-Clean cong LA                         0.00%  233.20 sec  233.20 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       +-Export 3D cong map                     10.58%  233.33 sec  233.46 sec  0.12 sec  0.13 sec 
[05/15 21:18:12    188s] (I)       | +-Export 2D cong map                    1.14%  233.44 sec  233.46 sec  0.01 sec  0.02 sec 
[05/15 21:18:12    188s] (I)       +-Extract Global 3D Wires                 0.06%  233.46 sec  233.46 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       +-Track Assignment (1T)                  14.12%  233.46 sec  233.63 sec  0.17 sec  0.15 sec 
[05/15 21:18:12    188s] (I)       | +-Initialization                        0.01%  233.46 sec  233.46 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | +-Track Assignment Kernel              13.98%  233.46 sec  233.62 sec  0.16 sec  0.15 sec 
[05/15 21:18:12    188s] (I)       | +-Free Memory                           0.00%  233.63 sec  233.63 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       +-Export                                 12.15%  233.63 sec  233.77 sec  0.14 sec  0.09 sec 
[05/15 21:18:12    188s] (I)       | +-Export DB wires                       2.06%  233.63 sec  233.65 sec  0.02 sec  0.02 sec 
[05/15 21:18:12    188s] (I)       | | +-Export all nets                     1.56%  233.63 sec  233.65 sec  0.02 sec  0.02 sec 
[05/15 21:18:12    188s] (I)       | | +-Set wire vias                       0.38%  233.65 sec  233.65 sec  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)       | +-Report wirelength                     2.00%  233.65 sec  233.68 sec  0.02 sec  0.02 sec 
[05/15 21:18:12    188s] (I)       | +-Update net boxes                      2.67%  233.68 sec  233.71 sec  0.03 sec  0.01 sec 
[05/15 21:18:12    188s] (I)       | +-Update timing                         5.06%  233.71 sec  233.77 sec  0.06 sec  0.04 sec 
[05/15 21:18:12    188s] (I)       +-Postprocess design                      0.91%  233.77 sec  233.78 sec  0.01 sec  0.01 sec 
[05/15 21:18:12    188s] (I)      ===================== Summary by functions =====================
[05/15 21:18:12    188s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 21:18:12    188s] (I)      ----------------------------------------------------------------
[05/15 21:18:12    188s] (I)        0  Early Global Route kernel      100.00%  1.18 sec  0.98 sec 
[05/15 21:18:12    188s] (I)        1  Import and model                32.61%  0.38 sec  0.35 sec 
[05/15 21:18:12    188s] (I)        1  Global Routing                  28.36%  0.33 sec  0.24 sec 
[05/15 21:18:12    188s] (I)        1  Track Assignment (1T)           14.12%  0.17 sec  0.15 sec 
[05/15 21:18:12    188s] (I)        1  Export                          12.15%  0.14 sec  0.09 sec 
[05/15 21:18:12    188s] (I)        1  Export 3D cong map              10.58%  0.12 sec  0.13 sec 
[05/15 21:18:12    188s] (I)        1  Postprocess design               0.91%  0.01 sec  0.01 sec 
[05/15 21:18:12    188s] (I)        1  Extract Global 3D Wires          0.06%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        2  Create route DB                 28.18%  0.33 sec  0.29 sec 
[05/15 21:18:12    188s] (I)        2  Track Assignment Kernel         13.98%  0.16 sec  0.15 sec 
[05/15 21:18:12    188s] (I)        2  Net group 2                     13.86%  0.16 sec  0.13 sec 
[05/15 21:18:12    188s] (I)        2  Update timing                    5.06%  0.06 sec  0.04 sec 
[05/15 21:18:12    188s] (I)        2  Create route kernel              3.61%  0.04 sec  0.04 sec 
[05/15 21:18:12    188s] (I)        2  Net group 1                      3.46%  0.04 sec  0.03 sec 
[05/15 21:18:12    188s] (I)        2  Update net boxes                 2.67%  0.03 sec  0.01 sec 
[05/15 21:18:12    188s] (I)        2  Export DB wires                  2.06%  0.02 sec  0.02 sec 
[05/15 21:18:12    188s] (I)        2  Report wirelength                2.00%  0.02 sec  0.02 sec 
[05/15 21:18:12    188s] (I)        2  Export 2D cong map               1.14%  0.01 sec  0.02 sec 
[05/15 21:18:12    188s] (I)        2  Create place DB                  0.58%  0.01 sec  0.01 sec 
[05/15 21:18:12    188s] (I)        2  Initialization                   0.24%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        2  Others data preparation          0.14%  0.00 sec  0.01 sec 
[05/15 21:18:12    188s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        3  Import route data (1T)          27.67%  0.33 sec  0.29 sec 
[05/15 21:18:12    188s] (I)        3  Phase 1l                         7.82%  0.09 sec  0.08 sec 
[05/15 21:18:12    188s] (I)        3  Export all nets                  1.56%  0.02 sec  0.02 sec 
[05/15 21:18:12    188s] (I)        3  Phase 1a                         1.39%  0.02 sec  0.01 sec 
[05/15 21:18:12    188s] (I)        3  Import place data                0.57%  0.01 sec  0.01 sec 
[05/15 21:18:12    188s] (I)        3  Set wire vias                    0.38%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        3  Generate topology                0.25%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        3  Phase 1e                         0.24%  0.00 sec  0.01 sec 
[05/15 21:18:12    188s] (I)        3  Phase 1b                         0.20%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        4  Model blockage capacity         23.22%  0.27 sec  0.26 sec 
[05/15 21:18:12    188s] (I)        4  Layer assignment (1T)            5.20%  0.06 sec  0.04 sec 
[05/15 21:18:12    188s] (I)        4  Initialize 3D grid graph         1.74%  0.02 sec  0.02 sec 
[05/15 21:18:12    188s] (I)        4  Pattern routing (1T)             1.07%  0.01 sec  0.01 sec 
[05/15 21:18:12    188s] (I)        4  Read nets                        1.05%  0.01 sec  0.01 sec 
[05/15 21:18:12    188s] (I)        4  Add via demand to 2D             0.25%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        4  Read blockages ( Layer 2-11 )    0.17%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        4  Read instances and placement     0.17%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        4  Read prerouted                   0.10%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        5  Initialize 3D capacity          22.06%  0.26 sec  0.25 sec 
[05/15 21:18:12    188s] (I)        5  Read instance blockages          0.05%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        5  Read PG blockages                0.02%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 21:18:12    188s] Extraction called for design 'mcs4_pad_frame' of instances=1980 and nets=2004 using extraction engine 'preRoute' .
[05/15 21:18:12    188s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 21:18:12    188s] RC Extraction called in multi-corner(2) mode.
[05/15 21:18:12    188s] RCMode: PreRoute
[05/15 21:18:12    188s]       RC Corner Indexes            0       1   
[05/15 21:18:12    188s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 21:18:12    188s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 21:18:12    188s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 21:18:12    188s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 21:18:12    188s] Shrink Factor                : 1.00000
[05/15 21:18:12    188s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 21:18:12    188s] Using Quantus QRC technology file ...
[05/15 21:18:12    188s] 
[05/15 21:18:12    188s] Trim Metal Layers:
[05/15 21:18:12    188s] LayerId::1 widthSet size::1
[05/15 21:18:12    188s] LayerId::2 widthSet size::1
[05/15 21:18:12    188s] LayerId::3 widthSet size::1
[05/15 21:18:12    188s] LayerId::4 widthSet size::1
[05/15 21:18:12    188s] LayerId::5 widthSet size::1
[05/15 21:18:12    188s] LayerId::6 widthSet size::1
[05/15 21:18:12    188s] LayerId::7 widthSet size::1
[05/15 21:18:12    188s] LayerId::8 widthSet size::1
[05/15 21:18:12    188s] LayerId::9 widthSet size::1
[05/15 21:18:12    188s] LayerId::10 widthSet size::1
[05/15 21:18:12    188s] LayerId::11 widthSet size::1
[05/15 21:18:12    188s] Updating RC grid for preRoute extraction ...
[05/15 21:18:12    188s] eee: pegSigSF::1.070000
[05/15 21:18:13    188s] Initializing multi-corner resistance tables ...
[05/15 21:18:13    189s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/15 21:18:13    189s] eee: l::2 avDens::0.037252 usedTrk::1614.826314 availTrk::43348.500000 sigTrk::1614.826314
[05/15 21:18:13    189s] eee: l::3 avDens::0.038096 usedTrk::1590.868712 availTrk::41760.000000 sigTrk::1590.868712
[05/15 21:18:13    189s] eee: l::4 avDens::0.014125 usedTrk::577.273391 availTrk::40869.000000 sigTrk::577.273391
[05/15 21:18:13    189s] eee: l::5 avDens::0.011356 usedTrk::182.947661 availTrk::16110.000000 sigTrk::182.947661
[05/15 21:18:13    189s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:18:13    189s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:18:13    189s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:18:13    189s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:18:13    189s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:18:13    189s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:18:13    189s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:18:13    189s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.040086 ; aWlH: 0.000000 ; Pmax: 0.805500 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 21:18:13    189s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1858.453M)
[05/15 21:18:13    189s] Compute RC Scale Done ...
[05/15 21:18:13    189s] OPERPROF: Starting HotSpotCal at level 1, MEM:1877.5M, EPOCH TIME: 1747358293.285123
[05/15 21:18:13    189s] [hotspot] +------------+---------------+---------------+
[05/15 21:18:13    189s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 21:18:13    189s] [hotspot] +------------+---------------+---------------+
[05/15 21:18:13    189s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 21:18:13    189s] [hotspot] +------------+---------------+---------------+
[05/15 21:18:13    189s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 21:18:13    189s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 21:18:13    189s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.022, MEM:1877.5M, EPOCH TIME: 1747358293.307138
[05/15 21:18:13    189s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[05/15 21:18:13    189s] Begin: GigaOpt Route Type Constraints Refinement
[05/15 21:18:13    189s] *** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:03:09.2/0:07:32.5 (0.4), mem = 1877.5M
[05/15 21:18:13    189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.18
[05/15 21:18:13    189s] ### Creating RouteCongInterface, started
[05/15 21:18:13    189s] 
[05/15 21:18:13    189s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 21:18:13    189s] 
[05/15 21:18:13    189s] #optDebug: {0, 1.000}
[05/15 21:18:13    189s] ### Creating RouteCongInterface, finished
[05/15 21:18:13    189s] Updated routing constraints on 0 nets.
[05/15 21:18:13    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.18
[05/15 21:18:13    189s] Bottom Preferred Layer:
[05/15 21:18:13    189s] +---------------+------------+----------+
[05/15 21:18:13    189s] |     Layer     |    CLK     |   Rule   |
[05/15 21:18:13    189s] +---------------+------------+----------+
[05/15 21:18:13    189s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:18:13    189s] +---------------+------------+----------+
[05/15 21:18:13    189s] *** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:09.4/0:07:32.7 (0.4), mem = 1877.5M
[05/15 21:18:13    189s] 
[05/15 21:18:13    189s] =============================================================================================
[05/15 21:18:13    189s]  Step TAT Report for CongRefineRouteType #4                                     21.12-s106_1
[05/15 21:18:13    189s] =============================================================================================
[05/15 21:18:13    189s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:18:13    189s] ---------------------------------------------------------------------------------------------
[05/15 21:18:13    189s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  70.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:18:13    189s] [ MISC                   ]          0:00:00.1  (  29.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:18:13    189s] ---------------------------------------------------------------------------------------------
[05/15 21:18:13    189s]  CongRefineRouteType #4 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 21:18:13    189s] ---------------------------------------------------------------------------------------------
[05/15 21:18:13    189s] 
[05/15 21:18:13    189s] End: GigaOpt Route Type Constraints Refinement
[05/15 21:18:13    189s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:18:13    189s] #################################################################################
[05/15 21:18:13    189s] # Design Stage: PreRoute
[05/15 21:18:13    189s] # Design Name: mcs4_pad_frame
[05/15 21:18:13    189s] # Design Mode: 45nm
[05/15 21:18:13    189s] # Analysis Mode: MMMC OCV 
[05/15 21:18:13    189s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:18:13    189s] # Signoff Settings: SI Off 
[05/15 21:18:13    189s] #################################################################################
[05/15 21:18:13    189s] Calculate early delays in OCV mode...
[05/15 21:18:13    189s] Calculate late delays in OCV mode...
[05/15 21:18:13    189s] Topological Sorting (REAL = 0:00:00.0, MEM = 1867.5M, InitMEM = 1867.5M)
[05/15 21:18:13    189s] Start delay calculation (fullDC) (1 T). (MEM=1867.53)
[05/15 21:18:13    189s] End AAE Lib Interpolated Model. (MEM=1887.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:14    189s] Total number of fetched objects 1988
[05/15 21:18:14    189s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:14    189s] End delay calculation. (MEM=1903.96 CPU=0:00:00.3 REAL=0:00:01.0)
[05/15 21:18:14    189s] End delay calculation (fullDC). (MEM=1903.96 CPU=0:00:00.4 REAL=0:00:01.0)
[05/15 21:18:14    189s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1904.0M) ***
[05/15 21:18:14    190s] Begin: GigaOpt postEco DRV Optimization
[05/15 21:18:14    190s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[05/15 21:18:14    190s] *** DrvOpt #9 [begin] : totSession cpu/real = 0:03:10.0/0:07:33.4 (0.4), mem = 1904.0M
[05/15 21:18:14    190s] Info: 21 io nets excluded
[05/15 21:18:14    190s] Info: 15 nets with fixed/cover wires excluded.
[05/15 21:18:14    190s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:18:14    190s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.19
[05/15 21:18:14    190s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:18:14    190s] ### Creating PhyDesignMc. totSessionCpu=0:03:10 mem=1904.0M
[05/15 21:18:14    190s] OPERPROF: Starting DPlace-Init at level 1, MEM:1904.0M, EPOCH TIME: 1747358294.194471
[05/15 21:18:14    190s] z: 2, totalTracks: 1
[05/15 21:18:14    190s] z: 4, totalTracks: 1
[05/15 21:18:14    190s] z: 6, totalTracks: 1
[05/15 21:18:14    190s] z: 8, totalTracks: 1
[05/15 21:18:14    190s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 21:18:14    190s] All LLGs are deleted
[05/15 21:18:14    190s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1904.0M, EPOCH TIME: 1747358294.202274
[05/15 21:18:14    190s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1904.0M, EPOCH TIME: 1747358294.202819
[05/15 21:18:14    190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1904.0M, EPOCH TIME: 1747358294.203381
[05/15 21:18:14    190s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1904.0M, EPOCH TIME: 1747358294.204840
[05/15 21:18:14    190s] Core basic site is CoreSite
[05/15 21:18:14    190s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1904.0M, EPOCH TIME: 1747358294.229329
[05/15 21:18:14    190s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.011, MEM:1904.0M, EPOCH TIME: 1747358294.240394
[05/15 21:18:14    190s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:18:14    190s] SiteArray: use 1,548,288 bytes
[05/15 21:18:14    190s] SiteArray: current memory after site array memory allocation 1904.0M
[05/15 21:18:14    190s] SiteArray: FP blocked sites are writable
[05/15 21:18:14    190s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:18:14    190s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1904.0M, EPOCH TIME: 1747358294.249470
[05/15 21:18:14    190s] Process 42130 wires and vias for routing blockage and capacity analysis
[05/15 21:18:14    190s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.014, MEM:1904.0M, EPOCH TIME: 1747358294.263937
[05/15 21:18:14    190s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.065, MEM:1904.0M, EPOCH TIME: 1747358294.269683
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:18:14    190s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.072, MEM:1904.0M, EPOCH TIME: 1747358294.275335
[05/15 21:18:14    190s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1904.0M, EPOCH TIME: 1747358294.278150
[05/15 21:18:14    190s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1904.0M, EPOCH TIME: 1747358294.280852
[05/15 21:18:14    190s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1904.0MB).
[05/15 21:18:14    190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.092, MEM:1904.0M, EPOCH TIME: 1747358294.286295
[05/15 21:18:14    190s] TotalInstCnt at PhyDesignMc Initialization: 1,950
[05/15 21:18:14    190s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:10 mem=1904.0M
[05/15 21:18:14    190s] ### Creating RouteCongInterface, started
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s] #optDebug: {0, 1.000}
[05/15 21:18:14    190s] ### Creating RouteCongInterface, finished
[05/15 21:18:14    190s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 21:18:14    190s] ### Creating LA Mngr. totSessionCpu=0:03:10 mem=1904.0M
[05/15 21:18:14    190s] ### Creating LA Mngr, finished. totSessionCpu=0:03:10 mem=1904.0M
[05/15 21:18:14    190s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1938.3M, EPOCH TIME: 1747358294.613586
[05/15 21:18:14    190s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1938.3M, EPOCH TIME: 1747358294.613825
[05/15 21:18:14    190s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:18:14    190s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 21:18:14    190s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:18:14    190s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 21:18:14    190s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:18:14    190s] Info: violation cost 32.290180 (cap = 0.000000, tran = 32.290180, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:18:14    190s] |     4|    17|    -4.07|     2|     2|    -2.19|     0|     0|     0|     0|    40.97|     0.00|       0|       0|       0|  5.95%|          |         |
[05/15 21:18:14    190s] Info: violation cost 32.029018 (cap = 0.000000, tran = 32.029018, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:18:14    190s] |     3|     8|    -4.07|     2|     2|    -2.19|     0|     0|     0|     0|    40.97|     0.00|       0|       0|       1|  5.95%| 0:00:00.0|  1973.4M|
[05/15 21:18:14    190s] Info: violation cost 32.029018 (cap = 0.000000, tran = 32.029018, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 21:18:14    190s] |     3|     8|    -4.07|     2|     2|    -2.19|     0|     0|     0|     0|    40.97|     0.00|       0|       0|       0|  5.95%| 0:00:00.0|  1973.4M|
[05/15 21:18:14    190s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s] ###############################################################################
[05/15 21:18:14    190s] #
[05/15 21:18:14    190s] #  Large fanout net report:  
[05/15 21:18:14    190s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 21:18:14    190s] #     - current density: 5.95
[05/15 21:18:14    190s] #
[05/15 21:18:14    190s] #  List of high fanout nets:
[05/15 21:18:14    190s] #
[05/15 21:18:14    190s] ###############################################################################
[05/15 21:18:14    190s] Bottom Preferred Layer:
[05/15 21:18:14    190s] +---------------+------------+----------+
[05/15 21:18:14    190s] |     Layer     |    CLK     |   Rule   |
[05/15 21:18:14    190s] +---------------+------------+----------+
[05/15 21:18:14    190s] | Metal3 (z=3)  |         22 | default  |
[05/15 21:18:14    190s] +---------------+------------+----------+
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s] =======================================================================
[05/15 21:18:14    190s]                 Reasons for remaining drv violations
[05/15 21:18:14    190s] =======================================================================
[05/15 21:18:14    190s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s] MultiBuffering failure reasons
[05/15 21:18:14    190s] ------------------------------------------------
[05/15 21:18:14    190s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[05/15 21:18:14    190s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1973.4M) ***
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s] Total-nets :: 1972, Stn-nets :: 23, ratio :: 1.16633 %, Total-len 46181.6, Stn-len 214.11
[05/15 21:18:14    190s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1954.3M, EPOCH TIME: 1747358294.757124
[05/15 21:18:14    190s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.010, MEM:1885.3M, EPOCH TIME: 1747358294.766957
[05/15 21:18:14    190s] TotalInstCnt at PhyDesignMc Destruction: 1,950
[05/15 21:18:14    190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.19
[05/15 21:18:14    190s] *** DrvOpt #9 [finish] : cpu/real = 0:00:00.5/0:00:00.6 (0.9), totSession cpu/real = 0:03:10.5/0:07:33.9 (0.4), mem = 1885.3M
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s] =============================================================================================
[05/15 21:18:14    190s]  Step TAT Report for DrvOpt #9                                                  21.12-s106_1
[05/15 21:18:14    190s] =============================================================================================
[05/15 21:18:14    190s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:18:14    190s] ---------------------------------------------------------------------------------------------
[05/15 21:18:14    190s] [ SlackTraversorInit     ]      1   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 21:18:14    190s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:14    190s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  20.7 % )     0:00:00.1 /  0:00:00.1    0.7
[05/15 21:18:14    190s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  12.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:18:14    190s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:14    190s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 21:18:14    190s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:14    190s] [ OptEval                ]      2   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 21:18:14    190s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:14    190s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:14    190s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:14    190s] [ DrvFindVioNets         ]      3   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.4
[05/15 21:18:14    190s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:14    190s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:14    190s] [ MISC                   ]          0:00:00.3  (  45.8 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:18:14    190s] ---------------------------------------------------------------------------------------------
[05/15 21:18:14    190s]  DrvOpt #9 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.5    0.9
[05/15 21:18:14    190s] ---------------------------------------------------------------------------------------------
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s] End: GigaOpt postEco DRV Optimization
[05/15 21:18:14    190s] **INFO: Flow update: Design timing is met.
[05/15 21:18:14    190s] Running refinePlace -preserveRouting true -hardFence false
[05/15 21:18:14    190s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1885.3M, EPOCH TIME: 1747358294.774956
[05/15 21:18:14    190s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1885.3M, EPOCH TIME: 1747358294.775050
[05/15 21:18:14    190s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1885.3M, EPOCH TIME: 1747358294.775157
[05/15 21:18:14    190s] z: 2, totalTracks: 1
[05/15 21:18:14    190s] z: 4, totalTracks: 1
[05/15 21:18:14    190s] z: 6, totalTracks: 1
[05/15 21:18:14    190s] z: 8, totalTracks: 1
[05/15 21:18:14    190s] #spOpts: N=45 gp_ipad=5 hrOri=1 hrSnap=1 
[05/15 21:18:14    190s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1885.3M, EPOCH TIME: 1747358294.780806
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:18:14    190s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.033, MEM:1885.3M, EPOCH TIME: 1747358294.813504
[05/15 21:18:14    190s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1885.3M, EPOCH TIME: 1747358294.816391
[05/15 21:18:14    190s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1885.3M, EPOCH TIME: 1747358294.816531
[05/15 21:18:14    190s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1885.3MB).
[05/15 21:18:14    190s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.042, MEM:1885.3M, EPOCH TIME: 1747358294.817059
[05/15 21:18:14    190s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.042, MEM:1885.3M, EPOCH TIME: 1747358294.817117
[05/15 21:18:14    190s] TDRefine: refinePlace mode is spiral
[05/15 21:18:14    190s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.13
[05/15 21:18:14    190s] OPERPROF:   Starting RefinePlace at level 2, MEM:1885.3M, EPOCH TIME: 1747358294.817201
[05/15 21:18:14    190s] *** Starting refinePlace (0:03:11 mem=1885.3M) ***
[05/15 21:18:14    190s] Total net bbox length = 3.901e+04 (2.040e+04 1.861e+04) (ext = 2.757e+03)
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:14    190s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1885.3M, EPOCH TIME: 1747358294.823593
[05/15 21:18:14    190s]   Signal wire search tree: 690 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:18:14    190s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.002, MEM:1885.3M, EPOCH TIME: 1747358294.825630
[05/15 21:18:14    190s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:14    190s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s] Starting Small incrNP...
[05/15 21:18:14    190s] User Input Parameters:
[05/15 21:18:14    190s] - Congestion Driven    : Off
[05/15 21:18:14    190s] - Timing Driven        : Off
[05/15 21:18:14    190s] - Area-Violation Based : Off
[05/15 21:18:14    190s] - Start Rollback Level : -5
[05/15 21:18:14    190s] - Legalized            : On
[05/15 21:18:14    190s] - Window Based         : Off
[05/15 21:18:14    190s] - eDen incr mode       : Off
[05/15 21:18:14    190s] - Small incr mode      : On
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1885.3M, EPOCH TIME: 1747358294.836820
[05/15 21:18:14    190s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1885.3M, EPOCH TIME: 1747358294.837716
[05/15 21:18:14    190s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.002, MEM:1885.3M, EPOCH TIME: 1747358294.839482
[05/15 21:18:14    190s] default core: bins with density > 0.750 =  0.00 % ( 0 / 437 )
[05/15 21:18:14    190s] Density distribution unevenness ratio = 73.913%
[05/15 21:18:14    190s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.003, MEM:1885.3M, EPOCH TIME: 1747358294.839600
[05/15 21:18:14    190s] cost 0.430622, thresh 1.000000
[05/15 21:18:14    190s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1885.3M)
[05/15 21:18:14    190s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:18:14    190s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1885.3M, EPOCH TIME: 1747358294.842809
[05/15 21:18:14    190s] Starting refinePlace ...
[05/15 21:18:14    190s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:14    190s] One DDP V2 for no tweak run.
[05/15 21:18:14    190s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:14    190s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 21:18:14    190s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1885.3MB) @(0:03:11 - 0:03:11).
[05/15 21:18:14    190s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:18:14    190s] wireLenOptFixPriorityInst 661 inst fixed
[05/15 21:18:14    190s] 
[05/15 21:18:14    190s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 21:18:14    190s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/15 21:18:14    190s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:18:14    190s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:18:14    190s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1885.3MB) @(0:03:11 - 0:03:11).
[05/15 21:18:14    190s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:18:14    190s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1885.3MB
[05/15 21:18:14    190s] Statistics of distance of Instance movement in refine placement:
[05/15 21:18:14    190s]   maximum (X+Y) =         0.00 um
[05/15 21:18:14    190s]   mean    (X+Y) =         0.00 um
[05/15 21:18:14    190s] Summary Report:
[05/15 21:18:14    190s] Instances move: 0 (out of 1930 movable)
[05/15 21:18:14    190s] Instances flipped: 0
[05/15 21:18:14    190s] Mean displacement: 0.00 um
[05/15 21:18:14    190s] Max displacement: 0.00 um 
[05/15 21:18:14    190s] Total instances moved : 0
[05/15 21:18:14    190s] Ripped up 0 affected routes.
[05/15 21:18:14    190s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.070, REAL:0.114, MEM:1885.3M, EPOCH TIME: 1747358294.956792
[05/15 21:18:14    190s] Total net bbox length = 3.901e+04 (2.040e+04 1.861e+04) (ext = 2.757e+03)
[05/15 21:18:14    190s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1885.3MB
[05/15 21:18:14    190s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1885.3MB) @(0:03:11 - 0:03:11).
[05/15 21:18:14    190s] *** Finished refinePlace (0:03:11 mem=1885.3M) ***
[05/15 21:18:14    190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.13
[05/15 21:18:14    190s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.090, REAL:0.143, MEM:1885.3M, EPOCH TIME: 1747358294.959905
[05/15 21:18:14    190s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1885.3M, EPOCH TIME: 1747358294.960097
[05/15 21:18:14    190s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.009, MEM:1885.3M, EPOCH TIME: 1747358294.969394
[05/15 21:18:14    190s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.130, REAL:0.195, MEM:1885.3M, EPOCH TIME: 1747358294.969566
[05/15 21:18:14    190s] **INFO: Flow update: Design timing is met.
[05/15 21:18:14    190s] **INFO: Flow update: Design timing is met.
[05/15 21:18:14    190s] **INFO: Flow update: Design timing is met.
[05/15 21:18:14    190s] #optDebug: fT-D <X 1 0 0 0>
[05/15 21:18:14    190s] Register exp ratio and priority group on 0 nets on 1988 nets : 
[05/15 21:18:15    190s] 
[05/15 21:18:15    190s] Active setup views:
[05/15 21:18:15    190s]  AnalysisView_WC
[05/15 21:18:15    190s]   Dominating endpoints: 0
[05/15 21:18:15    190s]   Dominating TNS: -0.000
[05/15 21:18:15    190s] 
[05/15 21:18:15    190s] Extraction called for design 'mcs4_pad_frame' of instances=1980 and nets=2004 using extraction engine 'preRoute' .
[05/15 21:18:15    190s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 21:18:15    190s] RC Extraction called in multi-corner(2) mode.
[05/15 21:18:15    190s] RCMode: PreRoute
[05/15 21:18:15    190s]       RC Corner Indexes            0       1   
[05/15 21:18:15    190s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 21:18:15    190s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 21:18:15    190s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 21:18:15    190s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 21:18:15    190s] Shrink Factor                : 1.00000
[05/15 21:18:15    190s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 21:18:15    190s] Using Quantus QRC technology file ...
[05/15 21:18:15    190s] 
[05/15 21:18:15    190s] Trim Metal Layers:
[05/15 21:18:15    190s] LayerId::1 widthSet size::1
[05/15 21:18:15    190s] LayerId::2 widthSet size::1
[05/15 21:18:15    190s] LayerId::3 widthSet size::1
[05/15 21:18:15    190s] LayerId::4 widthSet size::1
[05/15 21:18:15    190s] LayerId::5 widthSet size::1
[05/15 21:18:15    190s] LayerId::6 widthSet size::1
[05/15 21:18:15    190s] LayerId::7 widthSet size::1
[05/15 21:18:15    190s] LayerId::8 widthSet size::1
[05/15 21:18:15    190s] LayerId::9 widthSet size::1
[05/15 21:18:15    190s] LayerId::10 widthSet size::1
[05/15 21:18:15    190s] LayerId::11 widthSet size::1
[05/15 21:18:15    190s] Updating RC grid for preRoute extraction ...
[05/15 21:18:15    190s] eee: pegSigSF::1.070000
[05/15 21:18:15    190s] Initializing multi-corner resistance tables ...
[05/15 21:18:15    190s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/15 21:18:15    190s] eee: l::2 avDens::0.037252 usedTrk::1614.826314 availTrk::43348.500000 sigTrk::1614.826314
[05/15 21:18:15    190s] eee: l::3 avDens::0.038096 usedTrk::1590.868712 availTrk::41760.000000 sigTrk::1590.868712
[05/15 21:18:15    190s] eee: l::4 avDens::0.014125 usedTrk::577.273391 availTrk::40869.000000 sigTrk::577.273391
[05/15 21:18:15    190s] eee: l::5 avDens::0.011356 usedTrk::182.947661 availTrk::16110.000000 sigTrk::182.947661
[05/15 21:18:15    190s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:18:15    190s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:18:15    190s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:18:15    190s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:18:15    190s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:18:15    190s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:18:15    190s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:18:15    190s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.040086 ; aWlH: 0.000000 ; Pmax: 0.805500 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 21:18:15    190s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1851.461M)
[05/15 21:18:15    190s] Starting delay calculation for Setup views
[05/15 21:18:15    190s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:18:15    190s] #################################################################################
[05/15 21:18:15    190s] # Design Stage: PreRoute
[05/15 21:18:15    190s] # Design Name: mcs4_pad_frame
[05/15 21:18:15    190s] # Design Mode: 45nm
[05/15 21:18:15    190s] # Analysis Mode: MMMC OCV 
[05/15 21:18:15    190s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:18:15    190s] # Signoff Settings: SI Off 
[05/15 21:18:15    190s] #################################################################################
[05/15 21:18:15    191s] Calculate early delays in OCV mode...
[05/15 21:18:15    191s] Calculate late delays in OCV mode...
[05/15 21:18:15    191s] Topological Sorting (REAL = 0:00:00.0, MEM = 1859.8M, InitMEM = 1859.8M)
[05/15 21:18:15    191s] Start delay calculation (fullDC) (1 T). (MEM=1859.75)
[05/15 21:18:15    191s] End AAE Lib Interpolated Model. (MEM=1879.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:15    191s] Total number of fetched objects 1988
[05/15 21:18:15    191s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:15    191s] End delay calculation. (MEM=1900.71 CPU=0:00:00.3 REAL=0:00:00.0)
[05/15 21:18:15    191s] End delay calculation (fullDC). (MEM=1900.71 CPU=0:00:00.4 REAL=0:00:00.0)
[05/15 21:18:15    191s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1900.7M) ***
[05/15 21:18:16    191s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:12 mem=1900.7M)
[05/15 21:18:16    191s] Reported timing to dir ./timingReports
[05/15 21:18:16    191s] **optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 1441.5M, totSessionCpu=0:03:12 **
[05/15 21:18:16    191s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1855.7M, EPOCH TIME: 1747358296.021807
[05/15 21:18:16    191s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:1855.7M, EPOCH TIME: 1747358296.056240
[05/15 21:18:18    192s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.967  | 46.036  | 40.967  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.955%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:19, mem = 1442.1M, totSessionCpu=0:03:12 **
[05/15 21:18:18    192s] 
[05/15 21:18:18    192s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:18:18    192s] Deleting Lib Analyzer.
[05/15 21:18:18    192s] 
[05/15 21:18:18    192s] TimeStamp Deleting Cell Server End ...
[05/15 21:18:18    192s] *** Finished optDesign ***
[05/15 21:18:18    192s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 21:18:18    192s] Info: Destroy the CCOpt slew target map.
[05/15 21:18:18    192s] clean pInstBBox. size 0
[05/15 21:18:18    192s] All LLGs are deleted
[05/15 21:18:18    192s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1871.1M, EPOCH TIME: 1747358298.208217
[05/15 21:18:18    192s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.005, MEM:1871.1M, EPOCH TIME: 1747358298.213258
[05/15 21:18:18    192s] Info: pop threads available for lower-level modules during optimization.
[05/15 21:18:18    192s] *** optDesign #2 [finish] : cpu/real = 0:00:15.0/0:00:18.2 (0.8), totSession cpu/real = 0:03:12.2/0:07:37.4 (0.4), mem = 1871.1M
[05/15 21:18:18    192s] 
[05/15 21:18:18    192s] =============================================================================================
[05/15 21:18:18    192s]  Final TAT Report for optDesign #2                                              21.12-s106_1
[05/15 21:18:18    192s] =============================================================================================
[05/15 21:18:18    192s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:18:18    192s] ---------------------------------------------------------------------------------------------
[05/15 21:18:18    192s] [ InitOpt                ]      1   0:00:02.6  (  14.3 % )     0:00:03.8 /  0:00:03.6    0.9
[05/15 21:18:18    192s] [ GlobalOpt              ]      1   0:00:01.6  (   8.6 % )     0:00:01.6 /  0:00:01.4    0.9
[05/15 21:18:18    192s] [ DrvOpt                 ]      2   0:00:01.1  (   5.8 % )     0:00:01.1 /  0:00:01.0    0.9
[05/15 21:18:18    192s] [ AreaOpt                ]      2   0:00:03.5  (  19.3 % )     0:00:03.9 /  0:00:03.5    0.9
[05/15 21:18:18    192s] [ ViewPruning            ]      8   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 21:18:18    192s] [ OptSummaryReport       ]      2   0:00:00.2  (   1.1 % )     0:00:03.3 /  0:00:01.7    0.5
[05/15 21:18:18    192s] [ DrvReport              ]      2   0:00:01.6  (   8.6 % )     0:00:01.6 /  0:00:00.1    0.1
[05/15 21:18:18    192s] [ CongRefineRouteType    ]      2   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 21:18:18    192s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:18:18    192s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:18    192s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.8
[05/15 21:18:18    192s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:18    192s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 21:18:18    192s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 21:18:18    192s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 21:18:18    192s] [ RefinePlace            ]      2   0:00:00.6  (   3.1 % )     0:00:00.6 /  0:00:00.4    0.6
[05/15 21:18:18    192s] [ EarlyGlobalRoute       ]      1   0:00:01.2  (   6.7 % )     0:00:01.2 /  0:00:01.0    0.8
[05/15 21:18:18    192s] [ ExtractRC              ]      2   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 21:18:18    192s] [ TimingUpdate           ]      4   0:00:00.2  (   1.3 % )     0:00:01.8 /  0:00:01.7    0.9
[05/15 21:18:18    192s] [ FullDelayCalc          ]      3   0:00:02.0  (  11.0 % )     0:00:02.0 /  0:00:01.9    1.0
[05/15 21:18:18    192s] [ TimingReport           ]      2   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 21:18:18    192s] [ GenerateReports        ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:18:18    192s] [ MISC                   ]          0:00:01.9  (  10.7 % )     0:00:01.9 /  0:00:01.6    0.8
[05/15 21:18:18    192s] ---------------------------------------------------------------------------------------------
[05/15 21:18:18    192s]  optDesign #2 TOTAL                 0:00:18.2  ( 100.0 % )     0:00:18.2 /  0:00:15.0    0.8
[05/15 21:18:18    192s] ---------------------------------------------------------------------------------------------
[05/15 21:18:18    192s] 
[05/15 21:18:18    192s] # timeDesign -postCTS -prefix postCTS_setup_Setupfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_Setupfix
[05/15 21:18:18    192s] *** timeDesign #7 [begin] : totSession cpu/real = 0:03:12.3/0:07:37.4 (0.4), mem = 1871.1M
[05/15 21:18:18    192s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1771.1M, EPOCH TIME: 1747358298.256185
[05/15 21:18:18    192s] All LLGs are deleted
[05/15 21:18:18    192s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1771.1M, EPOCH TIME: 1747358298.256307
[05/15 21:18:18    192s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1771.1M, EPOCH TIME: 1747358298.256400
[05/15 21:18:18    192s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:1771.1M, EPOCH TIME: 1747358298.259528
[05/15 21:18:18    192s] Start to check current routing status for nets...
[05/15 21:18:18    192s] All nets are already routed correctly.
[05/15 21:18:18    192s] End to check current routing status for nets (mem=1771.1M)
[05/15 21:18:18    192s] Effort level <high> specified for reg2reg path_group
[05/15 21:18:18    192s] All LLGs are deleted
[05/15 21:18:18    192s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1773.1M, EPOCH TIME: 1747358298.348052
[05/15 21:18:18    192s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1773.1M, EPOCH TIME: 1747358298.348575
[05/15 21:18:18    192s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1773.1M, EPOCH TIME: 1747358298.349233
[05/15 21:18:18    192s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1773.1M, EPOCH TIME: 1747358298.351974
[05/15 21:18:18    192s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1773.1M, EPOCH TIME: 1747358298.391395
[05/15 21:18:18    192s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1773.1M, EPOCH TIME: 1747358298.392267
[05/15 21:18:18    192s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1773.1M, EPOCH TIME: 1747358298.401348
[05/15 21:18:18    192s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1773.1M, EPOCH TIME: 1747358298.401670
[05/15 21:18:18    192s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:1773.1M, EPOCH TIME: 1747358298.406728
[05/15 21:18:18    192s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.061, MEM:1773.1M, EPOCH TIME: 1747358298.409951
[05/15 21:18:18    192s] All LLGs are deleted
[05/15 21:18:18    192s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1773.1M, EPOCH TIME: 1747358298.416667
[05/15 21:18:18    192s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1773.1M, EPOCH TIME: 1747358298.419980
[05/15 21:18:20    192s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.967  | 46.036  | 40.967  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:18:20    192s] Density: 5.955%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 21:18:20    192s] Total CPU time: 0.65 sec
[05/15 21:18:20    192s] Total Real time: 2.0 sec
[05/15 21:18:20    192s] Total Memory Usage: 1769.300781 Mbytes
[05/15 21:18:20    192s] Info: pop threads available for lower-level modules during optimization.
[05/15 21:18:20    192s] *** timeDesign #7 [finish] : cpu/real = 0:00:00.7/0:00:02.1 (0.3), totSession cpu/real = 0:03:12.9/0:07:39.5 (0.4), mem = 1769.3M
[05/15 21:18:20    192s] 
[05/15 21:18:20    192s] =============================================================================================
[05/15 21:18:20    192s]  Final TAT Report for timeDesign #7                                             21.12-s106_1
[05/15 21:18:20    192s] =============================================================================================
[05/15 21:18:20    192s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:18:20    192s] ---------------------------------------------------------------------------------------------
[05/15 21:18:20    192s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:20    192s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.3 % )     0:00:01.9 /  0:00:00.5    0.3
[05/15 21:18:20    192s] [ DrvReport              ]      1   0:00:01.4  (  66.4 % )     0:00:01.4 /  0:00:00.1    0.1
[05/15 21:18:20    192s] [ TimingUpdate           ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 21:18:20    192s] [ TimingReport           ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:18:20    192s] [ GenerateReports        ]      1   0:00:00.3  (  13.5 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:18:20    192s] [ MISC                   ]          0:00:00.2  (   8.8 % )     0:00:00.2 /  0:00:00.1    0.6
[05/15 21:18:20    192s] ---------------------------------------------------------------------------------------------
[05/15 21:18:20    192s]  timeDesign #7 TOTAL                0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:00.7    0.3
[05/15 21:18:20    192s] ---------------------------------------------------------------------------------------------
[05/15 21:18:20    192s] 
[05/15 21:18:20    192s] # timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
[05/15 21:18:20    192s] *** timeDesign #8 [begin] : totSession cpu/real = 0:03:12.9/0:07:39.5 (0.4), mem = 1769.3M
[05/15 21:18:20    192s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1733.3M, EPOCH TIME: 1747358300.408772
[05/15 21:18:20    192s] All LLGs are deleted
[05/15 21:18:20    192s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1733.3M, EPOCH TIME: 1747358300.408909
[05/15 21:18:20    192s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1733.3M, EPOCH TIME: 1747358300.409001
[05/15 21:18:20    192s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:1733.3M, EPOCH TIME: 1747358300.412182
[05/15 21:18:20    192s] Start to check current routing status for nets...
[05/15 21:18:20    192s] All nets are already routed correctly.
[05/15 21:18:20    192s] End to check current routing status for nets (mem=1733.3M)
[05/15 21:18:20    192s] Effort level <high> specified for reg2reg path_group
[05/15 21:18:20    193s] *** Enable all active views. ***
[05/15 21:18:20    193s] All LLGs are deleted
[05/15 21:18:20    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1745.6M, EPOCH TIME: 1747358300.604382
[05/15 21:18:20    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1745.6M, EPOCH TIME: 1747358300.607628
[05/15 21:18:20    193s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1745.6M, EPOCH TIME: 1747358300.608350
[05/15 21:18:20    193s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1745.6M, EPOCH TIME: 1747358300.609742
[05/15 21:18:20    193s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1745.6M, EPOCH TIME: 1747358300.650595
[05/15 21:18:20    193s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1745.6M, EPOCH TIME: 1747358300.651361
[05/15 21:18:20    193s] Fast DP-INIT is on for default
[05/15 21:18:20    193s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.051, MEM:1745.6M, EPOCH TIME: 1747358300.660326
[05/15 21:18:20    193s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.056, MEM:1745.6M, EPOCH TIME: 1747358300.664475
[05/15 21:18:20    193s] All LLGs are deleted
[05/15 21:18:20    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1745.6M, EPOCH TIME: 1747358300.673776
[05/15 21:18:20    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1745.6M, EPOCH TIME: 1747358300.674401
[05/15 21:18:20    193s] Starting delay calculation for Hold views
[05/15 21:18:20    193s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:18:20    193s] #################################################################################
[05/15 21:18:20    193s] # Design Stage: PreRoute
[05/15 21:18:20    193s] # Design Name: mcs4_pad_frame
[05/15 21:18:20    193s] # Design Mode: 45nm
[05/15 21:18:20    193s] # Analysis Mode: MMMC OCV 
[05/15 21:18:20    193s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:18:20    193s] # Signoff Settings: SI Off 
[05/15 21:18:20    193s] #################################################################################
[05/15 21:18:20    193s] Calculate late delays in OCV mode...
[05/15 21:18:20    193s] Calculate early delays in OCV mode...
[05/15 21:18:20    193s] Calculate late delays in OCV mode...
[05/15 21:18:20    193s] Calculate early delays in OCV mode...
[05/15 21:18:20    193s] Topological Sorting (REAL = 0:00:00.0, MEM = 1743.6M, InitMEM = 1743.6M)
[05/15 21:18:20    193s] Start delay calculation (fullDC) (1 T). (MEM=1743.59)
[05/15 21:18:20    193s] End AAE Lib Interpolated Model. (MEM=1763.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:21    193s] Total number of fetched objects 1988
[05/15 21:18:21    194s] Total number of fetched objects 1988
[05/15 21:18:21    194s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:21    194s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:21    194s] End delay calculation. (MEM=1800.55 CPU=0:00:00.7 REAL=0:00:01.0)
[05/15 21:18:21    194s] End delay calculation (fullDC). (MEM=1800.55 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 21:18:21    194s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1800.6M) ***
[05/15 21:18:21    194s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:14 mem=1800.6M)
[05/15 21:18:22    194s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.261  |  1.197  |
|           TNS (ns):|-337.842 |-337.842 |  0.000  |
|    Violating Paths:|  1757   |  1757   |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:18:22    194s] Density: 5.955%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 21:18:22    194s] Total CPU time: 1.64 sec
[05/15 21:18:22    194s] Total Real time: 2.0 sec
[05/15 21:18:22    194s] Total Memory Usage: 1719.535156 Mbytes
[05/15 21:18:22    194s] *** timeDesign #8 [finish] : cpu/real = 0:00:01.6/0:00:01.8 (0.9), totSession cpu/real = 0:03:14.5/0:07:41.3 (0.4), mem = 1719.5M
[05/15 21:18:22    194s] 
[05/15 21:18:22    194s] =============================================================================================
[05/15 21:18:22    194s]  Final TAT Report for timeDesign #8                                             21.12-s106_1
[05/15 21:18:22    194s] =============================================================================================
[05/15 21:18:22    194s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:18:22    194s] ---------------------------------------------------------------------------------------------
[05/15 21:18:22    194s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:22    194s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.5 % )     0:00:01.4 /  0:00:01.3    0.9
[05/15 21:18:22    194s] [ TimingUpdate           ]      1   0:00:00.1  (   3.6 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 21:18:22    194s] [ FullDelayCalc          ]      1   0:00:01.0  (  52.8 % )     0:00:01.0 /  0:00:00.9    1.0
[05/15 21:18:22    194s] [ TimingReport           ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:18:22    194s] [ GenerateReports        ]      1   0:00:00.3  (  14.1 % )     0:00:00.3 /  0:00:00.2    0.9
[05/15 21:18:22    194s] [ MISC                   ]          0:00:00.4  (  20.4 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 21:18:22    194s] ---------------------------------------------------------------------------------------------
[05/15 21:18:22    194s]  timeDesign #8 TOTAL                0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.6    0.9
[05/15 21:18:22    194s] ---------------------------------------------------------------------------------------------
[05/15 21:18:22    194s] 
[05/15 21:18:22    194s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 21:18:27    195s] # puts "\n  --  Hold Optimization  --"
# setOptMode -addInstancePrefix postCTShold
<CMD> setOptMode -addInstancePrefix postCTShold
[05/15 21:18:27    195s] # optDesign -postCTS -hold
<CMD> optDesign -postCTS -hold
[05/15 21:18:27    195s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1273.9M, totSessionCpu=0:03:15 **
[05/15 21:18:27    195s] Info: 1 threads available for lower-level modules during optimization.
[05/15 21:18:27    195s] GigaOpt running with 1 threads.
[05/15 21:18:27    195s] **INFO: User settings:
[05/15 21:18:27    195s] setDesignMode -process                              45
[05/15 21:18:27    195s] setExtractRCMode -coupling_c_th                     0.1
[05/15 21:18:27    195s] setExtractRCMode -engine                            preRoute
[05/15 21:18:27    195s] setExtractRCMode -relative_c_th                     1
[05/15 21:18:27    195s] setExtractRCMode -total_c_th                        0
[05/15 21:18:27    195s] setUsefulSkewMode -ecoRoute                         false
[05/15 21:18:27    195s] setDelayCalMode -enable_high_fanout                 true
[05/15 21:18:27    195s] setDelayCalMode -engine                             aae
[05/15 21:18:27    195s] setDelayCalMode -ignoreNetLoad                      false
[05/15 21:18:27    195s] setDelayCalMode -socv_accuracy_mode                 low
[05/15 21:18:27    195s] setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
[05/15 21:18:27    195s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[05/15 21:18:27    195s] setOptMode -addInstancePrefix                       postCTShold
[05/15 21:18:27    195s] setOptMode -autoSetupViews                          { AnalysisView_WC}
[05/15 21:18:27    195s] setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
[05/15 21:18:27    195s] setOptMode -drcMargin                               0
[05/15 21:18:27    195s] setOptMode -fixDrc                                  true
[05/15 21:18:27    195s] setOptMode -fixFanoutLoad                           true
[05/15 21:18:27    195s] setOptMode -preserveAllSequential                   false
[05/15 21:18:27    195s] setOptMode -setupTargetSlack                        0
[05/15 21:18:27    195s] setPlaceMode -honorSoftBlockage                     true
[05/15 21:18:27    195s] setPlaceMode -place_design_floorplan_mode           false
[05/15 21:18:27    195s] setPlaceMode -place_detail_check_route              true
[05/15 21:18:27    195s] setPlaceMode -place_detail_preserve_routing         true
[05/15 21:18:27    195s] setPlaceMode -place_detail_remove_affected_routing  true
[05/15 21:18:27    195s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/15 21:18:27    195s] setPlaceMode -place_global_clock_gate_aware         true
[05/15 21:18:27    195s] setPlaceMode -place_global_cong_effort              high
[05/15 21:18:27    195s] setPlaceMode -place_global_ignore_scan              true
[05/15 21:18:27    195s] setPlaceMode -place_global_ignore_spare             false
[05/15 21:18:27    195s] setPlaceMode -place_global_module_aware_spare       false
[05/15 21:18:27    195s] setPlaceMode -place_global_place_io_pins            true
[05/15 21:18:27    195s] setPlaceMode -place_global_reorder_scan             true
[05/15 21:18:27    195s] setPlaceMode -place_global_uniform_density          true
[05/15 21:18:27    195s] setPlaceMode -powerDriven                           false
[05/15 21:18:27    195s] setPlaceMode -timingDriven                          true
[05/15 21:18:27    195s] setAnalysisMode -analysisType                       onChipVariation
[05/15 21:18:27    195s] setAnalysisMode -checkType                          setup
[05/15 21:18:27    195s] setAnalysisMode -clkSrcPath                         true
[05/15 21:18:27    195s] setAnalysisMode -clockPropagation                   sdcControl
[05/15 21:18:27    195s] setAnalysisMode -skew                               true
[05/15 21:18:27    195s] setAnalysisMode -virtualIPO                         false
[05/15 21:18:27    195s] 
[05/15 21:18:27    195s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 21:18:27    195s] 
[05/15 21:18:27    195s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:18:27    195s] Summary for sequential cells identification: 
[05/15 21:18:27    195s]   Identified SBFF number: 104
[05/15 21:18:27    195s]   Identified MBFF number: 16
[05/15 21:18:27    195s]   Identified SB Latch number: 0
[05/15 21:18:27    195s]   Identified MB Latch number: 0
[05/15 21:18:27    195s]   Not identified SBFF number: 16
[05/15 21:18:27    195s]   Not identified MBFF number: 0
[05/15 21:18:27    195s]   Not identified SB Latch number: 0
[05/15 21:18:27    195s]   Not identified MB Latch number: 0
[05/15 21:18:27    195s]   Number of sequential cells which are not FFs: 32
[05/15 21:18:27    195s]  Visiting view : AnalysisView_WC
[05/15 21:18:27    195s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:27    195s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:27    195s]  Visiting view : AnalysisView_BC
[05/15 21:18:27    195s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:18:27    195s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:18:27    195s]  Visiting view : AnalysisView_WC
[05/15 21:18:27    195s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:27    195s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:27    195s]  Visiting view : AnalysisView_BC
[05/15 21:18:27    195s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:18:27    195s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:18:27    195s] TLC MultiMap info (StdDelay):
[05/15 21:18:27    195s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:18:27    195s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:18:27    195s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 21:18:27    195s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:18:27    195s]  Setting StdDelay to: 38ps
[05/15 21:18:27    195s] 
[05/15 21:18:27    195s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:18:27    195s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 21:18:27    195s] *** optDesign #3 [begin] : totSession cpu/real = 0:03:15.2/0:07:47.0 (0.4), mem = 1734.7M
[05/15 21:18:27    195s] *** InitOpt #4 [begin] : totSession cpu/real = 0:03:15.2/0:07:47.0 (0.4), mem = 1734.7M
[05/15 21:18:27    195s] OPERPROF: Starting DPlace-Init at level 1, MEM:1734.7M, EPOCH TIME: 1747358307.778544
[05/15 21:18:27    195s] z: 2, totalTracks: 1
[05/15 21:18:27    195s] z: 4, totalTracks: 1
[05/15 21:18:27    195s] z: 6, totalTracks: 1
[05/15 21:18:27    195s] z: 8, totalTracks: 1
[05/15 21:18:27    195s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:18:27    195s] All LLGs are deleted
[05/15 21:18:27    195s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1734.7M, EPOCH TIME: 1747358307.783914
[05/15 21:18:27    195s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1734.7M, EPOCH TIME: 1747358307.784487
[05/15 21:18:27    195s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1734.7M, EPOCH TIME: 1747358307.786935
[05/15 21:18:27    195s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1734.7M, EPOCH TIME: 1747358307.788857
[05/15 21:18:27    195s] Core basic site is CoreSite
[05/15 21:18:27    195s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1734.7M, EPOCH TIME: 1747358307.831803
[05/15 21:18:27    195s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.020, MEM:1734.7M, EPOCH TIME: 1747358307.851939
[05/15 21:18:27    195s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:18:27    195s] SiteArray: use 1,548,288 bytes
[05/15 21:18:27    195s] SiteArray: current memory after site array memory allocation 1734.7M
[05/15 21:18:27    195s] SiteArray: FP blocked sites are writable
[05/15 21:18:27    195s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:18:27    195s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1734.7M, EPOCH TIME: 1747358307.865925
[05/15 21:18:27    195s] Process 42130 wires and vias for routing blockage and capacity analysis
[05/15 21:18:27    195s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.017, MEM:1734.7M, EPOCH TIME: 1747358307.882808
[05/15 21:18:27    195s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.099, MEM:1734.7M, EPOCH TIME: 1747358307.888023
[05/15 21:18:27    195s] 
[05/15 21:18:27    195s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:27    195s] OPERPROF:     Starting CMU at level 3, MEM:1734.7M, EPOCH TIME: 1747358307.892401
[05/15 21:18:27    195s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1734.7M, EPOCH TIME: 1747358307.893761
[05/15 21:18:27    195s] 
[05/15 21:18:27    195s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:18:27    195s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.110, MEM:1734.7M, EPOCH TIME: 1747358307.897372
[05/15 21:18:27    195s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1734.7M, EPOCH TIME: 1747358307.900172
[05/15 21:18:27    195s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1734.7M, EPOCH TIME: 1747358307.900290
[05/15 21:18:27    195s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1734.7MB).
[05/15 21:18:27    195s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.126, MEM:1734.7M, EPOCH TIME: 1747358307.904701
[05/15 21:18:27    195s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1734.7M, EPOCH TIME: 1747358307.904972
[05/15 21:18:27    195s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1730.7M, EPOCH TIME: 1747358307.917348
[05/15 21:18:27    195s] 
[05/15 21:18:27    195s] Creating Lib Analyzer ...
[05/15 21:18:27    195s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 21:18:27    195s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 21:18:27    195s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:18:28    195s] 
[05/15 21:18:28    195s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:18:28    196s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:16 mem=1754.8M
[05/15 21:18:28    196s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:16 mem=1754.8M
[05/15 21:18:28    196s] Creating Lib Analyzer, finished. 
[05/15 21:18:28    196s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1305.6M, totSessionCpu=0:03:16 **
[05/15 21:18:28    196s] *** optDesign -postCTS ***
[05/15 21:18:28    196s] DRC Margin: user margin 0.0
[05/15 21:18:28    196s] Hold Target Slack: user slack 0
[05/15 21:18:28    196s] Setup Target Slack: user slack 0;
[05/15 21:18:28    196s] setUsefulSkewMode -ecoRoute false
[05/15 21:18:28    196s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1754.8M, EPOCH TIME: 1747358308.963564
[05/15 21:18:29    196s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.048, MEM:1754.8M, EPOCH TIME: 1747358309.011393
[05/15 21:18:29    196s] 
[05/15 21:18:29    196s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:18:29    196s] Deleting Lib Analyzer.
[05/15 21:18:29    196s] 
[05/15 21:18:29    196s] TimeStamp Deleting Cell Server End ...
[05/15 21:18:29    196s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 21:18:29    196s] 
[05/15 21:18:29    196s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:18:29    196s] Summary for sequential cells identification: 
[05/15 21:18:29    196s]   Identified SBFF number: 104
[05/15 21:18:29    196s]   Identified MBFF number: 16
[05/15 21:18:29    196s]   Identified SB Latch number: 0
[05/15 21:18:29    196s]   Identified MB Latch number: 0
[05/15 21:18:29    196s]   Not identified SBFF number: 16
[05/15 21:18:29    196s]   Not identified MBFF number: 0
[05/15 21:18:29    196s]   Not identified SB Latch number: 0
[05/15 21:18:29    196s]   Not identified MB Latch number: 0
[05/15 21:18:29    196s]   Number of sequential cells which are not FFs: 32
[05/15 21:18:29    196s]  Visiting view : AnalysisView_WC
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:29    196s]  Visiting view : AnalysisView_BC
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:18:29    196s]  Visiting view : AnalysisView_WC
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:29    196s]  Visiting view : AnalysisView_BC
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:18:29    196s] TLC MultiMap info (StdDelay):
[05/15 21:18:29    196s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:18:29    196s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:18:29    196s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 21:18:29    196s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:18:29    196s]  Setting StdDelay to: 38ps
[05/15 21:18:29    196s] 
[05/15 21:18:29    196s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:18:29    196s] 
[05/15 21:18:29    196s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:18:29    196s] 
[05/15 21:18:29    196s] TimeStamp Deleting Cell Server End ...
[05/15 21:18:29    196s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1754.8M, EPOCH TIME: 1747358309.092251
[05/15 21:18:29    196s] All LLGs are deleted
[05/15 21:18:29    196s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1754.8M, EPOCH TIME: 1747358309.092387
[05/15 21:18:29    196s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1754.8M, EPOCH TIME: 1747358309.092486
[05/15 21:18:29    196s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1746.8M, EPOCH TIME: 1747358309.093279
[05/15 21:18:29    196s] Start to check current routing status for nets...
[05/15 21:18:29    196s] All nets are already routed correctly.
[05/15 21:18:29    196s] End to check current routing status for nets (mem=1746.8M)
[05/15 21:18:29    196s] 
[05/15 21:18:29    196s] Creating Lib Analyzer ...
[05/15 21:18:29    196s] 
[05/15 21:18:29    196s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:18:29    196s] Summary for sequential cells identification: 
[05/15 21:18:29    196s]   Identified SBFF number: 104
[05/15 21:18:29    196s]   Identified MBFF number: 16
[05/15 21:18:29    196s]   Identified SB Latch number: 0
[05/15 21:18:29    196s]   Identified MB Latch number: 0
[05/15 21:18:29    196s]   Not identified SBFF number: 16
[05/15 21:18:29    196s]   Not identified MBFF number: 0
[05/15 21:18:29    196s]   Not identified SB Latch number: 0
[05/15 21:18:29    196s]   Not identified MB Latch number: 0
[05/15 21:18:29    196s]   Number of sequential cells which are not FFs: 32
[05/15 21:18:29    196s]  Visiting view : AnalysisView_WC
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:29    196s]  Visiting view : AnalysisView_BC
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:18:29    196s]  Visiting view : AnalysisView_WC
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:29    196s]  Visiting view : AnalysisView_BC
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:18:29    196s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:18:29    196s] TLC MultiMap info (StdDelay):
[05/15 21:18:29    196s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:18:29    196s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:18:29    196s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 21:18:29    196s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:18:29    196s]  Setting StdDelay to: 38ps
[05/15 21:18:29    196s] 
[05/15 21:18:29    196s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:18:29    196s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 21:18:29    196s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 21:18:29    196s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:18:29    196s] 
[05/15 21:18:29    196s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:18:30    197s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:17 mem=1756.8M
[05/15 21:18:30    197s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:17 mem=1756.8M
[05/15 21:18:30    197s] Creating Lib Analyzer, finished. 
[05/15 21:18:30    197s] #optDebug: Start CG creation (mem=1785.4M)
[05/15 21:18:30    197s]  ...initializing CG  maxDriveDist 1351.515500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 135.151500 
[05/15 21:18:30    197s] (cpu=0:00:00.2, mem=1980.7M)
[05/15 21:18:30    197s]  ...processing cgPrt (cpu=0:00:00.2, mem=1980.7M)
[05/15 21:18:30    197s]  ...processing cgEgp (cpu=0:00:00.2, mem=1980.7M)
[05/15 21:18:30    197s]  ...processing cgPbk (cpu=0:00:00.2, mem=1980.7M)
[05/15 21:18:30    197s]  ...processing cgNrb(cpu=0:00:00.2, mem=1980.7M)
[05/15 21:18:30    197s]  ...processing cgObs (cpu=0:00:00.2, mem=1980.7M)
[05/15 21:18:30    197s]  ...processing cgCon (cpu=0:00:00.2, mem=1980.7M)
[05/15 21:18:30    197s]  ...processing cgPdm (cpu=0:00:00.2, mem=1980.7M)
[05/15 21:18:30    197s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1980.7M)
[05/15 21:18:30    197s] Compute RC Scale Done ...
[05/15 21:18:30    197s] *** InitOpt #4 [finish] : cpu/real = 0:00:02.5/0:00:02.6 (1.0), totSession cpu/real = 0:03:17.7/0:07:49.6 (0.4), mem = 1971.2M
[05/15 21:18:30    197s] 
[05/15 21:18:30    197s] =============================================================================================
[05/15 21:18:30    197s]  Step TAT Report for InitOpt #4                                                 21.12-s106_1
[05/15 21:18:30    197s] =============================================================================================
[05/15 21:18:30    197s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:18:30    197s] ---------------------------------------------------------------------------------------------
[05/15 21:18:30    197s] [ CellServerInit         ]      2   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.0    0.6
[05/15 21:18:30    197s] [ LibAnalyzerInit        ]      2   0:00:02.0  (  77.6 % )     0:00:02.0 /  0:00:02.0    1.0
[05/15 21:18:30    197s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:30    197s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 21:18:30    197s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:30    197s] [ MISC                   ]          0:00:00.3  (  13.2 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:18:30    197s] ---------------------------------------------------------------------------------------------
[05/15 21:18:30    197s]  InitOpt #4 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.5    1.0
[05/15 21:18:30    197s] ---------------------------------------------------------------------------------------------
[05/15 21:18:30    197s] 
[05/15 21:18:30    197s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:18:30    197s] ### Creating PhyDesignMc. totSessionCpu=0:03:18 mem=1971.2M
[05/15 21:18:30    197s] OPERPROF: Starting DPlace-Init at level 1, MEM:1971.2M, EPOCH TIME: 1747358310.387420
[05/15 21:18:30    197s] z: 2, totalTracks: 1
[05/15 21:18:30    197s] z: 4, totalTracks: 1
[05/15 21:18:30    197s] z: 6, totalTracks: 1
[05/15 21:18:30    197s] z: 8, totalTracks: 1
[05/15 21:18:30    197s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:18:30    197s] All LLGs are deleted
[05/15 21:18:30    197s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1971.2M, EPOCH TIME: 1747358310.394549
[05/15 21:18:30    197s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1971.2M, EPOCH TIME: 1747358310.395116
[05/15 21:18:30    197s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1971.2M, EPOCH TIME: 1747358310.395713
[05/15 21:18:30    197s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1971.2M, EPOCH TIME: 1747358310.399827
[05/15 21:18:30    197s] Core basic site is CoreSite
[05/15 21:18:30    197s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1971.2M, EPOCH TIME: 1747358310.441910
[05/15 21:18:30    197s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.017, MEM:1971.2M, EPOCH TIME: 1747358310.458551
[05/15 21:18:30    197s] Fast DP-INIT is on for default
[05/15 21:18:30    197s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:18:30    197s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.070, MEM:1971.2M, EPOCH TIME: 1747358310.469341
[05/15 21:18:30    197s] 
[05/15 21:18:30    197s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:30    197s] 
[05/15 21:18:30    197s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:18:30    197s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.081, MEM:1971.2M, EPOCH TIME: 1747358310.476701
[05/15 21:18:30    197s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1971.2M, EPOCH TIME: 1747358310.479130
[05/15 21:18:30    197s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1971.2M, EPOCH TIME: 1747358310.479278
[05/15 21:18:30    197s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1971.2MB).
[05/15 21:18:30    197s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.093, MEM:1971.2M, EPOCH TIME: 1747358310.479955
[05/15 21:18:30    197s] TotalInstCnt at PhyDesignMc Initialization: 1,950
[05/15 21:18:30    197s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:18 mem=1971.2M
[05/15 21:18:30    197s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1971.2M, EPOCH TIME: 1747358310.491014
[05/15 21:18:30    197s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1859.2M, EPOCH TIME: 1747358310.503407
[05/15 21:18:30    197s] TotalInstCnt at PhyDesignMc Destruction: 1,950
[05/15 21:18:30    197s] GigaOpt Hold Optimizer is used
[05/15 21:18:30    197s] Deleting Lib Analyzer.
[05/15 21:18:30    197s] End AAE Lib Interpolated Model. (MEM=1859.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:30    197s] 
[05/15 21:18:30    197s] Creating Lib Analyzer ...
[05/15 21:18:30    197s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 21:18:30    197s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 21:18:30    197s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:18:30    197s] 
[05/15 21:18:30    197s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:18:31    198s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:19 mem=1859.2M
[05/15 21:18:31    198s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:19 mem=1859.2M
[05/15 21:18:31    198s] Creating Lib Analyzer, finished. 
[05/15 21:18:31    198s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:19 mem=1859.2M ***
[05/15 21:18:31    198s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:03:18.8/0:07:50.7 (0.4), mem = 1859.2M
[05/15 21:18:31    198s] Effort level <high> specified for reg2reg path_group
[05/15 21:18:31    198s] 
[05/15 21:18:31    198s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:18:31    198s] Deleting Lib Analyzer.
[05/15 21:18:31    198s] 
[05/15 21:18:31    198s] TimeStamp Deleting Cell Server End ...
[05/15 21:18:31    199s] Starting delay calculation for Hold views
[05/15 21:18:31    199s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:18:31    199s] #################################################################################
[05/15 21:18:31    199s] # Design Stage: PreRoute
[05/15 21:18:31    199s] # Design Name: mcs4_pad_frame
[05/15 21:18:31    199s] # Design Mode: 45nm
[05/15 21:18:31    199s] # Analysis Mode: MMMC OCV 
[05/15 21:18:31    199s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:18:31    199s] # Signoff Settings: SI Off 
[05/15 21:18:31    199s] #################################################################################
[05/15 21:18:31    199s] Calculate late delays in OCV mode...
[05/15 21:18:31    199s] Calculate early delays in OCV mode...
[05/15 21:18:31    199s] Calculate late delays in OCV mode...
[05/15 21:18:31    199s] Calculate early delays in OCV mode...
[05/15 21:18:31    199s] Topological Sorting (REAL = 0:00:00.0, MEM = 1859.2M, InitMEM = 1859.2M)
[05/15 21:18:31    199s] Start delay calculation (fullDC) (1 T). (MEM=1859.17)
[05/15 21:18:31    199s] End AAE Lib Interpolated Model. (MEM=1879.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:32    199s] Total number of fetched objects 1988
[05/15 21:18:32    199s] Total number of fetched objects 1988
[05/15 21:18:32    199s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:32    199s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:32    199s] End delay calculation. (MEM=1910.87 CPU=0:00:00.7 REAL=0:00:01.0)
[05/15 21:18:32    199s] End delay calculation (fullDC). (MEM=1910.87 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 21:18:32    199s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1910.9M) ***
[05/15 21:18:32    200s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:20 mem=1910.9M)
[05/15 21:18:33    200s] 
[05/15 21:18:33    200s] Active hold views:
[05/15 21:18:33    200s]  AnalysisView_BC
[05/15 21:18:33    200s]   Dominating endpoints: 1813
[05/15 21:18:33    200s]   Dominating TNS: -337.844
[05/15 21:18:33    200s] 
[05/15 21:18:33    200s] Done building cte hold timing graph (fixHold) cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:03:20 mem=1942.1M ***
[05/15 21:18:33    200s] Done building hold timer [6870 node(s), 8759 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:03:21 mem=1942.1M ***
[05/15 21:18:33    200s] Starting delay calculation for Setup views
[05/15 21:18:33    200s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:18:33    200s] #################################################################################
[05/15 21:18:33    200s] # Design Stage: PreRoute
[05/15 21:18:33    200s] # Design Name: mcs4_pad_frame
[05/15 21:18:33    200s] # Design Mode: 45nm
[05/15 21:18:33    200s] # Analysis Mode: MMMC OCV 
[05/15 21:18:33    200s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:18:33    200s] # Signoff Settings: SI Off 
[05/15 21:18:33    200s] #################################################################################
[05/15 21:18:33    200s] Calculate early delays in OCV mode...
[05/15 21:18:33    200s] Calculate late delays in OCV mode...
[05/15 21:18:33    200s] Topological Sorting (REAL = 0:00:00.0, MEM = 1922.1M, InitMEM = 1922.1M)
[05/15 21:18:33    200s] Start delay calculation (fullDC) (1 T). (MEM=1922.13)
[05/15 21:18:33    200s] End AAE Lib Interpolated Model. (MEM=1942.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:33    201s] Total number of fetched objects 1988
[05/15 21:18:34    201s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[05/15 21:18:34    201s] End delay calculation. (MEM=1910.87 CPU=0:00:00.3 REAL=0:00:01.0)
[05/15 21:18:34    201s] End delay calculation (fullDC). (MEM=1910.87 CPU=0:00:00.4 REAL=0:00:01.0)
[05/15 21:18:34    201s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1910.9M) ***
[05/15 21:18:34    201s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:03:21 mem=1910.9M)
[05/15 21:18:34    201s] Done building cte setup timing graph (fixHold) cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:03:21 mem=1910.9M ***
[05/15 21:18:34    201s] *info: category slack lower bound [L 0.0] default
[05/15 21:18:34    201s] *info: category slack lower bound [H 0.0] reg2reg 
[05/15 21:18:34    201s] --------------------------------------------------- 
[05/15 21:18:34    201s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/15 21:18:34    201s] --------------------------------------------------- 
[05/15 21:18:34    201s]          WNS    reg2regWNS
[05/15 21:18:34    201s]    40.967 ns     46.036 ns
[05/15 21:18:34    201s] --------------------------------------------------- 
[05/15 21:18:34    201s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 21:18:34    201s] 
[05/15 21:18:34    201s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:18:34    201s] Summary for sequential cells identification: 
[05/15 21:18:34    201s]   Identified SBFF number: 104
[05/15 21:18:34    201s]   Identified MBFF number: 16
[05/15 21:18:34    201s]   Identified SB Latch number: 0
[05/15 21:18:34    201s]   Identified MB Latch number: 0
[05/15 21:18:34    201s]   Not identified SBFF number: 16
[05/15 21:18:34    201s]   Not identified MBFF number: 0
[05/15 21:18:34    201s]   Not identified SB Latch number: 0
[05/15 21:18:34    201s]   Not identified MB Latch number: 0
[05/15 21:18:34    201s]   Number of sequential cells which are not FFs: 32
[05/15 21:18:34    201s]  Visiting view : AnalysisView_WC
[05/15 21:18:34    201s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:34    201s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:34    201s]  Visiting view : AnalysisView_WC
[05/15 21:18:34    201s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:34    201s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:34    201s] TLC MultiMap info (StdDelay):
[05/15 21:18:34    201s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:18:34    201s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:18:34    201s]  Setting StdDelay to: 38ps
[05/15 21:18:34    201s] 
[05/15 21:18:34    201s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:18:34    201s] 
[05/15 21:18:34    201s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:18:34    201s] 
[05/15 21:18:34    201s] TimeStamp Deleting Cell Server End ...
[05/15 21:18:34    201s] 
[05/15 21:18:34    201s] Creating Lib Analyzer ...
[05/15 21:18:34    201s] 
[05/15 21:18:34    201s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:18:34    201s] Summary for sequential cells identification: 
[05/15 21:18:34    201s]   Identified SBFF number: 104
[05/15 21:18:34    201s]   Identified MBFF number: 16
[05/15 21:18:34    201s]   Identified SB Latch number: 0
[05/15 21:18:34    201s]   Identified MB Latch number: 0
[05/15 21:18:34    201s]   Not identified SBFF number: 16
[05/15 21:18:34    201s]   Not identified MBFF number: 0
[05/15 21:18:34    201s]   Not identified SB Latch number: 0
[05/15 21:18:34    201s]   Not identified MB Latch number: 0
[05/15 21:18:34    201s]   Number of sequential cells which are not FFs: 32
[05/15 21:18:34    201s]  Visiting view : AnalysisView_WC
[05/15 21:18:34    201s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:34    201s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:34    201s]  Visiting view : AnalysisView_WC
[05/15 21:18:34    201s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:34    201s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:34    201s] TLC MultiMap info (StdDelay):
[05/15 21:18:34    201s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:18:34    201s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:18:34    201s]  Setting StdDelay to: 38ps
[05/15 21:18:34    201s] 
[05/15 21:18:34    201s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:18:34    201s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 21:18:34    201s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 21:18:34    201s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:18:34    201s] 
[05/15 21:18:34    201s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:18:35    202s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:22 mem=1926.9M
[05/15 21:18:35    202s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:22 mem=1926.9M
[05/15 21:18:35    202s] Creating Lib Analyzer, finished. 
[05/15 21:18:35    202s] 
[05/15 21:18:35    202s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[05/15 21:18:35    202s] *Info: worst delay setup view: AnalysisView_WC
[05/15 21:18:35    202s] Footprint list for hold buffering (delay unit: ps)
[05/15 21:18:35    202s] =================================================================
[05/15 21:18:35    202s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/15 21:18:35    202s] ------------------------------------------------------------------
[05/15 21:18:35    202s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[05/15 21:18:35    202s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[05/15 21:18:35    202s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[05/15 21:18:35    202s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[05/15 21:18:35    202s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[05/15 21:18:35    202s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[05/15 21:18:35    202s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[05/15 21:18:35    202s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[05/15 21:18:35    202s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[05/15 21:18:35    202s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[05/15 21:18:35    202s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[05/15 21:18:35    202s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[05/15 21:18:35    202s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[05/15 21:18:35    202s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[05/15 21:18:35    202s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[05/15 21:18:35    202s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[05/15 21:18:35    202s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[05/15 21:18:35    202s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[05/15 21:18:35    202s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[05/15 21:18:35    202s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[05/15 21:18:35    202s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[05/15 21:18:35    202s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[05/15 21:18:35    202s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[05/15 21:18:35    202s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[05/15 21:18:35    202s] =================================================================
[05/15 21:18:35    202s] Hold Timer stdDelay = 38.0ps
[05/15 21:18:35    202s]  Visiting view : AnalysisView_BC
[05/15 21:18:35    202s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:18:35    202s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:18:35    202s] Hold Timer stdDelay =  9.9ps (AnalysisView_BC)
[05/15 21:18:35    202s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1926.9M, EPOCH TIME: 1747358315.179184
[05/15 21:18:35    202s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.047, MEM:1926.9M, EPOCH TIME: 1747358315.226300
[05/15 21:18:35    202s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC
Hold views included:
 AnalysisView_WC AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.967  | 46.036  | 40.967  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.261  |  1.197  |
|           TNS (ns):|-337.842 |-337.842 |  0.000  |
|    Violating Paths:|  1757   |  1757   |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.955%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1453.4M, totSessionCpu=0:03:22 **
[05/15 21:18:35    202s] *** BuildHoldData #1 [finish] : cpu/real = 0:00:03.5/0:00:03.8 (0.9), totSession cpu/real = 0:03:22.4/0:07:54.5 (0.4), mem = 1891.0M
[05/15 21:18:35    202s] 
[05/15 21:18:35    202s] =============================================================================================
[05/15 21:18:35    202s]  Step TAT Report for BuildHoldData #1                                           21.12-s106_1
[05/15 21:18:35    202s] =============================================================================================
[05/15 21:18:35    202s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:18:35    202s] ---------------------------------------------------------------------------------------------
[05/15 21:18:35    202s] [ ViewPruning            ]      5   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 21:18:35    202s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.6
[05/15 21:18:35    202s] [ DrvReport              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 21:18:35    202s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 21:18:35    202s] [ CellServerInit         ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 21:18:35    202s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  20.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/15 21:18:35    202s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:35    202s] [ HoldTimerInit          ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:18:35    202s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:35    202s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[05/15 21:18:35    202s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 21:18:35    202s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:35    202s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    0.9
[05/15 21:18:35    202s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:35    202s] [ TimingUpdate           ]      4   0:00:00.2  (   4.4 % )     0:00:01.6 /  0:00:01.5    1.0
[05/15 21:18:35    202s] [ FullDelayCalc          ]      2   0:00:01.4  (  36.7 % )     0:00:01.4 /  0:00:01.3    1.0
[05/15 21:18:35    202s] [ TimingReport           ]      2   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:18:35    202s] [ MISC                   ]          0:00:00.6  (  16.3 % )     0:00:00.6 /  0:00:00.6    0.9
[05/15 21:18:35    202s] ---------------------------------------------------------------------------------------------
[05/15 21:18:35    202s]  BuildHoldData #1 TOTAL             0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.5    0.9
[05/15 21:18:35    202s] ---------------------------------------------------------------------------------------------
[05/15 21:18:35    202s] 
[05/15 21:18:35    202s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:03:22.4/0:07:54.5 (0.4), mem = 1891.0M
[05/15 21:18:35    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.20
[05/15 21:18:35    202s] ### Creating LA Mngr. totSessionCpu=0:03:22 mem=1891.0M
[05/15 21:18:35    202s] ### Creating LA Mngr, finished. totSessionCpu=0:03:22 mem=1891.0M
[05/15 21:18:35    202s] HoldSingleBuffer minRootGain=0.000
[05/15 21:18:35    202s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[05/15 21:18:35    202s] HoldSingleBuffer minRootGain=0.000
[05/15 21:18:35    202s] HoldSingleBuffer minRootGain=0.000
[05/15 21:18:35    202s] HoldSingleBuffer minRootGain=0.000
[05/15 21:18:35    202s] *info: Run optDesign holdfix with 1 thread.
[05/15 21:18:35    202s] Info: 21 io nets excluded
[05/15 21:18:35    202s] Info: 15 nets with fixed/cover wires excluded.
[05/15 21:18:35    202s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:18:35    202s] --------------------------------------------------- 
[05/15 21:18:35    202s]    Hold Timing Summary  - Initial 
[05/15 21:18:35    202s] --------------------------------------------------- 
[05/15 21:18:35    202s]  Target slack:       0.0000 ns
[05/15 21:18:35    202s]  View: AnalysisView_BC 
[05/15 21:18:35    202s]    WNS:      -0.2612
[05/15 21:18:35    202s]    TNS:    -337.8438
[05/15 21:18:35    202s]    VP :         1757
[05/15 21:18:35    202s]    Worst hold path end point: mcs4_core_clockgen_clockdiv_reg[0]/D 
[05/15 21:18:35    202s] --------------------------------------------------- 
[05/15 21:18:35    202s] Info: Done creating the CCOpt slew target map.
[05/15 21:18:35    202s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:18:35    202s] ### Creating PhyDesignMc. totSessionCpu=0:03:22 mem=1948.2M
[05/15 21:18:35    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:1948.2M, EPOCH TIME: 1747358315.394010
[05/15 21:18:35    202s] z: 2, totalTracks: 1
[05/15 21:18:35    202s] z: 4, totalTracks: 1
[05/15 21:18:35    202s] z: 6, totalTracks: 1
[05/15 21:18:35    202s] z: 8, totalTracks: 1
[05/15 21:18:35    202s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:18:35    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1948.2M, EPOCH TIME: 1747358315.399438
[05/15 21:18:35    202s] 
[05/15 21:18:35    202s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:35    202s] 
[05/15 21:18:35    202s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:18:35    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.057, MEM:1948.2M, EPOCH TIME: 1747358315.456718
[05/15 21:18:35    202s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1948.2M, EPOCH TIME: 1747358315.456870
[05/15 21:18:35    202s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1948.2M, EPOCH TIME: 1747358315.456974
[05/15 21:18:35    202s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1948.2MB).
[05/15 21:18:35    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.067, MEM:1948.2M, EPOCH TIME: 1747358315.460735
[05/15 21:18:35    202s] TotalInstCnt at PhyDesignMc Initialization: 1,950
[05/15 21:18:35    202s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:22 mem=1948.2M
[05/15 21:18:35    202s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1948.2M, EPOCH TIME: 1747358315.507423
[05/15 21:18:35    202s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1948.2M, EPOCH TIME: 1747358315.507613
[05/15 21:18:35    202s] 
[05/15 21:18:35    202s] *** Starting Core Fixing (fixHold) cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:03:23 mem=1948.2M density=5.955% ***
[05/15 21:18:35    202s] Optimizer Target Slack 0.000 StdDelay is 0.03800  
[05/15 21:18:35    202s] ### Creating RouteCongInterface, started
[05/15 21:18:35    202s] 
[05/15 21:18:35    202s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 21:18:35    202s] 
[05/15 21:18:35    202s] #optDebug: {0, 0.900}
[05/15 21:18:35    202s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.967  | 46.036  | 40.967  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 5.955%
------------------------------------------------------------------
[05/15 21:18:35    202s] *info: Hold Batch Commit is enabled
[05/15 21:18:35    202s] *info: Levelized Batch Commit is enabled
[05/15 21:18:35    202s] 
[05/15 21:18:35    202s] Phase I ......
[05/15 21:18:35    202s] Executing transform: ECO Safe Resize
[05/15 21:18:35    202s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:18:35    202s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 21:18:35    202s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:18:35    202s] Worst hold path end point:
[05/15 21:18:35    202s]   mcs4_core_clockgen_clockdiv_reg[0]/D
[05/15 21:18:35    202s]     net: mcs4_core_n_24509 (nrTerm=2)
[05/15 21:18:35    202s] |   0|  -0.261|  -337.84|    1757|          0|       0(     0)|    5.95%|   0:00:00.0|  1974.2M|
[05/15 21:18:35    202s] Worst hold path end point:
[05/15 21:18:35    202s]   mcs4_core_clockgen_clockdiv_reg[0]/D
[05/15 21:18:35    202s]     net: mcs4_core_n_24509 (nrTerm=2)
[05/15 21:18:35    202s] |   1|  -0.261|  -337.84|    1757|          0|       0(     0)|    5.95%|   0:00:00.0|  1974.2M|
[05/15 21:18:35    202s] 
[05/15 21:18:35    202s] Capturing REF for hold ...
[05/15 21:18:35    202s]    Hold Timing Snapshot: (REF)
[05/15 21:18:35    202s]              All PG WNS: -0.261
[05/15 21:18:35    202s]              All PG TNS: -337.844
[05/15 21:18:35    202s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:18:35    202s] Executing transform: AddBuffer + LegalResize
[05/15 21:18:35    202s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:18:35    202s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 21:18:35    202s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:18:35    202s] Worst hold path end point:
[05/15 21:18:35    202s]   mcs4_core_clockgen_clockdiv_reg[0]/D
[05/15 21:18:35    202s]     net: mcs4_core_n_24509 (nrTerm=2)
[05/15 21:18:35    202s] |   0|  -0.261|  -337.84|    1757|          0|       0(     0)|    5.95%|   0:00:00.0|  1974.2M|
[05/15 21:18:41    208s] Worst hold path end point:
[05/15 21:18:41    208s]   mcs4_core_i4004_tio_board_data_o_reg[3]/D
[05/15 21:18:41    208s]     net: mcs4_core_i4004_tio_board_data_o[3] (nrTerm=3)
[05/15 21:18:41    208s] |   1|  -0.253|  -176.35|    1699|        749|       0(     0)|   11.94%|   0:00:06.0|  2015.5M|
[05/15 21:18:46    213s] Worst hold path end point:
[05/15 21:18:46    213s]   mcs4_core_i4004_tio_board_data_o_reg[3]/D
[05/15 21:18:46    213s]     net: mcs4_core_i4004_tio_board_data_o[3] (nrTerm=3)
[05/15 21:18:46    213s] |   2|  -0.253|   -27.56|     919|        712|       0(     0)|   17.60%|   0:00:05.0|  2015.5M|
[05/15 21:18:50    217s] Worst hold path end point:
[05/15 21:18:50    217s]   mcs4_core_i4004_tio_board_data_o_reg[3]/D
[05/15 21:18:50    217s]     net: mcs4_core_i4004_tio_board_data_o[3] (nrTerm=3)
[05/15 21:18:50    217s] |   3|  -0.253|    -2.22|     421|        622|       2(     2)|   19.16%|   0:00:04.0|  2015.5M|
[05/15 21:18:53    220s] Worst hold path end point:
[05/15 21:18:53    220s]   mcs4_core_i4004_tio_board_data_o_reg[3]/D
[05/15 21:18:53    220s]     net: mcs4_core_i4004_tio_board_data_o[3] (nrTerm=3)
[05/15 21:18:53    220s] |   4|  -0.253|    -0.76|       3|        384|       3(     3)|   19.69%|   0:00:03.0|  2015.5M|
[05/15 21:18:53    220s] Worst hold path end point:
[05/15 21:18:53    220s]   mcs4_core_i4004_tio_board_data_o_reg[3]/D
[05/15 21:18:53    220s]     net: mcs4_core_i4004_tio_board_data_o[3] (nrTerm=3)
[05/15 21:18:53    220s] |   5|  -0.253|    -0.76|       3|          0|       0(     0)|   19.69%|   0:00:00.0|  2015.5M|
[05/15 21:18:53    220s] 
[05/15 21:18:53    220s] Capturing REF for hold ...
[05/15 21:18:53    220s]    Hold Timing Snapshot: (REF)
[05/15 21:18:53    220s]              All PG WNS: -0.253
[05/15 21:18:53    220s]              All PG TNS: -0.758
[05/15 21:18:53    220s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:18:53    220s] 
[05/15 21:18:53    220s] *info:    Total 2467 cells added for Phase I
[05/15 21:18:53    220s] *info:        in which 0 is ripple commits (0.000%)
[05/15 21:18:53    220s] *info:    Total 5 instances resized for Phase I
[05/15 21:18:53    220s] *info:        in which 5 FF resizing 
[05/15 21:18:53    220s] *info:        in which 0 ripple resizing (0.000%)
[05/15 21:18:53    220s] --------------------------------------------------- 
[05/15 21:18:53    220s]    Hold Timing Summary  - Phase I 
[05/15 21:18:53    220s] --------------------------------------------------- 
[05/15 21:18:53    220s]  Target slack:       0.0000 ns
[05/15 21:18:53    220s]  View: AnalysisView_BC 
[05/15 21:18:53    220s]    WNS:      -0.2530
[05/15 21:18:53    220s]    TNS:      -0.7583
[05/15 21:18:53    220s]    VP :            3
[05/15 21:18:53    220s]    Worst hold path end point: mcs4_core_i4004_tio_board_data_o_reg[3]/D 
[05/15 21:18:53    220s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.601  | 42.738  | 40.601  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 19.691%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/15 21:18:53    220s] *info: Hold Batch Commit is enabled
[05/15 21:18:53    220s] *info: Levelized Batch Commit is enabled
[05/15 21:18:53    220s] 
[05/15 21:18:53    220s] Phase II ......
[05/15 21:18:53    220s] Executing transform: AddBuffer
[05/15 21:18:53    220s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:18:53    220s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 21:18:53    220s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:18:53    220s] Worst hold path end point:
[05/15 21:18:53    220s]   mcs4_core_i4004_tio_board_data_o_reg[3]/D
[05/15 21:18:53    220s]     net: mcs4_core_i4004_tio_board_data_o[3] (nrTerm=3)
[05/15 21:18:53    220s] |   0|  -0.253|    -0.76|       3|          0|       0(     0)|   19.69%|   0:00:00.0|  2025.5M|
[05/15 21:18:53    220s] Worst hold path end point:
[05/15 21:18:53    220s]   mcs4_core_i4004_tio_board_data_o_reg[3]/D
[05/15 21:18:53    220s]     net: mcs4_core_i4004_tio_board_data_o[3] (nrTerm=3)
[05/15 21:18:53    220s] |   1|  -0.253|    -0.76|       3|          0|       0(     0)|   19.69%|   0:00:00.0|  2025.5M|
[05/15 21:18:53    220s] 
[05/15 21:18:53    220s] Capturing REF for hold ...
[05/15 21:18:53    220s]    Hold Timing Snapshot: (REF)
[05/15 21:18:53    220s]              All PG WNS: -0.253
[05/15 21:18:53    220s]              All PG TNS: -0.758
[05/15 21:18:53    220s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:18:53    220s] --------------------------------------------------- 
[05/15 21:18:53    220s]    Hold Timing Summary  - Phase II 
[05/15 21:18:53    220s] --------------------------------------------------- 
[05/15 21:18:53    220s]  Target slack:       0.0000 ns
[05/15 21:18:53    220s]  View: AnalysisView_BC 
[05/15 21:18:53    220s]    WNS:      -0.2530
[05/15 21:18:53    220s]    TNS:      -0.7583
[05/15 21:18:53    220s]    VP :            3
[05/15 21:18:53    220s]    Worst hold path end point: mcs4_core_i4004_tio_board_data_o_reg[3]/D 
[05/15 21:18:53    220s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.601  | 42.738  | 40.601  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 19.691%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/15 21:18:53    220s] *info: Hold Batch Commit is enabled
[05/15 21:18:53    220s] *info: Levelized Batch Commit is enabled
[05/15 21:18:53    220s] 
[05/15 21:18:53    220s] Phase III ......
[05/15 21:18:53    220s] Executing transform: AddBuffer + LegalResize
[05/15 21:18:53    220s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:18:53    220s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 21:18:53    220s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:18:53    220s] Worst hold path end point:
[05/15 21:18:53    220s]   mcs4_core_i4004_tio_board_data_o_reg[3]/D
[05/15 21:18:53    220s]     net: mcs4_core_i4004_tio_board_data_o[3] (nrTerm=3)
[05/15 21:18:53    220s] |   0|  -0.253|    -0.76|       3|          0|       0(     0)|   19.69%|   0:00:00.0|  2025.5M|
[05/15 21:18:53    220s] Worst hold path end point:
[05/15 21:18:53    220s]   mcs4_core_i4004_tio_board_data_o_reg[1]/D
[05/15 21:18:53    220s]     net: FE_PHN2617_mcs4_core_i4004_tio_board_data_o_1 (nrTerm=2)
[05/15 21:18:53    220s] |   1|  -0.139|    -0.41|       3|          3|       0(     0)|   19.72%|   0:00:00.0|  2025.5M|
[05/15 21:18:53    220s] Worst hold path end point:
[05/15 21:18:53    220s]   mcs4_core_i4004_tio_board_data_o_reg[1]/D
[05/15 21:18:53    220s]     net: FE_PHN2617_mcs4_core_i4004_tio_board_data_o_1 (nrTerm=2)
[05/15 21:18:53    220s] |   2|  -0.031|    -0.09|       3|          3|       0(     0)|   19.74%|   0:00:00.0|  2025.5M|
[05/15 21:18:53    220s] |   3|   0.000|     0.00|       0|          3|       0(     0)|   19.75%|   0:00:00.0|  2025.5M|
[05/15 21:18:53    220s] 
[05/15 21:18:53    220s] Capturing REF for hold ...
[05/15 21:18:53    220s]    Hold Timing Snapshot: (REF)
[05/15 21:18:53    220s]              All PG WNS: 0.000
[05/15 21:18:53    220s]              All PG TNS: 0.000
[05/15 21:18:53    220s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:18:53    220s] 
[05/15 21:18:53    220s] *info:    Total 9 cells added for Phase III
[05/15 21:18:53    220s] *info:        in which 0 is ripple commits (0.000%)
[05/15 21:18:53    220s] --------------------------------------------------- 
[05/15 21:18:53    220s]    Hold Timing Summary  - Phase III 
[05/15 21:18:53    220s] --------------------------------------------------- 
[05/15 21:18:53    220s]  Target slack:       0.0000 ns
[05/15 21:18:53    220s]  View: AnalysisView_BC 
[05/15 21:18:53    220s]    WNS:       0.0000
[05/15 21:18:53    220s]    TNS:       0.0000
[05/15 21:18:53    220s]    VP :            0
[05/15 21:18:53    220s]    Worst hold path end point: mcs4_core_ram_0_timing_recovery_x12_reg/SI 
[05/15 21:18:53    220s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.601  | 42.738  | 40.601  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 19.747%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/15 21:18:54    220s] 
[05/15 21:18:54    220s] *** Finished Core Fixing (fixHold) cpu=0:00:21.9 real=0:00:23.0 totSessionCpu=0:03:41 mem=2025.5M density=19.747% ***
[05/15 21:18:54    220s] 
[05/15 21:18:54    220s] *info:
[05/15 21:18:54    220s] *info: Added a total of 2476 cells to fix/reduce hold violation
[05/15 21:18:54    220s] *info:          in which 1416 termBuffering
[05/15 21:18:54    220s] *info:          in which 0 dummyBuffering
[05/15 21:18:54    220s] *info:
[05/15 21:18:54    220s] *info: Summary: 
[05/15 21:18:54    220s] *info:          421 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[05/15 21:18:54    220s] *info:            1 cell  of type 'CLKBUFX3' (6.0, 	41.480) used
[05/15 21:18:54    220s] *info:           11 cells of type 'CLKBUFX4' (7.0, 	31.178) used
[05/15 21:18:54    220s] *info:          575 cells of type 'DLY1X1' (9.0, 	124.219) used
[05/15 21:18:54    220s] *info:            8 cells of type 'DLY2X1' (17.0, 	124.219) used
[05/15 21:18:54    220s] *info:            3 cells of type 'DLY2X4' (20.0, 	31.180) used
[05/15 21:18:54    220s] *info:           11 cells of type 'DLY3X1' (24.0, 	124.219) used
[05/15 21:18:54    220s] *info:         1446 cells of type 'DLY4X1' (29.0, 	124.218) used
[05/15 21:18:54    220s] *info:
[05/15 21:18:54    220s] *info: Total 5 instances resized
[05/15 21:18:54    220s] *info:       in which 5 FF resizing
[05/15 21:18:54    220s] *info:
[05/15 21:18:54    220s] 
[05/15 21:18:54    220s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2025.5M, EPOCH TIME: 1747358334.032058
[05/15 21:18:54    220s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:2011.5M, EPOCH TIME: 1747358334.048602
[05/15 21:18:54    220s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2011.5M, EPOCH TIME: 1747358334.050474
[05/15 21:18:54    220s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2011.5M, EPOCH TIME: 1747358334.050668
[05/15 21:18:54    220s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2011.5M, EPOCH TIME: 1747358334.060189
[05/15 21:18:54    220s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.047, MEM:2011.5M, EPOCH TIME: 1747358334.107277
[05/15 21:18:54    220s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2011.5M, EPOCH TIME: 1747358334.107425
[05/15 21:18:54    220s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.005, MEM:2011.5M, EPOCH TIME: 1747358334.112714
[05/15 21:18:54    220s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2011.5M, EPOCH TIME: 1747358334.113897
[05/15 21:18:54    220s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2011.5M, EPOCH TIME: 1747358334.114101
[05/15 21:18:54    220s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.064, MEM:2011.5M, EPOCH TIME: 1747358334.114221
[05/15 21:18:54    220s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.064, MEM:2011.5M, EPOCH TIME: 1747358334.114278
[05/15 21:18:54    220s] TDRefine: refinePlace mode is spiral
[05/15 21:18:54    220s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.14
[05/15 21:18:54    220s] OPERPROF: Starting RefinePlace at level 1, MEM:2011.5M, EPOCH TIME: 1747358334.117476
[05/15 21:18:54    220s] *** Starting refinePlace (0:03:41 mem=2011.5M) ***
[05/15 21:18:54    220s] Total net bbox length = 7.527e+04 (3.810e+04 3.717e+04) (ext = 2.819e+03)
[05/15 21:18:54    220s] 
[05/15 21:18:54    220s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:18:54    220s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2011.5M, EPOCH TIME: 1747358334.123376
[05/15 21:18:54    220s]   Signal wire search tree: 690 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:18:54    220s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.005, MEM:2011.5M, EPOCH TIME: 1747358334.128040
[05/15 21:18:54    220s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:18:54    220s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:54    220s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:54    220s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2011.5M, EPOCH TIME: 1747358334.143970
[05/15 21:18:54    220s] Starting refinePlace ...
[05/15 21:18:54    220s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:54    220s] One DDP V2 for no tweak run.
[05/15 21:18:54    220s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:54    220s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 21:18:54    220s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2011.5MB) @(0:03:41 - 0:03:41).
[05/15 21:18:54    220s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:18:54    220s] wireLenOptFixPriorityInst 661 inst fixed
[05/15 21:18:54    220s] 
[05/15 21:18:54    220s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 21:18:54    220s] Move report: legalization moves 6 insts, mean move: 0.20 um, max move: 0.20 um spiral
[05/15 21:18:54    220s] 	Max move on inst (postCTSholdFE_PHC2258_mcs4_core_ram_0_ram3_ram_array_1_1): (348.80, 456.98) --> (348.60, 456.98)
[05/15 21:18:54    220s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/15 21:18:54    220s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:18:54    220s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2011.5MB) @(0:03:41 - 0:03:41).
[05/15 21:18:54    220s] Move report: Detail placement moves 6 insts, mean move: 0.20 um, max move: 0.20 um 
[05/15 21:18:54    220s] 	Max move on inst (postCTSholdFE_PHC2258_mcs4_core_ram_0_ram3_ram_array_1_1): (348.80, 456.98) --> (348.60, 456.98)
[05/15 21:18:54    220s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2011.5MB
[05/15 21:18:54    220s] Statistics of distance of Instance movement in refine placement:
[05/15 21:18:54    220s]   maximum (X+Y) =         0.20 um
[05/15 21:18:54    220s]   inst (postCTSholdFE_PHC2258_mcs4_core_ram_0_ram3_ram_array_1_1) with max move: (348.8, 456.98) -> (348.6, 456.98)
[05/15 21:18:54    220s]   mean    (X+Y) =         0.20 um
[05/15 21:18:54    220s] Summary Report:
[05/15 21:18:54    220s] Instances move: 6 (out of 4406 movable)
[05/15 21:18:54    220s] Instances flipped: 0
[05/15 21:18:54    220s] Mean displacement: 0.20 um
[05/15 21:18:54    220s] Max displacement: 0.20 um (Instance: postCTSholdFE_PHC2258_mcs4_core_ram_0_ram3_ram_array_1_1) (348.8, 456.98) -> (348.6, 456.98)
[05/15 21:18:54    220s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX2
[05/15 21:18:54    220s] Total instances moved : 6
[05/15 21:18:54    220s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.180, REAL:0.211, MEM:2011.5M, EPOCH TIME: 1747358334.354819
[05/15 21:18:54    220s] Total net bbox length = 7.527e+04 (3.810e+04 3.717e+04) (ext = 2.819e+03)
[05/15 21:18:54    220s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2011.5MB
[05/15 21:18:54    220s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2011.5MB) @(0:03:41 - 0:03:41).
[05/15 21:18:54    220s] *** Finished refinePlace (0:03:41 mem=2011.5M) ***
[05/15 21:18:54    220s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.14
[05/15 21:18:54    220s] OPERPROF: Finished RefinePlace at level 1, CPU:0.190, REAL:0.240, MEM:2011.5M, EPOCH TIME: 1747358334.357610
[05/15 21:18:54    220s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2011.5M, EPOCH TIME: 1747358334.375462
[05/15 21:18:54    220s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.026, MEM:2011.5M, EPOCH TIME: 1747358334.401691
[05/15 21:18:54    220s] *** maximum move = 0.20 um ***
[05/15 21:18:54    220s] *** Finished re-routing un-routed nets (2011.5M) ***
[05/15 21:18:54    220s] OPERPROF: Starting DPlace-Init at level 1, MEM:2011.5M, EPOCH TIME: 1747358334.410977
[05/15 21:18:54    221s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2011.5M, EPOCH TIME: 1747358334.417947
[05/15 21:18:54    221s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:2011.5M, EPOCH TIME: 1747358334.456004
[05/15 21:18:54    221s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2011.5M, EPOCH TIME: 1747358334.456176
[05/15 21:18:54    221s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2011.5M, EPOCH TIME: 1747358334.456280
[05/15 21:18:54    221s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2011.5M, EPOCH TIME: 1747358334.457297
[05/15 21:18:54    221s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.019, MEM:2011.5M, EPOCH TIME: 1747358334.475846
[05/15 21:18:54    221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.068, MEM:2011.5M, EPOCH TIME: 1747358334.479186
[05/15 21:18:54    221s] 
[05/15 21:18:54    221s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=2011.5M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.601  | 42.738  | 40.601  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 19.747%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/15 21:18:54    221s] *** Finish Post CTS Hold Fixing (cpu=0:00:22.4 real=0:00:23.0 totSessionCpu=0:03:41 mem=2021.5M density=19.747%) ***
[05/15 21:18:54    221s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.20
[05/15 21:18:54    221s] **INFO: total 3789 insts, 3827 nets marked don't touch
[05/15 21:18:54    221s] **INFO: total 3789 insts, 3827 nets marked don't touch DB property
[05/15 21:18:54    221s] **INFO: total 3789 insts, 3827 nets unmarked don't touch

[05/15 21:18:54    221s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2002.4M, EPOCH TIME: 1747358334.733821
[05/15 21:18:54    221s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.019, MEM:1927.4M, EPOCH TIME: 1747358334.752615
[05/15 21:18:54    221s] TotalInstCnt at PhyDesignMc Destruction: 4,426
[05/15 21:18:54    221s] *** HoldOpt #1 [finish] : cpu/real = 0:00:18.9/0:00:19.4 (1.0), totSession cpu/real = 0:03:41.2/0:08:13.9 (0.4), mem = 1927.4M
[05/15 21:18:54    221s] 
[05/15 21:18:54    221s] =============================================================================================
[05/15 21:18:54    221s]  Step TAT Report for HoldOpt #1                                                 21.12-s106_1
[05/15 21:18:54    221s] =============================================================================================
[05/15 21:18:54    221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:18:54    221s] ---------------------------------------------------------------------------------------------
[05/15 21:18:54    221s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.6 % )     0:00:00.5 /  0:00:00.4    0.8
[05/15 21:18:54    221s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 21:18:54    221s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:54    221s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:18:54    221s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:18:54    221s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:54    221s] [ OptimizationStep       ]      4   0:00:00.1  (   0.6 % )     0:00:17.9 /  0:00:17.6    1.0
[05/15 21:18:54    221s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.2 % )     0:00:17.6 /  0:00:17.4    1.0
[05/15 21:18:54    221s] [ OptGetWeight           ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:54    221s] [ OptEval                ]     10   0:00:11.3  (  58.0 % )     0:00:11.3 /  0:00:11.2    1.0
[05/15 21:18:54    221s] [ OptCommit              ]     10   0:00:00.4  (   2.0 % )     0:00:06.0 /  0:00:06.0    1.0
[05/15 21:18:54    221s] [ PostCommitDelayUpdate  ]     18   0:00:00.2  (   1.1 % )     0:00:01.0 /  0:00:00.9    1.0
[05/15 21:18:54    221s] [ IncrDelayCalc          ]     79   0:00:00.7  (   3.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/15 21:18:54    221s] [ HoldReEval             ]     16   0:00:03.7  (  19.2 % )     0:00:03.7 /  0:00:03.7    1.0
[05/15 21:18:54    221s] [ HoldDelayCalc          ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 21:18:54    221s] [ HoldRefreshTiming      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:54    221s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:54    221s] [ HoldValidateHold       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:54    221s] [ HoldCollectNode        ]     15   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:18:54    221s] [ HoldSortNodeList       ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:54    221s] [ HoldBottleneckCount    ]     11   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:18:54    221s] [ HoldCacheNodeWeight    ]     10   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:18:54    221s] [ HoldBuildSlackGraph    ]     10   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:18:54    221s] [ HoldDBCommit           ]     22   0:00:00.6  (   3.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/15 21:18:54    221s] [ HoldTimerCalcSummary   ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:18:54    221s] [ RefinePlace            ]      1   0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.4    0.8
[05/15 21:18:54    221s] [ TimingUpdate           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[05/15 21:18:54    221s] [ TimingReport           ]      5   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/15 21:18:54    221s] [ IncrTimingUpdate       ]     28   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 21:18:54    221s] [ MISC                   ]          0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.1    0.6
[05/15 21:18:54    221s] ---------------------------------------------------------------------------------------------
[05/15 21:18:54    221s]  HoldOpt #1 TOTAL                   0:00:19.4  ( 100.0 % )     0:00:19.4 /  0:00:18.9    1.0
[05/15 21:18:54    221s] ---------------------------------------------------------------------------------------------
[05/15 21:18:54    221s] 
[05/15 21:18:54    221s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1927.4M, EPOCH TIME: 1747358334.762718
[05/15 21:18:54    221s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:1927.4M, EPOCH TIME: 1747358334.817295
[05/15 21:18:54    221s] *** Steiner Routed Nets: 74.528%; Threshold: 100; Threshold for Hold: 100
[05/15 21:18:54    221s] ### Creating LA Mngr. totSessionCpu=0:03:41 mem=1927.4M
[05/15 21:18:54    221s] ### Creating LA Mngr, finished. totSessionCpu=0:03:41 mem=1927.4M
[05/15 21:18:54    221s] Re-routed 0 nets
[05/15 21:18:54    221s] GigaOpt_HOLD: Recover setup timing after hold fixing
[05/15 21:18:54    221s] 
[05/15 21:18:54    221s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:18:54    221s] Deleting Lib Analyzer.
[05/15 21:18:54    221s] 
[05/15 21:18:54    221s] TimeStamp Deleting Cell Server End ...
[05/15 21:18:54    221s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 21:18:54    221s] 
[05/15 21:18:54    221s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:18:54    221s] Summary for sequential cells identification: 
[05/15 21:18:54    221s]   Identified SBFF number: 104
[05/15 21:18:54    221s]   Identified MBFF number: 16
[05/15 21:18:54    221s]   Identified SB Latch number: 0
[05/15 21:18:54    221s]   Identified MB Latch number: 0
[05/15 21:18:54    221s]   Not identified SBFF number: 16
[05/15 21:18:54    221s]   Not identified MBFF number: 0
[05/15 21:18:54    221s]   Not identified SB Latch number: 0
[05/15 21:18:54    221s]   Not identified MB Latch number: 0
[05/15 21:18:54    221s]   Number of sequential cells which are not FFs: 32
[05/15 21:18:54    221s]  Visiting view : AnalysisView_WC
[05/15 21:18:54    221s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:54    221s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:54    221s]  Visiting view : AnalysisView_WC
[05/15 21:18:54    221s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:18:54    221s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:54    221s] TLC MultiMap info (StdDelay):
[05/15 21:18:54    221s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:18:54    221s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:18:54    221s]  Setting StdDelay to: 38ps
[05/15 21:18:54    221s] 
[05/15 21:18:54    221s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:18:54    221s] 
[05/15 21:18:54    221s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:18:54    221s] 
[05/15 21:18:54    221s] TimeStamp Deleting Cell Server End ...
[05/15 21:18:55    221s] GigaOpt_HOLD: max_tran 3 => 3, max_cap 2 => 2 (threshold 10) - Skip drv recovery
[05/15 21:18:55    221s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 21:18:55    221s] 
[05/15 21:18:55    221s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:18:55    221s] Summary for sequential cells identification: 
[05/15 21:18:55    221s]   Identified SBFF number: 104
[05/15 21:18:55    221s]   Identified MBFF number: 16
[05/15 21:18:55    221s]   Identified SB Latch number: 0
[05/15 21:18:55    221s]   Identified MB Latch number: 0
[05/15 21:18:55    221s]   Not identified SBFF number: 16
[05/15 21:18:55    221s]   Not identified MBFF number: 0
[05/15 21:18:55    221s]   Not identified SB Latch number: 0
[05/15 21:18:55    221s]   Not identified MB Latch number: 0
[05/15 21:18:55    221s]   Number of sequential cells which are not FFs: 32
[05/15 21:18:55    221s]  Visiting view : AnalysisView_WC
[05/15 21:18:55    221s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 21:18:55    221s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:55    221s]  Visiting view : AnalysisView_WC
[05/15 21:18:55    221s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 21:18:55    221s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:18:55    221s] TLC MultiMap info (StdDelay):
[05/15 21:18:55    221s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:18:55    221s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/15 21:18:55    221s]  Setting StdDelay to: 41.7ps
[05/15 21:18:55    221s] 
[05/15 21:18:55    221s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:18:55    221s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[05/15 21:18:55    221s] GigaOpt: WNS bump threshold: 0.02085
[05/15 21:18:55    221s] GigaOpt: Skipping postEco optimization
[05/15 21:18:55    221s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[05/15 21:18:55    221s] GigaOpt: Skipping nonLegal postEco optimization
[05/15 21:18:55    221s] 
[05/15 21:18:55    221s] Active setup views:
[05/15 21:18:55    221s]  AnalysisView_WC
[05/15 21:18:55    221s]   Dominating endpoints: 0
[05/15 21:18:55    221s]   Dominating TNS: -0.000
[05/15 21:18:55    221s] 
[05/15 21:18:55    221s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1961.55 MB )
[05/15 21:18:55    221s] (I)      ==================== Layers =====================
[05/15 21:18:55    221s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:18:55    221s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 21:18:55    221s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:18:55    221s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 21:18:55    221s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 21:18:55    221s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 21:18:55    221s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 21:18:55    221s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 21:18:55    221s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 21:18:55    221s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 21:18:55    221s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 21:18:55    221s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 21:18:55    221s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 21:18:55    221s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 21:18:55    221s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 21:18:55    221s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 21:18:55    221s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 21:18:55    221s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 21:18:55    221s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 21:18:55    221s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 21:18:55    221s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 21:18:55    221s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 21:18:55    221s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 21:18:55    221s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 21:18:55    221s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 21:18:55    221s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:18:55    221s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 21:18:55    221s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 21:18:55    221s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 21:18:55    221s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 21:18:55    221s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 21:18:55    221s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 21:18:55    221s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 21:18:55    221s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 21:18:55    221s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 21:18:55    221s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 21:18:55    221s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 21:18:55    221s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 21:18:55    221s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 21:18:55    221s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 21:18:55    221s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 21:18:55    221s] (I)      Started Import and model ( Curr Mem: 1961.55 MB )
[05/15 21:18:55    221s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:18:55    221s] (I)      == Non-default Options ==
[05/15 21:18:55    221s] (I)      Build term to term wires                           : false
[05/15 21:18:55    221s] (I)      Maximum routing layer                              : 11
[05/15 21:18:55    221s] (I)      Number of threads                                  : 1
[05/15 21:18:55    221s] (I)      Method to set GCell size                           : row
[05/15 21:18:55    221s] (I)      Counted 1568 PG shapes. We will not process PG shapes layer by layer.
[05/15 21:18:55    221s] (I)      Use row-based GCell size
[05/15 21:18:55    221s] (I)      Use row-based GCell align
[05/15 21:18:55    221s] (I)      layer 0 area = 80000
[05/15 21:18:55    221s] (I)      layer 1 area = 80000
[05/15 21:18:55    221s] (I)      layer 2 area = 80000
[05/15 21:18:55    221s] (I)      layer 3 area = 80000
[05/15 21:18:55    221s] (I)      layer 4 area = 80000
[05/15 21:18:55    221s] (I)      layer 5 area = 80000
[05/15 21:18:55    221s] (I)      layer 6 area = 80000
[05/15 21:18:55    221s] (I)      layer 7 area = 80000
[05/15 21:18:55    221s] (I)      layer 8 area = 80000
[05/15 21:18:55    221s] (I)      layer 9 area = 400000
[05/15 21:18:55    221s] (I)      layer 10 area = 400000
[05/15 21:18:55    221s] (I)      GCell unit size   : 3420
[05/15 21:18:55    221s] (I)      GCell multiplier  : 1
[05/15 21:18:55    221s] (I)      GCell row height  : 3420
[05/15 21:18:55    221s] (I)      Actual row height : 3420
[05/15 21:18:55    221s] (I)      GCell align ref   : 616000 616420
[05/15 21:18:55    221s] [NR-eGR] Track table information for default rule: 
[05/15 21:18:55    221s] [NR-eGR] Metal1 has single uniform track structure
[05/15 21:18:55    221s] [NR-eGR] Metal2 has single uniform track structure
[05/15 21:18:55    221s] [NR-eGR] Metal3 has single uniform track structure
[05/15 21:18:55    221s] [NR-eGR] Metal4 has single uniform track structure
[05/15 21:18:55    221s] [NR-eGR] Metal5 has single uniform track structure
[05/15 21:18:55    221s] [NR-eGR] Metal6 has single uniform track structure
[05/15 21:18:55    221s] [NR-eGR] Metal7 has single uniform track structure
[05/15 21:18:55    221s] [NR-eGR] Metal8 has single uniform track structure
[05/15 21:18:55    221s] [NR-eGR] Metal9 has single uniform track structure
[05/15 21:18:55    221s] [NR-eGR] Metal10 has single uniform track structure
[05/15 21:18:55    221s] [NR-eGR] Metal11 has single uniform track structure
[05/15 21:18:55    221s] (I)      ================== Default via ===================
[05/15 21:18:55    221s] (I)      +----+------------------+------------------------+
[05/15 21:18:55    221s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 21:18:55    221s] (I)      +----+------------------+------------------------+
[05/15 21:18:55    221s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 21:18:55    221s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 21:18:55    221s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 21:18:55    221s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 21:18:55    221s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 21:18:55    221s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 21:18:55    221s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 21:18:55    221s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 21:18:55    221s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 21:18:55    221s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 21:18:55    221s] (I)      +----+------------------+------------------------+
[05/15 21:18:55    221s] [NR-eGR] Read 1171 PG shapes
[05/15 21:18:55    221s] [NR-eGR] Read 0 clock shapes
[05/15 21:18:55    221s] [NR-eGR] Read 0 other shapes
[05/15 21:18:55    221s] [NR-eGR] #Routing Blockages  : 0
[05/15 21:18:55    221s] [NR-eGR] #Instance Blockages : 640
[05/15 21:18:55    221s] [NR-eGR] #PG Blockages       : 1171
[05/15 21:18:55    221s] [NR-eGR] #Halo Blockages     : 0
[05/15 21:18:55    221s] [NR-eGR] #Boundary Blockages : 0
[05/15 21:18:55    221s] [NR-eGR] #Clock Blockages    : 0
[05/15 21:18:55    221s] [NR-eGR] #Other Blockages    : 0
[05/15 21:18:55    221s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 21:18:55    221s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 363
[05/15 21:18:55    221s] [NR-eGR] Read 4448 nets ( ignored 15 )
[05/15 21:18:55    221s] (I)      early_global_route_priority property id does not exist.
[05/15 21:18:55    221s] (I)      Read Num Blocks=1811  Num Prerouted Wires=363  Num CS=0
[05/15 21:18:55    221s] (I)      Layer 1 (V) : #blockages 634 : #preroutes 166
[05/15 21:18:55    221s] (I)      Layer 2 (H) : #blockages 348 : #preroutes 163
[05/15 21:18:55    221s] (I)      Layer 3 (V) : #blockages 761 : #preroutes 34
[05/15 21:18:55    221s] (I)      Layer 4 (H) : #blockages 47 : #preroutes 0
[05/15 21:18:55    221s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/15 21:18:55    221s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 21:18:55    221s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 21:18:55    221s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 21:18:55    221s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 21:18:55    221s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 21:18:55    221s] (I)      Number of ignored nets                =     15
[05/15 21:18:55    221s] (I)      Number of connected nets              =      0
[05/15 21:18:55    221s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[05/15 21:18:55    221s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 21:18:55    221s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 21:18:55    221s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 21:18:55    221s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 21:18:55    221s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 21:18:55    221s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 21:18:55    221s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 21:18:55    221s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 21:18:55    222s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/15 21:18:55    222s] (I)      Ndr track 0 does not exist
[05/15 21:18:55    222s] (I)      Ndr track 0 does not exist
[05/15 21:18:55    222s] (I)      ---------------------Grid Graph Info--------------------
[05/15 21:18:55    222s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 21:18:55    222s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 21:18:55    222s] (I)      Site width          :   400  (dbu)
[05/15 21:18:55    222s] (I)      Row height          :  3420  (dbu)
[05/15 21:18:55    222s] (I)      GCell row height    :  3420  (dbu)
[05/15 21:18:55    222s] (I)      GCell width         :  3420  (dbu)
[05/15 21:18:55    222s] (I)      GCell height        :  3420  (dbu)
[05/15 21:18:55    222s] (I)      Grid                :   585   550    11
[05/15 21:18:55    222s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 21:18:55    222s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 21:18:55    222s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 21:18:55    222s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 21:18:55    222s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 21:18:55    222s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 21:18:55    222s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 21:18:55    222s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 21:18:55    222s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 21:18:55    222s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 21:18:55    222s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 21:18:55    222s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 21:18:55    222s] (I)      --------------------------------------------------------
[05/15 21:18:55    222s] 
[05/15 21:18:55    222s] [NR-eGR] ============ Routing rule table ============
[05/15 21:18:55    222s] [NR-eGR] Rule id: 0  Nets: 4406
[05/15 21:18:55    222s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 21:18:55    222s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 21:18:55    222s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 21:18:55    222s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:18:55    222s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 21:18:55    222s] [NR-eGR] Rule id: 1  Nets: 6
[05/15 21:18:55    222s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 21:18:55    222s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 21:18:55    222s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 21:18:55    222s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 21:18:55    222s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 21:18:55    222s] [NR-eGR] ========================================
[05/15 21:18:55    222s] [NR-eGR] 
[05/15 21:18:55    222s] (I)      =============== Blocked Tracks ===============
[05/15 21:18:55    222s] (I)      +-------+---------+----------+---------------+
[05/15 21:18:55    222s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 21:18:55    222s] (I)      +-------+---------+----------+---------------+
[05/15 21:18:55    222s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 21:18:55    222s] (I)      |     2 | 2750000 |   125926 |         4.58% |
[05/15 21:18:55    222s] (I)      |     3 | 2893995 |    59196 |         2.05% |
[05/15 21:18:55    222s] (I)      |     4 | 2750000 |   164127 |         5.97% |
[05/15 21:18:55    222s] (I)      |     5 | 2893995 |    47515 |         1.64% |
[05/15 21:18:55    222s] (I)      |     6 | 2750000 |        0 |         0.00% |
[05/15 21:18:55    222s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 21:18:55    222s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 21:18:55    222s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 21:18:55    222s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 21:18:55    222s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 21:18:55    222s] (I)      +-------+---------+----------+---------------+
[05/15 21:18:55    222s] (I)      Finished Import and model ( CPU: 0.39 sec, Real: 0.42 sec, Curr Mem: 1974.44 MB )
[05/15 21:18:55    222s] (I)      Reset routing kernel
[05/15 21:18:55    222s] (I)      Started Global Routing ( Curr Mem: 1974.44 MB )
[05/15 21:18:55    222s] (I)      totalPins=12474  totalGlobalPin=12317 (98.74%)
[05/15 21:18:55    222s] (I)      total 2D Cap : 5432158 = (2836555 H, 2595603 V)
[05/15 21:18:55    222s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/15 21:18:55    222s] (I)      
[05/15 21:18:55    222s] (I)      ============  Phase 1a Route ============
[05/15 21:18:55    222s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:18:55    222s] (I)      
[05/15 21:18:55    222s] (I)      ============  Phase 1b Route ============
[05/15 21:18:55    222s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:18:55    222s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.812950e+03um
[05/15 21:18:55    222s] (I)      
[05/15 21:18:55    222s] (I)      ============  Phase 1c Route ============
[05/15 21:18:55    222s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:18:55    222s] (I)      
[05/15 21:18:55    222s] (I)      ============  Phase 1d Route ============
[05/15 21:18:55    222s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:18:55    222s] (I)      
[05/15 21:18:55    222s] (I)      ============  Phase 1e Route ============
[05/15 21:18:55    222s] (I)      Usage: 1645 = (750 H, 895 V) = (0.03% H, 0.03% V) = (1.282e+03um H, 1.530e+03um V)
[05/15 21:18:55    222s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.812950e+03um
[05/15 21:18:55    222s] (I)      
[05/15 21:18:55    222s] (I)      ============  Phase 1l Route ============
[05/15 21:18:55    222s] (I)      total 2D Cap : 24448649 = (12627972 H, 11820677 V)
[05/15 21:18:55    222s] [NR-eGR] Layer group 2: route 4406 net(s) in layer range [2, 11]
[05/15 21:18:55    222s] (I)      
[05/15 21:18:55    222s] (I)      ============  Phase 1a Route ============
[05/15 21:18:55    222s] (I)      Usage: 46161 = (23443 H, 22718 V) = (0.19% H, 0.19% V) = (4.009e+04um H, 3.885e+04um V)
[05/15 21:18:55    222s] (I)      
[05/15 21:18:55    222s] (I)      ============  Phase 1b Route ============
[05/15 21:18:55    222s] (I)      Usage: 46161 = (23443 H, 22718 V) = (0.19% H, 0.19% V) = (4.009e+04um H, 3.885e+04um V)
[05/15 21:18:55    222s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.893531e+04um
[05/15 21:18:55    222s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 21:18:55    222s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 21:18:55    222s] (I)      
[05/15 21:18:55    222s] (I)      ============  Phase 1c Route ============
[05/15 21:18:55    222s] (I)      Usage: 46161 = (23443 H, 22718 V) = (0.19% H, 0.19% V) = (4.009e+04um H, 3.885e+04um V)
[05/15 21:18:55    222s] (I)      
[05/15 21:18:55    222s] (I)      ============  Phase 1d Route ============
[05/15 21:18:55    222s] (I)      Usage: 46161 = (23443 H, 22718 V) = (0.19% H, 0.19% V) = (4.009e+04um H, 3.885e+04um V)
[05/15 21:18:55    222s] (I)      
[05/15 21:18:55    222s] (I)      ============  Phase 1e Route ============
[05/15 21:18:55    222s] (I)      Usage: 46161 = (23443 H, 22718 V) = (0.19% H, 0.19% V) = (4.009e+04um H, 3.885e+04um V)
[05/15 21:18:55    222s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.893531e+04um
[05/15 21:18:55    222s] (I)      
[05/15 21:18:55    222s] (I)      ============  Phase 1l Route ============
[05/15 21:18:56    222s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 21:18:56    222s] (I)      Layer  2:    2620784     23811         0      105139     2640821    ( 3.83%) 
[05/15 21:18:56    222s] (I)      Layer  3:    2831914     25017         0       44091     2846709    ( 1.53%) 
[05/15 21:18:56    222s] (I)      Layer  4:    2592608      6707         0      116519     2629441    ( 4.24%) 
[05/15 21:18:56    222s] (I)      Layer  5:    2842060       531         0       38718     2852082    ( 1.34%) 
[05/15 21:18:56    222s] (I)      Layer  6:    2745000        13         0           0     2745961    ( 0.00%) 
[05/15 21:18:56    222s] (I)      Layer  7:    2889048       117         0           0     2890800    ( 0.00%) 
[05/15 21:18:56    222s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 21:18:56    222s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 21:18:56    222s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 21:18:56    222s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 21:18:56    222s] (I)      Total:      24407524     56196         0      304737    24497007    ( 1.23%) 
[05/15 21:18:56    222s] (I)      
[05/15 21:18:56    222s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 21:18:56    222s] [NR-eGR]                        OverCon            
[05/15 21:18:56    222s] [NR-eGR]                         #Gcell     %Gcell
[05/15 21:18:56    222s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 21:18:56    222s] [NR-eGR] ----------------------------------------------
[05/15 21:18:56    222s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:56    222s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:56    222s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:56    222s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:56    222s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:56    222s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:56    222s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:56    222s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:56    222s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:56    222s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:56    222s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 21:18:56    222s] [NR-eGR] ----------------------------------------------
[05/15 21:18:56    222s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 21:18:56    222s] [NR-eGR] 
[05/15 21:18:56    222s] (I)      Finished Global Routing ( CPU: 0.28 sec, Real: 0.37 sec, Curr Mem: 1974.44 MB )
[05/15 21:18:56    222s] (I)      total 2D Cap : 24451302 = (12628446 H, 11822856 V)
[05/15 21:18:56    222s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 21:18:56    222s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.81 sec, Real: 0.94 sec, Curr Mem: 1974.44 MB )
[05/15 21:18:56    222s] (I)      ====================================== Runtime Summary ======================================
[05/15 21:18:56    222s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/15 21:18:56    222s] (I)      ---------------------------------------------------------------------------------------------
[05/15 21:18:56    222s] (I)       Early Global Route kernel               100.00%  276.16 sec  277.11 sec  0.94 sec  0.81 sec 
[05/15 21:18:56    222s] (I)       +-Import and model                       44.78%  276.18 sec  276.60 sec  0.42 sec  0.39 sec 
[05/15 21:18:56    222s] (I)       | +-Create place DB                       2.46%  276.18 sec  276.21 sec  0.02 sec  0.02 sec 
[05/15 21:18:56    222s] (I)       | | +-Import place data                   2.43%  276.18 sec  276.20 sec  0.02 sec  0.02 sec 
[05/15 21:18:56    222s] (I)       | | | +-Read instances and placement      0.70%  276.18 sec  276.19 sec  0.01 sec  0.01 sec 
[05/15 21:18:56    222s] (I)       | | | +-Read nets                         1.69%  276.19 sec  276.20 sec  0.02 sec  0.01 sec 
[05/15 21:18:56    222s] (I)       | +-Create route DB                      35.41%  276.21 sec  276.54 sec  0.33 sec  0.31 sec 
[05/15 21:18:56    222s] (I)       | | +-Import route data (1T)             35.35%  276.21 sec  276.54 sec  0.33 sec  0.31 sec 
[05/15 21:18:56    222s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.56%  276.21 sec  276.21 sec  0.01 sec  0.01 sec 
[05/15 21:18:56    222s] (I)       | | | | +-Read routing blockages          0.00%  276.21 sec  276.21 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | | +-Read instance blockages         0.15%  276.21 sec  276.21 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | | +-Read PG blockages               0.21%  276.21 sec  276.21 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | | +-Read clock blockages            0.00%  276.21 sec  276.21 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | | +-Read other blockages            0.00%  276.21 sec  276.21 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | | +-Read halo blockages             0.01%  276.21 sec  276.21 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | | +-Read boundary cut boxes         0.00%  276.21 sec  276.21 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | +-Read blackboxes                   0.00%  276.21 sec  276.21 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | +-Read prerouted                    0.39%  276.21 sec  276.22 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | +-Read unlegalized nets             0.12%  276.22 sec  276.22 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | +-Read nets                         0.39%  276.22 sec  276.22 sec  0.00 sec  0.01 sec 
[05/15 21:18:56    222s] (I)       | | | +-Set up via pillars                0.01%  276.22 sec  276.22 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | +-Initialize 3D grid graph          2.11%  276.23 sec  276.25 sec  0.02 sec  0.01 sec 
[05/15 21:18:56    222s] (I)       | | | +-Model blockage capacity          30.93%  276.25 sec  276.54 sec  0.29 sec  0.27 sec 
[05/15 21:18:56    222s] (I)       | | | | +-Initialize 3D capacity         29.49%  276.25 sec  276.52 sec  0.28 sec  0.26 sec 
[05/15 21:18:56    222s] (I)       | +-Read aux data                         0.00%  276.54 sec  276.54 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | +-Others data preparation               0.42%  276.54 sec  276.54 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | +-Create route kernel                   6.26%  276.54 sec  276.60 sec  0.06 sec  0.05 sec 
[05/15 21:18:56    222s] (I)       +-Global Routing                         39.47%  276.60 sec  276.98 sec  0.37 sec  0.28 sec 
[05/15 21:18:56    222s] (I)       | +-Initialization                        2.27%  276.60 sec  276.63 sec  0.02 sec  0.01 sec 
[05/15 21:18:56    222s] (I)       | +-Net group 1                           4.75%  276.63 sec  276.67 sec  0.04 sec  0.03 sec 
[05/15 21:18:56    222s] (I)       | | +-Generate topology                   0.07%  276.63 sec  276.63 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | +-Phase 1a                            0.39%  276.65 sec  276.65 sec  0.00 sec  0.01 sec 
[05/15 21:18:56    222s] (I)       | | | +-Pattern routing (1T)              0.36%  276.65 sec  276.65 sec  0.00 sec  0.01 sec 
[05/15 21:18:56    222s] (I)       | | +-Phase 1b                            0.37%  276.65 sec  276.66 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | +-Phase 1c                            0.00%  276.66 sec  276.66 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | +-Phase 1d                            0.00%  276.66 sec  276.66 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | +-Phase 1e                            0.75%  276.66 sec  276.67 sec  0.01 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | +-Route legalization                0.03%  276.66 sec  276.66 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | | +-Legalize Blockage Violations    0.01%  276.66 sec  276.66 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | +-Phase 1l                            0.18%  276.67 sec  276.67 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | +-Layer assignment (1T)             0.16%  276.67 sec  276.67 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | +-Net group 2                          22.14%  276.67 sec  276.88 sec  0.21 sec  0.16 sec 
[05/15 21:18:56    222s] (I)       | | +-Generate topology                   0.51%  276.67 sec  276.68 sec  0.00 sec  0.01 sec 
[05/15 21:18:56    222s] (I)       | | +-Phase 1a                            1.97%  276.74 sec  276.76 sec  0.02 sec  0.01 sec 
[05/15 21:18:56    222s] (I)       | | | +-Pattern routing (1T)              1.47%  276.74 sec  276.76 sec  0.01 sec  0.01 sec 
[05/15 21:18:56    222s] (I)       | | | +-Add via demand to 2D              0.43%  276.76 sec  276.76 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | +-Phase 1b                            1.31%  276.76 sec  276.77 sec  0.01 sec  0.01 sec 
[05/15 21:18:56    222s] (I)       | | +-Phase 1c                            0.00%  276.77 sec  276.77 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | +-Phase 1d                            0.00%  276.77 sec  276.77 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | +-Phase 1e                            0.15%  276.78 sec  276.78 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | | +-Route legalization                0.00%  276.78 sec  276.78 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       | | +-Phase 1l                           11.00%  276.78 sec  276.88 sec  0.10 sec  0.07 sec 
[05/15 21:18:56    222s] (I)       | | | +-Layer assignment (1T)             5.23%  276.83 sec  276.88 sec  0.05 sec  0.04 sec 
[05/15 21:18:56    222s] (I)       | +-Clean cong LA                         0.00%  276.88 sec  276.88 sec  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)       +-Export 3D cong map                     13.48%  276.98 sec  277.10 sec  0.13 sec  0.13 sec 
[05/15 21:18:56    222s] (I)       | +-Export 2D cong map                    1.44%  277.09 sec  277.10 sec  0.01 sec  0.01 sec 
[05/15 21:18:56    222s] (I)      ===================== Summary by functions =====================
[05/15 21:18:56    222s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 21:18:56    222s] (I)      ----------------------------------------------------------------
[05/15 21:18:56    222s] (I)        0  Early Global Route kernel      100.00%  0.94 sec  0.81 sec 
[05/15 21:18:56    222s] (I)        1  Import and model                44.78%  0.42 sec  0.39 sec 
[05/15 21:18:56    222s] (I)        1  Global Routing                  39.47%  0.37 sec  0.28 sec 
[05/15 21:18:56    222s] (I)        1  Export 3D cong map              13.48%  0.13 sec  0.13 sec 
[05/15 21:18:56    222s] (I)        2  Create route DB                 35.41%  0.33 sec  0.31 sec 
[05/15 21:18:56    222s] (I)        2  Net group 2                     22.14%  0.21 sec  0.16 sec 
[05/15 21:18:56    222s] (I)        2  Create route kernel              6.26%  0.06 sec  0.05 sec 
[05/15 21:18:56    222s] (I)        2  Net group 1                      4.75%  0.04 sec  0.03 sec 
[05/15 21:18:56    222s] (I)        2  Create place DB                  2.46%  0.02 sec  0.02 sec 
[05/15 21:18:56    222s] (I)        2  Initialization                   2.27%  0.02 sec  0.01 sec 
[05/15 21:18:56    222s] (I)        2  Export 2D cong map               1.44%  0.01 sec  0.01 sec 
[05/15 21:18:56    222s] (I)        2  Others data preparation          0.42%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        3  Import route data (1T)          35.35%  0.33 sec  0.31 sec 
[05/15 21:18:56    222s] (I)        3  Phase 1l                        11.19%  0.11 sec  0.07 sec 
[05/15 21:18:56    222s] (I)        3  Import place data                2.43%  0.02 sec  0.02 sec 
[05/15 21:18:56    222s] (I)        3  Phase 1a                         2.37%  0.02 sec  0.02 sec 
[05/15 21:18:56    222s] (I)        3  Phase 1b                         1.68%  0.02 sec  0.01 sec 
[05/15 21:18:56    222s] (I)        3  Phase 1e                         0.89%  0.01 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        3  Generate topology                0.58%  0.01 sec  0.01 sec 
[05/15 21:18:56    222s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        4  Model blockage capacity         30.93%  0.29 sec  0.27 sec 
[05/15 21:18:56    222s] (I)        4  Layer assignment (1T)            5.40%  0.05 sec  0.04 sec 
[05/15 21:18:56    222s] (I)        4  Initialize 3D grid graph         2.11%  0.02 sec  0.01 sec 
[05/15 21:18:56    222s] (I)        4  Read nets                        2.08%  0.02 sec  0.02 sec 
[05/15 21:18:56    222s] (I)        4  Pattern routing (1T)             1.83%  0.02 sec  0.02 sec 
[05/15 21:18:56    222s] (I)        4  Read instances and placement     0.70%  0.01 sec  0.01 sec 
[05/15 21:18:56    222s] (I)        4  Read blockages ( Layer 2-11 )    0.56%  0.01 sec  0.01 sec 
[05/15 21:18:56    222s] (I)        4  Add via demand to 2D             0.43%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        4  Read prerouted                   0.39%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        4  Read unlegalized nets            0.12%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        4  Route legalization               0.03%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        5  Initialize 3D capacity          29.49%  0.28 sec  0.26 sec 
[05/15 21:18:56    222s] (I)        5  Read PG blockages                0.21%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        5  Read instance blockages          0.15%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 21:18:56    222s] OPERPROF: Starting HotSpotCal at level 1, MEM:1974.4M, EPOCH TIME: 1747358336.259761
[05/15 21:18:56    222s] [hotspot] +------------+---------------+---------------+
[05/15 21:18:56    222s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 21:18:56    222s] [hotspot] +------------+---------------+---------------+
[05/15 21:18:56    222s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 21:18:56    222s] [hotspot] +------------+---------------+---------------+
[05/15 21:18:56    222s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 21:18:56    222s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 21:18:56    222s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.015, MEM:1974.4M, EPOCH TIME: 1747358336.274281
[05/15 21:18:56    222s] [hotspot] Hotspot report including placement blocked areas
[05/15 21:18:56    222s] OPERPROF: Starting HotSpotCal at level 1, MEM:1974.4M, EPOCH TIME: 1747358336.274815
[05/15 21:18:56    222s] [hotspot] +------------+---------------+---------------+
[05/15 21:18:56    222s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 21:18:56    222s] [hotspot] +------------+---------------+---------------+
[05/15 21:18:56    222s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 21:18:56    222s] [hotspot] +------------+---------------+---------------+
[05/15 21:18:56    222s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 21:18:56    222s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 21:18:56    222s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:1974.4M, EPOCH TIME: 1747358336.286380
[05/15 21:18:56    222s] Reported timing to dir ./timingReports
[05/15 21:18:56    222s] **optDesign ... cpu = 0:00:27, real = 0:00:29, mem = 1402.5M, totSessionCpu=0:03:43 **
[05/15 21:18:56    222s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1886.4M, EPOCH TIME: 1747358336.351501
[05/15 21:18:56    222s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:1886.4M, EPOCH TIME: 1747358336.384226
[05/15 21:18:56    222s] 
[05/15 21:18:56    222s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:18:56    222s] 
[05/15 21:18:56    222s] TimeStamp Deleting Cell Server End ...
[05/15 21:18:56    222s] Starting delay calculation for Hold views
[05/15 21:18:56    222s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:18:56    222s] #################################################################################
[05/15 21:18:56    222s] # Design Stage: PreRoute
[05/15 21:18:56    222s] # Design Name: mcs4_pad_frame
[05/15 21:18:56    222s] # Design Mode: 45nm
[05/15 21:18:56    222s] # Analysis Mode: MMMC OCV 
[05/15 21:18:56    222s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:18:56    222s] # Signoff Settings: SI Off 
[05/15 21:18:56    222s] #################################################################################
[05/15 21:18:56    222s] Calculate late delays in OCV mode...
[05/15 21:18:56    222s] Calculate early delays in OCV mode...
[05/15 21:18:56    222s] Topological Sorting (REAL = 0:00:00.0, MEM = 1886.7M, InitMEM = 1886.7M)
[05/15 21:18:56    222s] Start delay calculation (fullDC) (1 T). (MEM=1886.74)
[05/15 21:18:56    222s] End AAE Lib Interpolated Model. (MEM=1906.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:57    223s] Total number of fetched objects 4464
[05/15 21:18:57    223s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:57    223s] End delay calculation. (MEM=1926.96 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 21:18:57    223s] End delay calculation (fullDC). (MEM=1926.96 CPU=0:00:00.6 REAL=0:00:01.0)
[05/15 21:18:57    223s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1927.0M) ***
[05/15 21:18:57    223s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:03:44 mem=1927.0M)
[05/15 21:18:57    224s] Starting delay calculation for Setup views
[05/15 21:18:57    224s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:18:57    224s] #################################################################################
[05/15 21:18:57    224s] # Design Stage: PreRoute
[05/15 21:18:57    224s] # Design Name: mcs4_pad_frame
[05/15 21:18:57    224s] # Design Mode: 45nm
[05/15 21:18:57    224s] # Analysis Mode: MMMC OCV 
[05/15 21:18:57    224s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:18:57    224s] # Signoff Settings: SI Off 
[05/15 21:18:57    224s] #################################################################################
[05/15 21:18:57    224s] Calculate early delays in OCV mode...
[05/15 21:18:57    224s] Calculate late delays in OCV mode...
[05/15 21:18:57    224s] Topological Sorting (REAL = 0:00:00.0, MEM = 1861.9M, InitMEM = 1861.9M)
[05/15 21:18:57    224s] Start delay calculation (fullDC) (1 T). (MEM=1861.95)
[05/15 21:18:58    224s] End AAE Lib Interpolated Model. (MEM=1881.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:18:58    224s] Total number of fetched objects 4464
[05/15 21:18:58    224s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 21:18:58    224s] End delay calculation. (MEM=1920.65 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 21:18:58    224s] End delay calculation (fullDC). (MEM=1920.65 CPU=0:00:00.7 REAL=0:00:01.0)
[05/15 21:18:58    224s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1920.7M) ***
[05/15 21:18:58    224s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:03:45 mem=1920.7M)
[05/15 21:19:00    225s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.602  | 42.738  | 40.602  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  1.190  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|   11    |   11    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:19:00    225s] Density: 19.747%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:02.8, REAL=0:00:04.0, MEM=1898.1M
[05/15 21:19:00    225s] **optDesign ... cpu = 0:00:30, real = 0:00:33, mem = 1456.8M, totSessionCpu=0:03:45 **
[05/15 21:19:00    225s] *** Finished optDesign ***
[05/15 21:19:00    225s] Info: Destroy the CCOpt slew target map.
[05/15 21:19:00    225s] clean pInstBBox. size 0
[05/15 21:19:00    225s] All LLGs are deleted
[05/15 21:19:00    225s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1898.1M, EPOCH TIME: 1747358340.818819
[05/15 21:19:00    225s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1898.1M, EPOCH TIME: 1747358340.821839
[05/15 21:19:00    225s] Info: pop threads available for lower-level modules during optimization.
[05/15 21:19:00    225s] *** optDesign #3 [finish] : cpu/real = 0:00:30.1/0:00:33.0 (0.9), totSession cpu/real = 0:03:45.4/0:08:20.0 (0.5), mem = 1898.1M
[05/15 21:19:00    225s] 
[05/15 21:19:00    225s] =============================================================================================
[05/15 21:19:00    225s]  Final TAT Report for optDesign #3                                              21.12-s106_1
[05/15 21:19:00    225s] =============================================================================================
[05/15 21:19:00    225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:19:00    225s] ---------------------------------------------------------------------------------------------
[05/15 21:19:00    225s] [ InitOpt                ]      1   0:00:02.6  (   7.9 % )     0:00:02.6 /  0:00:02.5    1.0
[05/15 21:19:00    225s] [ HoldOpt                ]      1   0:00:18.4  (  55.6 % )     0:00:19.4 /  0:00:18.9    1.0
[05/15 21:19:00    225s] [ ViewPruning            ]      8   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:19:00    225s] [ BuildHoldData          ]      1   0:00:01.7  (   5.2 % )     0:00:03.8 /  0:00:03.5    0.9
[05/15 21:19:00    225s] [ OptSummaryReport       ]      7   0:00:00.8  (   2.3 % )     0:00:05.0 /  0:00:03.3    0.7
[05/15 21:19:00    225s] [ DrvReport              ]      2   0:00:01.6  (   4.7 % )     0:00:01.6 /  0:00:00.2    0.1
[05/15 21:19:00    225s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:19:00    225s] [ CellServerInit         ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.7
[05/15 21:19:00    225s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   3.0 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 21:19:00    225s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[05/15 21:19:00    225s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 21:19:00    225s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/15 21:19:00    225s] [ RefinePlace            ]      1   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.4    0.8
[05/15 21:19:00    225s] [ EarlyGlobalRoute       ]      1   0:00:01.0  (   2.9 % )     0:00:01.0 /  0:00:00.8    0.9
[05/15 21:19:00    225s] [ TimingUpdate           ]     12   0:00:00.3  (   1.0 % )     0:00:03.1 /  0:00:03.0    1.0
[05/15 21:19:00    225s] [ FullDelayCalc          ]      4   0:00:02.8  (   8.5 % )     0:00:02.8 /  0:00:02.7    1.0
[05/15 21:19:00    225s] [ TimingReport           ]      9   0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.6    1.0
[05/15 21:19:00    225s] [ GenerateReports        ]      2   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.5    0.9
[05/15 21:19:00    225s] [ MISC                   ]          0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.4    0.6
[05/15 21:19:00    225s] ---------------------------------------------------------------------------------------------
[05/15 21:19:00    225s]  optDesign #3 TOTAL                 0:00:33.0  ( 100.0 % )     0:00:33.0 /  0:00:30.1    0.9
[05/15 21:19:00    225s] ---------------------------------------------------------------------------------------------
[05/15 21:19:00    225s] 
[05/15 21:19:00    225s] # timeDesign -postCTS -prefix postCTS_setup_Holdfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
[05/15 21:19:00    225s] *** timeDesign #9 [begin] : totSession cpu/real = 0:03:45.4/0:08:20.0 (0.5), mem = 1898.1M
[05/15 21:19:00    225s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1807.1M, EPOCH TIME: 1747358340.857984
[05/15 21:19:00    225s] All LLGs are deleted
[05/15 21:19:00    225s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1807.1M, EPOCH TIME: 1747358340.858117
[05/15 21:19:00    225s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1807.1M, EPOCH TIME: 1747358340.858212
[05/15 21:19:00    225s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1807.1M, EPOCH TIME: 1747358340.858367
[05/15 21:19:00    225s] Start to check current routing status for nets...
[05/15 21:19:00    225s] All nets are already routed correctly.
[05/15 21:19:00    225s] End to check current routing status for nets (mem=1807.1M)
[05/15 21:19:00    225s] Effort level <high> specified for reg2reg path_group
[05/15 21:19:00    225s] All LLGs are deleted
[05/15 21:19:00    225s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1809.1M, EPOCH TIME: 1747358340.969296
[05/15 21:19:00    225s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1809.1M, EPOCH TIME: 1747358340.970236
[05/15 21:19:00    225s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1809.1M, EPOCH TIME: 1747358340.971805
[05/15 21:19:00    225s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1809.1M, EPOCH TIME: 1747358340.979668
[05/15 21:19:01    225s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1809.1M, EPOCH TIME: 1747358341.012744
[05/15 21:19:01    225s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1809.1M, EPOCH TIME: 1747358341.013705
[05/15 21:19:01    225s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1809.1M, EPOCH TIME: 1747358341.023808
[05/15 21:19:01    225s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.000, MEM:1809.1M, EPOCH TIME: 1747358341.024086
[05/15 21:19:01    225s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.050, MEM:1809.1M, EPOCH TIME: 1747358341.029262
[05/15 21:19:01    225s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.063, MEM:1809.1M, EPOCH TIME: 1747358341.034531
[05/15 21:19:01    225s] All LLGs are deleted
[05/15 21:19:01    225s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1809.1M, EPOCH TIME: 1747358341.042311
[05/15 21:19:01    225s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1809.1M, EPOCH TIME: 1747358341.045648
[05/15 21:19:02    226s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.602  | 42.738  | 40.602  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:19:03    226s] Density: 19.747%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 21:19:03    226s] Total CPU time: 0.75 sec
[05/15 21:19:03    226s] Total Real time: 3.0 sec
[05/15 21:19:03    226s] Total Memory Usage: 1807.222656 Mbytes
[05/15 21:19:03    226s] Info: pop threads available for lower-level modules during optimization.
[05/15 21:19:03    226s] *** timeDesign #9 [finish] : cpu/real = 0:00:00.8/0:00:02.3 (0.3), totSession cpu/real = 0:03:46.1/0:08:22.3 (0.5), mem = 1807.2M
[05/15 21:19:03    226s] 
[05/15 21:19:03    226s] =============================================================================================
[05/15 21:19:03    226s]  Final TAT Report for timeDesign #9                                             21.12-s106_1
[05/15 21:19:03    226s] =============================================================================================
[05/15 21:19:03    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:19:03    226s] ---------------------------------------------------------------------------------------------
[05/15 21:19:03    226s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:19:03    226s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.4 % )     0:00:02.1 /  0:00:00.6    0.3
[05/15 21:19:03    226s] [ DrvReport              ]      1   0:00:01.5  (  65.3 % )     0:00:01.5 /  0:00:00.1    0.1
[05/15 21:19:03    226s] [ TimingUpdate           ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:19:03    226s] [ TimingReport           ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:19:03    226s] [ GenerateReports        ]      1   0:00:00.3  (  13.7 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:19:03    226s] [ MISC                   ]          0:00:00.2  (  10.0 % )     0:00:00.2 /  0:00:00.2    0.7
[05/15 21:19:03    226s] ---------------------------------------------------------------------------------------------
[05/15 21:19:03    226s]  timeDesign #9 TOTAL                0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:00.8    0.3
[05/15 21:19:03    226s] ---------------------------------------------------------------------------------------------
[05/15 21:19:03    226s] 
[05/15 21:19:03    226s] # timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
[05/15 21:19:03    226s] *** timeDesign #10 [begin] : totSession cpu/real = 0:03:46.2/0:08:22.3 (0.5), mem = 1807.2M
[05/15 21:19:03    226s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1771.2M, EPOCH TIME: 1747358343.197602
[05/15 21:19:03    226s] All LLGs are deleted
[05/15 21:19:03    226s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1771.2M, EPOCH TIME: 1747358343.197715
[05/15 21:19:03    226s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1771.2M, EPOCH TIME: 1747358343.197782
[05/15 21:19:03    226s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1771.2M, EPOCH TIME: 1747358343.197927
[05/15 21:19:03    226s] Start to check current routing status for nets...
[05/15 21:19:03    226s] All nets are already routed correctly.
[05/15 21:19:03    226s] End to check current routing status for nets (mem=1771.2M)
[05/15 21:19:03    226s] Effort level <high> specified for reg2reg path_group
[05/15 21:19:03    226s] *** Enable all active views. ***
[05/15 21:19:03    226s] 
[05/15 21:19:03    226s] Optimization is working on the following views:
[05/15 21:19:03    226s]   Setup views:  AnalysisView_WC
[05/15 21:19:03    226s]   Hold  views: AnalysisView_BC 
[05/15 21:19:03    226s] All LLGs are deleted
[05/15 21:19:03    226s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1783.5M, EPOCH TIME: 1747358343.382829
[05/15 21:19:03    226s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1783.5M, EPOCH TIME: 1747358343.383296
[05/15 21:19:03    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1783.5M, EPOCH TIME: 1747358343.386880
[05/15 21:19:03    226s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1783.5M, EPOCH TIME: 1747358343.390673
[05/15 21:19:03    226s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1783.5M, EPOCH TIME: 1747358343.417585
[05/15 21:19:03    226s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1783.5M, EPOCH TIME: 1747358343.418403
[05/15 21:19:03    226s] Fast DP-INIT is on for default
[05/15 21:19:03    226s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1783.5M, EPOCH TIME: 1747358343.426131
[05/15 21:19:03    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.043, MEM:1783.5M, EPOCH TIME: 1747358343.430148
[05/15 21:19:03    226s] All LLGs are deleted
[05/15 21:19:03    226s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1783.5M, EPOCH TIME: 1747358343.436522
[05/15 21:19:03    226s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1783.5M, EPOCH TIME: 1747358343.439716
[05/15 21:19:03    226s] Starting delay calculation for Hold views
[05/15 21:19:03    226s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 21:19:03    226s] #################################################################################
[05/15 21:19:03    226s] # Design Stage: PreRoute
[05/15 21:19:03    226s] # Design Name: mcs4_pad_frame
[05/15 21:19:03    226s] # Design Mode: 45nm
[05/15 21:19:03    226s] # Analysis Mode: MMMC OCV 
[05/15 21:19:03    226s] # Parasitics Mode: No SPEF/RCDB 
[05/15 21:19:03    226s] # Signoff Settings: SI Off 
[05/15 21:19:03    226s] #################################################################################
[05/15 21:19:03    226s] Calculate late delays in OCV mode...
[05/15 21:19:03    226s] Calculate early delays in OCV mode...
[05/15 21:19:03    226s] Topological Sorting (REAL = 0:00:00.0, MEM = 1781.5M, InitMEM = 1781.5M)
[05/15 21:19:03    226s] Start delay calculation (fullDC) (1 T). (MEM=1781.51)
[05/15 21:19:03    226s] End AAE Lib Interpolated Model. (MEM=1801.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:19:04    227s] Total number of fetched objects 4464
[05/15 21:19:04    227s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 21:19:04    227s] End delay calculation. (MEM=1838.47 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 21:19:04    227s] End delay calculation (fullDC). (MEM=1838.47 CPU=0:00:00.7 REAL=0:00:01.0)
[05/15 21:19:04    227s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1838.5M) ***
[05/15 21:19:04    227s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:03:47 mem=1838.5M)
[05/15 21:19:04    227s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  1.190  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|   11    |   11    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:19:04    227s] Density: 19.747%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Enable all active views. ***
[05/15 21:19:04    227s] Reported timing to dir ./timingReports
[05/15 21:19:04    227s] Total CPU time: 1.52 sec
[05/15 21:19:04    227s] Total Real time: 1.0 sec
[05/15 21:19:04    227s] Total Memory Usage: 1757.457031 Mbytes
[05/15 21:19:04    227s] *** timeDesign #10 [finish] : cpu/real = 0:00:01.5/0:00:01.7 (0.9), totSession cpu/real = 0:03:47.7/0:08:24.0 (0.5), mem = 1757.5M
[05/15 21:19:04    227s] 
[05/15 21:19:04    227s] =============================================================================================
[05/15 21:19:04    227s]  Final TAT Report for timeDesign #10                                            21.12-s106_1
[05/15 21:19:04    227s] =============================================================================================
[05/15 21:19:04    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:19:04    227s] ---------------------------------------------------------------------------------------------
[05/15 21:19:04    227s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:19:04    227s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.3 % )     0:00:01.3 /  0:00:01.2    0.9
[05/15 21:19:04    227s] [ TimingUpdate           ]      1   0:00:00.1  (   5.4 % )     0:00:00.8 /  0:00:00.8    1.0
[05/15 21:19:04    227s] [ FullDelayCalc          ]      1   0:00:00.8  (  45.5 % )     0:00:00.8 /  0:00:00.7    1.0
[05/15 21:19:04    227s] [ TimingReport           ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:19:04    227s] [ GenerateReports        ]      1   0:00:00.3  (  17.6 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:19:04    227s] [ MISC                   ]          0:00:00.4  (  21.6 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 21:19:04    227s] ---------------------------------------------------------------------------------------------
[05/15 21:19:04    227s]  timeDesign #10 TOTAL               0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.5    0.9
[05/15 21:19:04    227s] ---------------------------------------------------------------------------------------------
[05/15 21:19:04    227s] 
[05/15 21:19:04    227s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 21:19:15    228s] # puts "\n--- Routing ---"
# setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -timingEngine {}
[05/15 21:19:15    228s] # setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[05/15 21:19:15    228s] # setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/15 21:19:15    228s] # setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/15 21:19:15    228s] # setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/15 21:19:15    228s] # setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/15 21:19:15    228s] # setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[05/15 21:19:15    228s] # routeDesign -globalDetail
<CMD> routeDesign -globalDetail
[05/15 21:19:15    228s] #% Begin routeDesign (date=05/15 21:19:15, mem=1300.2M)
[05/15 21:19:15    228s] ### Time Record (routeDesign) is installed.
[05/15 21:19:15    228s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.28 (MB), peak = 1511.21 (MB)
[05/15 21:19:15    228s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[05/15 21:19:15    228s] #**INFO: setDesignMode -flowEffort standard
[05/15 21:19:15    228s] #**INFO: setDesignMode -powerEffort none
[05/15 21:19:15    228s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/15 21:19:15    228s] **INFO: User settings:
[05/15 21:19:15    228s] setNanoRouteMode -extractThirdPartyCompatible  false
[05/15 21:19:15    228s] setNanoRouteMode -grouteExpTdStdDelay          41.7
[05/15 21:19:15    228s] setNanoRouteMode -routeWithSiDriven            true
[05/15 21:19:15    228s] setNanoRouteMode -routeWithSiPostRouteFix      false
[05/15 21:19:15    228s] setNanoRouteMode -routeWithTimingDriven        true
[05/15 21:19:15    228s] setNanoRouteMode -timingEngine                 {}
[05/15 21:19:15    228s] setDesignMode -process                         45
[05/15 21:19:15    228s] setExtractRCMode -coupling_c_th                0.1
[05/15 21:19:15    228s] setExtractRCMode -engine                       preRoute
[05/15 21:19:15    228s] setExtractRCMode -relative_c_th                1
[05/15 21:19:15    228s] setExtractRCMode -total_c_th                   0
[05/15 21:19:15    228s] setDelayCalMode -enable_high_fanout            true
[05/15 21:19:15    228s] setDelayCalMode -engine                        aae
[05/15 21:19:15    228s] setDelayCalMode -ignoreNetLoad                 false
[05/15 21:19:15    228s] setDelayCalMode -socv_accuracy_mode            low
[05/15 21:19:15    228s] setSIMode -separate_delta_delay_on_data        true
[05/15 21:19:15    228s] 
[05/15 21:19:15    228s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/15 21:19:15    228s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/15 21:19:15    228s] OPERPROF: Starting checkPlace at level 1, MEM:1758.4M, EPOCH TIME: 1747358355.844206
[05/15 21:19:15    228s] z: 2, totalTracks: 1
[05/15 21:19:15    228s] z: 4, totalTracks: 1
[05/15 21:19:15    228s] z: 6, totalTracks: 1
[05/15 21:19:15    228s] z: 8, totalTracks: 1
[05/15 21:19:15    228s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 21:19:15    228s] All LLGs are deleted
[05/15 21:19:15    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1758.4M, EPOCH TIME: 1747358355.849086
[05/15 21:19:15    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1758.4M, EPOCH TIME: 1747358355.849604
[05/15 21:19:15    228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1758.4M, EPOCH TIME: 1747358355.849835
[05/15 21:19:15    228s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1758.4M, EPOCH TIME: 1747358355.851274
[05/15 21:19:15    228s] Core basic site is CoreSite
[05/15 21:19:15    228s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1758.4M, EPOCH TIME: 1747358355.851610
[05/15 21:19:15    228s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.015, MEM:1758.4M, EPOCH TIME: 1747358355.866625
[05/15 21:19:15    228s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:19:15    228s] SiteArray: use 1,548,288 bytes
[05/15 21:19:15    228s] SiteArray: current memory after site array memory allocation 1758.4M
[05/15 21:19:15    228s] SiteArray: FP blocked sites are writable
[05/15 21:19:15    228s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.024, MEM:1758.4M, EPOCH TIME: 1747358355.874786
[05/15 21:19:15    228s] 
[05/15 21:19:15    228s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:19:15    228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.034, MEM:1758.4M, EPOCH TIME: 1747358355.884169
[05/15 21:19:15    228s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1758.4M, EPOCH TIME: 1747358355.886499
[05/15 21:19:15    228s]   Signal wire search tree: 690 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:19:15    228s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.020, REAL:0.006, MEM:1758.4M, EPOCH TIME: 1747358355.892869
[05/15 21:19:15    228s] Begin checking placement ... (start mem=1758.4M, init mem=1758.4M)
[05/15 21:19:15    228s] Begin checking exclusive groups violation ...
[05/15 21:19:15    228s] There are 0 groups to check, max #box is 0, total #box is 0
[05/15 21:19:15    228s] Finished checking exclusive groups violations. Found 0 Vio.
[05/15 21:19:15    228s] 
[05/15 21:19:15    228s] Running CheckPlace using 1 thread in normal mode...
[05/15 21:19:15    228s] 
[05/15 21:19:15    228s] ...checkPlace normal is done!
[05/15 21:19:15    228s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1758.4M, EPOCH TIME: 1747358355.967218
[05/15 21:19:15    228s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:1758.4M, EPOCH TIME: 1747358355.970223
[05/15 21:19:15    228s] *info: Placed = 4426           (Fixed = 20)
[05/15 21:19:15    228s] *info: Unplaced = 0           
[05/15 21:19:15    228s] Placement Density:19.75%(24366/123394)
[05/15 21:19:15    228s] Placement Density (including fixed std cells):19.75%(24366/123394)
[05/15 21:19:15    228s] All LLGs are deleted
[05/15 21:19:15    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1758.4M, EPOCH TIME: 1747358355.978049
[05/15 21:19:15    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1758.4M, EPOCH TIME: 1747358355.979681
[05/15 21:19:15    228s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1758.4M)
[05/15 21:19:15    228s] OPERPROF: Finished checkPlace at level 1, CPU:0.100, REAL:0.140, MEM:1758.4M, EPOCH TIME: 1747358355.984208
[05/15 21:19:15    228s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[05/15 21:19:16    228s] 
[05/15 21:19:16    228s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/15 21:19:16    228s] *** Changed status on (15) nets in Clock.
[05/15 21:19:16    228s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1758.4M) ***
[05/15 21:19:16    229s] % Begin globalDetailRoute (date=05/15 21:19:16, mem=1300.7M)
[05/15 21:19:16    229s] 
[05/15 21:19:16    229s] globalDetailRoute
[05/15 21:19:16    229s] 
[05/15 21:19:16    229s] #Start globalDetailRoute on Thu May 15 21:19:16 2025
[05/15 21:19:16    229s] #
[05/15 21:19:16    229s] ### Time Record (globalDetailRoute) is installed.
[05/15 21:19:16    229s] ### Time Record (Pre Callback) is installed.
[05/15 21:19:16    229s] RC Grid backup saved.
[05/15 21:19:16    229s] ### Time Record (Pre Callback) is uninstalled.
[05/15 21:19:16    229s] ### Time Record (DB Import) is installed.
[05/15 21:19:16    229s] ### Time Record (Timing Data Generation) is installed.
[05/15 21:19:16    229s] #Generating timing data, please wait...
[05/15 21:19:16    229s] #4464 total nets, 4427 already routed, 4427 will ignore in trialRoute
[05/15 21:19:16    229s] ### run_trial_route starts on Thu May 15 21:19:16 2025 with memory = 1301.43 (MB), peak = 1511.21 (MB)
[05/15 21:19:16    229s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.5 GB
[05/15 21:19:16    229s] ### dump_timing_file starts on Thu May 15 21:19:16 2025 with memory = 1321.91 (MB), peak = 1511.21 (MB)
[05/15 21:19:16    229s] ### extractRC starts on Thu May 15 21:19:16 2025 with memory = 1321.91 (MB), peak = 1511.21 (MB)
[05/15 21:19:16    229s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:19:16    229s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[05/15 21:19:16    229s] ### view AnalysisView_WC is active and enabled.
[05/15 21:19:16    229s] ### view AnalysisView_BC is active and enabled.
[05/15 21:19:16    229s] ###     It's not selected for tming-driven routing.
[05/15 21:19:16    229s] 1 out of 2 active views are pruned
[05/15 21:19:16    229s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1303.74 (MB), peak = 1511.21 (MB)
[05/15 21:19:16    229s] ### generate_timing_data starts on Thu May 15 21:19:16 2025 with memory = 1303.74 (MB), peak = 1511.21 (MB)
[05/15 21:19:16    229s] #Reporting timing...
[05/15 21:19:16    229s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[05/15 21:19:16    229s] ### report_timing starts on Thu May 15 21:19:16 2025 with memory = 1329.41 (MB), peak = 1511.21 (MB)
[05/15 21:19:18    231s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.5 GB
[05/15 21:19:18    231s] 
[05/15 21:19:18    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:19:18    231s] TLC MultiMap info (StdDelay):
[05/15 21:19:18    231s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:19:18    231s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:19:18    231s]  Setting StdDelay to: 38ps
[05/15 21:19:18    231s] 
[05/15 21:19:18    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:19:18    231s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 50.000 (ns)
[05/15 21:19:18    231s] #OPT Pruned View (First enabled view): AnalysisView_WC
[05/15 21:19:18    231s] #Default setup view is reset to AnalysisView_WC.
[05/15 21:19:18    231s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1354.95 (MB), peak = 1511.21 (MB)
[05/15 21:19:18    231s] #Library Standard Delay: 38.00ps
[05/15 21:19:18    231s] #Slack threshold: 76.00ps
[05/15 21:19:18    231s] ### generate_net_cdm_timing starts on Thu May 15 21:19:18 2025 with memory = 1354.96 (MB), peak = 1511.21 (MB)
[05/15 21:19:18    231s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[05/15 21:19:18    231s] #*** Analyzed 0 timing critical paths
[05/15 21:19:18    231s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1355.01 (MB), peak = 1511.21 (MB)
[05/15 21:19:18    231s] ### Use bna from skp: 0
[05/15 21:19:18    231s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:19:19    231s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1362.80 (MB), peak = 1511.21 (MB)
[05/15 21:19:19    231s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1362.80 (MB), peak = 1511.21 (MB)
[05/15 21:19:19    232s] ### generate_timing_data cpu:00:00:02, real:00:00:02, mem:1.3 GB, peak:1.5 GB
[05/15 21:19:19    232s] #Current view: AnalysisView_WC AnalysisView_BC 
[05/15 21:19:19    232s] #Current enabled view: AnalysisView_WC 
[05/15 21:19:19    232s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1362.82 (MB), peak = 1511.21 (MB)
[05/15 21:19:19    232s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.3 GB, peak:1.5 GB
[05/15 21:19:19    232s] #Done generating timing data.
[05/15 21:19:19    232s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 21:19:19    232s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:19:19    232s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/15 21:19:19    232s] #To increase the message display limit, refer to the product command reference manual.
[05/15 21:19:19    232s] ### Net info: total nets: 4480
[05/15 21:19:19    232s] ### Net info: dirty nets: 3295
[05/15 21:19:19    232s] ### Net info: marked as disconnected nets: 0
[05/15 21:19:19    232s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/15 21:19:19    232s] #num needed restored net=0
[05/15 21:19:19    232s] #need_extraction net=0 (total=4480)
[05/15 21:19:19    232s] ### Net info: fully routed nets: 15
[05/15 21:19:19    232s] ### Net info: trivial (< 2 pins) nets: 29
[05/15 21:19:19    232s] ### Net info: unrouted nets: 4436
[05/15 21:19:19    232s] ### Net info: re-extraction nets: 0
[05/15 21:19:19    232s] ### Net info: ignored nets: 0
[05/15 21:19:19    232s] ### Net info: skip routing nets: 0
[05/15 21:19:19    232s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 21:19:19    232s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 21:19:19    232s] ### import design signature (13): route=726508101 fixed_route=754400648 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1999306762 dirty_area=0 del_dirty_area=0 cell=802670418 placement=955695835 pin_access=1325008634 inst_pattern=1
[05/15 21:19:19    232s] ### Time Record (DB Import) is uninstalled.
[05/15 21:19:19    232s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/15 21:19:19    232s] #RTESIG:78da95d3c14ec3300c0660ce3c85d5ed50245662274ed32b12574013709d3a9a6d95da54
[05/15 21:19:19    232s] #       6ad3036f4f244e435b93e59a4f8ef5c75eadbf5eb6901116489b0985de21bc6e0911c96c
[05/15 21:19:19    232s] #       88243f11eec2d5e77376bf5abfbd7f90d170a8bbc942be1f86ee119a1f57f7ed3734f650
[05/15 21:19:19    232s] #       cf9d87c97adfbae3c31fafb439e7f364c77f26bc4ae0c779d954eacc2c3f8b28ca9b38d2
[05/15 21:19:19    232s] #       2d9c8401510816e1407ee886da5fee9a2442766a8fa70cf2c98fe1e69a2b130b6a158d4a
[05/15 21:19:19    232s] #       9a84cc65654041de3a6f8f76bc6c9440d890088d8968638a4ae0345801169c0095064aaa
[05/15 21:19:19    232s] #       c8553413558a04430946460d232598f83f72484a6151c61360c5f16aace353c16113b3de
[05/15 21:19:19    232s] #       36eddc47269613c22a59264dbf51614b265fbba61e9b60ad9bfb6b32f4e706679714091d
[05/15 21:19:19    232s] #       fd6c42c9902df7158c4ea8135fb6809626f4ee172218ab11
[05/15 21:19:19    232s] #
[05/15 21:19:19    232s] ### Time Record (Data Preparation) is installed.
[05/15 21:19:19    232s] #RTESIG:78da9593314fc330108599f915a7b4439068f09d7d8eb322b102aa80b50ac46d23258e94
[05/15 21:19:19    232s] #       3803ff1e0ba6a23676bdfad3bbe7e777abf5c7d31632c2026933a1d03b84e72d2122990d
[05/15 21:19:19    232s] #       91e407c25db87a7fcc6e57eb97d737321af6753759c83f87a1bb87e6dbd57dfb058dddd7
[05/15 21:19:19    232s] #       73e761b2deb7ee70f78757da9ce2f364c77f4c984ae0c77999a9d409b33c16519457e148
[05/15 21:19:19    232s] #       d7e0240c8842b00807f27d37d4febc6b9208d9b13d1c33c8273f869b4b5c9928a855342a
[05/15 21:19:19    232s] #       6912329795010579ebbc3dd8f13ca304c286443026a2c61495c0696005587002a8345092
[05/15 21:19:19    232s] #       2257d14c542912184a60649461a40426fe8f1c92525894f10458715c8d75bc151c3631eb
[05/15 21:19:19    232s] #       6dd3ce7da4b19c1056c932a9fd46852d997ced9a7a6c026bdddc5f22833f3738bb4c9930
[05/15 21:19:19    232s] #       f7f7adcb8349e8682b08254316d141a91374e25b19a0a52adffc009d18b7c9
[05/15 21:19:19    232s] #
[05/15 21:19:19    232s] ### Time Record (Data Preparation) is uninstalled.
[05/15 21:19:19    232s] ### Time Record (Global Routing) is installed.
[05/15 21:19:19    232s] ### Time Record (Global Routing) is uninstalled.
[05/15 21:19:19    232s] ### Time Record (Data Preparation) is installed.
[05/15 21:19:19    232s] #Start routing data preparation on Thu May 15 21:19:19 2025
[05/15 21:19:19    232s] #
[05/15 21:19:19    232s] #Minimum voltage of a net in the design = 0.000.
[05/15 21:19:19    232s] #Maximum voltage of a net in the design = 1.320.
[05/15 21:19:19    232s] #Voltage range [0.000 - 1.320] has 4473 nets.
[05/15 21:19:19    232s] #Voltage range [0.000 - 0.000] has 5 nets.
[05/15 21:19:19    232s] #Voltage range [0.900 - 1.320] has 2 nets.
[05/15 21:19:19    232s] #Build and mark too close pins for the same net.
[05/15 21:19:19    232s] ### Time Record (Cell Pin Access) is installed.
[05/15 21:19:19    232s] #Rebuild pin access data for design.
[05/15 21:19:19    232s] #Initial pin access analysis.
[05/15 21:19:24    237s] #Detail pin access analysis.
[05/15 21:19:24    237s] ### Time Record (Cell Pin Access) is uninstalled.
[05/15 21:19:24    237s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 21:19:24    237s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:19:24    237s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:19:24    237s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:19:24    237s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:19:24    237s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:19:24    237s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:19:24    237s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:19:24    237s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:19:24    237s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 21:19:24    237s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 21:19:24    237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1364.05 (MB), peak = 1511.21 (MB)
[05/15 21:19:24    237s] #Regenerating Ggrids automatically.
[05/15 21:19:24    237s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 21:19:24    237s] #Using automatically generated G-grids.
[05/15 21:19:24    237s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/15 21:19:25    238s] #Done routing data preparation.
[05/15 21:19:25    238s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1376.00 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### Time Record (Data Preparation) is uninstalled.
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #Summary of active signal nets routing constraints set by OPT:
[05/15 21:19:25    238s] #	preferred routing layers      : 0
[05/15 21:19:25    238s] #	preferred routing layer effort: 0
[05/15 21:19:25    238s] #	preferred extra space         : 0
[05/15 21:19:25    238s] #	preferred multi-cut via       : 0
[05/15 21:19:25    238s] #	avoid detour                  : 0
[05/15 21:19:25    238s] #	expansion ratio               : 0
[05/15 21:19:25    238s] #	net priority                  : 0
[05/15 21:19:25    238s] #	s2s control                   : 0
[05/15 21:19:25    238s] #	avoid chaining                : 0
[05/15 21:19:25    238s] #	inst-based stacking via       : 0
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #Summary of active signal nets routing constraints set by USER:
[05/15 21:19:25    238s] #	preferred routing layers      : 0
[05/15 21:19:25    238s] #	preferred routing layer effort     : 0
[05/15 21:19:25    238s] #	preferred extra space              : 0
[05/15 21:19:25    238s] #	preferred multi-cut via            : 0
[05/15 21:19:25    238s] #	avoid detour                       : 0
[05/15 21:19:25    238s] #	net weight                         : 0
[05/15 21:19:25    238s] #	avoid chaining                     : 0
[05/15 21:19:25    238s] #	cell-based stacking via (required) : 0
[05/15 21:19:25    238s] #	cell-based stacking via (optional) : 0
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #Start timing driven prevention iteration
[05/15 21:19:25    238s] ### td_prevention_read_timing_data starts on Thu May 15 21:19:25 2025 with memory = 1376.00 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #----------------------------------------------------
[05/15 21:19:25    238s] # Summary of active signal nets routing constraints
[05/15 21:19:25    238s] #+--------------------------+-----------+
[05/15 21:19:25    238s] #+--------------------------+-----------+
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #----------------------------------------------------
[05/15 21:19:25    238s] #Done timing-driven prevention
[05/15 21:19:25    238s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1376.99 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] #Total number of trivial nets (e.g. < 2 pins) = 48 (skipped).
[05/15 21:19:25    238s] #Total number of routable nets = 4432.
[05/15 21:19:25    238s] #Total number of nets in the design = 4480.
[05/15 21:19:25    238s] #4419 routable nets do not have any wires.
[05/15 21:19:25    238s] #13 routable nets have routed wires.
[05/15 21:19:25    238s] #4419 nets will be global routed.
[05/15 21:19:25    238s] #8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 21:19:25    238s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 21:19:25    238s] ### Time Record (Data Preparation) is installed.
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #Connectivity extraction summary:
[05/15 21:19:25    238s] #15 routed net(s) are imported.
[05/15 21:19:25    238s] #4417 (98.59%) nets are without wires.
[05/15 21:19:25    238s] #48 nets are fixed|skipped|trivial (not extracted).
[05/15 21:19:25    238s] #Total number of nets = 4480.
[05/15 21:19:25    238s] ### Total number of dirty nets = 6.
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #Finished routing data preparation on Thu May 15 21:19:25 2025
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #Cpu time = 00:00:00
[05/15 21:19:25    238s] #Elapsed time = 00:00:00
[05/15 21:19:25    238s] #Increased memory = 0.19 (MB)
[05/15 21:19:25    238s] #Total memory = 1377.18 (MB)
[05/15 21:19:25    238s] #Peak memory = 1511.21 (MB)
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] ### Time Record (Data Preparation) is uninstalled.
[05/15 21:19:25    238s] ### Time Record (Global Routing) is installed.
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #Start global routing on Thu May 15 21:19:25 2025
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #Start global routing initialization on Thu May 15 21:19:25 2025
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #Number of eco nets is 2
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #Start global routing data preparation on Thu May 15 21:19:25 2025
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] ### build_merged_routing_blockage_rect_list starts on Thu May 15 21:19:25 2025 with memory = 1378.06 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[05/15 21:19:25    238s] #Start routing resource analysis on Thu May 15 21:19:25 2025
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] ### init_is_bin_blocked starts on Thu May 15 21:19:25 2025 with memory = 1378.07 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[05/15 21:19:25    238s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu May 15 21:19:25 2025 with memory = 1395.18 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:25    238s] ### adjust_flow_cap starts on Thu May 15 21:19:25 2025 with memory = 1396.34 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:25    238s] ### adjust_flow_per_partial_route_obs starts on Thu May 15 21:19:25 2025 with memory = 1396.34 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:25    238s] ### set_via_blocked starts on Thu May 15 21:19:25 2025 with memory = 1396.34 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:25    238s] ### copy_flow starts on Thu May 15 21:19:25 2025 with memory = 1396.34 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:25    238s] #Routing resource analysis is done on Thu May 15 21:19:25 2025
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] ### report_flow_cap starts on Thu May 15 21:19:25 2025 with memory = 1396.35 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] #  Resource Analysis:
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/15 21:19:25    238s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/15 21:19:25    238s] #  --------------------------------------------------------------
[05/15 21:19:25    238s] #  Metal1         H        4653         294      115830     2.73%
[05/15 21:19:25    238s] #  Metal2         V        4747         253      115830     4.31%
[05/15 21:19:25    238s] #  Metal3         H        4830         117      115830     1.73%
[05/15 21:19:25    238s] #  Metal4         V        4669         331      115830     5.16%
[05/15 21:19:25    238s] #  Metal5         H        4852          95      115830     1.51%
[05/15 21:19:25    238s] #  Metal6         V        4999           1      115830     0.00%
[05/15 21:19:25    238s] #  Metal7         H        4947           0      115830     0.00%
[05/15 21:19:25    238s] #  Metal8         V        4999           1      115830     0.00%
[05/15 21:19:25    238s] #  Metal9         H        4947           0      115830     0.00%
[05/15 21:19:25    238s] #  Metal10        V        1999           0      115830     0.00%
[05/15 21:19:25    238s] #  Metal11        H        1976           2      115830     0.04%
[05/15 21:19:25    238s] #  --------------------------------------------------------------
[05/15 21:19:25    238s] #  Total                  47620       2.00%     1274130     1.41%
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #  22 nets (0.49%) with 1 preferred extra spacing.
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:25    238s] ### analyze_m2_tracks starts on Thu May 15 21:19:25 2025 with memory = 1396.36 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:25    238s] ### report_initial_resource starts on Thu May 15 21:19:25 2025 with memory = 1396.36 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:25    238s] ### mark_pg_pins_accessibility starts on Thu May 15 21:19:25 2025 with memory = 1396.36 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:25    238s] ### set_net_region starts on Thu May 15 21:19:25 2025 with memory = 1396.37 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #Global routing data preparation is done on Thu May 15 21:19:25 2025
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1396.38 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] #
[05/15 21:19:25    238s] ### prepare_level starts on Thu May 15 21:19:25 2025 with memory = 1396.38 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### init level 1 starts on Thu May 15 21:19:25 2025 with memory = 1396.40 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:25    238s] ### Level 1 hgrid = 351 X 330
[05/15 21:19:25    238s] ### init level 2 starts on Thu May 15 21:19:25 2025 with memory = 1396.45 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:25    238s] ### Level 2 hgrid = 88 X 83  (large_net only)
[05/15 21:19:25    238s] ### init level 3 starts on Thu May 15 21:19:25 2025 with memory = 1400.24 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:25    238s] ### Level 3 hgrid = 22 X 21  (large_net only)
[05/15 21:19:25    238s] ### prepare_level_flow starts on Thu May 15 21:19:25 2025 with memory = 1400.76 (MB), peak = 1511.21 (MB)
[05/15 21:19:25    238s] ### init_flow_edge starts on Thu May 15 21:19:25 2025 with memory = 1400.76 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    238s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:26    238s] ### init_flow_edge starts on Thu May 15 21:19:26 2025 with memory = 1403.73 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    238s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:26    238s] ### init_flow_edge starts on Thu May 15 21:19:26 2025 with memory = 1403.74 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    238s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:26    238s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:26    238s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:26    238s] #
[05/15 21:19:26    238s] #Global routing initialization is done on Thu May 15 21:19:26 2025
[05/15 21:19:26    238s] #
[05/15 21:19:26    238s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1403.75 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    238s] #
[05/15 21:19:26    238s] ### routing large nets 
[05/15 21:19:26    238s] #start global routing iteration 1...
[05/15 21:19:26    238s] ### init_flow_edge starts on Thu May 15 21:19:26 2025 with memory = 1403.80 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    238s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:26    238s] ### routing at level 3 (topmost level) iter 0
[05/15 21:19:26    238s] ### Uniform Hboxes (5x5)
[05/15 21:19:26    238s] ### routing at level 2 iter 0 for 0 hboxes
[05/15 21:19:26    238s] ### Uniform Hboxes (22x21)
[05/15 21:19:26    238s] ### routing at level 1 iter 0 for 0 hboxes
[05/15 21:19:26    238s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1415.54 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    238s] #
[05/15 21:19:26    238s] #Skip 1/3 round for no nets in the round...
[05/15 21:19:26    238s] #Route nets in 2/3 round...
[05/15 21:19:26    238s] #start global routing iteration 2...
[05/15 21:19:26    238s] ### init_flow_edge starts on Thu May 15 21:19:26 2025 with memory = 1415.57 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    238s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:26    238s] ### cal_flow starts on Thu May 15 21:19:26 2025 with memory = 1416.56 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    238s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:26    238s] ### routing at level 1 (topmost level) iter 0
[05/15 21:19:26    238s] ### measure_qor starts on Thu May 15 21:19:26 2025 with memory = 1417.28 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    238s] ### measure_congestion starts on Thu May 15 21:19:26 2025 with memory = 1417.29 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    238s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:26    238s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:26    238s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1412.54 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    238s] #
[05/15 21:19:26    238s] #start global routing iteration 3...
[05/15 21:19:26    238s] ### routing at level 1 (topmost level) iter 1
[05/15 21:19:26    239s] ### measure_qor starts on Thu May 15 21:19:26 2025 with memory = 1412.80 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    239s] ### measure_congestion starts on Thu May 15 21:19:26 2025 with memory = 1412.80 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    239s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:26    239s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:26    239s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1412.54 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    239s] #
[05/15 21:19:26    239s] #Route nets in 3/3 round...
[05/15 21:19:26    239s] #start global routing iteration 4...
[05/15 21:19:26    239s] ### init_flow_edge starts on Thu May 15 21:19:26 2025 with memory = 1412.55 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    239s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:26    239s] ### cal_flow starts on Thu May 15 21:19:26 2025 with memory = 1412.56 (MB), peak = 1511.21 (MB)
[05/15 21:19:26    239s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:26    239s] ### routing at level 1 (topmost level) iter 0
[05/15 21:19:27    239s] ### measure_qor starts on Thu May 15 21:19:27 2025 with memory = 1417.01 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    239s] ### measure_congestion starts on Thu May 15 21:19:27 2025 with memory = 1417.01 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    239s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:27    239s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:27    239s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1416.76 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    239s] #
[05/15 21:19:27    239s] #start global routing iteration 5...
[05/15 21:19:27    239s] ### routing at level 1 (topmost level) iter 1
[05/15 21:19:27    239s] ### measure_qor starts on Thu May 15 21:19:27 2025 with memory = 1417.02 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    239s] ### measure_congestion starts on Thu May 15 21:19:27 2025 with memory = 1417.02 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    239s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:27    239s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:27    239s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1416.77 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    239s] #
[05/15 21:19:27    239s] ### route_end starts on Thu May 15 21:19:27 2025 with memory = 1416.77 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    239s] #
[05/15 21:19:27    239s] #Total number of trivial nets (e.g. < 2 pins) = 48 (skipped).
[05/15 21:19:27    239s] #Total number of routable nets = 4432.
[05/15 21:19:27    239s] #Total number of nets in the design = 4480.
[05/15 21:19:27    239s] #
[05/15 21:19:27    239s] #4432 routable nets have routed wires.
[05/15 21:19:27    239s] #8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 21:19:27    239s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 21:19:27    239s] #
[05/15 21:19:27    239s] #Routed nets constraints summary:
[05/15 21:19:27    239s] #------------------------------------------------
[05/15 21:19:27    239s] #        Rules   Pref Extra Space   Unconstrained  
[05/15 21:19:27    239s] #------------------------------------------------
[05/15 21:19:27    239s] #      Default                  8            4411  
[05/15 21:19:27    239s] #------------------------------------------------
[05/15 21:19:27    239s] #        Total                  8            4411  
[05/15 21:19:27    239s] #------------------------------------------------
[05/15 21:19:27    239s] #
[05/15 21:19:27    239s] #Routing constraints summary of the whole design:
[05/15 21:19:27    239s] #------------------------------------------------
[05/15 21:19:27    239s] #        Rules   Pref Extra Space   Unconstrained  
[05/15 21:19:27    239s] #------------------------------------------------
[05/15 21:19:27    239s] #      Default                 21            4411  
[05/15 21:19:27    239s] #------------------------------------------------
[05/15 21:19:27    239s] #        Total                 21            4411  
[05/15 21:19:27    239s] #------------------------------------------------
[05/15 21:19:27    239s] #
[05/15 21:19:27    239s] ### adjust_flow_per_partial_route_obs starts on Thu May 15 21:19:27 2025 with memory = 1416.79 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    239s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:27    239s] ### cal_base_flow starts on Thu May 15 21:19:27 2025 with memory = 1416.80 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    239s] ### init_flow_edge starts on Thu May 15 21:19:27 2025 with memory = 1416.80 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    239s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:27    239s] ### cal_flow starts on Thu May 15 21:19:27 2025 with memory = 1416.80 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    240s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:27    240s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:27    240s] ### report_overcon starts on Thu May 15 21:19:27 2025 with memory = 1416.80 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    240s] #
[05/15 21:19:27    240s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/15 21:19:27    240s] #
[05/15 21:19:27    240s] #                 OverCon          
[05/15 21:19:27    240s] #                  #Gcell    %Gcell
[05/15 21:19:27    240s] #     Layer           (1)   OverCon  Flow/Cap
[05/15 21:19:27    240s] #  ----------------------------------------------
[05/15 21:19:27    240s] #  Metal1        0(0.00%)   (0.00%)     0.04  
[05/15 21:19:27    240s] #  Metal2        0(0.00%)   (0.00%)     0.01  
[05/15 21:19:27    240s] #  Metal3        0(0.00%)   (0.00%)     0.01  
[05/15 21:19:27    240s] #  Metal4        0(0.00%)   (0.00%)     0.01  
[05/15 21:19:27    240s] #  Metal5        0(0.00%)   (0.00%)     0.00  
[05/15 21:19:27    240s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[05/15 21:19:27    240s] #  Metal7        0(0.00%)   (0.00%)     0.00  
[05/15 21:19:27    240s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[05/15 21:19:27    240s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[05/15 21:19:27    240s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[05/15 21:19:27    240s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[05/15 21:19:27    240s] #  ----------------------------------------------
[05/15 21:19:27    240s] #     Total      0(0.00%)   (0.00%)
[05/15 21:19:27    240s] #
[05/15 21:19:27    240s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/15 21:19:27    240s] #  Overflow after GR: 0.00% H + 0.00% V
[05/15 21:19:27    240s] #
[05/15 21:19:27    240s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:27    240s] ### cal_base_flow starts on Thu May 15 21:19:27 2025 with memory = 1416.82 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    240s] ### init_flow_edge starts on Thu May 15 21:19:27 2025 with memory = 1416.82 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    240s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:27    240s] ### cal_flow starts on Thu May 15 21:19:27 2025 with memory = 1416.82 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    240s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:27    240s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:27    240s] ### generate_cong_map_content starts on Thu May 15 21:19:27 2025 with memory = 1416.82 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    240s] ### Sync with Inovus CongMap starts on Thu May 15 21:19:27 2025 with memory = 1417.05 (MB), peak = 1511.21 (MB)
[05/15 21:19:27    240s] #Hotspot report including placement blocked areas
[05/15 21:19:27    240s] OPERPROF: Starting HotSpotCal at level 1, MEM:1904.7M, EPOCH TIME: 1747358367.816882
[05/15 21:19:27    240s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 21:19:27    240s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[05/15 21:19:27    240s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 21:19:27    240s] [hotspot] |   Metal1(H)    |              0.52 |              1.84 |   451.44   424.07   478.80   451.44 |
[05/15 21:19:27    240s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 21:19:27    240s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 21:19:27    240s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 21:19:27    240s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 21:19:27    240s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 21:19:27    240s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 21:19:27    240s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 21:19:27    240s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 21:19:28    240s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 21:19:28    240s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 21:19:28    240s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 21:19:28    240s] [hotspot] |      worst     | (Metal1)     0.52 | (Metal1)     1.84 |                                     |
[05/15 21:19:28    240s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 21:19:28    240s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[05/15 21:19:28    240s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 21:19:28    240s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 21:19:28    240s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/15 21:19:28    240s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 21:19:28    240s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.280, REAL:0.312, MEM:1904.7M, EPOCH TIME: 1747358368.129099
[05/15 21:19:28    240s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:28    240s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:28    240s] ### update starts on Thu May 15 21:19:28 2025 with memory = 1418.14 (MB), peak = 1511.21 (MB)
[05/15 21:19:28    240s] #Complete Global Routing.
[05/15 21:19:28    240s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 21:19:28    240s] #Total wire length = 81406 um.
[05/15 21:19:28    240s] #Total half perimeter of net bounding box = 79763 um.
[05/15 21:19:28    240s] #Total wire length on LAYER Metal1 = 57 um.
[05/15 21:19:28    240s] #Total wire length on LAYER Metal2 = 35045 um.
[05/15 21:19:28    240s] #Total wire length on LAYER Metal3 = 41695 um.
[05/15 21:19:28    240s] #Total wire length on LAYER Metal4 = 4584 um.
[05/15 21:19:28    240s] #Total wire length on LAYER Metal5 = 26 um.
[05/15 21:19:28    240s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 21:19:28    240s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 21:19:28    240s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 21:19:28    240s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 21:19:28    240s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 21:19:28    240s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 21:19:28    240s] #Total number of vias = 22809
[05/15 21:19:28    240s] #Up-Via Summary (total 22809):
[05/15 21:19:28    240s] #           
[05/15 21:19:28    240s] #-----------------------
[05/15 21:19:28    240s] # Metal1          12512
[05/15 21:19:28    240s] # Metal2           9702
[05/15 21:19:28    240s] # Metal3            593
[05/15 21:19:28    240s] # Metal4              2
[05/15 21:19:28    240s] #-----------------------
[05/15 21:19:28    240s] #                 22809 
[05/15 21:19:28    240s] #
[05/15 21:19:28    240s] #Total number of involved regular nets 1031
[05/15 21:19:28    240s] #Maximum src to sink distance  348.1
[05/15 21:19:28    240s] #Average of max src_to_sink distance  31.6
[05/15 21:19:28    240s] #Average of ave src_to_sink distance  22.1
[05/15 21:19:28    240s] #Total number of involved priority nets 8
[05/15 21:19:28    240s] #Maximum src to sink distance for priority net 256.8
[05/15 21:19:28    240s] #Average of max src_to_sink distance for priority net 158.7
[05/15 21:19:28    240s] #Average of ave src_to_sink distance for priority net 71.0
[05/15 21:19:28    240s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:28    240s] ### report_overcon starts on Thu May 15 21:19:28 2025 with memory = 1418.58 (MB), peak = 1511.21 (MB)
[05/15 21:19:28    240s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:28    240s] ### report_overcon starts on Thu May 15 21:19:28 2025 with memory = 1418.58 (MB), peak = 1511.21 (MB)
[05/15 21:19:28    240s] #Max overcon = 0 track.
[05/15 21:19:28    240s] #Total overcon = 0.00%.
[05/15 21:19:28    240s] #Worst layer Gcell overcon rate = 0.00%.
[05/15 21:19:28    240s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:28    240s] ### route_end cpu:00:00:00, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:28    240s] ### global_route design signature (16): route=93121375 net_attr=772678231
[05/15 21:19:28    240s] #
[05/15 21:19:28    240s] #Global routing statistics:
[05/15 21:19:28    240s] #Cpu time = 00:00:02
[05/15 21:19:28    240s] #Elapsed time = 00:00:03
[05/15 21:19:28    240s] #Increased memory = 33.58 (MB)
[05/15 21:19:28    240s] #Total memory = 1410.77 (MB)
[05/15 21:19:28    240s] #Peak memory = 1511.21 (MB)
[05/15 21:19:28    240s] #
[05/15 21:19:28    240s] #Finished global routing on Thu May 15 21:19:28 2025
[05/15 21:19:28    240s] #
[05/15 21:19:28    240s] #
[05/15 21:19:28    240s] ### Time Record (Global Routing) is uninstalled.
[05/15 21:19:28    240s] ### Time Record (Data Preparation) is installed.
[05/15 21:19:28    240s] ### Time Record (Data Preparation) is uninstalled.
[05/15 21:19:28    240s] ### track-assign external-init starts on Thu May 15 21:19:28 2025 with memory = 1393.88 (MB), peak = 1511.21 (MB)
[05/15 21:19:28    240s] ### Time Record (Track Assignment) is installed.
[05/15 21:19:28    240s] ### Time Record (Track Assignment) is uninstalled.
[05/15 21:19:28    240s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:28    240s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.88 (MB), peak = 1511.21 (MB)
[05/15 21:19:28    240s] ### track-assign engine-init starts on Thu May 15 21:19:28 2025 with memory = 1393.89 (MB), peak = 1511.21 (MB)
[05/15 21:19:28    240s] ### Time Record (Track Assignment) is installed.
[05/15 21:19:28    240s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:28    240s] ### track-assign core-engine starts on Thu May 15 21:19:28 2025 with memory = 1393.95 (MB), peak = 1511.21 (MB)
[05/15 21:19:28    240s] #Start Track Assignment.
[05/15 21:19:28    241s] #Done with 6033 horizontal wires in 11 hboxes and 5949 vertical wires in 11 hboxes.
[05/15 21:19:29    241s] #Done with 1506 horizontal wires in 11 hboxes and 1454 vertical wires in 11 hboxes.
[05/15 21:19:29    241s] #Done with 11 horizontal wires in 11 hboxes and 11 vertical wires in 11 hboxes.
[05/15 21:19:29    241s] #
[05/15 21:19:29    241s] #Track assignment summary:
[05/15 21:19:29    241s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/15 21:19:29    241s] #------------------------------------------------------------------------
[05/15 21:19:29    241s] # Metal1        56.78 	  0.00%  	  0.00% 	  0.00%
[05/15 21:19:29    241s] # Metal2     35077.60 	  0.04%  	  0.00% 	  0.00%
[05/15 21:19:29    241s] # Metal3     40789.03 	  0.06%  	  0.00% 	  0.00%
[05/15 21:19:29    241s] # Metal4      3397.85 	  0.00%  	  0.00% 	  0.00%
[05/15 21:19:29    241s] # Metal5        25.73 	  0.00%  	  0.00% 	  0.00%
[05/15 21:19:29    241s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 21:19:29    241s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 21:19:29    241s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 21:19:29    241s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 21:19:29    241s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 21:19:29    241s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 21:19:29    241s] #------------------------------------------------------------------------
[05/15 21:19:29    241s] # All       79346.98  	  0.05% 	  0.00% 	  0.00%
[05/15 21:19:29    241s] #Complete Track Assignment.
[05/15 21:19:29    241s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 21:19:29    241s] #Total wire length = 80857 um.
[05/15 21:19:29    241s] #Total half perimeter of net bounding box = 79763 um.
[05/15 21:19:29    241s] #Total wire length on LAYER Metal1 = 57 um.
[05/15 21:19:29    241s] #Total wire length on LAYER Metal2 = 34932 um.
[05/15 21:19:29    241s] #Total wire length on LAYER Metal3 = 41247 um.
[05/15 21:19:29    241s] #Total wire length on LAYER Metal4 = 4596 um.
[05/15 21:19:29    241s] #Total wire length on LAYER Metal5 = 26 um.
[05/15 21:19:29    241s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 21:19:29    241s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 21:19:29    241s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 21:19:29    241s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 21:19:29    241s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 21:19:29    241s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 21:19:29    241s] #Total number of vias = 22809
[05/15 21:19:29    241s] #Up-Via Summary (total 22809):
[05/15 21:19:29    241s] #           
[05/15 21:19:29    241s] #-----------------------
[05/15 21:19:29    241s] # Metal1          12512
[05/15 21:19:29    241s] # Metal2           9702
[05/15 21:19:29    241s] # Metal3            593
[05/15 21:19:29    241s] # Metal4              2
[05/15 21:19:29    241s] #-----------------------
[05/15 21:19:29    241s] #                 22809 
[05/15 21:19:29    241s] #
[05/15 21:19:29    241s] ### track_assign design signature (19): route=269721453
[05/15 21:19:29    241s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[05/15 21:19:29    241s] ### Time Record (Track Assignment) is uninstalled.
[05/15 21:19:29    241s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1394.47 (MB), peak = 1511.21 (MB)
[05/15 21:19:29    241s] #
[05/15 21:19:29    241s] #Start post global route fixing for timing critical nets ...
[05/15 21:19:29    241s] #
[05/15 21:19:29    241s] ### update_timing_after_routing starts on Thu May 15 21:19:29 2025 with memory = 1394.47 (MB), peak = 1511.21 (MB)
[05/15 21:19:29    241s] ### Time Record (Timing Data Generation) is installed.
[05/15 21:19:29    241s] #* Updating design timing data...
[05/15 21:19:29    241s] #Extracting RC...
[05/15 21:19:29    241s] Un-suppress "**WARN ..." messages.
[05/15 21:19:29    241s] #
[05/15 21:19:29    241s] #Start tQuantus RC extraction...
[05/15 21:19:29    241s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[05/15 21:19:29    241s] #Extract in track assign mode
[05/15 21:19:29    241s] #Start building rc corner(s)...
[05/15 21:19:29    241s] #Number of RC Corner = 2
[05/15 21:19:29    241s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 21:19:29    241s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 21:19:29    241s] #METAL_1 -> Metal1 (1)
[05/15 21:19:29    241s] #METAL_2 -> Metal2 (2)
[05/15 21:19:29    241s] #METAL_3 -> Metal3 (3)
[05/15 21:19:29    241s] #METAL_4 -> Metal4 (4)
[05/15 21:19:29    241s] #METAL_5 -> Metal5 (5)
[05/15 21:19:29    241s] #METAL_6 -> Metal6 (6)
[05/15 21:19:29    241s] #METAL_7 -> Metal7 (7)
[05/15 21:19:29    241s] #METAL_8 -> Metal8 (8)
[05/15 21:19:29    241s] #METAL_9 -> Metal9 (9)
[05/15 21:19:29    241s] #METAL_10 -> Metal10 (10)
[05/15 21:19:29    241s] #METAL_11 -> Metal11 (11)
[05/15 21:19:29    241s] #SADV_On
[05/15 21:19:29    241s] # Corner(s) : 
[05/15 21:19:29    241s] #RC_Extraction_WC [25.00] 
[05/15 21:19:29    241s] #RC_Extraction_BC [25.00]
[05/15 21:19:30    242s] # Corner id: 0
[05/15 21:19:30    242s] # Layout Scale: 1.000000
[05/15 21:19:30    242s] # Has Metal Fill model: yes
[05/15 21:19:30    242s] # Temperature was set
[05/15 21:19:30    242s] # Temperature : 25.000000
[05/15 21:19:30    242s] # Ref. Temp   : 25.000000
[05/15 21:19:30    242s] # Corner id: 1
[05/15 21:19:30    242s] # Layout Scale: 1.000000
[05/15 21:19:30    242s] # Has Metal Fill model: yes
[05/15 21:19:30    242s] # Temperature was set
[05/15 21:19:30    242s] # Temperature : 25.000000
[05/15 21:19:30    242s] # Ref. Temp   : 25.000000
[05/15 21:19:30    242s] #SADV_Off
[05/15 21:19:30    242s] #total pattern=286 [11, 792]
[05/15 21:19:30    242s] #Generating the tQuantus model file automatically.
[05/15 21:19:30    242s] #num_tile=24090 avg_aspect_ratio=2.082489 
[05/15 21:19:30    242s] #Vertical num_row 55 per_row= 432 halo= 12000 
[05/15 21:19:30    242s] #hor_num_col = 63 final aspect_ratio= 1.726033
[05/15 21:20:23    269s] #Build RC corners: cpu time = 00:00:28, elapsed time = 00:00:54, memory = 1460.11 (MB), peak = 1597.78 (MB)
[05/15 21:20:26    272s] #Finish check_net_pin_list step Enter extract
[05/15 21:20:26    272s] #Start init net ripin tree building
[05/15 21:20:26    272s] #Finish init net ripin tree building
[05/15 21:20:26    272s] #Cpu time = 00:00:00
[05/15 21:20:26    272s] #Elapsed time = 00:00:00
[05/15 21:20:26    272s] #Increased memory = 0.25 (MB)
[05/15 21:20:26    272s] #Total memory = 1468.73 (MB)
[05/15 21:20:26    272s] #Peak memory = 1597.78 (MB)
[05/15 21:20:26    272s] #begin processing metal fill model file
[05/15 21:20:26    272s] #end processing metal fill model file
[05/15 21:20:26    272s] ### track-assign external-init starts on Thu May 15 21:20:26 2025 with memory = 1468.75 (MB), peak = 1597.78 (MB)
[05/15 21:20:26    272s] ### Time Record (Track Assignment) is installed.
[05/15 21:20:26    272s] ### Time Record (Track Assignment) is uninstalled.
[05/15 21:20:26    272s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:26    272s] ### track-assign engine-init starts on Thu May 15 21:20:26 2025 with memory = 1468.75 (MB), peak = 1597.78 (MB)
[05/15 21:20:26    272s] ### Time Record (Track Assignment) is installed.
[05/15 21:20:26    272s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:26    272s] #
[05/15 21:20:26    272s] #Start Post Track Assignment Wire Spread.
[05/15 21:20:26    272s] #Done with 2356 horizontal wires in 11 hboxes and 2528 vertical wires in 11 hboxes.
[05/15 21:20:26    272s] #Complete Post Track Assignment Wire Spread.
[05/15 21:20:26    272s] #
[05/15 21:20:26    272s] ### Time Record (Track Assignment) is uninstalled.
[05/15 21:20:26    272s] #Length limit = 200 pitches
[05/15 21:20:26    272s] #opt mode = 2
[05/15 21:20:26    272s] #Finish check_net_pin_list step Fix net pin list
[05/15 21:20:26    272s] #Start generate extraction boxes.
[05/15 21:20:26    272s] #
[05/15 21:20:26    272s] #Extract using 30 x 30 Hboxes
[05/15 21:20:26    272s] #13x12 initial hboxes
[05/15 21:20:26    272s] #Use area based hbox pruning.
[05/15 21:20:26    272s] #0/0 hboxes pruned.
[05/15 21:20:26    272s] #Complete generating extraction boxes.
[05/15 21:20:26    272s] #Extract 30 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/15 21:20:26    272s] #Process 0 special clock nets for rc extraction
[05/15 21:20:27    272s] #Total 4427 nets were built. 179 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/15 21:20:32    278s] #Run Statistics for Extraction:
[05/15 21:20:32    278s] #   Cpu time = 00:00:05, elapsed time = 00:00:06 .
[05/15 21:20:32    278s] #   Increased memory =    18.15 (MB), total memory =  1487.39 (MB), peak memory =  1597.78 (MB)
[05/15 21:20:32    278s] #
[05/15 21:20:32    278s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/15 21:20:32    278s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1469.81 (MB), peak = 1597.78 (MB)
[05/15 21:20:32    278s] #RC Statistics: 16950 Res, 10218 Ground Cap, 48 XCap (Edge to Edge)
[05/15 21:20:32    278s] #RC V/H edge ratio: 0.41, Avg V/H Edge Length: 3901.47 (11125), Avg L-Edge Length: 17572.00 (3495)
[05/15 21:20:32    278s] #Register nets and terms for rcdb /tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_zUA7yG.rcdb.d
[05/15 21:20:32    278s] #Finish registering nets and terms for rcdb.
[05/15 21:20:32    278s] #Start writing RC data.
[05/15 21:20:32    278s] #Finish writing RC data
[05/15 21:20:32    278s] #Finish writing rcdb with 22827 nodes, 18400 edges, and 98 xcaps
[05/15 21:20:32    278s] #179 inserted nodes are removed
[05/15 21:20:32    278s] ### track-assign external-init starts on Thu May 15 21:20:32 2025 with memory = 1473.04 (MB), peak = 1597.78 (MB)
[05/15 21:20:32    278s] ### Time Record (Track Assignment) is installed.
[05/15 21:20:32    278s] ### Time Record (Track Assignment) is uninstalled.
[05/15 21:20:32    278s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:32    278s] ### track-assign engine-init starts on Thu May 15 21:20:32 2025 with memory = 1473.04 (MB), peak = 1597.78 (MB)
[05/15 21:20:32    278s] ### Time Record (Track Assignment) is installed.
[05/15 21:20:33    278s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:33    278s] #Remove Post Track Assignment Wire Spread
[05/15 21:20:33    278s] ### Time Record (Track Assignment) is uninstalled.
[05/15 21:20:33    278s] Restoring parasitic data from file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_zUA7yG.rcdb.d' ...
[05/15 21:20:33    278s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_zUA7yG.rcdb.d' for reading (mem: 2050.844M)
[05/15 21:20:33    278s] Reading RCDB with compressed RC data.
[05/15 21:20:33    278s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_zUA7yG.rcdb.d' for content verification (mem: 2050.844M)
[05/15 21:20:33    278s] Reading RCDB with compressed RC data.
[05/15 21:20:33    278s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_zUA7yG.rcdb.d': 0 access done (mem: 2050.844M)
[05/15 21:20:33    278s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_zUA7yG.rcdb.d': 0 access done (mem: 2050.844M)
[05/15 21:20:33    278s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2050.844M)
[05/15 21:20:33    278s] Following multi-corner parasitics specified:
[05/15 21:20:33    278s] 	/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_zUA7yG.rcdb.d (rcdb)
[05/15 21:20:33    278s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_zUA7yG.rcdb.d' for reading (mem: 2050.844M)
[05/15 21:20:33    278s] Reading RCDB with compressed RC data.
[05/15 21:20:33    278s] 		Cell mcs4_pad_frame has rcdb /tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_zUA7yG.rcdb.d specified
[05/15 21:20:33    278s] Cell mcs4_pad_frame, hinst 
[05/15 21:20:33    278s] processing rcdb (/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_zUA7yG.rcdb.d) for hinst (top) of cell (mcs4_pad_frame);
[05/15 21:20:33    278s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_zUA7yG.rcdb.d': 0 access done (mem: 2050.844M)
[05/15 21:20:33    278s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2026.844M)
[05/15 21:20:33    278s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_ZCCsh1.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 2026.844M)
[05/15 21:20:33    278s] Reading RCDB with compressed RC data.
[05/15 21:20:33    279s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_ZCCsh1.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 2026.844M)
[05/15 21:20:33    279s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=2026.844M)
[05/15 21:20:33    279s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 2026.844M)
[05/15 21:20:33    279s] #
[05/15 21:20:33    279s] #Restore RCDB.
[05/15 21:20:33    279s] ### track-assign external-init starts on Thu May 15 21:20:33 2025 with memory = 1472.21 (MB), peak = 1597.78 (MB)
[05/15 21:20:33    279s] ### Time Record (Track Assignment) is installed.
[05/15 21:20:33    279s] ### Time Record (Track Assignment) is uninstalled.
[05/15 21:20:33    279s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:33    279s] ### track-assign engine-init starts on Thu May 15 21:20:33 2025 with memory = 1472.21 (MB), peak = 1597.78 (MB)
[05/15 21:20:33    279s] ### Time Record (Track Assignment) is installed.
[05/15 21:20:33    279s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:33    279s] #Remove Post Track Assignment Wire Spread
[05/15 21:20:33    279s] ### Time Record (Track Assignment) is uninstalled.
[05/15 21:20:33    279s] #
[05/15 21:20:33    279s] #Complete tQuantus RC extraction.
[05/15 21:20:33    279s] #Cpu time = 00:00:38
[05/15 21:20:33    279s] #Elapsed time = 00:01:04
[05/15 21:20:33    279s] #Increased memory = 75.99 (MB)
[05/15 21:20:33    279s] #Total memory = 1470.46 (MB)
[05/15 21:20:33    279s] #Peak memory = 1597.78 (MB)
[05/15 21:20:33    279s] #
[05/15 21:20:33    279s] Un-suppress "**WARN ..." messages.
[05/15 21:20:33    279s] #RC Extraction Completed...
[05/15 21:20:33    279s] ### update_timing starts on Thu May 15 21:20:33 2025 with memory = 1470.46 (MB), peak = 1597.78 (MB)
[05/15 21:20:33    279s] AAE_INFO: switching -siAware from false to true ...
[05/15 21:20:33    279s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/15 21:20:33    279s] ### generate_timing_data starts on Thu May 15 21:20:33 2025 with memory = 1452.47 (MB), peak = 1597.78 (MB)
[05/15 21:20:33    279s] #Reporting timing...
[05/15 21:20:33    279s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[05/15 21:20:34    279s] ### report_timing starts on Thu May 15 21:20:34 2025 with memory = 1452.50 (MB), peak = 1597.78 (MB)
[05/15 21:20:35    281s] ### report_timing cpu:00:00:02, real:00:00:02, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:35    281s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 50.000 (ns)
[05/15 21:20:35    281s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1477.00 (MB), peak = 1597.78 (MB)
[05/15 21:20:35    281s] #Library Standard Delay: 38.00ps
[05/15 21:20:35    281s] #Slack threshold: 0.00ps
[05/15 21:20:35    281s] ### generate_net_cdm_timing starts on Thu May 15 21:20:35 2025 with memory = 1477.00 (MB), peak = 1597.78 (MB)
[05/15 21:20:35    281s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:35    281s] #*** Analyzed 0 timing critical paths
[05/15 21:20:35    281s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1477.04 (MB), peak = 1597.78 (MB)
[05/15 21:20:35    281s] ### Use bna from skp: 0
[05/15 21:20:36    281s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1477.67 (MB), peak = 1597.78 (MB)
[05/15 21:20:36    281s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/15 21:20:36    281s] Worst slack reported in the design = 45.634079 (late)
[05/15 21:20:36    281s] *** writeDesignTiming (0:00:00.2) ***
[05/15 21:20:36    281s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1477.96 (MB), peak = 1597.78 (MB)
[05/15 21:20:36    281s] Un-suppress "**WARN ..." messages.
[05/15 21:20:36    281s] ### generate_timing_data cpu:00:00:02, real:00:00:02, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:36    281s] #Number of victim nets: 0
[05/15 21:20:36    281s] #Number of aggressor nets: 0
[05/15 21:20:36    281s] #Number of weak nets: 0
[05/15 21:20:36    281s] #Number of critical nets: 0
[05/15 21:20:36    281s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/15 21:20:36    281s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/15 21:20:36    281s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/15 21:20:36    281s] #Total number of nets: 4427
[05/15 21:20:36    281s] ### update_timing cpu:00:00:03, real:00:00:03, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:36    281s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 21:20:36    281s] ### update_timing_after_routing cpu:00:00:40, real:00:01:07, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:36    281s] #Total number of significant detoured timing critical nets is 0
[05/15 21:20:36    281s] #Total number of selected detoured timing critical nets is 0
[05/15 21:20:36    281s] #
[05/15 21:20:36    281s] #----------------------------------------------------
[05/15 21:20:36    281s] # Summary of active signal nets routing constraints
[05/15 21:20:36    281s] #+--------------------------+-----------+
[05/15 21:20:36    281s] #+--------------------------+-----------+
[05/15 21:20:36    281s] #
[05/15 21:20:36    281s] #----------------------------------------------------
[05/15 21:20:36    281s] ### run_free_timing_graph starts on Thu May 15 21:20:36 2025 with memory = 1478.00 (MB), peak = 1597.78 (MB)
[05/15 21:20:36    281s] ### Time Record (Timing Data Generation) is installed.
[05/15 21:20:36    282s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 21:20:36    282s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:36    282s] ### run_build_timing_graph starts on Thu May 15 21:20:36 2025 with memory = 1457.71 (MB), peak = 1597.78 (MB)
[05/15 21:20:36    282s] ### Time Record (Timing Data Generation) is installed.
[05/15 21:20:37    282s] Current (total cpu=0:04:42, real=0:09:59, peak res=1597.8M, current mem=1441.6M)
[05/15 21:20:37    282s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1452.4M, current mem=1452.4M)
[05/15 21:20:37    282s] Current (total cpu=0:04:42, real=0:09:59, peak res=1597.8M, current mem=1452.4M)
[05/15 21:20:37    282s] Current (total cpu=0:04:42, real=0:09:59, peak res=1597.8M, current mem=1452.4M)
[05/15 21:20:37    282s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1452.8M, current mem=1452.8M)
[05/15 21:20:37    282s] Current (total cpu=0:04:42, real=0:09:59, peak res=1597.8M, current mem=1452.8M)
[05/15 21:20:37    282s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 21:20:37    282s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:37    282s] ### track-assign external-init starts on Thu May 15 21:20:37 2025 with memory = 1452.90 (MB), peak = 1597.78 (MB)
[05/15 21:20:37    282s] ### Time Record (Track Assignment) is installed.
[05/15 21:20:37    282s] ### Time Record (Track Assignment) is uninstalled.
[05/15 21:20:37    282s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:37    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1452.90 (MB), peak = 1597.78 (MB)
[05/15 21:20:37    282s] #* Importing design timing data...
[05/15 21:20:37    282s] #Number of victim nets: 0
[05/15 21:20:37    282s] #Number of aggressor nets: 0
[05/15 21:20:37    282s] #Number of weak nets: 0
[05/15 21:20:37    282s] #Number of critical nets: 0
[05/15 21:20:37    282s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/15 21:20:37    282s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/15 21:20:37    282s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/15 21:20:37    282s] #Total number of nets: 4427
[05/15 21:20:37    282s] ### track-assign engine-init starts on Thu May 15 21:20:37 2025 with memory = 1452.94 (MB), peak = 1597.78 (MB)
[05/15 21:20:37    282s] ### Time Record (Track Assignment) is installed.
[05/15 21:20:37    282s] #
[05/15 21:20:37    282s] #timing driven effort level: 3
[05/15 21:20:37    282s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:37    282s] ### track-assign core-engine starts on Thu May 15 21:20:37 2025 with memory = 1452.95 (MB), peak = 1597.78 (MB)
[05/15 21:20:37    282s] #Start Track Assignment With Timing Driven.
[05/15 21:20:37    282s] #Done with 309 horizontal wires in 11 hboxes and 200 vertical wires in 11 hboxes.
[05/15 21:20:37    282s] #Done with 39 horizontal wires in 11 hboxes and 55 vertical wires in 11 hboxes.
[05/15 21:20:37    283s] #Done with 11 horizontal wires in 11 hboxes and 11 vertical wires in 11 hboxes.
[05/15 21:20:37    283s] #
[05/15 21:20:37    283s] #Track assignment summary:
[05/15 21:20:37    283s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/15 21:20:37    283s] #------------------------------------------------------------------------
[05/15 21:20:37    283s] # Metal1        56.78 	  0.00%  	  0.00% 	  0.00%
[05/15 21:20:37    283s] # Metal2     35056.89 	  0.01%  	  0.00% 	  0.00%
[05/15 21:20:37    283s] # Metal3     40781.88 	  0.06%  	  0.00% 	  0.00%
[05/15 21:20:37    283s] # Metal4      3400.13 	  0.00%  	  0.00% 	  0.00%
[05/15 21:20:37    283s] # Metal5        25.73 	  0.00%  	  0.00% 	  0.00%
[05/15 21:20:37    283s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 21:20:37    283s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 21:20:37    283s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 21:20:37    283s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 21:20:37    283s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 21:20:37    283s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 21:20:37    283s] #------------------------------------------------------------------------
[05/15 21:20:37    283s] # All       79321.40  	  0.04% 	  0.00% 	  0.00%
[05/15 21:20:37    283s] #Complete Track Assignment With Timing Driven.
[05/15 21:20:37    283s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 21:20:37    283s] #Total wire length = 80837 um.
[05/15 21:20:37    283s] #Total half perimeter of net bounding box = 79763 um.
[05/15 21:20:37    283s] #Total wire length on LAYER Metal1 = 57 um.
[05/15 21:20:37    283s] #Total wire length on LAYER Metal2 = 34917 um.
[05/15 21:20:37    283s] #Total wire length on LAYER Metal3 = 41239 um.
[05/15 21:20:37    283s] #Total wire length on LAYER Metal4 = 4599 um.
[05/15 21:20:37    283s] #Total wire length on LAYER Metal5 = 26 um.
[05/15 21:20:37    283s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 21:20:37    283s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 21:20:37    283s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 21:20:37    283s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 21:20:37    283s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 21:20:37    283s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 21:20:37    283s] #Total number of vias = 22809
[05/15 21:20:37    283s] #Up-Via Summary (total 22809):
[05/15 21:20:37    283s] #           
[05/15 21:20:37    283s] #-----------------------
[05/15 21:20:37    283s] # Metal1          12512
[05/15 21:20:37    283s] # Metal2           9702
[05/15 21:20:37    283s] # Metal3            593
[05/15 21:20:37    283s] # Metal4              2
[05/15 21:20:37    283s] #-----------------------
[05/15 21:20:37    283s] #                 22809 
[05/15 21:20:37    283s] #
[05/15 21:20:37    283s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.6 GB
[05/15 21:20:37    283s] ### Time Record (Track Assignment) is uninstalled.
[05/15 21:20:37    283s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1452.95 (MB), peak = 1597.78 (MB)
[05/15 21:20:37    283s] #
[05/15 21:20:38    283s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/15 21:20:38    283s] #Cpu time = 00:00:51
[05/15 21:20:38    283s] #Elapsed time = 00:01:18
[05/15 21:20:38    283s] #Increased memory = 91.56 (MB)
[05/15 21:20:38    283s] #Total memory = 1451.46 (MB)
[05/15 21:20:38    283s] #Peak memory = 1597.78 (MB)
[05/15 21:20:38    283s] ### Time Record (Detail Routing) is installed.
[05/15 21:20:38    283s] #Start reading timing information from file .timing_file_490.tif.gz ...
[05/15 21:20:38    283s] #Read in timing information for 25 ports, 4456 instances from timing file .timing_file_490.tif.gz.
[05/15 21:20:38    283s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 21:20:38    283s] #
[05/15 21:20:38    283s] #Start Detail Routing..
[05/15 21:20:38    283s] #start initial detail routing ...
[05/15 21:20:38    283s] ### Design has 6 dirty nets, 7798 dirty-areas)
[05/15 21:20:38    283s] #   Improving pin accessing ...
[05/15 21:20:38    283s] #    elapsed time = 00:00:00, memory = 1486.73 (MB)
[05/15 21:20:45    290s] #    completing 20% with 16 violations
[05/15 21:20:45    290s] #    elapsed time = 00:00:07, memory = 1518.96 (MB)
[05/15 21:20:45    290s] #    completing 30% with 16 violations
[05/15 21:20:45    290s] #    elapsed time = 00:00:07, memory = 1518.96 (MB)
[05/15 21:20:51    296s] #    completing 40% with 9 violations
[05/15 21:20:51    296s] #    elapsed time = 00:00:13, memory = 1522.26 (MB)
[05/15 21:20:51    297s] #    completing 50% with 8 violations
[05/15 21:20:51    297s] #    elapsed time = 00:00:14, memory = 1523.68 (MB)
[05/15 21:20:52    297s] #    completing 60% with 11 violations
[05/15 21:20:52    297s] #    elapsed time = 00:00:14, memory = 1522.70 (MB)
[05/15 21:20:58    302s] #    completing 70% with 14 violations
[05/15 21:20:58    302s] #    elapsed time = 00:00:20, memory = 1521.82 (MB)
[05/15 21:20:58    302s] #    completing 80% with 14 violations
[05/15 21:20:58    302s] #    elapsed time = 00:00:20, memory = 1521.82 (MB)
[05/15 21:21:03    308s] #    completing 90% with 8 violations
[05/15 21:21:03    308s] #    elapsed time = 00:00:25, memory = 1525.36 (MB)
[05/15 21:21:04    309s] #    completing 100% with 8 violations
[05/15 21:21:04    309s] #    elapsed time = 00:00:26, memory = 1525.61 (MB)
[05/15 21:21:04    309s] #   number of violations = 8
[05/15 21:21:04    309s] #
[05/15 21:21:04    309s] #    By Layer and Type :
[05/15 21:21:04    309s] #	         EOLSpc    Short   Totals
[05/15 21:21:04    309s] #	Metal1        2        5        7
[05/15 21:21:04    309s] #	Metal2        0        1        1
[05/15 21:21:04    309s] #	Totals        2        6        8
[05/15 21:21:04    309s] #3597 out of 4456 instances (80.7%) need to be verified(marked ipoed), dirty area = 2.2%.
[05/15 21:21:07    312s] ### Routing stats: routing = 6.41% drc-check-only = 5.50% dirty-area = 4.67%
[05/15 21:21:07    312s] #   number of violations = 0
[05/15 21:21:07    312s] #cpu time = 00:00:29, elapsed time = 00:00:30, memory = 1448.73 (MB), peak = 1597.78 (MB)
[05/15 21:21:07    312s] #Complete Detail Routing.
[05/15 21:21:07    312s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 21:21:07    312s] #Total wire length = 85154 um.
[05/15 21:21:07    312s] #Total half perimeter of net bounding box = 79763 um.
[05/15 21:21:07    312s] #Total wire length on LAYER Metal1 = 1411 um.
[05/15 21:21:07    312s] #Total wire length on LAYER Metal2 = 31967 um.
[05/15 21:21:07    312s] #Total wire length on LAYER Metal3 = 40629 um.
[05/15 21:21:07    312s] #Total wire length on LAYER Metal4 = 11094 um.
[05/15 21:21:07    312s] #Total wire length on LAYER Metal5 = 54 um.
[05/15 21:21:07    312s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 21:21:07    312s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 21:21:07    312s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 21:21:07    312s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 21:21:07    312s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 21:21:07    312s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 21:21:07    312s] #Total number of vias = 25699
[05/15 21:21:07    312s] #Total number of multi-cut vias = 5 (  0.0%)
[05/15 21:21:07    312s] #Total number of single cut vias = 25694 (100.0%)
[05/15 21:21:07    312s] #Up-Via Summary (total 25699):
[05/15 21:21:07    312s] #                   single-cut          multi-cut      Total
[05/15 21:21:07    312s] #-----------------------------------------------------------
[05/15 21:21:07    312s] # Metal1         12785 (100.0%)         0 (  0.0%)      12785
[05/15 21:21:07    312s] # Metal2         10712 (100.0%)         3 (  0.0%)      10715
[05/15 21:21:07    312s] # Metal3          2191 ( 99.9%)         2 (  0.1%)       2193
[05/15 21:21:07    312s] # Metal4             6 (100.0%)         0 (  0.0%)          6
[05/15 21:21:07    312s] #-----------------------------------------------------------
[05/15 21:21:07    312s] #                25694 (100.0%)         5 (  0.0%)      25699 
[05/15 21:21:07    312s] #
[05/15 21:21:07    312s] #Total number of DRC violations = 0
[05/15 21:21:07    312s] ### Time Record (Detail Routing) is uninstalled.
[05/15 21:21:07    312s] #Cpu time = 00:00:30
[05/15 21:21:07    312s] #Elapsed time = 00:00:30
[05/15 21:21:07    312s] #Increased memory = -2.72 (MB)
[05/15 21:21:07    312s] #Total memory = 1448.74 (MB)
[05/15 21:21:07    312s] #Peak memory = 1597.78 (MB)
[05/15 21:21:07    312s] ### Time Record (Antenna Fixing) is installed.
[05/15 21:21:07    312s] #
[05/15 21:21:07    312s] #start routing for process antenna violation fix ...
[05/15 21:21:07    312s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 21:21:08    313s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1449.08 (MB), peak = 1597.78 (MB)
[05/15 21:21:08    313s] #
[05/15 21:21:08    313s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 21:21:08    313s] #Total wire length = 85154 um.
[05/15 21:21:08    313s] #Total half perimeter of net bounding box = 79763 um.
[05/15 21:21:08    313s] #Total wire length on LAYER Metal1 = 1411 um.
[05/15 21:21:08    313s] #Total wire length on LAYER Metal2 = 31967 um.
[05/15 21:21:08    313s] #Total wire length on LAYER Metal3 = 40629 um.
[05/15 21:21:08    313s] #Total wire length on LAYER Metal4 = 11094 um.
[05/15 21:21:08    313s] #Total wire length on LAYER Metal5 = 54 um.
[05/15 21:21:08    313s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 21:21:08    313s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 21:21:08    313s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 21:21:08    313s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 21:21:08    313s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 21:21:08    313s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 21:21:08    313s] #Total number of vias = 25699
[05/15 21:21:08    313s] #Total number of multi-cut vias = 5 (  0.0%)
[05/15 21:21:08    313s] #Total number of single cut vias = 25694 (100.0%)
[05/15 21:21:08    313s] #Up-Via Summary (total 25699):
[05/15 21:21:08    313s] #                   single-cut          multi-cut      Total
[05/15 21:21:08    313s] #-----------------------------------------------------------
[05/15 21:21:08    313s] # Metal1         12785 (100.0%)         0 (  0.0%)      12785
[05/15 21:21:08    313s] # Metal2         10712 (100.0%)         3 (  0.0%)      10715
[05/15 21:21:08    313s] # Metal3          2191 ( 99.9%)         2 (  0.1%)       2193
[05/15 21:21:08    313s] # Metal4             6 (100.0%)         0 (  0.0%)          6
[05/15 21:21:08    313s] #-----------------------------------------------------------
[05/15 21:21:08    313s] #                25694 (100.0%)         5 (  0.0%)      25699 
[05/15 21:21:08    313s] #
[05/15 21:21:08    313s] #Total number of DRC violations = 0
[05/15 21:21:08    313s] #Total number of process antenna violations = 0
[05/15 21:21:08    313s] #Total number of net violated process antenna rule = 0
[05/15 21:21:08    313s] #
[05/15 21:21:09    313s] #
[05/15 21:21:09    313s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 21:21:09    313s] #Total wire length = 85154 um.
[05/15 21:21:09    313s] #Total half perimeter of net bounding box = 79763 um.
[05/15 21:21:09    313s] #Total wire length on LAYER Metal1 = 1411 um.
[05/15 21:21:09    313s] #Total wire length on LAYER Metal2 = 31967 um.
[05/15 21:21:09    313s] #Total wire length on LAYER Metal3 = 40629 um.
[05/15 21:21:09    313s] #Total wire length on LAYER Metal4 = 11094 um.
[05/15 21:21:09    313s] #Total wire length on LAYER Metal5 = 54 um.
[05/15 21:21:09    313s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 21:21:09    313s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 21:21:09    313s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 21:21:09    313s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 21:21:09    313s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 21:21:09    313s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 21:21:09    313s] #Total number of vias = 25699
[05/15 21:21:09    313s] #Total number of multi-cut vias = 5 (  0.0%)
[05/15 21:21:09    313s] #Total number of single cut vias = 25694 (100.0%)
[05/15 21:21:09    313s] #Up-Via Summary (total 25699):
[05/15 21:21:09    313s] #                   single-cut          multi-cut      Total
[05/15 21:21:09    313s] #-----------------------------------------------------------
[05/15 21:21:09    313s] # Metal1         12785 (100.0%)         0 (  0.0%)      12785
[05/15 21:21:09    313s] # Metal2         10712 (100.0%)         3 (  0.0%)      10715
[05/15 21:21:09    313s] # Metal3          2191 ( 99.9%)         2 (  0.1%)       2193
[05/15 21:21:09    313s] # Metal4             6 (100.0%)         0 (  0.0%)          6
[05/15 21:21:09    313s] #-----------------------------------------------------------
[05/15 21:21:09    313s] #                25694 (100.0%)         5 (  0.0%)      25699 
[05/15 21:21:09    313s] #
[05/15 21:21:09    313s] #Total number of DRC violations = 0
[05/15 21:21:09    313s] #Total number of process antenna violations = 0
[05/15 21:21:09    313s] #Total number of net violated process antenna rule = 0
[05/15 21:21:09    313s] #
[05/15 21:21:09    313s] ### Time Record (Antenna Fixing) is uninstalled.
[05/15 21:21:09    313s] #detailRoute Statistics:
[05/15 21:21:09    313s] #Cpu time = 00:00:31
[05/15 21:21:09    313s] #Elapsed time = 00:00:31
[05/15 21:21:09    313s] #Increased memory = -2.36 (MB)
[05/15 21:21:09    313s] #Total memory = 1449.11 (MB)
[05/15 21:21:09    313s] #Peak memory = 1597.78 (MB)
[05/15 21:21:09    313s] ### global_detail_route design signature (39): route=858692016 flt_obj=0 vio=1905142130 shield_wire=1
[05/15 21:21:09    313s] ### Time Record (DB Export) is installed.
[05/15 21:21:09    313s] ### export design design signature (40): route=858692016 fixed_route=754400648 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1886595525 dirty_area=0 del_dirty_area=0 cell=802670418 placement=955695835 pin_access=485121009 inst_pattern=1
[05/15 21:21:09    313s] #	no debugging net set
[05/15 21:21:09    313s] ### Time Record (DB Export) is uninstalled.
[05/15 21:21:09    313s] ### Time Record (Post Callback) is installed.
[05/15 21:21:09    313s] ### Time Record (Post Callback) is uninstalled.
[05/15 21:21:09    313s] #
[05/15 21:21:09    313s] #globalDetailRoute statistics:
[05/15 21:21:09    313s] #Cpu time = 00:01:25
[05/15 21:21:09    313s] #Elapsed time = 00:01:53
[05/15 21:21:09    313s] #Increased memory = 130.86 (MB)
[05/15 21:21:09    313s] #Total memory = 1431.56 (MB)
[05/15 21:21:09    313s] #Peak memory = 1597.78 (MB)
[05/15 21:21:09    313s] #Number of warnings = 25
[05/15 21:21:09    313s] #Total number of warnings = 67
[05/15 21:21:09    313s] #Number of fails = 0
[05/15 21:21:09    313s] #Total number of fails = 0
[05/15 21:21:09    313s] #Complete globalDetailRoute on Thu May 15 21:21:09 2025
[05/15 21:21:09    313s] #
[05/15 21:21:09    313s] ### import design signature (41): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=485121009 inst_pattern=1
[05/15 21:21:09    313s] ### Time Record (globalDetailRoute) is uninstalled.
[05/15 21:21:09    313s] % End globalDetailRoute (date=05/15 21:21:09, total cpu=0:01:25, real=0:01:53, peak res=1597.8M, current mem=1431.2M)
[05/15 21:21:09    314s] #***Restoring views
[05/15 21:21:09    314s] #Default setup view is reset to AnalysisView_WC.
[05/15 21:21:09    314s] #Default setup view is reset to AnalysisView_WC.
[05/15 21:21:09    314s] AAE_INFO: Post Route call back at the end of routeDesign
[05/15 21:21:09    314s] #routeDesign: cpu time = 00:01:25, elapsed time = 00:01:54, memory = 1412.26 (MB), peak = 1597.78 (MB)
[05/15 21:21:09    314s] 
[05/15 21:21:09    314s] *** Summary of all messages that are not suppressed in this session:
[05/15 21:21:09    314s] Severity  ID               Count  Summary                                  
[05/15 21:21:09    314s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[05/15 21:21:09    314s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/15 21:21:09    314s] *** Message Summary: 3 warning(s), 0 error(s)
[05/15 21:21:09    314s] 
[05/15 21:21:09    314s] ### Time Record (routeDesign) is uninstalled.
[05/15 21:21:09    314s] ### 
[05/15 21:21:09    314s] ###   Scalability Statistics
[05/15 21:21:09    314s] ### 
[05/15 21:21:09    314s] ### --------------------------------+----------------+----------------+----------------+
[05/15 21:21:09    314s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/15 21:21:09    314s] ### --------------------------------+----------------+----------------+----------------+
[05/15 21:21:09    314s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/15 21:21:09    314s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/15 21:21:09    314s] ###   Timing Data Generation        |        00:00:44|        00:01:11|             0.6|
[05/15 21:21:09    314s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/15 21:21:09    314s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/15 21:21:09    314s] ###   Cell Pin Access               |        00:00:05|        00:00:05|             1.0|
[05/15 21:21:09    314s] ###   Data Preparation              |        00:00:01|        00:00:01|             0.9|
[05/15 21:21:09    314s] ###   Global Routing                |        00:00:02|        00:00:03|             0.9|
[05/15 21:21:09    314s] ###   Track Assignment              |        00:00:02|        00:00:02|             0.9|
[05/15 21:21:09    314s] ###   Detail Routing                |        00:00:30|        00:00:30|             1.0|
[05/15 21:21:09    314s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             0.9|
[05/15 21:21:09    314s] ###   Entire Command                |        00:01:25|        00:01:54|             0.7|
[05/15 21:21:09    314s] ### --------------------------------+----------------+----------------+----------------+
[05/15 21:21:09    314s] ### 
[05/15 21:21:09    314s] #% End routeDesign (date=05/15 21:21:09, total cpu=0:01:25, real=0:01:54, peak res=1597.8M, current mem=1412.3M)
[05/15 21:21:09    314s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 21:21:09    314s] <CMD> selectInst NE_padIORINGCORNER
[05/15 21:21:09    314s] <CMD> deselectAll
[05/15 21:21:09    314s] <CMD> selectInst NE_padIORINGCORNER
[05/15 21:21:09    314s] <CMD> fit
[05/15 21:21:09    314s] <CMD> deselectAll
[05/15 21:21:10    314s] <CMD> zoomBox -602.27050 -47.00000 1602.27050 987.00000
[05/15 21:21:24    316s] <CMD> zoomBox -434.44450 96.56700 1439.41550 975.46700
[05/15 21:21:32    317s] # puts "\n--- Post-Route Timing Analysis ---"
# timeDesign -postRoute -prefix postRoute_setup
<CMD> timeDesign -postRoute -prefix postRoute_setup
[05/15 21:21:32    317s] Switching SI Aware to true by default in postroute mode   
[05/15 21:21:32    317s] AAE_INFO: switching -siAware from false to true ...
[05/15 21:21:32    317s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/15 21:21:32    317s] *** timeDesign #11 [begin] : totSession cpu/real = 0:05:17.2/0:10:52.0 (0.5), mem = 1984.5M
[05/15 21:21:32    317s]  Reset EOS DB
[05/15 21:21:32    317s] Ignoring AAE DB Resetting ...
[05/15 21:21:32    317s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:21:32    317s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/15 21:21:32    317s] #To increase the message display limit, refer to the product command reference manual.
[05/15 21:21:32    317s] ### Net info: total nets: 4480
[05/15 21:21:32    317s] ### Net info: dirty nets: 0
[05/15 21:21:32    317s] ### Net info: marked as disconnected nets: 0
[05/15 21:21:32    317s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/15 21:21:33    317s] #num needed restored net=0
[05/15 21:21:33    317s] #need_extraction net=0 (total=4480)
[05/15 21:21:33    317s] ### Net info: fully routed nets: 4432
[05/15 21:21:33    317s] ### Net info: trivial (< 2 pins) nets: 27
[05/15 21:21:33    317s] ### Net info: unrouted nets: 21
[05/15 21:21:33    317s] ### Net info: re-extraction nets: 0
[05/15 21:21:33    317s] ### Net info: ignored nets: 0
[05/15 21:21:33    317s] ### Net info: skip routing nets: 0
[05/15 21:21:33    317s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 21:21:33    317s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 21:21:33    317s] ### import design signature (42): route=2106215379 fixed_route=2106215379 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=618585712 dirty_area=0 del_dirty_area=0 cell=802670418 placement=955695835 pin_access=485121009 inst_pattern=1
[05/15 21:21:33    317s] #Extract in post route mode
[05/15 21:21:33    317s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/15 21:21:33    317s] #Fast data preparation for tQuantus.
[05/15 21:21:33    317s] #Start routing data preparation on Thu May 15 21:21:33 2025
[05/15 21:21:33    317s] #
[05/15 21:21:33    317s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 21:21:33    317s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:21:33    317s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:21:33    317s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:21:33    317s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:21:33    317s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:21:33    317s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:21:33    317s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:21:33    317s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:21:33    317s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 21:21:33    317s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 21:21:33    317s] #Regenerating Ggrids automatically.
[05/15 21:21:33    317s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 21:21:33    317s] #Using automatically generated G-grids.
[05/15 21:21:33    317s] #Done routing data preparation.
[05/15 21:21:33    317s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1414.93 (MB), peak = 1597.78 (MB)
[05/15 21:21:33    317s] #
[05/15 21:21:33    317s] #Start tQuantus RC extraction...
[05/15 21:21:33    317s] #Start building rc corner(s)...
[05/15 21:21:33    317s] #Number of RC Corner = 2
[05/15 21:21:33    317s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 21:21:33    317s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 21:21:33    317s] #METAL_1 -> Metal1 (1)
[05/15 21:21:33    317s] #METAL_2 -> Metal2 (2)
[05/15 21:21:33    317s] #METAL_3 -> Metal3 (3)
[05/15 21:21:33    317s] #METAL_4 -> Metal4 (4)
[05/15 21:21:33    317s] #METAL_5 -> Metal5 (5)
[05/15 21:21:33    317s] #METAL_6 -> Metal6 (6)
[05/15 21:21:33    317s] #METAL_7 -> Metal7 (7)
[05/15 21:21:33    317s] #METAL_8 -> Metal8 (8)
[05/15 21:21:33    317s] #METAL_9 -> Metal9 (9)
[05/15 21:21:33    317s] #METAL_10 -> Metal10 (10)
[05/15 21:21:33    317s] #METAL_11 -> Metal11 (11)
[05/15 21:21:33    317s] #SADV-On
[05/15 21:21:33    317s] # Corner(s) : 
[05/15 21:21:33    317s] #RC_Extraction_WC [25.00] 
[05/15 21:21:33    317s] #RC_Extraction_BC [25.00]
[05/15 21:21:34    318s] # Corner id: 0
[05/15 21:21:34    318s] # Layout Scale: 1.000000
[05/15 21:21:34    318s] # Has Metal Fill model: yes
[05/15 21:21:34    318s] # Temperature was set
[05/15 21:21:34    318s] # Temperature : 25.000000
[05/15 21:21:34    318s] # Ref. Temp   : 25.000000
[05/15 21:21:34    318s] # Corner id: 1
[05/15 21:21:34    318s] # Layout Scale: 1.000000
[05/15 21:21:34    318s] # Has Metal Fill model: yes
[05/15 21:21:34    318s] # Temperature was set
[05/15 21:21:34    318s] # Temperature : 25.000000
[05/15 21:21:34    318s] # Ref. Temp   : 25.000000
[05/15 21:21:34    318s] #SADV-Off
[05/15 21:21:34    318s] #total pattern=286 [11, 792]
[05/15 21:21:34    318s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/15 21:21:34    318s] #found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/15 21:21:34    318s] #found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[05/15 21:21:34    318s] #number model r/c [1,1] [11,792] read
[05/15 21:21:34    318s] #0 rcmodel(s) requires rebuild
[05/15 21:21:34    318s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1418.00 (MB), peak = 1597.78 (MB)
[05/15 21:21:34    318s] #Finish check_net_pin_list step Enter extract
[05/15 21:21:35    318s] #Start init net ripin tree building
[05/15 21:21:35    318s] #Finish init net ripin tree building
[05/15 21:21:35    318s] #Cpu time = 00:00:00
[05/15 21:21:35    318s] #Elapsed time = 00:00:00
[05/15 21:21:35    318s] #Increased memory = 0.00 (MB)
[05/15 21:21:35    318s] #Total memory = 1418.00 (MB)
[05/15 21:21:35    318s] #Peak memory = 1597.78 (MB)
[05/15 21:21:35    318s] #begin processing metal fill model file
[05/15 21:21:35    318s] #end processing metal fill model file
[05/15 21:21:35    318s] #Length limit = 200 pitches
[05/15 21:21:35    318s] #opt mode = 2
[05/15 21:21:35    318s] #Finish check_net_pin_list step Fix net pin list
[05/15 21:21:35    318s] #Start generate extraction boxes.
[05/15 21:21:35    318s] #
[05/15 21:21:35    318s] #Extract using 30 x 30 Hboxes
[05/15 21:21:35    318s] #13x12 initial hboxes
[05/15 21:21:35    318s] #Use area based hbox pruning.
[05/15 21:21:35    318s] #0/0 hboxes pruned.
[05/15 21:21:35    318s] #Complete generating extraction boxes.
[05/15 21:21:35    318s] #Extract 30 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/15 21:21:35    318s] #Process 0 special clock nets for rc extraction
[05/15 21:21:35    318s] #Total 4427 nets were built. 157 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/15 21:21:41    324s] #Run Statistics for Extraction:
[05/15 21:21:41    324s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[05/15 21:21:41    324s] #   Increased memory =    15.39 (MB), total memory =  1433.40 (MB), peak memory =  1597.78 (MB)
[05/15 21:21:41    324s] #Register nets and terms for rcdb /tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_bINa60.rcdb.d
[05/15 21:21:41    325s] #Finish registering nets and terms for rcdb.
[05/15 21:21:41    325s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.51 (MB), peak = 1597.78 (MB)
[05/15 21:21:41    325s] #RC Statistics: 19650 Res, 11509 Ground Cap, 4255 XCap (Edge to Edge)
[05/15 21:21:41    325s] #RC V/H edge ratio: 0.48, Avg V/H Edge Length: 5050.76 (10397), Avg L-Edge Length: 10687.67 (5350)
[05/15 21:21:41    325s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_bINa60.rcdb.d.
[05/15 21:21:41    325s] #Start writing RC data.
[05/15 21:21:41    325s] #Finish writing RC data
[05/15 21:21:41    325s] #Finish writing rcdb with 24118 nodes, 19691 edges, and 8666 xcaps
[05/15 21:21:41    325s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1418.68 (MB), peak = 1597.78 (MB)
[05/15 21:21:41    325s] Restoring parasitic data from file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_bINa60.rcdb.d' ...
[05/15 21:21:41    325s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_bINa60.rcdb.d' for reading (mem: 1999.316M)
[05/15 21:21:41    325s] Reading RCDB with compressed RC data.
[05/15 21:21:41    325s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_bINa60.rcdb.d' for content verification (mem: 1999.316M)
[05/15 21:21:41    325s] Reading RCDB with compressed RC data.
[05/15 21:21:41    325s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_bINa60.rcdb.d': 0 access done (mem: 1999.316M)
[05/15 21:21:41    325s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_bINa60.rcdb.d': 0 access done (mem: 1999.316M)
[05/15 21:21:41    325s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1999.316M)
[05/15 21:21:41    325s] Following multi-corner parasitics specified:
[05/15 21:21:41    325s] 	/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_bINa60.rcdb.d (rcdb)
[05/15 21:21:41    325s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_bINa60.rcdb.d' for reading (mem: 1999.316M)
[05/15 21:21:41    325s] Reading RCDB with compressed RC data.
[05/15 21:21:41    325s] 		Cell mcs4_pad_frame has rcdb /tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_bINa60.rcdb.d specified
[05/15 21:21:41    325s] Cell mcs4_pad_frame, hinst 
[05/15 21:21:41    325s] processing rcdb (/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_bINa60.rcdb.d) for hinst (top) of cell (mcs4_pad_frame);
[05/15 21:21:41    325s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_bINa60.rcdb.d': 0 access done (mem: 1999.316M)
[05/15 21:21:41    325s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1999.316M)
[05/15 21:21:41    325s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_FKJldn.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1999.316M)
[05/15 21:21:41    325s] Reading RCDB with compressed RC data.
[05/15 21:21:42    325s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_FKJldn.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 1999.316M)
[05/15 21:21:42    325s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=1999.316M)
[05/15 21:21:42    325s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 1999.316M)
[05/15 21:21:42    325s] #
[05/15 21:21:42    325s] #Restore RCDB.
[05/15 21:21:42    325s] #
[05/15 21:21:42    325s] #Complete tQuantus RC extraction.
[05/15 21:21:42    325s] #Cpu time = 00:00:08
[05/15 21:21:42    325s] #Elapsed time = 00:00:09
[05/15 21:21:42    325s] #Increased memory = 3.87 (MB)
[05/15 21:21:42    325s] #Total memory = 1418.80 (MB)
[05/15 21:21:42    325s] #Peak memory = 1597.78 (MB)
[05/15 21:21:42    325s] #
[05/15 21:21:42    325s] #157 inserted nodes are removed
[05/15 21:21:42    325s] ### export design design signature (44): route=8879460 fixed_route=8879460 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=720785544 dirty_area=0 del_dirty_area=0 cell=802670418 placement=955695835 pin_access=485121009 inst_pattern=1
[05/15 21:21:42    325s] #	no debugging net set
[05/15 21:21:42    325s] ### import design signature (45): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=485121009 inst_pattern=1
[05/15 21:21:42    325s] #Start Inst Signature in MT(0)
[05/15 21:21:42    325s] #Start Net Signature in MT(14095009)
[05/15 21:21:42    325s] #Calculate SNet Signature in MT (19748512)
[05/15 21:21:42    325s] #Run time and memory report for RC extraction:
[05/15 21:21:42    325s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/15 21:21:42    325s] #Run Statistics for snet signature:
[05/15 21:21:42    325s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:21:42    325s] #   Increased memory =     0.02 (MB), total memory =  1414.95 (MB), peak memory =  1597.78 (MB)
[05/15 21:21:42    325s] #Run Statistics for Net Final Signature:
[05/15 21:21:42    325s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:21:42    325s] #   Increased memory =     0.00 (MB), total memory =  1414.93 (MB), peak memory =  1597.78 (MB)
[05/15 21:21:42    325s] #Run Statistics for Net launch:
[05/15 21:21:42    325s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:21:42    325s] #   Increased memory =     0.00 (MB), total memory =  1414.93 (MB), peak memory =  1597.78 (MB)
[05/15 21:21:42    325s] #Run Statistics for Net init_dbsNet_slist:
[05/15 21:21:42    325s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:21:42    325s] #   Increased memory =     0.00 (MB), total memory =  1414.92 (MB), peak memory =  1597.78 (MB)
[05/15 21:21:42    325s] #Run Statistics for net signature:
[05/15 21:21:42    325s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:21:42    325s] #   Increased memory =     0.01 (MB), total memory =  1414.93 (MB), peak memory =  1597.78 (MB)
[05/15 21:21:42    325s] #Run Statistics for inst signature:
[05/15 21:21:42    325s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:21:42    325s] #   Increased memory =    -0.02 (MB), total memory =  1414.92 (MB), peak memory =  1597.78 (MB)
[05/15 21:21:42    326s] Starting delay calculation for Setup views
[05/15 21:21:42    326s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 21:21:42    326s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[05/15 21:21:42    326s] AAE DB initialization (MEM=2004.62 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/15 21:21:42    326s] AAE_INFO: resetNetProps viewIdx 0 
[05/15 21:21:42    326s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 21:21:42    326s] #################################################################################
[05/15 21:21:42    326s] # Design Stage: PostRoute
[05/15 21:21:42    326s] # Design Name: mcs4_pad_frame
[05/15 21:21:42    326s] # Design Mode: 45nm
[05/15 21:21:42    326s] # Analysis Mode: MMMC OCV 
[05/15 21:21:42    326s] # Parasitics Mode: SPEF/RCDB 
[05/15 21:21:42    326s] # Signoff Settings: SI On 
[05/15 21:21:42    326s] #################################################################################
[05/15 21:21:42    326s] AAE_INFO: 1 threads acquired from CTE.
[05/15 21:21:42    326s] Setting infinite Tws ...
[05/15 21:21:42    326s] First Iteration Infinite Tw... 
[05/15 21:21:42    326s] Calculate early delays in OCV mode...
[05/15 21:21:42    326s] Calculate late delays in OCV mode...
[05/15 21:21:42    326s] Topological Sorting (REAL = 0:00:00.0, MEM = 2004.6M, InitMEM = 2004.6M)
[05/15 21:21:42    326s] Start delay calculation (fullDC) (1 T). (MEM=2004.62)
[05/15 21:21:43    326s] Start AAE Lib Loading. (MEM=2016.41)
[05/15 21:21:43    326s] End AAE Lib Loading. (MEM=2035.49 CPU=0:00:00.0 Real=0:00:00.0)
[05/15 21:21:43    326s] End AAE Lib Interpolated Model. (MEM=2035.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:21:43    326s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_FKJldn.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 2035.492M)
[05/15 21:21:43    326s] Reading RCDB with compressed RC data.
[05/15 21:21:43    326s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2035.5M)
[05/15 21:21:44    327s] Total number of fetched objects 4464
[05/15 21:21:44    327s] AAE_INFO-618: Total number of nets in the design is 4480,  100.0 percent of the nets selected for SI analysis
[05/15 21:21:44    327s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:21:44    327s] End delay calculation. (MEM=2051.91 CPU=0:00:01.2 REAL=0:00:01.0)
[05/15 21:21:44    327s] End delay calculation (fullDC). (MEM=2015.29 CPU=0:00:01.5 REAL=0:00:02.0)
[05/15 21:21:44    327s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 2015.3M) ***
[05/15 21:21:44    327s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2015.3M)
[05/15 21:21:44    327s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 21:21:44    328s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2015.3M)
[05/15 21:21:44    328s] Starting SI iteration 2
[05/15 21:21:44    328s] Calculate early delays in OCV mode...
[05/15 21:21:44    328s] Calculate late delays in OCV mode...
[05/15 21:21:44    328s] Start delay calculation (fullDC) (1 T). (MEM=1965.5)
[05/15 21:21:44    328s] End AAE Lib Interpolated Model. (MEM=1965.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:21:44    328s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 48. 
[05/15 21:21:44    328s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4464. 
[05/15 21:21:44    328s] Total number of fetched objects 4464
[05/15 21:21:44    328s] AAE_INFO-618: Total number of nets in the design is 4480,  0.3 percent of the nets selected for SI analysis
[05/15 21:21:44    328s] End delay calculation. (MEM=2009.19 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 21:21:44    328s] End delay calculation (fullDC). (MEM=2009.19 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 21:21:44    328s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2009.2M) ***
[05/15 21:21:44    328s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:05:28 mem=2009.2M)
[05/15 21:21:44    328s] Effort level <high> specified for reg2reg path_group
[05/15 21:21:45    328s] All LLGs are deleted
[05/15 21:21:45    328s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1969.2M, EPOCH TIME: 1747358505.093497
[05/15 21:21:45    328s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1969.2M, EPOCH TIME: 1747358505.097958
[05/15 21:21:45    328s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1969.2M, EPOCH TIME: 1747358505.102365
[05/15 21:21:45    328s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1969.2M, EPOCH TIME: 1747358505.107141
[05/15 21:21:45    328s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1969.2M, EPOCH TIME: 1747358505.137037
[05/15 21:21:45    328s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1969.2M, EPOCH TIME: 1747358505.137992
[05/15 21:21:45    328s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1969.2M, EPOCH TIME: 1747358505.151330
[05/15 21:21:45    328s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1969.2M, EPOCH TIME: 1747358505.153326
[05/15 21:21:45    328s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.050, MEM:1969.2M, EPOCH TIME: 1747358505.156864
[05/15 21:21:45    328s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.061, MEM:1969.2M, EPOCH TIME: 1747358505.163418
[05/15 21:21:45    328s] All LLGs are deleted
[05/15 21:21:45    328s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1969.2M, EPOCH TIME: 1747358505.170084
[05/15 21:21:45    328s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1969.2M, EPOCH TIME: 1747358505.173612
[05/15 21:21:47    329s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.429  | 42.608  | 40.429  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      2 (11)      |   -0.022   |      5 (19)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:21:47    329s] Density: 19.747%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 21:21:47    329s] Total CPU time: 11.87 sec
[05/15 21:21:47    329s] Total Real time: 15.0 sec
[05/15 21:21:47    329s] Total Memory Usage: 1982.777344 Mbytes
[05/15 21:21:47    329s] Info: pop threads available for lower-level modules during optimization.
[05/15 21:21:47    329s] Reset AAE Options
[05/15 21:21:47    329s] *** timeDesign #11 [finish] : cpu/real = 0:00:11.9/0:00:14.7 (0.8), totSession cpu/real = 0:05:29.1/0:11:06.7 (0.5), mem = 1982.8M
[05/15 21:21:47    329s] 
[05/15 21:21:47    329s] =============================================================================================
[05/15 21:21:47    329s]  Final TAT Report for timeDesign #11                                            21.12-s106_1
[05/15 21:21:47    329s] =============================================================================================
[05/15 21:21:47    329s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:21:47    329s] ---------------------------------------------------------------------------------------------
[05/15 21:21:47    329s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:21:47    329s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.7 % )     0:00:02.3 /  0:00:00.6    0.3
[05/15 21:21:47    329s] [ DrvReport              ]      1   0:00:01.8  (  12.3 % )     0:00:01.8 /  0:00:00.2    0.1
[05/15 21:21:47    329s] [ ExtractRC              ]      1   0:00:09.7  (  65.9 % )     0:00:09.7 /  0:00:08.7    0.9
[05/15 21:21:47    329s] [ TimingUpdate           ]      2   0:00:00.2  (   1.0 % )     0:00:02.2 /  0:00:02.1    1.0
[05/15 21:21:47    329s] [ FullDelayCalc          ]      1   0:00:02.0  (  13.9 % )     0:00:02.0 /  0:00:02.0    1.0
[05/15 21:21:47    329s] [ TimingReport           ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:21:47    329s] [ GenerateReports        ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:21:47    329s] [ MISC                   ]          0:00:00.5  (   3.7 % )     0:00:00.5 /  0:00:00.5    0.9
[05/15 21:21:47    329s] ---------------------------------------------------------------------------------------------
[05/15 21:21:47    329s]  timeDesign #11 TOTAL               0:00:14.7  ( 100.0 % )     0:00:14.7 /  0:00:11.9    0.8
[05/15 21:21:47    329s] ---------------------------------------------------------------------------------------------
[05/15 21:21:47    329s] 
[05/15 21:21:47    329s] # timeDesign -postRoute -prefix postRoute_hold -hold
<CMD> timeDesign -postRoute -prefix postRoute_hold -hold
[05/15 21:21:47    329s] *** timeDesign #12 [begin] : totSession cpu/real = 0:05:29.1/0:11:06.7 (0.5), mem = 1982.8M
[05/15 21:21:47    329s]  Reset EOS DB
[05/15 21:21:47    329s] Ignoring AAE DB Resetting ...
[05/15 21:21:47    329s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_FKJldn.rcdb.d/mcs4_pad_frame.rcdb.d': 4427 access done (mem: 1982.777M)
[05/15 21:21:47    329s] tQuantus: Use design signature to decide re-extraction is ON
[05/15 21:21:47    329s] #Start Inst Signature in MT(0)
[05/15 21:21:47    329s] #Start Net Signature in MT(14095009)
[05/15 21:21:47    329s] #Calculate SNet Signature in MT (19748512)
[05/15 21:21:47    329s] #Run time and memory report for RC extraction:
[05/15 21:21:47    329s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/15 21:21:47    329s] #Run Statistics for snet signature:
[05/15 21:21:47    329s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:21:47    329s] #   Increased memory =     0.00 (MB), total memory =  1455.80 (MB), peak memory =  1597.78 (MB)
[05/15 21:21:47    329s] #Run Statistics for Net Final Signature:
[05/15 21:21:47    329s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:21:47    329s] #   Increased memory =     0.00 (MB), total memory =  1455.80 (MB), peak memory =  1597.78 (MB)
[05/15 21:21:47    329s] #Run Statistics for Net launch:
[05/15 21:21:47    329s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:21:47    329s] #   Increased memory =     0.00 (MB), total memory =  1455.80 (MB), peak memory =  1597.78 (MB)
[05/15 21:21:47    329s] #Run Statistics for Net init_dbsNet_slist:
[05/15 21:21:47    329s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:21:47    329s] #   Increased memory =     0.00 (MB), total memory =  1455.80 (MB), peak memory =  1597.78 (MB)
[05/15 21:21:47    329s] #Run Statistics for net signature:
[05/15 21:21:47    329s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:21:47    329s] #   Increased memory =     0.00 (MB), total memory =  1455.80 (MB), peak memory =  1597.78 (MB)
[05/15 21:21:47    329s] #Run Statistics for inst signature:
[05/15 21:21:47    329s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:21:47    329s] #   Increased memory =    -2.00 (MB), total memory =  1455.80 (MB), peak memory =  1597.78 (MB)
[05/15 21:21:47    329s] tQuantus: Original signature = 74156640, new signature = 74156640
[05/15 21:21:47    329s] tQuantus: Design is clean by design signature
[05/15 21:21:47    329s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_FKJldn.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1980.777M)
[05/15 21:21:47    329s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_FKJldn.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 1980.777M)
[05/15 21:21:47    329s] The design is extracted. Skipping TQuantus.
[05/15 21:21:47    329s] 
[05/15 21:21:47    329s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:21:47    329s] Deleting Lib Analyzer.
[05/15 21:21:47    329s] 
[05/15 21:21:47    329s] TimeStamp Deleting Cell Server End ...
[05/15 21:21:47    329s] Effort level <high> specified for reg2reg path_group
[05/15 21:21:47    329s] *** Enable all active views. ***
[05/15 21:21:47    329s] 
[05/15 21:21:47    329s] Optimization is working on the following views:
[05/15 21:21:47    329s]   Setup views:  AnalysisView_WC
[05/15 21:21:47    329s]   Hold  views: AnalysisView_BC 
[05/15 21:21:47    329s] All LLGs are deleted
[05/15 21:21:47    329s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1950.1M, EPOCH TIME: 1747358507.864294
[05/15 21:21:47    329s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1950.1M, EPOCH TIME: 1747358507.867706
[05/15 21:21:47    329s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1950.1M, EPOCH TIME: 1747358507.869467
[05/15 21:21:47    329s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1950.1M, EPOCH TIME: 1747358507.874351
[05/15 21:21:47    329s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1950.1M, EPOCH TIME: 1747358507.905058
[05/15 21:21:47    329s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1950.1M, EPOCH TIME: 1747358507.905938
[05/15 21:21:47    329s] Fast DP-INIT is on for default
[05/15 21:21:47    329s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.042, MEM:1950.1M, EPOCH TIME: 1747358507.915886
[05/15 21:21:47    329s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.049, MEM:1950.1M, EPOCH TIME: 1747358507.918420
[05/15 21:21:47    329s] All LLGs are deleted
[05/15 21:21:47    329s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1950.1M, EPOCH TIME: 1747358507.926501
[05/15 21:21:47    329s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1950.1M, EPOCH TIME: 1747358507.926975
[05/15 21:21:47    329s] Starting delay calculation for Hold views
[05/15 21:21:47    329s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 21:21:47    329s] AAE_INFO: resetNetProps viewIdx 1 
[05/15 21:21:47    329s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 21:21:47    329s] #################################################################################
[05/15 21:21:48    329s] # Design Stage: PostRoute
[05/15 21:21:48    329s] # Design Name: mcs4_pad_frame
[05/15 21:21:48    329s] # Design Mode: 45nm
[05/15 21:21:48    329s] # Analysis Mode: MMMC OCV 
[05/15 21:21:48    329s] # Parasitics Mode: SPEF/RCDB 
[05/15 21:21:48    329s] # Signoff Settings: SI On 
[05/15 21:21:48    329s] #################################################################################
[05/15 21:21:48    329s] AAE_INFO: 1 threads acquired from CTE.
[05/15 21:21:48    329s] Setting infinite Tws ...
[05/15 21:21:48    329s] First Iteration Infinite Tw... 
[05/15 21:21:48    329s] Calculate late delays in OCV mode...
[05/15 21:21:48    329s] Calculate early delays in OCV mode...
[05/15 21:21:48    329s] Topological Sorting (REAL = 0:00:00.0, MEM = 1948.1M, InitMEM = 1948.1M)
[05/15 21:21:48    329s] Start delay calculation (fullDC) (1 T). (MEM=1948.07)
[05/15 21:21:48    329s] End AAE Lib Interpolated Model. (MEM=1959.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:21:48    329s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_FKJldn.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1959.863M)
[05/15 21:21:48    329s] Reading RCDB with compressed RC data.
[05/15 21:21:48    329s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1983.9M)
[05/15 21:21:49    330s] Total number of fetched objects 4464
[05/15 21:21:49    330s] AAE_INFO-618: Total number of nets in the design is 4480,  100.0 percent of the nets selected for SI analysis
[05/15 21:21:49    330s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:21:49    330s] End delay calculation. (MEM=1992.29 CPU=0:00:01.2 REAL=0:00:01.0)
[05/15 21:21:49    330s] End delay calculation (fullDC). (MEM=1992.29 CPU=0:00:01.4 REAL=0:00:01.0)
[05/15 21:21:49    330s] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1992.3M) ***
[05/15 21:21:49    331s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1992.3M)
[05/15 21:21:49    331s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 21:21:49    331s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1992.3M)
[05/15 21:21:49    331s] Starting SI iteration 2
[05/15 21:21:49    331s] Calculate late delays in OCV mode...
[05/15 21:21:49    331s] Calculate early delays in OCV mode...
[05/15 21:21:49    331s] Start delay calculation (fullDC) (1 T). (MEM=1959.5)
[05/15 21:21:49    331s] End AAE Lib Interpolated Model. (MEM=1959.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:21:50    332s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 100. 
[05/15 21:21:50    332s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4464. 
[05/15 21:21:50    332s] Total number of fetched objects 4464
[05/15 21:21:50    332s] AAE_INFO-618: Total number of nets in the design is 4480,  48.1 percent of the nets selected for SI analysis
[05/15 21:21:50    332s] End delay calculation. (MEM=2002.18 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 21:21:50    332s] End delay calculation (fullDC). (MEM=2002.18 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 21:21:50    332s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2002.2M) ***
[05/15 21:21:50    332s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:05:32 mem=2002.2M)
[05/15 21:21:51    332s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.009  | -0.009  |  1.158  |
|           TNS (ns):| -0.155  | -0.155  |  0.000  |
|    Violating Paths:|   103   |   103   |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:21:51    332s] Density: 19.747%
------------------------------------------------------------------
*** Enable all active views. ***
[05/15 21:21:51    332s] Reported timing to dir ./timingReports
[05/15 21:21:51    332s] Total CPU time: 3.37 sec
[05/15 21:21:51    332s] Total Real time: 4.0 sec
[05/15 21:21:51    332s] Total Memory Usage: 1926.167969 Mbytes
[05/15 21:21:51    332s] Reset AAE Options
[05/15 21:21:51    332s] *** timeDesign #12 [finish] : cpu/real = 0:00:03.4/0:00:03.7 (0.9), totSession cpu/real = 0:05:32.5/0:11:10.4 (0.5), mem = 1926.2M
[05/15 21:21:51    332s] 
[05/15 21:21:51    332s] =============================================================================================
[05/15 21:21:51    332s]  Final TAT Report for timeDesign #12                                            21.12-s106_1
[05/15 21:21:51    332s] =============================================================================================
[05/15 21:21:51    332s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:21:51    332s] ---------------------------------------------------------------------------------------------
[05/15 21:21:51    332s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:21:51    332s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.8 % )     0:00:03.2 /  0:00:03.0    0.9
[05/15 21:21:51    332s] [ ExtractRC              ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.5
[05/15 21:21:51    332s] [ TimingUpdate           ]      1   0:00:00.1  (   1.6 % )     0:00:02.8 /  0:00:02.6    1.0
[05/15 21:21:51    332s] [ FullDelayCalc          ]      1   0:00:02.7  (  73.5 % )     0:00:02.7 /  0:00:02.6    1.0
[05/15 21:21:51    332s] [ TimingReport           ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:21:51    332s] [ GenerateReports        ]      1   0:00:00.3  (   7.9 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 21:21:51    332s] [ MISC                   ]          0:00:00.4  (  11.3 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 21:21:51    332s] ---------------------------------------------------------------------------------------------
[05/15 21:21:51    332s]  timeDesign #12 TOTAL               0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.4    0.9
[05/15 21:21:51    332s] ---------------------------------------------------------------------------------------------
[05/15 21:21:51    332s] 
[05/15 21:21:51    332s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 21:21:51    332s] <CMD> fit
[05/15 21:21:56    333s] # puts "\n--- GDS Output ---"
# set nameGDS "${DESIGN_NAME}_final.gds"
# streamOut ${OUTPUT_DIR}/${nameGDS} -mapFile ${GDS_MAP_FILE} -libName ${GDS_LIB_NAME} -merge ${GDS_MERGE_LIBS} -outputMacros -units 1000 -mode ALL
<CMD> streamOut outputs/mcs4_pad_frame_final.gds -mapFile /media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map -libName DesignLib -merge {
    "/media/Ext/libs/8HP_IP_CELL_AND_IO_Libs/BiCMOS8HP_Digital_Kit/ibm_cmos8hp/sc_1p2v_12t_rvt/v.20171220/gds2/BICMOS8HP_SC_1P2V_12T_RVT.gds"
    "/opt/libs/IBM_PDK/bicmos8hp/v.20160727/gds2/CMOS8HP_BASE_WB_IO_7LM.gds"
} -outputMacros -units 1000 -mode ALL
[05/15 21:21:56    333s] **ERROR: (IMPOGDS-2):	Cannot open '/media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map'
**ERROR: (IMPSE-110):	File '../../pnr/Script_mcs4_pnr.tcl' line 228: errors out.
### End verbose source output for '../../pnr/Script_mcs4_pnr.tcl'.
[05/15 21:21:56    333s] 
[05/15 21:22:13    334s] <CMD> optDesign -postRoute -hold
[05/15 21:22:13    334s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1389.6M, totSessionCpu=0:05:35 **
[05/15 21:22:13    334s] Info: 1 threads available for lower-level modules during optimization.
[05/15 21:22:13    334s] GigaOpt running with 1 threads.
[05/15 21:22:13    334s] **INFO: User settings:
[05/15 21:22:14    334s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[05/15 21:22:14    334s] setNanoRouteMode -extractDesignSignature                        74156640
[05/15 21:22:14    334s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[05/15 21:22:14    334s] setNanoRouteMode -extractThirdPartyCompatible                   false
[05/15 21:22:14    334s] setNanoRouteMode -grouteExpTdStdDelay                           41.7
[05/15 21:22:14    334s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[05/15 21:22:14    334s] setNanoRouteMode -routeSiEffort                                 high
[05/15 21:22:14    334s] setNanoRouteMode -routeWithSiDriven                             true
[05/15 21:22:14    334s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[05/15 21:22:14    334s] setNanoRouteMode -routeWithTimingDriven                         true
[05/15 21:22:14    334s] setNanoRouteMode -timingEngine                                  {}
[05/15 21:22:14    334s] setDesignMode -process                                          45
[05/15 21:22:14    334s] setExtractRCMode -coupled                                       true
[05/15 21:22:14    334s] setExtractRCMode -coupling_c_th                                 0.1
[05/15 21:22:14    334s] setExtractRCMode -engine                                        postRoute
[05/15 21:22:14    334s] setExtractRCMode -relative_c_th                                 1
[05/15 21:22:14    334s] setExtractRCMode -total_c_th                                    0
[05/15 21:22:14    334s] setUsefulSkewMode -ecoRoute                                     false
[05/15 21:22:14    334s] setDelayCalMode -enable_high_fanout                             true
[05/15 21:22:14    334s] setDelayCalMode -engine                                         aae
[05/15 21:22:14    334s] setDelayCalMode -ignoreNetLoad                                  false
[05/15 21:22:14    334s] setDelayCalMode -SIAware                                        true
[05/15 21:22:14    334s] setDelayCalMode -socv_accuracy_mode                             low
[05/15 21:22:14    334s] setOptMode -activeHoldViews                                     { AnalysisView_WC AnalysisView_BC }
[05/15 21:22:14    334s] setOptMode -activeSetupViews                                    { AnalysisView_WC AnalysisView_BC }
[05/15 21:22:14    334s] setOptMode -addInstancePrefix                                   postCTShold
[05/15 21:22:14    334s] setOptMode -autoHoldViews                                       { AnalysisView_BC}
[05/15 21:22:14    334s] setOptMode -autoSetupViews                                      { AnalysisView_WC}
[05/15 21:22:14    334s] setOptMode -autoTDGRSetupViews                                  { AnalysisView_WC}
[05/15 21:22:14    334s] setOptMode -autoViewHoldTargetSlack                             0
[05/15 21:22:14    334s] setOptMode -drcMargin                                           0
[05/15 21:22:14    334s] setOptMode -fixDrc                                              true
[05/15 21:22:14    334s] setOptMode -fixFanoutLoad                                       true
[05/15 21:22:14    334s] setOptMode -preserveAllSequential                               false
[05/15 21:22:14    334s] setOptMode -setupTargetSlack                                    0
[05/15 21:22:14    334s] setSIMode -separate_delta_delay_on_data                         true
[05/15 21:22:14    334s] setPlaceMode -honorSoftBlockage                                 true
[05/15 21:22:14    334s] setPlaceMode -place_design_floorplan_mode                       false
[05/15 21:22:14    334s] setPlaceMode -place_detail_check_route                          true
[05/15 21:22:14    334s] setPlaceMode -place_detail_preserve_routing                     true
[05/15 21:22:14    334s] setPlaceMode -place_detail_remove_affected_routing              true
[05/15 21:22:14    334s] setPlaceMode -place_detail_swap_eeq_cells                       false
[05/15 21:22:14    334s] setPlaceMode -place_global_clock_gate_aware                     true
[05/15 21:22:14    334s] setPlaceMode -place_global_cong_effort                          high
[05/15 21:22:14    334s] setPlaceMode -place_global_ignore_scan                          true
[05/15 21:22:14    334s] setPlaceMode -place_global_ignore_spare                         false
[05/15 21:22:14    334s] setPlaceMode -place_global_module_aware_spare                   false
[05/15 21:22:14    334s] setPlaceMode -place_global_place_io_pins                        true
[05/15 21:22:14    334s] setPlaceMode -place_global_reorder_scan                         true
[05/15 21:22:14    334s] setPlaceMode -place_global_uniform_density                      true
[05/15 21:22:14    334s] setPlaceMode -powerDriven                                       false
[05/15 21:22:14    334s] setPlaceMode -timingDriven                                      true
[05/15 21:22:14    334s] setAnalysisMode -analysisType                                   onChipVariation
[05/15 21:22:14    334s] setAnalysisMode -checkType                                      setup
[05/15 21:22:14    334s] setAnalysisMode -clkSrcPath                                     true
[05/15 21:22:14    334s] setAnalysisMode -clockPropagation                               sdcControl
[05/15 21:22:14    334s] setAnalysisMode -skew                                           true
[05/15 21:22:14    334s] setAnalysisMode -virtualIPO                                     false
[05/15 21:22:14    334s] 
[05/15 21:22:14    334s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 21:22:14    334s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/15 21:22:14    335s] 
[05/15 21:22:14    335s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:22:14    335s] Summary for sequential cells identification: 
[05/15 21:22:14    335s]   Identified SBFF number: 104
[05/15 21:22:14    335s]   Identified MBFF number: 16
[05/15 21:22:14    335s]   Identified SB Latch number: 0
[05/15 21:22:14    335s]   Identified MB Latch number: 0
[05/15 21:22:14    335s]   Not identified SBFF number: 16
[05/15 21:22:14    335s]   Not identified MBFF number: 0
[05/15 21:22:14    335s]   Not identified SB Latch number: 0
[05/15 21:22:14    335s]   Not identified MB Latch number: 0
[05/15 21:22:14    335s]   Number of sequential cells which are not FFs: 32
[05/15 21:22:14    335s]  Visiting view : AnalysisView_WC
[05/15 21:22:14    335s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:22:14    335s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:22:14    335s]  Visiting view : AnalysisView_BC
[05/15 21:22:14    335s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:22:14    335s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:22:14    335s]  Visiting view : AnalysisView_WC
[05/15 21:22:14    335s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:22:14    335s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:22:14    335s]  Visiting view : AnalysisView_BC
[05/15 21:22:14    335s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:22:14    335s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:22:14    335s] TLC MultiMap info (StdDelay):
[05/15 21:22:14    335s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:22:14    335s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:22:14    335s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 21:22:14    335s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:22:14    335s]  Setting StdDelay to: 38ps
[05/15 21:22:14    335s] 
[05/15 21:22:14    335s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:22:14    335s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 21:22:14    335s] *** optDesign #4 [begin] : totSession cpu/real = 0:05:35.0/0:11:33.4 (0.5), mem = 1942.1M
[05/15 21:22:14    335s] *** InitOpt #5 [begin] : totSession cpu/real = 0:05:35.0/0:11:33.4 (0.5), mem = 1942.1M
[05/15 21:22:14    335s] OPERPROF: Starting DPlace-Init at level 1, MEM:1942.1M, EPOCH TIME: 1747358534.194783
[05/15 21:22:14    335s] z: 2, totalTracks: 1
[05/15 21:22:14    335s] z: 4, totalTracks: 1
[05/15 21:22:14    335s] z: 6, totalTracks: 1
[05/15 21:22:14    335s] z: 8, totalTracks: 1
[05/15 21:22:14    335s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:22:14    335s] All LLGs are deleted
[05/15 21:22:14    335s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1942.1M, EPOCH TIME: 1747358534.203415
[05/15 21:22:14    335s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1942.1M, EPOCH TIME: 1747358534.204061
[05/15 21:22:14    335s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1942.1M, EPOCH TIME: 1747358534.205365
[05/15 21:22:14    335s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1942.1M, EPOCH TIME: 1747358534.209103
[05/15 21:22:14    335s] Core basic site is CoreSite
[05/15 21:22:14    335s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1942.1M, EPOCH TIME: 1747358534.235149
[05/15 21:22:14    335s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.017, MEM:1942.1M, EPOCH TIME: 1747358534.252647
[05/15 21:22:14    335s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 21:22:14    335s] SiteArray: use 1,548,288 bytes
[05/15 21:22:14    335s] SiteArray: current memory after site array memory allocation 1942.1M
[05/15 21:22:14    335s] SiteArray: FP blocked sites are writable
[05/15 21:22:14    335s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 21:22:14    335s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1942.1M, EPOCH TIME: 1747358534.262140
[05/15 21:22:14    335s] Process 56843 wires and vias for routing blockage and capacity analysis
[05/15 21:22:14    335s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.020, MEM:1942.1M, EPOCH TIME: 1747358534.282190
[05/15 21:22:14    335s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.079, MEM:1942.1M, EPOCH TIME: 1747358534.287880
[05/15 21:22:14    335s] 
[05/15 21:22:14    335s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:22:14    335s] OPERPROF:     Starting CMU at level 3, MEM:1942.1M, EPOCH TIME: 1747358534.292436
[05/15 21:22:14    335s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1942.1M, EPOCH TIME: 1747358534.293912
[05/15 21:22:14    335s] 
[05/15 21:22:14    335s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 21:22:14    335s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.091, MEM:1942.1M, EPOCH TIME: 1747358534.296669
[05/15 21:22:14    335s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1942.1M, EPOCH TIME: 1747358534.299376
[05/15 21:22:14    335s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1942.1M, EPOCH TIME: 1747358534.299516
[05/15 21:22:14    335s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1942.1MB).
[05/15 21:22:14    335s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.109, MEM:1942.1M, EPOCH TIME: 1747358534.304268
[05/15 21:22:14    335s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1942.1M, EPOCH TIME: 1747358534.304552
[05/15 21:22:14    335s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.019, MEM:1938.1M, EPOCH TIME: 1747358534.323623
[05/15 21:22:14    335s] 
[05/15 21:22:14    335s] Creating Lib Analyzer ...
[05/15 21:22:14    335s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 21:22:14    335s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 21:22:14    335s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:22:14    335s] 
[05/15 21:22:14    335s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:22:15    336s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:36 mem=1962.1M
[05/15 21:22:15    336s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:36 mem=1962.1M
[05/15 21:22:15    336s] Creating Lib Analyzer, finished. 
[05/15 21:22:15    336s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1425.0M, totSessionCpu=0:05:36 **
[05/15 21:22:15    336s] Existing Dirty Nets : 0
[05/15 21:22:15    336s] New Signature Flow (optDesignCheckOptions) ....
[05/15 21:22:15    336s] #Taking db snapshot
[05/15 21:22:15    336s] #Taking db snapshot ... done
[05/15 21:22:15    336s] OPERPROF: Starting checkPlace at level 1, MEM:1962.1M, EPOCH TIME: 1747358535.406268
[05/15 21:22:15    336s] z: 2, totalTracks: 1
[05/15 21:22:15    336s] z: 4, totalTracks: 1
[05/15 21:22:15    336s] z: 6, totalTracks: 1
[05/15 21:22:15    336s] z: 8, totalTracks: 1
[05/15 21:22:15    336s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 21:22:15    336s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1962.1M, EPOCH TIME: 1747358535.414667
[05/15 21:22:15    336s] 
[05/15 21:22:15    336s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:22:15    336s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.046, MEM:1962.1M, EPOCH TIME: 1747358535.460328
[05/15 21:22:15    336s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1962.1M, EPOCH TIME: 1747358535.460604
[05/15 21:22:15    336s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:22:15    336s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.007, MEM:1962.1M, EPOCH TIME: 1747358535.467575
[05/15 21:22:15    336s] Begin checking placement ... (start mem=1962.1M, init mem=1962.1M)
[05/15 21:22:15    336s] Begin checking exclusive groups violation ...
[05/15 21:22:15    336s] There are 0 groups to check, max #box is 0, total #box is 0
[05/15 21:22:15    336s] Finished checking exclusive groups violations. Found 0 Vio.
[05/15 21:22:15    336s] 
[05/15 21:22:15    336s] Running CheckPlace using 1 thread in normal mode...
[05/15 21:22:15    336s] 
[05/15 21:22:15    336s] ...checkPlace normal is done!
[05/15 21:22:15    336s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1962.1M, EPOCH TIME: 1747358535.566796
[05/15 21:22:15    336s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.005, MEM:1962.1M, EPOCH TIME: 1747358535.571388
[05/15 21:22:15    336s] *info: Placed = 4426           (Fixed = 20)
[05/15 21:22:15    336s] *info: Unplaced = 0           
[05/15 21:22:15    336s] Placement Density:19.75%(24366/123394)
[05/15 21:22:15    336s] Placement Density (including fixed std cells):19.75%(24366/123394)
[05/15 21:22:15    336s] All LLGs are deleted
[05/15 21:22:15    336s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1962.1M, EPOCH TIME: 1747358535.578615
[05/15 21:22:15    336s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1962.1M, EPOCH TIME: 1747358535.580100
[05/15 21:22:15    336s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1962.1M)
[05/15 21:22:15    336s] OPERPROF: Finished checkPlace at level 1, CPU:0.140, REAL:0.178, MEM:1962.1M, EPOCH TIME: 1747358535.584022
[05/15 21:22:15    336s]  Initial DC engine is -> aae
[05/15 21:22:15    336s]  
[05/15 21:22:15    336s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/15 21:22:15    336s]  
[05/15 21:22:15    336s]  
[05/15 21:22:15    336s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/15 21:22:15    336s]  
[05/15 21:22:15    336s] Reset EOS DB
[05/15 21:22:15    336s] Ignoring AAE DB Resetting ...
[05/15 21:22:15    336s]  Set Options for AAE Based Opt flow 
[05/15 21:22:15    336s] *** optDesign -postRoute ***
[05/15 21:22:15    336s] DRC Margin: user margin 0.0; extra margin 0
[05/15 21:22:15    336s] Setup Target Slack: user slack 0
[05/15 21:22:15    336s] Hold Target Slack: user slack 0
[05/15 21:22:15    336s] All LLGs are deleted
[05/15 21:22:15    336s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1962.1M, EPOCH TIME: 1747358535.606637
[05/15 21:22:15    336s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1962.1M, EPOCH TIME: 1747358535.607123
[05/15 21:22:15    336s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1962.1M, EPOCH TIME: 1747358535.608458
[05/15 21:22:15    336s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1962.1M, EPOCH TIME: 1747358535.616362
[05/15 21:22:15    336s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1962.1M, EPOCH TIME: 1747358535.650322
[05/15 21:22:15    336s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1962.1M, EPOCH TIME: 1747358535.651623
[05/15 21:22:15    336s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1962.1M, EPOCH TIME: 1747358535.661692
[05/15 21:22:15    336s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1962.1M, EPOCH TIME: 1747358535.661994
[05/15 21:22:15    336s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.051, MEM:1962.1M, EPOCH TIME: 1747358535.667462
[05/15 21:22:15    336s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.063, MEM:1962.1M, EPOCH TIME: 1747358535.670981
[05/15 21:22:15    336s] 
[05/15 21:22:15    336s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:22:15    336s] Deleting Lib Analyzer.
[05/15 21:22:15    336s] 
[05/15 21:22:15    336s] TimeStamp Deleting Cell Server End ...
[05/15 21:22:15    336s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 21:22:15    336s] 
[05/15 21:22:15    336s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:22:15    336s] Summary for sequential cells identification: 
[05/15 21:22:15    336s]   Identified SBFF number: 104
[05/15 21:22:15    336s]   Identified MBFF number: 16
[05/15 21:22:15    336s]   Identified SB Latch number: 0
[05/15 21:22:15    336s]   Identified MB Latch number: 0
[05/15 21:22:15    336s]   Not identified SBFF number: 16
[05/15 21:22:15    336s]   Not identified MBFF number: 0
[05/15 21:22:15    336s]   Not identified SB Latch number: 0
[05/15 21:22:15    336s]   Not identified MB Latch number: 0
[05/15 21:22:15    336s]   Number of sequential cells which are not FFs: 32
[05/15 21:22:15    336s]  Visiting view : AnalysisView_WC
[05/15 21:22:15    336s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:22:15    336s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:22:15    336s]  Visiting view : AnalysisView_BC
[05/15 21:22:15    336s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:22:15    336s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:22:15    336s]  Visiting view : AnalysisView_WC
[05/15 21:22:15    336s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:22:15    336s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:22:15    336s]  Visiting view : AnalysisView_BC
[05/15 21:22:15    336s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:22:15    336s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:22:15    336s] TLC MultiMap info (StdDelay):
[05/15 21:22:15    336s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 21:22:15    336s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:22:15    336s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 21:22:15    336s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:22:15    336s]  Setting StdDelay to: 38ps
[05/15 21:22:15    336s] 
[05/15 21:22:15    336s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:22:15    336s] 
[05/15 21:22:15    336s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:22:15    336s] 
[05/15 21:22:15    336s] TimeStamp Deleting Cell Server End ...
[05/15 21:22:15    336s] *** InitOpt #5 [finish] : cpu/real = 0:00:01.4/0:00:01.5 (0.9), totSession cpu/real = 0:05:36.4/0:11:34.9 (0.5), mem = 1962.1M
[05/15 21:22:15    336s] 
[05/15 21:22:15    336s] =============================================================================================
[05/15 21:22:15    336s]  Step TAT Report for InitOpt #5                                                 21.12-s106_1
[05/15 21:22:15    336s] =============================================================================================
[05/15 21:22:15    336s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:22:15    336s] ---------------------------------------------------------------------------------------------
[05/15 21:22:15    336s] [ CellServerInit         ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 21:22:15    336s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  65.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 21:22:15    336s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:15    336s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:15    336s] [ CheckPlace             ]      1   0:00:00.2  (  11.6 % )     0:00:00.2 /  0:00:00.1    0.8
[05/15 21:22:15    336s] [ MISC                   ]          0:00:00.3  (  21.2 % )     0:00:00.3 /  0:00:00.3    0.8
[05/15 21:22:15    336s] ---------------------------------------------------------------------------------------------
[05/15 21:22:15    336s]  InitOpt #5 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.4    0.9
[05/15 21:22:15    336s] ---------------------------------------------------------------------------------------------
[05/15 21:22:15    336s] 
[05/15 21:22:15    336s] ** INFO : this run is activating 'postRoute' automaton
[05/15 21:22:15    336s] **INFO: flowCheckPoint #1 InitialSummary
[05/15 21:22:15    336s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_FKJldn.rcdb.d/mcs4_pad_frame.rcdb.d': 4427 access done (mem: 1962.148M)
[05/15 21:22:15    336s] tQuantus: Use design signature to decide re-extraction is ON
[05/15 21:22:15    336s] #Start Inst Signature in MT(0)
[05/15 21:22:15    336s] #Start Net Signature in MT(14095009)
[05/15 21:22:15    336s] #Calculate SNet Signature in MT (19748512)
[05/15 21:22:15    336s] #Run time and memory report for RC extraction:
[05/15 21:22:15    336s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/15 21:22:15    336s] #Run Statistics for snet signature:
[05/15 21:22:15    336s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:22:15    336s] #   Increased memory =     0.00 (MB), total memory =  1416.43 (MB), peak memory =  1597.78 (MB)
[05/15 21:22:15    336s] #Run Statistics for Net Final Signature:
[05/15 21:22:15    336s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:22:15    336s] #   Increased memory =     0.00 (MB), total memory =  1416.43 (MB), peak memory =  1597.78 (MB)
[05/15 21:22:15    336s] #Run Statistics for Net launch:
[05/15 21:22:15    336s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:22:15    336s] #   Increased memory =     0.00 (MB), total memory =  1416.43 (MB), peak memory =  1597.78 (MB)
[05/15 21:22:15    336s] #Run Statistics for Net init_dbsNet_slist:
[05/15 21:22:15    336s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:22:15    336s] #   Increased memory =     0.00 (MB), total memory =  1416.43 (MB), peak memory =  1597.78 (MB)
[05/15 21:22:15    336s] #Run Statistics for net signature:
[05/15 21:22:15    336s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:22:15    336s] #   Increased memory =     0.00 (MB), total memory =  1416.43 (MB), peak memory =  1597.78 (MB)
[05/15 21:22:15    336s] #Run Statistics for inst signature:
[05/15 21:22:15    336s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:22:15    336s] #   Increased memory =    -8.04 (MB), total memory =  1416.43 (MB), peak memory =  1597.78 (MB)
[05/15 21:22:15    336s] tQuantus: Original signature = 74156640, new signature = 74156640
[05/15 21:22:15    336s] tQuantus: Design is clean by design signature
[05/15 21:22:15    336s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_FKJldn.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1952.148M)
[05/15 21:22:15    336s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_FKJldn.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 1952.148M)
[05/15 21:22:15    336s] The design is extracted. Skipping TQuantus.
[05/15 21:22:15    336s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1952.1M, EPOCH TIME: 1747358535.838394
[05/15 21:22:15    336s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.050, MEM:1952.1M, EPOCH TIME: 1747358535.888430
[05/15 21:22:15    336s] 
[05/15 21:22:15    336s] Optimization is working on the following views:
[05/15 21:22:15    336s]   Setup views: AnalysisView_WC 
[05/15 21:22:15    336s]   Hold  views:  AnalysisView_BC
[05/15 21:22:15    336s] **INFO: flowCheckPoint #2 OptimizationHold
[05/15 21:22:15    336s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1980.8M, EPOCH TIME: 1747358535.950735
[05/15 21:22:15    336s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.043, MEM:1980.8M, EPOCH TIME: 1747358535.993658
[05/15 21:22:16    336s] GigaOpt Hold Optimizer is used
[05/15 21:22:16    336s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_FKJldn.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1980.766M)
[05/15 21:22:16    336s] Reading RCDB with compressed RC data.
[05/15 21:22:16    336s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1990.8M)
[05/15 21:22:16    336s] End AAE Lib Interpolated Model. (MEM=1990.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:22:16    336s] 
[05/15 21:22:16    336s] Creating Lib Analyzer ...
[05/15 21:22:16    336s] 
[05/15 21:22:16    336s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:22:16    336s] Summary for sequential cells identification: 
[05/15 21:22:16    336s]   Identified SBFF number: 104
[05/15 21:22:16    336s]   Identified MBFF number: 16
[05/15 21:22:16    336s]   Identified SB Latch number: 0
[05/15 21:22:16    336s]   Identified MB Latch number: 0
[05/15 21:22:16    336s]   Not identified SBFF number: 16
[05/15 21:22:16    336s]   Not identified MBFF number: 0
[05/15 21:22:16    336s]   Not identified SB Latch number: 0
[05/15 21:22:16    336s]   Not identified MB Latch number: 0
[05/15 21:22:16    336s]   Number of sequential cells which are not FFs: 32
[05/15 21:22:16    336s]  Visiting view : AnalysisView_WC
[05/15 21:22:16    336s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:22:16    336s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:22:16    336s]  Visiting view : AnalysisView_WC
[05/15 21:22:16    336s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:22:16    336s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:22:16    336s] TLC MultiMap info (StdDelay):
[05/15 21:22:16    336s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:22:16    336s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:22:16    336s]  Setting StdDelay to: 38ps
[05/15 21:22:16    336s] 
[05/15 21:22:16    336s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:22:16    336s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 21:22:16    336s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 21:22:16    336s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:22:16    336s] 
[05/15 21:22:16    336s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:22:16    337s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:37 mem=2008.8M
[05/15 21:22:16    337s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:37 mem=2008.8M
[05/15 21:22:16    337s] Creating Lib Analyzer, finished. 
[05/15 21:22:16    337s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:37 mem=2008.8M ***
[05/15 21:22:16    337s] *** BuildHoldData #2 [begin] : totSession cpu/real = 0:05:37.5/0:11:36.1 (0.5), mem = 2008.8M
[05/15 21:22:16    337s] Effort level <high> specified for reg2reg path_group
[05/15 21:22:17    337s] 
[05/15 21:22:17    337s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:22:17    337s] Deleting Lib Analyzer.
[05/15 21:22:17    337s] 
[05/15 21:22:17    337s] TimeStamp Deleting Cell Server End ...
[05/15 21:22:17    337s] Starting delay calculation for Hold views
[05/15 21:22:17    337s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 21:22:17    337s] AAE_INFO: resetNetProps viewIdx 1 
[05/15 21:22:17    337s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 21:22:17    337s] #################################################################################
[05/15 21:22:17    337s] # Design Stage: PostRoute
[05/15 21:22:17    337s] # Design Name: mcs4_pad_frame
[05/15 21:22:17    337s] # Design Mode: 45nm
[05/15 21:22:17    337s] # Analysis Mode: MMMC OCV 
[05/15 21:22:17    337s] # Parasitics Mode: SPEF/RCDB 
[05/15 21:22:17    337s] # Signoff Settings: SI On 
[05/15 21:22:17    337s] #################################################################################
[05/15 21:22:17    338s] AAE_INFO: 1 threads acquired from CTE.
[05/15 21:22:17    338s] Setting infinite Tws ...
[05/15 21:22:17    338s] First Iteration Infinite Tw... 
[05/15 21:22:17    338s] Calculate late delays in OCV mode...
[05/15 21:22:17    338s] Calculate early delays in OCV mode...
[05/15 21:22:17    338s] Topological Sorting (REAL = 0:00:00.0, MEM = 2006.8M, InitMEM = 2006.8M)
[05/15 21:22:17    338s] Start delay calculation (fullDC) (1 T). (MEM=2006.8)
[05/15 21:22:17    338s] End AAE Lib Interpolated Model. (MEM=2018.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:22:18    339s] Total number of fetched objects 4464
[05/15 21:22:18    339s] AAE_INFO-618: Total number of nets in the design is 4480,  100.0 percent of the nets selected for SI analysis
[05/15 21:22:18    339s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:22:18    339s] End delay calculation. (MEM=2034.28 CPU=0:00:01.2 REAL=0:00:01.0)
[05/15 21:22:18    339s] End delay calculation (fullDC). (MEM=2034.28 CPU=0:00:01.3 REAL=0:00:01.0)
[05/15 21:22:18    339s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 2034.3M) ***
[05/15 21:22:18    339s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2034.3M)
[05/15 21:22:18    339s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 21:22:19    339s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 2034.3M)
[05/15 21:22:19    339s] 
[05/15 21:22:19    339s] Executing IPO callback for view pruning ..
[05/15 21:22:19    339s] Starting SI iteration 2
[05/15 21:22:19    339s] Calculate late delays in OCV mode...
[05/15 21:22:19    339s] Calculate early delays in OCV mode...
[05/15 21:22:19    339s] Start delay calculation (fullDC) (1 T). (MEM=1990.49)
[05/15 21:22:19    339s] End AAE Lib Interpolated Model. (MEM=1990.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:22:20    340s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 100. 
[05/15 21:22:20    340s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4464. 
[05/15 21:22:20    340s] Total number of fetched objects 4464
[05/15 21:22:20    340s] AAE_INFO-618: Total number of nets in the design is 4480,  48.1 percent of the nets selected for SI analysis
[05/15 21:22:20    340s] End delay calculation. (MEM=2034.17 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 21:22:20    340s] End delay calculation (fullDC). (MEM=2034.17 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 21:22:20    340s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2034.2M) ***
[05/15 21:22:20    340s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:05:41 mem=2034.2M)
[05/15 21:22:20    340s] Done building cte hold timing graph (fixHold) cpu=0:00:03.2 real=0:00:04.0 totSessionCpu=0:05:41 mem=2034.2M ***
[05/15 21:22:20    341s] Done building hold timer [11677 node(s), 13402 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:05:41 mem=2049.4M ***
[05/15 21:22:20    341s] Starting delay calculation for Setup views
[05/15 21:22:20    341s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 21:22:20    341s] AAE_INFO: resetNetProps viewIdx 0 
[05/15 21:22:20    341s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 21:22:21    341s] #################################################################################
[05/15 21:22:21    341s] # Design Stage: PostRoute
[05/15 21:22:21    341s] # Design Name: mcs4_pad_frame
[05/15 21:22:21    341s] # Design Mode: 45nm
[05/15 21:22:21    341s] # Analysis Mode: MMMC OCV 
[05/15 21:22:21    341s] # Parasitics Mode: SPEF/RCDB 
[05/15 21:22:21    341s] # Signoff Settings: SI On 
[05/15 21:22:21    341s] #################################################################################
[05/15 21:22:21    341s] AAE_INFO: 1 threads acquired from CTE.
[05/15 21:22:21    341s] Setting infinite Tws ...
[05/15 21:22:21    341s] First Iteration Infinite Tw... 
[05/15 21:22:21    341s] Calculate early delays in OCV mode...
[05/15 21:22:21    341s] Calculate late delays in OCV mode...
[05/15 21:22:21    341s] Topological Sorting (REAL = 0:00:00.0, MEM = 2029.4M, InitMEM = 2029.4M)
[05/15 21:22:21    341s] Start delay calculation (fullDC) (1 T). (MEM=2029.43)
[05/15 21:22:21    341s] End AAE Lib Interpolated Model. (MEM=2041.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:22:22    342s] Total number of fetched objects 4464
[05/15 21:22:22    342s] AAE_INFO-618: Total number of nets in the design is 4480,  100.0 percent of the nets selected for SI analysis
[05/15 21:22:22    342s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:22:22    342s] End delay calculation. (MEM=2030.48 CPU=0:00:01.2 REAL=0:00:01.0)
[05/15 21:22:22    342s] End delay calculation (fullDC). (MEM=2030.48 CPU=0:00:01.3 REAL=0:00:01.0)
[05/15 21:22:22    342s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 2030.5M) ***
[05/15 21:22:22    343s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2030.5M)
[05/15 21:22:22    343s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 21:22:22    343s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2030.5M)
[05/15 21:22:22    343s] 
[05/15 21:22:22    343s] Executing IPO callback for view pruning ..
[05/15 21:22:22    343s] Starting SI iteration 2
[05/15 21:22:22    343s] Calculate early delays in OCV mode...
[05/15 21:22:22    343s] Calculate late delays in OCV mode...
[05/15 21:22:22    343s] Start delay calculation (fullDC) (1 T). (MEM=1998.69)
[05/15 21:22:22    343s] End AAE Lib Interpolated Model. (MEM=1998.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:22:22    343s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 48. 
[05/15 21:22:22    343s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4464. 
[05/15 21:22:22    343s] Total number of fetched objects 4464
[05/15 21:22:22    343s] AAE_INFO-618: Total number of nets in the design is 4480,  0.3 percent of the nets selected for SI analysis
[05/15 21:22:22    343s] End delay calculation. (MEM=2042.45 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 21:22:22    343s] End delay calculation (fullDC). (MEM=2042.45 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 21:22:22    343s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2042.4M) ***
[05/15 21:22:22    343s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:05:43 mem=2042.4M)
[05/15 21:22:22    343s] Done building cte setup timing graph (fixHold) cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:05:43 mem=2042.4M ***
[05/15 21:22:23    343s] *info: category slack lower bound [L 0.0] default
[05/15 21:22:23    343s] *info: category slack lower bound [H 0.0] reg2reg 
[05/15 21:22:23    343s] --------------------------------------------------- 
[05/15 21:22:23    343s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/15 21:22:23    343s] --------------------------------------------------- 
[05/15 21:22:23    343s]          WNS    reg2regWNS
[05/15 21:22:23    343s]    40.429 ns     42.608 ns
[05/15 21:22:23    343s] --------------------------------------------------- 
[05/15 21:22:23    343s]   Timing/DRV Snapshot: (REF)
[05/15 21:22:23    343s]      Weighted WNS: 0.000
[05/15 21:22:23    343s]       All  PG WNS: 0.000
[05/15 21:22:23    343s]       High PG WNS: 0.000
[05/15 21:22:23    343s]       All  PG TNS: 0.000
[05/15 21:22:23    343s]       High PG TNS: 0.000
[05/15 21:22:23    343s]       Low  PG TNS: 0.000
[05/15 21:22:23    343s]          Tran DRV: 2 (5)
[05/15 21:22:23    343s]           Cap DRV: 0 (2)
[05/15 21:22:23    343s]        Fanout DRV: 0 (7)
[05/15 21:22:23    343s]            Glitch: 0 (0)
[05/15 21:22:23    343s]    Category Slack: { [L, 40.429] [H, 42.608] }
[05/15 21:22:23    343s] 
[05/15 21:22:23    343s] 
[05/15 21:22:23    343s] Creating Lib Analyzer ...
[05/15 21:22:23    343s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 21:22:23    343s] 
[05/15 21:22:23    343s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:22:23    343s] Summary for sequential cells identification: 
[05/15 21:22:23    343s]   Identified SBFF number: 104
[05/15 21:22:23    343s]   Identified MBFF number: 16
[05/15 21:22:23    343s]   Identified SB Latch number: 0
[05/15 21:22:23    343s]   Identified MB Latch number: 0
[05/15 21:22:23    343s]   Not identified SBFF number: 16
[05/15 21:22:23    343s]   Not identified MBFF number: 0
[05/15 21:22:23    343s]   Not identified SB Latch number: 0
[05/15 21:22:23    343s]   Not identified MB Latch number: 0
[05/15 21:22:23    343s]   Number of sequential cells which are not FFs: 32
[05/15 21:22:23    343s]  Visiting view : AnalysisView_WC
[05/15 21:22:23    343s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:22:23    343s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:22:23    343s]  Visiting view : AnalysisView_WC
[05/15 21:22:23    343s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:22:23    343s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:22:23    343s] TLC MultiMap info (StdDelay):
[05/15 21:22:23    343s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:22:23    343s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:22:23    343s]  Setting StdDelay to: 38ps
[05/15 21:22:23    343s] 
[05/15 21:22:23    343s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:22:23    343s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 21:22:23    343s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 21:22:23    343s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:22:23    343s] 
[05/15 21:22:23    343s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:22:24    344s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:44 mem=2073.7M
[05/15 21:22:24    344s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:44 mem=2073.7M
[05/15 21:22:24    344s] Creating Lib Analyzer, finished. 
[05/15 21:22:24    344s] OPTC: m1 20.0 20.0
[05/15 21:22:24    344s] Setting latch borrow mode to budget during optimization.
[05/15 21:22:24    344s] 
[05/15 21:22:24    344s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:22:24    344s] Deleting Lib Analyzer.
[05/15 21:22:24    344s] 
[05/15 21:22:24    344s] TimeStamp Deleting Cell Server End ...
[05/15 21:22:24    344s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 21:22:24    344s] 
[05/15 21:22:24    344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:22:24    344s] Summary for sequential cells identification: 
[05/15 21:22:24    344s]   Identified SBFF number: 104
[05/15 21:22:24    344s]   Identified MBFF number: 16
[05/15 21:22:24    344s]   Identified SB Latch number: 0
[05/15 21:22:24    344s]   Identified MB Latch number: 0
[05/15 21:22:24    344s]   Not identified SBFF number: 16
[05/15 21:22:24    344s]   Not identified MBFF number: 0
[05/15 21:22:24    344s]   Not identified SB Latch number: 0
[05/15 21:22:24    344s]   Not identified MB Latch number: 0
[05/15 21:22:24    344s]   Number of sequential cells which are not FFs: 32
[05/15 21:22:24    344s]  Visiting view : AnalysisView_WC
[05/15 21:22:24    344s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:22:24    344s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:22:24    344s]  Visiting view : AnalysisView_WC
[05/15 21:22:24    344s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:22:24    344s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:22:24    344s] TLC MultiMap info (StdDelay):
[05/15 21:22:24    344s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:22:24    344s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:22:24    344s]  Setting StdDelay to: 38ps
[05/15 21:22:24    344s] 
[05/15 21:22:24    344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:22:24    344s] 
[05/15 21:22:24    344s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:22:24    344s] 
[05/15 21:22:24    344s] TimeStamp Deleting Cell Server End ...
[05/15 21:22:24    344s] 
[05/15 21:22:24    344s] Creating Lib Analyzer ...
[05/15 21:22:24    344s] 
[05/15 21:22:24    344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 21:22:24    344s] Summary for sequential cells identification: 
[05/15 21:22:24    344s]   Identified SBFF number: 104
[05/15 21:22:24    344s]   Identified MBFF number: 16
[05/15 21:22:24    344s]   Identified SB Latch number: 0
[05/15 21:22:24    344s]   Identified MB Latch number: 0
[05/15 21:22:24    344s]   Not identified SBFF number: 16
[05/15 21:22:24    344s]   Not identified MBFF number: 0
[05/15 21:22:24    344s]   Not identified SB Latch number: 0
[05/15 21:22:24    344s]   Not identified MB Latch number: 0
[05/15 21:22:24    344s]   Number of sequential cells which are not FFs: 32
[05/15 21:22:24    344s]  Visiting view : AnalysisView_WC
[05/15 21:22:24    344s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:22:24    344s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:22:24    344s]  Visiting view : AnalysisView_WC
[05/15 21:22:24    344s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 21:22:24    344s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 21:22:24    344s] TLC MultiMap info (StdDelay):
[05/15 21:22:24    344s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 21:22:24    344s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 21:22:24    344s]  Setting StdDelay to: 38ps
[05/15 21:22:24    344s] 
[05/15 21:22:24    344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 21:22:24    344s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 21:22:24    344s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 21:22:24    344s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 21:22:24    344s] 
[05/15 21:22:24    344s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 21:22:25    345s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:45 mem=2073.7M
[05/15 21:22:25    345s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:45 mem=2073.7M
[05/15 21:22:25    345s] Creating Lib Analyzer, finished. 
[05/15 21:22:25    345s] 
[05/15 21:22:25    345s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[05/15 21:22:25    345s] *Info: worst delay setup view: AnalysisView_WC
[05/15 21:22:25    345s] Footprint list for hold buffering (delay unit: ps)
[05/15 21:22:25    345s] =================================================================
[05/15 21:22:25    345s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/15 21:22:25    345s] ------------------------------------------------------------------
[05/15 21:22:25    345s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[05/15 21:22:25    345s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[05/15 21:22:25    345s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[05/15 21:22:25    345s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[05/15 21:22:25    345s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[05/15 21:22:25    345s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[05/15 21:22:25    345s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[05/15 21:22:25    345s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[05/15 21:22:25    345s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[05/15 21:22:25    345s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[05/15 21:22:25    345s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[05/15 21:22:25    345s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[05/15 21:22:25    345s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[05/15 21:22:25    345s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[05/15 21:22:25    345s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[05/15 21:22:25    345s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[05/15 21:22:25    345s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[05/15 21:22:25    345s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[05/15 21:22:25    345s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[05/15 21:22:25    345s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[05/15 21:22:25    345s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[05/15 21:22:25    345s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[05/15 21:22:25    345s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[05/15 21:22:25    345s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[05/15 21:22:25    345s] =================================================================
[05/15 21:22:25    345s] Hold Timer stdDelay = 38.0ps
[05/15 21:22:25    345s]  Visiting view : AnalysisView_BC
[05/15 21:22:25    345s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 21:22:25    345s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 21:22:25    345s] Hold Timer stdDelay =  9.9ps (AnalysisView_BC)
[05/15 21:22:25    345s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2073.7M, EPOCH TIME: 1747358545.125666
[05/15 21:22:25    345s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.057, MEM:2073.7M, EPOCH TIME: 1747358545.182389
[05/15 21:22:25    345s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.429  | 42.608  | 40.429  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.009  | -0.009  |  1.158  |
|           TNS (ns):| -0.155  | -0.155  |  0.000  |
|    Violating Paths:|   103   |   103   |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      2 (11)      |   -0.022   |      5 (19)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.747%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1469.3M, totSessionCpu=0:05:46 **
[05/15 21:22:25    345s] *** BuildHoldData #2 [finish] : cpu/real = 0:00:08.1/0:00:08.4 (1.0), totSession cpu/real = 0:05:45.5/0:11:44.5 (0.5), mem = 2039.8M
[05/15 21:22:25    345s] 
[05/15 21:22:25    345s] =============================================================================================
[05/15 21:22:25    345s]  Step TAT Report for BuildHoldData #2                                           21.12-s106_1
[05/15 21:22:25    345s] =============================================================================================
[05/15 21:22:25    345s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:22:25    345s] ---------------------------------------------------------------------------------------------
[05/15 21:22:25    345s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[05/15 21:22:25    345s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.1 % )     0:00:00.2 /  0:00:00.1    0.7
[05/15 21:22:25    345s] [ DrvReport              ]      2   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:22:25    345s] [ SlackTraversorInit     ]      3   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.1
[05/15 21:22:25    345s] [ CellServerInit         ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.6
[05/15 21:22:25    345s] [ LibAnalyzerInit        ]      2   0:00:01.6  (  18.6 % )     0:00:01.6 /  0:00:01.5    1.0
[05/15 21:22:25    345s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:25    345s] [ HoldTimerInit          ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 21:22:25    345s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:25    345s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 21:22:25    345s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:25    345s] [ TimingUpdate           ]      4   0:00:00.4  (   4.6 % )     0:00:05.1 /  0:00:04.9    1.0
[05/15 21:22:25    345s] [ FullDelayCalc          ]      2   0:00:04.7  (  55.5 % )     0:00:04.7 /  0:00:04.5    1.0
[05/15 21:22:25    345s] [ TimingReport           ]      2   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.1    0.9
[05/15 21:22:25    345s] [ MISC                   ]          0:00:00.8  (  10.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/15 21:22:25    345s] ---------------------------------------------------------------------------------------------
[05/15 21:22:25    345s]  BuildHoldData #2 TOTAL             0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:08.1    1.0
[05/15 21:22:25    345s] ---------------------------------------------------------------------------------------------
[05/15 21:22:25    345s] 
[05/15 21:22:25    345s] *** HoldOpt #2 [begin] : totSession cpu/real = 0:05:45.5/0:11:44.5 (0.5), mem = 2039.8M
[05/15 21:22:25    345s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.490.21
[05/15 21:22:25    345s] #optDebug: Start CG creation (mem=2039.8M)
[05/15 21:22:25    345s]  ...initializing CG  maxDriveDist 1351.515500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 135.151500 
[05/15 21:22:25    345s] (cpu=0:00:00.2, mem=2236.7M)
[05/15 21:22:25    345s]  ...processing cgPrt (cpu=0:00:00.2, mem=2236.7M)
[05/15 21:22:25    345s]  ...processing cgEgp (cpu=0:00:00.2, mem=2236.7M)
[05/15 21:22:25    345s]  ...processing cgPbk (cpu=0:00:00.2, mem=2236.7M)
[05/15 21:22:25    345s]  ...processing cgNrb(cpu=0:00:00.2, mem=2236.7M)
[05/15 21:22:25    345s]  ...processing cgObs (cpu=0:00:00.2, mem=2236.7M)
[05/15 21:22:25    345s]  ...processing cgCon (cpu=0:00:00.2, mem=2236.7M)
[05/15 21:22:25    345s]  ...processing cgPdm (cpu=0:00:00.2, mem=2236.7M)
[05/15 21:22:25    345s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2236.7M)
[05/15 21:22:25    345s] HoldSingleBuffer minRootGain=0.000
[05/15 21:22:25    345s] HoldSingleBuffer minRootGain=0.000
[05/15 21:22:25    345s] HoldSingleBuffer minRootGain=0.000
[05/15 21:22:25    345s] HoldSingleBuffer minRootGain=0.000
[05/15 21:22:25    345s] *info: Run optDesign holdfix with 1 thread.
[05/15 21:22:25    345s] Info: 21 io nets excluded
[05/15 21:22:25    345s] Info: 22 clock nets excluded from IPO operation.
[05/15 21:22:25    345s] --------------------------------------------------- 
[05/15 21:22:25    345s]    Hold Timing Summary  - Initial 
[05/15 21:22:25    345s] --------------------------------------------------- 
[05/15 21:22:25    345s]  Target slack:       0.0000 ns
[05/15 21:22:25    345s]  View: AnalysisView_BC 
[05/15 21:22:25    345s]    WNS:      -0.0090
[05/15 21:22:25    345s]    TNS:      -0.1555
[05/15 21:22:25    345s]    VP :          102
[05/15 21:22:25    345s]    Worst hold path end point: mcs4_core_i4004_id_board_n0405_reg/SI 
[05/15 21:22:25    345s] --------------------------------------------------- 
[05/15 21:22:25    345s] Info: Done creating the CCOpt slew target map.
[05/15 21:22:25    345s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 21:22:25    345s] ### Creating PhyDesignMc. totSessionCpu=0:05:46 mem=2255.8M
[05/15 21:22:25    345s] OPERPROF: Starting DPlace-Init at level 1, MEM:2255.8M, EPOCH TIME: 1747358545.545173
[05/15 21:22:25    345s] z: 2, totalTracks: 1
[05/15 21:22:25    345s] z: 4, totalTracks: 1
[05/15 21:22:25    345s] z: 6, totalTracks: 1
[05/15 21:22:25    345s] z: 8, totalTracks: 1
[05/15 21:22:25    345s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 21:22:25    345s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2255.8M, EPOCH TIME: 1747358545.552081
[05/15 21:22:25    345s] 
[05/15 21:22:25    345s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:22:25    345s] 
[05/15 21:22:25    345s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:22:25    345s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2255.8M, EPOCH TIME: 1747358545.587689
[05/15 21:22:25    345s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2255.8M, EPOCH TIME: 1747358545.597614
[05/15 21:22:25    345s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2255.8M, EPOCH TIME: 1747358545.597791
[05/15 21:22:25    345s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2255.8MB).
[05/15 21:22:25    345s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.055, MEM:2255.8M, EPOCH TIME: 1747358545.599711
[05/15 21:22:25    345s] TotalInstCnt at PhyDesignMc Initialization: 4,426
[05/15 21:22:25    345s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:46 mem=2255.8M
[05/15 21:22:25    345s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2255.8M, EPOCH TIME: 1747358545.663289
[05/15 21:22:25    345s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2255.8M, EPOCH TIME: 1747358545.663567
[05/15 21:22:25    345s] 
[05/15 21:22:25    345s] *** Starting Core Fixing (fixHold) cpu=0:00:08.4 real=0:00:09.0 totSessionCpu=0:05:46 mem=2255.8M density=19.747% ***
[05/15 21:22:25    345s] Optimizer Target Slack 0.000 StdDelay is 0.03800  
[05/15 21:22:25    345s] ### Creating RouteCongInterface, started
[05/15 21:22:25    345s] ### Creating LA Mngr. totSessionCpu=0:05:46 mem=2255.8M
[05/15 21:22:25    345s] ### Creating LA Mngr, finished. totSessionCpu=0:05:46 mem=2255.8M
[05/15 21:22:25    346s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.429  | 42.608  | 40.429  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 19.747%
------------------------------------------------------------------
[05/15 21:22:26    346s] *info: Hold Batch Commit is enabled
[05/15 21:22:26    346s] *info: Levelized Batch Commit is enabled
[05/15 21:22:26    346s] 
[05/15 21:22:26    346s] Phase I ......
[05/15 21:22:26    346s] Executing transform: ECO Safe Resize
[05/15 21:22:26    346s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:22:26    346s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 21:22:26    346s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:22:26    346s] Worst hold path end point:
[05/15 21:22:26    346s]   mcs4_core_i4004_id_board_n0405_reg/SI
[05/15 21:22:26    346s]     net: FE_PHN880_mcs4_core_n_24259 (nrTerm=2)
[05/15 21:22:26    346s] |   0|  -0.009|    -0.16|     102|          0|       0(     0)|   19.75%|   0:00:00.0|  2255.8M|
[05/15 21:22:26    346s] Worst hold path end point:
[05/15 21:22:26    346s]   mcs4_core_i4004_id_board_n0405_reg/SI
[05/15 21:22:26    346s]     net: FE_PHN880_mcs4_core_n_24259 (nrTerm=2)
[05/15 21:22:26    346s] |   1|  -0.009|    -0.16|     102|          0|       0(     0)|   19.75%|   0:00:00.0|  2255.8M|
[05/15 21:22:26    346s] 
[05/15 21:22:26    346s] Capturing REF for hold ...
[05/15 21:22:26    346s]    Hold Timing Snapshot: (REF)
[05/15 21:22:26    346s]              All PG WNS: -0.009
[05/15 21:22:26    346s]              All PG TNS: -0.155
[05/15 21:22:26    346s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:22:26    346s] Executing transform: AddBuffer + LegalResize
[05/15 21:22:26    346s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:22:26    346s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 21:22:26    346s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:22:26    346s] Worst hold path end point:
[05/15 21:22:26    346s]   mcs4_core_i4004_id_board_n0405_reg/SI
[05/15 21:22:26    346s]     net: FE_PHN880_mcs4_core_n_24259 (nrTerm=2)
[05/15 21:22:26    346s] |   0|  -0.009|    -0.16|     102|          0|       0(     0)|   19.75%|   0:00:00.0|  2255.8M|
[05/15 21:22:27    347s] |   1|   0.000|     0.00|       0|         80|       3(     0)|   19.86%|   0:00:01.0|  2263.8M|
[05/15 21:22:27    347s] 
[05/15 21:22:27    347s] Capturing REF for hold ...
[05/15 21:22:27    347s]    Hold Timing Snapshot: (REF)
[05/15 21:22:27    347s]              All PG WNS: 0.000
[05/15 21:22:27    347s]              All PG TNS: 0.000
[05/15 21:22:27    347s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 21:22:27    347s] 
[05/15 21:22:27    347s] *info:    Total 80 cells added for Phase I
[05/15 21:22:27    347s] *info:        in which 0 is ripple commits (0.000%)
[05/15 21:22:27    347s] *info:    Total 3 instances resized for Phase I
[05/15 21:22:27    347s] *info:        in which 0 FF resizing 
[05/15 21:22:27    347s] *info:        in which 0 ripple resizing (0.000%)
[05/15 21:22:27    347s] --------------------------------------------------- 
[05/15 21:22:27    347s]    Hold Timing Summary  - Phase I 
[05/15 21:22:27    347s] --------------------------------------------------- 
[05/15 21:22:27    347s]  Target slack:       0.0000 ns
[05/15 21:22:27    347s]  View: AnalysisView_BC 
[05/15 21:22:27    347s]    WNS:       0.0000
[05/15 21:22:27    347s]    TNS:       0.0000
[05/15 21:22:27    347s]    VP :            0
[05/15 21:22:27    347s]    Worst hold path end point: mcs4_core_ram_0_ram0_ram_array_reg[13][2]/D 
[05/15 21:22:27    347s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.429  | 42.608  | 40.429  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 19.859%
------------------------------------------------------------------
[05/15 21:22:27    347s] 
[05/15 21:22:27    347s] *** Finished Core Fixing (fixHold) cpu=0:00:10.0 real=0:00:11.0 totSessionCpu=0:05:48 mem=2263.8M density=19.859% ***
[05/15 21:22:27    347s] 
[05/15 21:22:27    347s] *info:
[05/15 21:22:27    347s] *info: Added a total of 80 cells to fix/reduce hold violation
[05/15 21:22:27    347s] *info:          in which 78 termBuffering
[05/15 21:22:27    347s] *info:          in which 0 dummyBuffering
[05/15 21:22:27    347s] *info:
[05/15 21:22:27    347s] *info: Summary: 
[05/15 21:22:27    347s] *info:           80 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[05/15 21:22:27    347s] *info:
[05/15 21:22:27    347s] *info: Total 3 instances resized
[05/15 21:22:27    347s] *info:       in which 0 FF resizing
[05/15 21:22:27    347s] *info:
[05/15 21:22:27    347s] 
[05/15 21:22:27    347s] *** Finish Post Route Hold Fixing (cpu=0:00:10.0 real=0:00:11.0 totSessionCpu=0:05:48 mem=2263.8M density=19.859%) ***
[05/15 21:22:27    347s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.490.21
[05/15 21:22:27    347s] **INFO: total 83 insts, 0 nets marked don't touch
[05/15 21:22:27    347s] **INFO: total 83 insts, 0 nets marked don't touch DB property
[05/15 21:22:27    347s] **INFO: total 83 insts, 0 nets unmarked don't touch

[05/15 21:22:27    347s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2244.7M, EPOCH TIME: 1747358547.546680
[05/15 21:22:27    347s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:2156.7M, EPOCH TIME: 1747358547.565125
[05/15 21:22:27    347s] TotalInstCnt at PhyDesignMc Destruction: 4,506
[05/15 21:22:27    347s] *** HoldOpt #2 [finish] : cpu/real = 0:00:02.0/0:00:02.3 (0.9), totSession cpu/real = 0:05:47.5/0:11:46.8 (0.5), mem = 2156.7M
[05/15 21:22:27    347s] 
[05/15 21:22:27    347s] =============================================================================================
[05/15 21:22:27    347s]  Step TAT Report for HoldOpt #2                                                 21.12-s106_1
[05/15 21:22:27    347s] =============================================================================================
[05/15 21:22:27    347s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:22:27    347s] ---------------------------------------------------------------------------------------------
[05/15 21:22:27    347s] [ OptSummaryReport       ]      2   0:00:00.1  (   3.6 % )     0:00:00.2 /  0:00:00.1    0.6
[05/15 21:22:27    347s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 21:22:27    347s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:27    347s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 21:22:27    347s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 21:22:27    347s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 21:22:27    347s] [ OptimizationStep       ]      2   0:00:00.1  (   2.2 % )     0:00:01.3 /  0:00:01.2    0.9
[05/15 21:22:27    347s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:01.2 /  0:00:01.2    1.0
[05/15 21:22:27    347s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:27    347s] [ OptEval                ]      2   0:00:00.7  (  30.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/15 21:22:27    347s] [ OptCommit              ]      2   0:00:00.0  (   0.9 % )     0:00:00.5 /  0:00:00.4    0.9
[05/15 21:22:27    347s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:22:27    347s] [ IncrDelayCalc          ]     15   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:22:27    347s] [ HoldReEval             ]      2   0:00:00.2  (  10.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 21:22:27    347s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:27    347s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:27    347s] [ HoldValidateSetup      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:27    347s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:27    347s] [ HoldCollectNode        ]      5   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:22:27    347s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:27    347s] [ HoldBottleneckCount    ]      3   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 21:22:27    347s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:27    347s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:27    347s] [ HoldDBCommit           ]      5   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.0    0.6
[05/15 21:22:27    347s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:27    347s] [ TimingUpdate           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 21:22:27    347s] [ TimingReport           ]      2   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 21:22:27    347s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 21:22:27    347s] [ MISC                   ]          0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.1    0.6
[05/15 21:22:27    347s] ---------------------------------------------------------------------------------------------
[05/15 21:22:27    347s]  HoldOpt #2 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.0    0.9
[05/15 21:22:27    347s] ---------------------------------------------------------------------------------------------
[05/15 21:22:27    347s] 
[05/15 21:22:27    347s] **INFO: Skipping refine place as no non-legal commits were detected
[05/15 21:22:27    347s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2156.7M, EPOCH TIME: 1747358547.589641
[05/15 21:22:27    347s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.041, MEM:2156.7M, EPOCH TIME: 1747358547.630563
[05/15 21:22:27    347s] Running postRoute recovery in preEcoRoute mode
[05/15 21:22:27    347s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1567.2M, totSessionCpu=0:05:48 **
[05/15 21:22:27    347s]   DRV Snapshot: (TGT)
[05/15 21:22:27    347s]          Tran DRV: 2 (5)
[05/15 21:22:27    347s]           Cap DRV: 0 (2)
[05/15 21:22:27    347s]        Fanout DRV: 0 (7)
[05/15 21:22:27    347s]            Glitch: 0 (0)
[05/15 21:22:27    347s] Checking DRV degradation...
[05/15 21:22:27    347s] 
[05/15 21:22:27    347s] Recovery Manager:
[05/15 21:22:27    347s]     Tran DRV degradation : 0 (2 -> 2, Margin 10) - Skip
[05/15 21:22:27    347s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/15 21:22:27    347s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/15 21:22:27    347s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/15 21:22:27    347s] 
[05/15 21:22:27    347s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/15 21:22:27    347s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2156.83M, totSessionCpu=0:05:48).
[05/15 21:22:27    347s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1567.3M, totSessionCpu=0:05:48 **
[05/15 21:22:27    347s] 
[05/15 21:22:27    347s]   DRV Snapshot: (REF)
[05/15 21:22:27    347s]          Tran DRV: 2 (5)
[05/15 21:22:27    347s]           Cap DRV: 0 (2)
[05/15 21:22:27    347s]        Fanout DRV: 0 (7)
[05/15 21:22:27    347s]            Glitch: 0 (0)
[05/15 21:22:27    347s] Running refinePlace -preserveRouting true -hardFence false
[05/15 21:22:27    347s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2195.0M, EPOCH TIME: 1747358547.848725
[05/15 21:22:27    347s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2195.0M, EPOCH TIME: 1747358547.849870
[05/15 21:22:27    347s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2195.0M, EPOCH TIME: 1747358547.850030
[05/15 21:22:27    347s] z: 2, totalTracks: 1
[05/15 21:22:27    347s] z: 4, totalTracks: 1
[05/15 21:22:27    347s] z: 6, totalTracks: 1
[05/15 21:22:27    347s] z: 8, totalTracks: 1
[05/15 21:22:27    347s] #spOpts: N=45 gp_ipad=5 hrOri=1 hrSnap=1 
[05/15 21:22:27    347s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2195.0M, EPOCH TIME: 1747358547.857073
[05/15 21:22:27    347s] 
[05/15 21:22:27    347s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:22:27    347s] 
[05/15 21:22:27    347s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 21:22:27    347s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.063, MEM:2195.0M, EPOCH TIME: 1747358547.920287
[05/15 21:22:27    347s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2195.0M, EPOCH TIME: 1747358547.920426
[05/15 21:22:27    347s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2195.0M, EPOCH TIME: 1747358547.920513
[05/15 21:22:27    347s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2195.0MB).
[05/15 21:22:27    347s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.072, MEM:2195.0M, EPOCH TIME: 1747358547.921611
[05/15 21:22:27    347s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.072, MEM:2195.0M, EPOCH TIME: 1747358547.921669
[05/15 21:22:27    347s] TDRefine: refinePlace mode is spiral
[05/15 21:22:27    347s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.490.15
[05/15 21:22:27    347s] OPERPROF:   Starting RefinePlace at level 2, MEM:2195.0M, EPOCH TIME: 1747358547.934090
[05/15 21:22:27    347s] *** Starting refinePlace (0:05:48 mem=2195.0M) ***
[05/15 21:22:27    347s] Total net bbox length = 7.554e+04 (3.824e+04 3.731e+04) (ext = 2.819e+03)
[05/15 21:22:27    347s] 
[05/15 21:22:27    347s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 21:22:27    347s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:2195.0M, EPOCH TIME: 1747358547.948331
[05/15 21:22:27    347s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 21:22:27    347s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.011, MEM:2195.0M, EPOCH TIME: 1747358547.959209
[05/15 21:22:27    347s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:22:27    347s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:22:27    347s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2195.0M, EPOCH TIME: 1747358547.969651
[05/15 21:22:27    347s] Starting refinePlace ...
[05/15 21:22:27    347s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:22:27    347s] One DDP V2 for no tweak run.
[05/15 21:22:27    347s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 21:22:27    347s]   Spread Effort: high, post-route mode, useDDP on.
[05/15 21:22:27    347s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2195.0MB) @(0:05:48 - 0:05:48).
[05/15 21:22:27    347s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:22:27    347s] wireLenOptFixPriorityInst 661 inst fixed
[05/15 21:22:28    347s] 
[05/15 21:22:28    347s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 21:22:28    347s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/15 21:22:28    347s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:22:28    347s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 21:22:28    347s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2195.0MB) @(0:05:48 - 0:05:48).
[05/15 21:22:28    347s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 21:22:28    347s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2195.0MB
[05/15 21:22:28    347s] Statistics of distance of Instance movement in refine placement:
[05/15 21:22:28    347s]   maximum (X+Y) =         0.00 um
[05/15 21:22:28    347s]   mean    (X+Y) =         0.00 um
[05/15 21:22:28    347s] Summary Report:
[05/15 21:22:28    347s] Instances move: 0 (out of 4486 movable)
[05/15 21:22:28    347s] Instances flipped: 0
[05/15 21:22:28    347s] Mean displacement: 0.00 um
[05/15 21:22:28    347s] Max displacement: 0.00 um 
[05/15 21:22:28    347s] Total instances moved : 0
[05/15 21:22:28    347s] Ripped up 0 affected routes.
[05/15 21:22:28    347s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.150, REAL:0.178, MEM:2195.0M, EPOCH TIME: 1747358548.147610
[05/15 21:22:28    347s] Total net bbox length = 7.554e+04 (3.824e+04 3.731e+04) (ext = 2.819e+03)
[05/15 21:22:28    347s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2195.0MB
[05/15 21:22:28    347s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2195.0MB) @(0:05:48 - 0:05:48).
[05/15 21:22:28    347s] *** Finished refinePlace (0:05:48 mem=2195.0M) ***
[05/15 21:22:28    347s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.490.15
[05/15 21:22:28    347s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.170, REAL:0.239, MEM:2195.0M, EPOCH TIME: 1747358548.173089
[05/15 21:22:28    347s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2195.0M, EPOCH TIME: 1747358548.173285
[05/15 21:22:28    348s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.026, MEM:2157.0M, EPOCH TIME: 1747358548.198803
[05/15 21:22:28    348s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.240, REAL:0.350, MEM:2157.0M, EPOCH TIME: 1747358548.198962
[05/15 21:22:28    348s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2157.0M, EPOCH TIME: 1747358548.212332
[05/15 21:22:28    348s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2157.0M, EPOCH TIME: 1747358548.247676
[05/15 21:22:28    348s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.429  | 42.608  | 40.429  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      2 (11)      |   -0.022   |      5 (19)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.859%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:15, mem = 1568.1M, totSessionCpu=0:05:48 **
[05/15 21:22:28    348s] **INFO: flowCheckPoint #3 GlobalDetailRoute
[05/15 21:22:28    348s] -routeWithEco false                       # bool, default=false
[05/15 21:22:28    348s] -routeSelectedNetOnly false               # bool, default=false
[05/15 21:22:28    348s] -routeWithTimingDriven true               # bool, default=false, user setting
[05/15 21:22:28    348s] -routeWithSiDriven true                   # bool, default=false, user setting
[05/15 21:22:28    348s] Existing Dirty Nets : 160
[05/15 21:22:28    348s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/15 21:22:28    348s] Reset Dirty Nets : 160
[05/15 21:22:28    348s] *** EcoRoute #1 [begin] : totSession cpu/real = 0:05:48.2/0:11:47.6 (0.5), mem = 2147.6M
[05/15 21:22:28    348s] 
[05/15 21:22:28    348s] globalDetailRoute
[05/15 21:22:28    348s] 
[05/15 21:22:28    348s] #Start globalDetailRoute on Thu May 15 21:22:28 2025
[05/15 21:22:28    348s] #
[05/15 21:22:28    348s] ### Time Record (globalDetailRoute) is installed.
[05/15 21:22:28    348s] ### Time Record (Pre Callback) is installed.
[05/15 21:22:28    348s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_FKJldn.rcdb.d/mcs4_pad_frame.rcdb.d': 9022 access done (mem: 2128.609M)
[05/15 21:22:28    348s] ### Time Record (Pre Callback) is uninstalled.
[05/15 21:22:28    348s] ### Time Record (DB Import) is installed.
[05/15 21:22:28    348s] ### Time Record (Timing Data Generation) is installed.
[05/15 21:22:28    348s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:28    348s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/15 21:22:28    348s] #To increase the message display limit, refer to the product command reference manual.
[05/15 21:22:28    348s] ### Net info: total nets: 4560
[05/15 21:22:28    348s] ### Net info: dirty nets: 0
[05/15 21:22:28    348s] ### Net info: marked as disconnected nets: 0
[05/15 21:22:28    348s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/15 21:22:28    348s] #num needed restored net=0
[05/15 21:22:28    348s] #need_extraction net=0 (total=4560)
[05/15 21:22:28    348s] ### Net info: fully routed nets: 4434
[05/15 21:22:28    348s] ### Net info: trivial (< 2 pins) nets: 27
[05/15 21:22:28    348s] ### Net info: unrouted nets: 99
[05/15 21:22:28    348s] ### Net info: re-extraction nets: 0
[05/15 21:22:28    348s] ### Net info: ignored nets: 0
[05/15 21:22:28    348s] ### Net info: skip routing nets: 0
[05/15 21:22:28    348s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 21:22:28    348s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 21:22:28    348s] ### import design signature (46): route=1486780061 fixed_route=2044664045 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1639863957 dirty_area=0 del_dirty_area=0 cell=802670418 placement=899784130 pin_access=485121009 inst_pattern=1
[05/15 21:22:28    348s] ### Time Record (DB Import) is uninstalled.
[05/15 21:22:28    348s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/15 21:22:28    348s] #RTESIG:78da95d23d6bc3301006e0cefd158792c18126d59df5e5b5d0b52da1ed6a9458760cb60c
[05/15 21:22:28    348s] #       963cf4dfd7a550487122a2550fd2fb1eb75a7f3eef8111ee90b601b92a115ef6848864b6
[05/15 21:22:28    348s] #       44b97c242ce7ab8f2776bf5abfbebd935150db2e38c80ec3d03d40f5e56ddf1ea172b59d
[05/15 21:22:28    348s] #       ba08c1c5d8fa66f3cb351710c7e94f4fc18dff881106b440a994e090b53ebac68d8bb210
[05/15 21:22:28    348s] #       02d8782cfba172ddeed07a065988e30c96b932e751170cf2e23ce0f53a885cdfc4916ee1
[05/15 21:22:28    348s] #       920a10b8d3fce7405677838dcbb1a554e96e52531aa93c4f2323105888d65776ace6a93b
[05/15 21:22:28    348s] #       3ff5972401f383770925536b81854a1ae27343766a9bd3f54d20249d7c0b7393363a0776
[05/15 21:22:28    348s] #       f1afbb6f61e3034a
[05/15 21:22:28    348s] #
[05/15 21:22:28    348s] #Skip comparing routing design signature in db-snapshot flow
[05/15 21:22:28    348s] ### Time Record (Data Preparation) is installed.
[05/15 21:22:28    348s] #RTESIG:78da95d24d4bc430100660cffe8a21bb870a6ecd4cf3d5abe0556551af25bb4dbb853685
[05/15 21:22:28    348s] #       363df8efad0ac24ab76173cdc3e49d996cb61f4f7b608429d26e44ae0a84e73d2122991d
[05/15 21:22:28    348s] #       51261f088bf9eafd91dd6eb62faf6f641454b61d1d2487be6fefa1fcf4b66b8e50baca4e
[05/15 21:22:28    348s] #       6d80d185d0f8faee976b2e200cd39f9e4637fc234618d002a5528243d2f8e06a372cca5c
[05/15 21:22:28    348s] #       0860c3b1e8fad2b5e9a1f10c92310c3358e6ca9c475d30c8f3f380ebed20727d1547ba86
[05/15 21:22:28    348s] #       4bca4160aaf9f781a46a7b1b96634ba9e2bd494d71a4b22c8e8c406063b0beb443394fdd
[05/15 21:22:28    348s] #       f9a9bb240998efbd8b2819fb16684c06ec27d9fa9a3157d162c4e751b053539fd66b1192
[05/15 21:22:28    348s] #       8ed6c2ccc48d9ec35f7cebe60b017f1002
[05/15 21:22:28    348s] #
[05/15 21:22:28    348s] ### Time Record (Data Preparation) is uninstalled.
[05/15 21:22:28    348s] ### Time Record (Global Routing) is installed.
[05/15 21:22:28    348s] ### Time Record (Global Routing) is uninstalled.
[05/15 21:22:28    348s] #Total number of trivial nets (e.g. < 2 pins) = 48 (skipped).
[05/15 21:22:28    348s] #Total number of routable nets = 4512.
[05/15 21:22:28    348s] #Total number of nets in the design = 4560.
[05/15 21:22:28    348s] #163 routable nets do not have any wires.
[05/15 21:22:28    348s] #4349 routable nets have routed wires.
[05/15 21:22:28    348s] #163 nets will be global routed.
[05/15 21:22:28    348s] #21 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 21:22:28    348s] ### Time Record (Data Preparation) is installed.
[05/15 21:22:28    348s] #Start routing data preparation on Thu May 15 21:22:28 2025
[05/15 21:22:28    348s] #
[05/15 21:22:28    348s] #Minimum voltage of a net in the design = 0.000.
[05/15 21:22:28    348s] #Maximum voltage of a net in the design = 1.320.
[05/15 21:22:28    348s] #Voltage range [0.000 - 1.320] has 4553 nets.
[05/15 21:22:28    348s] #Voltage range [0.000 - 0.000] has 5 nets.
[05/15 21:22:28    348s] #Voltage range [0.900 - 1.320] has 2 nets.
[05/15 21:22:28    348s] #Build and mark too close pins for the same net.
[05/15 21:22:28    348s] ### Time Record (Cell Pin Access) is installed.
[05/15 21:22:28    348s] #Initial pin access analysis.
[05/15 21:22:28    348s] #Detail pin access analysis.
[05/15 21:22:28    348s] ### Time Record (Cell Pin Access) is uninstalled.
[05/15 21:22:28    348s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 21:22:28    348s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:22:28    348s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:22:28    348s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:22:28    348s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:22:28    348s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:22:28    348s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:22:28    348s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:22:28    348s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:22:28    348s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 21:22:28    348s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 21:22:28    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1572.21 (MB), peak = 1604.24 (MB)
[05/15 21:22:29    348s] #Processed 86/0 dirty instances, 80/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(83 insts marked dirty, reset pre-exisiting dirty flag on 83 insts, 0 nets marked need extraction)
[05/15 21:22:29    348s] #Regenerating Ggrids automatically.
[05/15 21:22:29    348s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 21:22:29    348s] #Using automatically generated G-grids.
[05/15 21:22:29    348s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/15 21:22:29    349s] #Done routing data preparation.
[05/15 21:22:29    349s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1576.79 (MB), peak = 1604.24 (MB)
[05/15 21:22:29    349s] #Found 0 nets for post-route si or timing fixing.
[05/15 21:22:29    349s] #
[05/15 21:22:29    349s] #Finished routing data preparation on Thu May 15 21:22:29 2025
[05/15 21:22:29    349s] #
[05/15 21:22:29    349s] #Cpu time = 00:00:01
[05/15 21:22:29    349s] #Elapsed time = 00:00:01
[05/15 21:22:29    349s] #Increased memory = 9.90 (MB)
[05/15 21:22:29    349s] #Total memory = 1576.79 (MB)
[05/15 21:22:29    349s] #Peak memory = 1604.24 (MB)
[05/15 21:22:29    349s] #
[05/15 21:22:29    349s] ### Time Record (Data Preparation) is uninstalled.
[05/15 21:22:29    349s] ### Time Record (Global Routing) is installed.
[05/15 21:22:29    349s] #
[05/15 21:22:29    349s] #Start global routing on Thu May 15 21:22:29 2025
[05/15 21:22:29    349s] #
[05/15 21:22:29    349s] #
[05/15 21:22:29    349s] #Start global routing initialization on Thu May 15 21:22:29 2025
[05/15 21:22:29    349s] #
[05/15 21:22:29    349s] #Number of eco nets is 85
[05/15 21:22:29    349s] #
[05/15 21:22:29    349s] #Start global routing data preparation on Thu May 15 21:22:29 2025
[05/15 21:22:29    349s] #
[05/15 21:22:29    349s] ### build_merged_routing_blockage_rect_list starts on Thu May 15 21:22:29 2025 with memory = 1576.91 (MB), peak = 1604.24 (MB)
[05/15 21:22:29    349s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 21:22:29    349s] #Start routing resource analysis on Thu May 15 21:22:29 2025
[05/15 21:22:29    349s] #
[05/15 21:22:29    349s] ### init_is_bin_blocked starts on Thu May 15 21:22:29 2025 with memory = 1576.91 (MB), peak = 1604.24 (MB)
[05/15 21:22:29    349s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 21:22:29    349s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu May 15 21:22:29 2025 with memory = 1593.80 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    349s] ### adjust_flow_cap starts on Thu May 15 21:22:30 2025 with memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    349s] ### adjust_flow_per_partial_route_obs starts on Thu May 15 21:22:30 2025 with memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    349s] ### set_via_blocked starts on Thu May 15 21:22:30 2025 with memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    349s] ### copy_flow starts on Thu May 15 21:22:30 2025 with memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    349s] #Routing resource analysis is done on Thu May 15 21:22:30 2025
[05/15 21:22:30    349s] #
[05/15 21:22:30    349s] ### report_flow_cap starts on Thu May 15 21:22:30 2025 with memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] #  Resource Analysis:
[05/15 21:22:30    349s] #
[05/15 21:22:30    349s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/15 21:22:30    349s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/15 21:22:30    349s] #  --------------------------------------------------------------
[05/15 21:22:30    349s] #  Metal1         H        4652         295      115830     2.74%
[05/15 21:22:30    349s] #  Metal2         V        4676         324      115830     4.31%
[05/15 21:22:30    349s] #  Metal3         H        4773         174      115830     1.73%
[05/15 21:22:30    349s] #  Metal4         V        4656         344      115830     5.16%
[05/15 21:22:30    349s] #  Metal5         H        4852          95      115830     1.51%
[05/15 21:22:30    349s] #  Metal6         V        4999           1      115830     0.00%
[05/15 21:22:30    349s] #  Metal7         H        4947           0      115830     0.00%
[05/15 21:22:30    349s] #  Metal8         V        4999           1      115830     0.00%
[05/15 21:22:30    349s] #  Metal9         H        4947           0      115830     0.00%
[05/15 21:22:30    349s] #  Metal10        V        1999           0      115830     0.00%
[05/15 21:22:30    349s] #  Metal11        H        1976           2      115830     0.04%
[05/15 21:22:30    349s] #  --------------------------------------------------------------
[05/15 21:22:30    349s] #  Total                  47478       2.26%     1274130     1.41%
[05/15 21:22:30    349s] #
[05/15 21:22:30    349s] #  22 nets (0.48%) with 1 preferred extra spacing.
[05/15 21:22:30    349s] #
[05/15 21:22:30    349s] #
[05/15 21:22:30    349s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    349s] ### analyze_m2_tracks starts on Thu May 15 21:22:30 2025 with memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    349s] ### report_initial_resource starts on Thu May 15 21:22:30 2025 with memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    349s] ### mark_pg_pins_accessibility starts on Thu May 15 21:22:30 2025 with memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    349s] ### set_net_region starts on Thu May 15 21:22:30 2025 with memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    349s] #
[05/15 21:22:30    349s] #Global routing data preparation is done on Thu May 15 21:22:30 2025
[05/15 21:22:30    349s] #
[05/15 21:22:30    349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] #
[05/15 21:22:30    349s] ### prepare_level starts on Thu May 15 21:22:30 2025 with memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] ### init level 1 starts on Thu May 15 21:22:30 2025 with memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    349s] ### Level 1 hgrid = 351 X 330
[05/15 21:22:30    349s] ### prepare_level_flow starts on Thu May 15 21:22:30 2025 with memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    349s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    349s] #
[05/15 21:22:30    349s] #Global routing initialization is done on Thu May 15 21:22:30 2025
[05/15 21:22:30    349s] #
[05/15 21:22:30    349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] #
[05/15 21:22:30    349s] #start global routing iteration 1...
[05/15 21:22:30    349s] ### init_flow_edge starts on Thu May 15 21:22:30 2025 with memory = 1594.46 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    349s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    349s] ### routing at level 1 (topmost level) iter 0
[05/15 21:22:30    350s] ### measure_qor starts on Thu May 15 21:22:30 2025 with memory = 1594.98 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] ### measure_congestion starts on Thu May 15 21:22:30 2025 with memory = 1594.98 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.72 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] #
[05/15 21:22:30    350s] #start global routing iteration 2...
[05/15 21:22:30    350s] ### routing at level 1 (topmost level) iter 1
[05/15 21:22:30    350s] ### measure_qor starts on Thu May 15 21:22:30 2025 with memory = 1594.98 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] ### measure_congestion starts on Thu May 15 21:22:30 2025 with memory = 1594.98 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.72 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] #
[05/15 21:22:30    350s] ### route_end starts on Thu May 15 21:22:30 2025 with memory = 1594.72 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] #
[05/15 21:22:30    350s] #Total number of trivial nets (e.g. < 2 pins) = 48 (skipped).
[05/15 21:22:30    350s] #Total number of routable nets = 4512.
[05/15 21:22:30    350s] #Total number of nets in the design = 4560.
[05/15 21:22:30    350s] #
[05/15 21:22:30    350s] #4512 routable nets have routed wires.
[05/15 21:22:30    350s] #21 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 21:22:30    350s] #
[05/15 21:22:30    350s] #Routed nets constraints summary:
[05/15 21:22:30    350s] #-----------------------------
[05/15 21:22:30    350s] #        Rules   Unconstrained  
[05/15 21:22:30    350s] #-----------------------------
[05/15 21:22:30    350s] #      Default             163  
[05/15 21:22:30    350s] #-----------------------------
[05/15 21:22:30    350s] #        Total             163  
[05/15 21:22:30    350s] #-----------------------------
[05/15 21:22:30    350s] #
[05/15 21:22:30    350s] #Routing constraints summary of the whole design:
[05/15 21:22:30    350s] #------------------------------------------------
[05/15 21:22:30    350s] #        Rules   Pref Extra Space   Unconstrained  
[05/15 21:22:30    350s] #------------------------------------------------
[05/15 21:22:30    350s] #      Default                 21            4491  
[05/15 21:22:30    350s] #------------------------------------------------
[05/15 21:22:30    350s] #        Total                 21            4491  
[05/15 21:22:30    350s] #------------------------------------------------
[05/15 21:22:30    350s] #
[05/15 21:22:30    350s] ### adjust_flow_per_partial_route_obs starts on Thu May 15 21:22:30 2025 with memory = 1594.72 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] ### cal_base_flow starts on Thu May 15 21:22:30 2025 with memory = 1594.72 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] ### init_flow_edge starts on Thu May 15 21:22:30 2025 with memory = 1594.72 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] ### cal_flow starts on Thu May 15 21:22:30 2025 with memory = 1594.72 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] ### report_overcon starts on Thu May 15 21:22:30 2025 with memory = 1594.72 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] #
[05/15 21:22:30    350s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/15 21:22:30    350s] #
[05/15 21:22:30    350s] #                 OverCon          
[05/15 21:22:30    350s] #                  #Gcell    %Gcell
[05/15 21:22:30    350s] #     Layer           (1)   OverCon  Flow/Cap
[05/15 21:22:30    350s] #  ----------------------------------------------
[05/15 21:22:30    350s] #  Metal1        0(0.00%)   (0.00%)     0.04  
[05/15 21:22:30    350s] #  Metal2        1(0.00%)   (0.00%)     0.02  
[05/15 21:22:30    350s] #  Metal3        0(0.00%)   (0.00%)     0.01  
[05/15 21:22:30    350s] #  Metal4        0(0.00%)   (0.00%)     0.01  
[05/15 21:22:30    350s] #  Metal5        0(0.00%)   (0.00%)     0.00  
[05/15 21:22:30    350s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[05/15 21:22:30    350s] #  Metal7        0(0.00%)   (0.00%)     0.00  
[05/15 21:22:30    350s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[05/15 21:22:30    350s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[05/15 21:22:30    350s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[05/15 21:22:30    350s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[05/15 21:22:30    350s] #  ----------------------------------------------
[05/15 21:22:30    350s] #     Total      1(0.00%)   (0.00%)
[05/15 21:22:30    350s] #
[05/15 21:22:30    350s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/15 21:22:30    350s] #  Overflow after GR: 0.00% H + 0.00% V
[05/15 21:22:30    350s] #
[05/15 21:22:30    350s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] ### cal_base_flow starts on Thu May 15 21:22:30 2025 with memory = 1594.72 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] ### init_flow_edge starts on Thu May 15 21:22:30 2025 with memory = 1594.72 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] ### cal_flow starts on Thu May 15 21:22:30 2025 with memory = 1594.72 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] ### generate_cong_map_content starts on Thu May 15 21:22:30 2025 with memory = 1594.72 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] ### update starts on Thu May 15 21:22:30 2025 with memory = 1595.06 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] #Complete Global Routing.
[05/15 21:22:30    350s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 21:22:30    350s] #Total wire length = 85445 um.
[05/15 21:22:30    350s] #Total half perimeter of net bounding box = 80093 um.
[05/15 21:22:30    350s] #Total wire length on LAYER Metal1 = 1411 um.
[05/15 21:22:30    350s] #Total wire length on LAYER Metal2 = 32124 um.
[05/15 21:22:30    350s] #Total wire length on LAYER Metal3 = 40763 um.
[05/15 21:22:30    350s] #Total wire length on LAYER Metal4 = 11094 um.
[05/15 21:22:30    350s] #Total wire length on LAYER Metal5 = 54 um.
[05/15 21:22:30    350s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 21:22:30    350s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 21:22:30    350s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 21:22:30    350s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 21:22:30    350s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 21:22:30    350s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 21:22:30    350s] #Total number of vias = 25880
[05/15 21:22:30    350s] #Total number of multi-cut vias = 5 (  0.0%)
[05/15 21:22:30    350s] #Total number of single cut vias = 25875 (100.0%)
[05/15 21:22:30    350s] #Up-Via Summary (total 25880):
[05/15 21:22:30    350s] #                   single-cut          multi-cut      Total
[05/15 21:22:30    350s] #-----------------------------------------------------------
[05/15 21:22:30    350s] # Metal1         12904 (100.0%)         0 (  0.0%)      12904
[05/15 21:22:30    350s] # Metal2         10774 (100.0%)         3 (  0.0%)      10777
[05/15 21:22:30    350s] # Metal3          2191 ( 99.9%)         2 (  0.1%)       2193
[05/15 21:22:30    350s] # Metal4             6 (100.0%)         0 (  0.0%)          6
[05/15 21:22:30    350s] #-----------------------------------------------------------
[05/15 21:22:30    350s] #                25875 (100.0%)         5 (  0.0%)      25880 
[05/15 21:22:30    350s] #
[05/15 21:22:30    350s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] ### report_overcon starts on Thu May 15 21:22:30 2025 with memory = 1595.48 (MB), peak = 1604.24 (MB)
[05/15 21:22:30    350s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:30    350s] ### report_overcon starts on Thu May 15 21:22:30 2025 with memory = 1595.48 (MB), peak = 1604.24 (MB)
[05/15 21:22:31    350s] #Max overcon = 1 tracks.
[05/15 21:22:31    350s] #Total overcon = 0.00%.
[05/15 21:22:31    350s] #Worst layer Gcell overcon rate = 0.00%.
[05/15 21:22:31    350s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:31    350s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[05/15 21:22:31    350s] ### global_route design signature (49): route=1211419627 net_attr=1555465502
[05/15 21:22:31    350s] #
[05/15 21:22:31    350s] #Global routing statistics:
[05/15 21:22:31    350s] #Cpu time = 00:00:01
[05/15 21:22:31    350s] #Elapsed time = 00:00:01
[05/15 21:22:31    350s] #Increased memory = 18.27 (MB)
[05/15 21:22:31    350s] #Total memory = 1595.06 (MB)
[05/15 21:22:31    350s] #Peak memory = 1604.24 (MB)
[05/15 21:22:31    350s] #
[05/15 21:22:31    350s] #Finished global routing on Thu May 15 21:22:31 2025
[05/15 21:22:31    350s] #
[05/15 21:22:31    350s] #
[05/15 21:22:31    350s] ### Time Record (Global Routing) is uninstalled.
[05/15 21:22:31    350s] ### Time Record (Data Preparation) is installed.
[05/15 21:22:31    350s] ### Time Record (Data Preparation) is uninstalled.
[05/15 21:22:31    350s] ### track-assign external-init starts on Thu May 15 21:22:31 2025 with memory = 1578.16 (MB), peak = 1604.24 (MB)
[05/15 21:22:31    350s] ### Time Record (Track Assignment) is installed.
[05/15 21:22:31    350s] ### Time Record (Track Assignment) is uninstalled.
[05/15 21:22:31    350s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 21:22:31    350s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1578.16 (MB), peak = 1604.24 (MB)
[05/15 21:22:31    350s] ### track-assign engine-init starts on Thu May 15 21:22:31 2025 with memory = 1578.16 (MB), peak = 1604.24 (MB)
[05/15 21:22:31    350s] ### Time Record (Track Assignment) is installed.
[05/15 21:22:31    350s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 21:22:31    350s] ### track-assign core-engine starts on Thu May 15 21:22:31 2025 with memory = 1578.16 (MB), peak = 1604.24 (MB)
[05/15 21:22:31    350s] #Start Track Assignment.
[05/15 21:22:31    350s] #Done with 53 horizontal wires in 11 hboxes and 65 vertical wires in 11 hboxes.
[05/15 21:22:31    350s] #Done with 4 horizontal wires in 11 hboxes and 9 vertical wires in 11 hboxes.
[05/15 21:22:31    350s] #Complete Track Assignment.
[05/15 21:22:31    350s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 21:22:31    350s] #Total wire length = 85440 um.
[05/15 21:22:31    350s] #Total half perimeter of net bounding box = 80093 um.
[05/15 21:22:31    350s] #Total wire length on LAYER Metal1 = 1411 um.
[05/15 21:22:31    350s] #Total wire length on LAYER Metal2 = 32126 um.
[05/15 21:22:31    350s] #Total wire length on LAYER Metal3 = 40755 um.
[05/15 21:22:31    350s] #Total wire length on LAYER Metal4 = 11094 um.
[05/15 21:22:31    350s] #Total wire length on LAYER Metal5 = 54 um.
[05/15 21:22:31    350s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 21:22:31    350s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 21:22:31    350s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 21:22:31    350s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 21:22:31    350s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 21:22:31    350s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 21:22:31    350s] #Total number of vias = 25880
[05/15 21:22:31    350s] #Total number of multi-cut vias = 5 (  0.0%)
[05/15 21:22:31    350s] #Total number of single cut vias = 25875 (100.0%)
[05/15 21:22:31    350s] #Up-Via Summary (total 25880):
[05/15 21:22:31    350s] #                   single-cut          multi-cut      Total
[05/15 21:22:31    350s] #-----------------------------------------------------------
[05/15 21:22:31    350s] # Metal1         12904 (100.0%)         0 (  0.0%)      12904
[05/15 21:22:31    350s] # Metal2         10774 (100.0%)         3 (  0.0%)      10777
[05/15 21:22:31    350s] # Metal3          2191 ( 99.9%)         2 (  0.1%)       2193
[05/15 21:22:31    350s] # Metal4             6 (100.0%)         0 (  0.0%)          6
[05/15 21:22:31    350s] #-----------------------------------------------------------
[05/15 21:22:31    350s] #                25875 (100.0%)         5 (  0.0%)      25880 
[05/15 21:22:31    350s] #
[05/15 21:22:31    350s] ### track_assign design signature (52): route=608390488
[05/15 21:22:31    350s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 21:22:31    350s] ### Time Record (Track Assignment) is uninstalled.
[05/15 21:22:31    350s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1578.14 (MB), peak = 1604.24 (MB)
[05/15 21:22:31    350s] #
[05/15 21:22:31    350s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/15 21:22:31    350s] #Cpu time = 00:00:03
[05/15 21:22:31    350s] #Elapsed time = 00:00:03
[05/15 21:22:31    350s] #Increased memory = 11.24 (MB)
[05/15 21:22:31    350s] #Total memory = 1578.14 (MB)
[05/15 21:22:31    350s] #Peak memory = 1604.24 (MB)
[05/15 21:22:31    350s] ### Time Record (Detail Routing) is installed.
[05/15 21:22:31    351s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 21:22:31    351s] #
[05/15 21:22:31    351s] #Start Detail Routing..
[05/15 21:22:31    351s] #start initial detail routing ...
[05/15 21:22:31    351s] ### Design has 0 dirty nets, 435 dirty-areas)
[05/15 21:22:31    351s] #   Improving pin accessing ...
[05/15 21:22:31    351s] #    elapsed time = 00:00:00, memory = 1593.45 (MB)
[05/15 21:22:33    352s] #    completing 20% with 10 violations
[05/15 21:22:33    352s] #    elapsed time = 00:00:01, memory = 1621.34 (MB)
[05/15 21:22:33    352s] #    completing 30% with 10 violations
[05/15 21:22:33    352s] #    elapsed time = 00:00:01, memory = 1621.34 (MB)
[05/15 21:22:34    353s] #    completing 40% with 19 violations
[05/15 21:22:34    353s] #    elapsed time = 00:00:02, memory = 1625.23 (MB)
[05/15 21:22:34    353s] #    completing 50% with 19 violations
[05/15 21:22:34    353s] #    elapsed time = 00:00:02, memory = 1625.48 (MB)
[05/15 21:22:34    353s] #    completing 60% with 19 violations
[05/15 21:22:34    353s] #    elapsed time = 00:00:03, memory = 1627.13 (MB)
[05/15 21:22:35    354s] #    completing 70% with 28 violations
[05/15 21:22:35    354s] #    elapsed time = 00:00:04, memory = 1626.86 (MB)
[05/15 21:22:35    354s] #    completing 80% with 28 violations
[05/15 21:22:35    354s] #    elapsed time = 00:00:04, memory = 1626.86 (MB)
[05/15 21:22:36    355s] #    completing 90% with 22 violations
[05/15 21:22:36    355s] #    elapsed time = 00:00:05, memory = 1627.80 (MB)
[05/15 21:22:36    355s] #    completing 100% with 22 violations
[05/15 21:22:36    355s] #    elapsed time = 00:00:05, memory = 1627.82 (MB)
[05/15 21:22:36    355s] # ECO: 0.3% of the total area was rechecked for DRC, and 2.0% required routing.
[05/15 21:22:36    355s] #   number of violations = 22
[05/15 21:22:36    355s] #
[05/15 21:22:36    355s] #    By Layer and Type :
[05/15 21:22:36    355s] #	         EOLSpc    Short   Totals
[05/15 21:22:36    355s] #	Metal1        1        5        6
[05/15 21:22:36    355s] #	Metal2        0       16       16
[05/15 21:22:36    355s] #	Totals        1       21       22
[05/15 21:22:36    355s] #83 out of 4536 instances (1.8%) need to be verified(marked ipoed), dirty area = 0.0%.
[05/15 21:22:36    355s] #0.0% of the total area is being checked for drcs
[05/15 21:22:36    355s] #0.0% of the total area was checked
[05/15 21:22:36    355s] ### Routing stats: routing = 2.33% drc-check-only = 0.26% dirty-area = 0.20%
[05/15 21:22:36    355s] #   number of violations = 0
[05/15 21:22:36    355s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1580.68 (MB), peak = 1627.82 (MB)
[05/15 21:22:36    355s] #Complete Detail Routing.
[05/15 21:22:36    355s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 21:22:36    355s] #Total wire length = 85419 um.
[05/15 21:22:36    355s] #Total half perimeter of net bounding box = 80093 um.
[05/15 21:22:36    355s] #Total wire length on LAYER Metal1 = 1388 um.
[05/15 21:22:36    355s] #Total wire length on LAYER Metal2 = 32146 um.
[05/15 21:22:36    355s] #Total wire length on LAYER Metal3 = 40784 um.
[05/15 21:22:36    355s] #Total wire length on LAYER Metal4 = 11048 um.
[05/15 21:22:36    355s] #Total wire length on LAYER Metal5 = 54 um.
[05/15 21:22:36    355s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 21:22:36    355s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 21:22:36    355s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 21:22:36    355s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 21:22:36    355s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 21:22:36    355s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 21:22:36    355s] #Total number of vias = 26034
[05/15 21:22:36    355s] #Total number of multi-cut vias = 5 (  0.0%)
[05/15 21:22:36    355s] #Total number of single cut vias = 26029 (100.0%)
[05/15 21:22:36    355s] #Up-Via Summary (total 26034):
[05/15 21:22:36    355s] #                   single-cut          multi-cut      Total
[05/15 21:22:36    355s] #-----------------------------------------------------------
[05/15 21:22:36    355s] # Metal1         12946 (100.0%)         0 (  0.0%)      12946
[05/15 21:22:36    355s] # Metal2         10894 (100.0%)         3 (  0.0%)      10897
[05/15 21:22:36    355s] # Metal3          2183 ( 99.9%)         2 (  0.1%)       2185
[05/15 21:22:36    355s] # Metal4             6 (100.0%)         0 (  0.0%)          6
[05/15 21:22:36    355s] #-----------------------------------------------------------
[05/15 21:22:36    355s] #                26029 (100.0%)         5 (  0.0%)      26034 
[05/15 21:22:36    355s] #
[05/15 21:22:36    355s] #Total number of DRC violations = 0
[05/15 21:22:36    355s] ### Time Record (Detail Routing) is uninstalled.
[05/15 21:22:36    355s] #Cpu time = 00:00:05
[05/15 21:22:36    355s] #Elapsed time = 00:00:05
[05/15 21:22:36    355s] #Increased memory = 2.54 (MB)
[05/15 21:22:36    355s] #Total memory = 1580.68 (MB)
[05/15 21:22:36    355s] #Peak memory = 1627.82 (MB)
[05/15 21:22:36    355s] ### Time Record (Antenna Fixing) is installed.
[05/15 21:22:36    355s] #
[05/15 21:22:36    355s] #start routing for process antenna violation fix ...
[05/15 21:22:36    355s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 21:22:37    356s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1578.59 (MB), peak = 1627.82 (MB)
[05/15 21:22:37    356s] #
[05/15 21:22:37    356s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 21:22:37    356s] #Total wire length = 85419 um.
[05/15 21:22:37    356s] #Total half perimeter of net bounding box = 80093 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal1 = 1388 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal2 = 32146 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal3 = 40784 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal4 = 11048 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal5 = 54 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 21:22:37    356s] #Total number of vias = 26034
[05/15 21:22:37    356s] #Total number of multi-cut vias = 5 (  0.0%)
[05/15 21:22:37    356s] #Total number of single cut vias = 26029 (100.0%)
[05/15 21:22:37    356s] #Up-Via Summary (total 26034):
[05/15 21:22:37    356s] #                   single-cut          multi-cut      Total
[05/15 21:22:37    356s] #-----------------------------------------------------------
[05/15 21:22:37    356s] # Metal1         12946 (100.0%)         0 (  0.0%)      12946
[05/15 21:22:37    356s] # Metal2         10894 (100.0%)         3 (  0.0%)      10897
[05/15 21:22:37    356s] # Metal3          2183 ( 99.9%)         2 (  0.1%)       2185
[05/15 21:22:37    356s] # Metal4             6 (100.0%)         0 (  0.0%)          6
[05/15 21:22:37    356s] #-----------------------------------------------------------
[05/15 21:22:37    356s] #                26029 (100.0%)         5 (  0.0%)      26034 
[05/15 21:22:37    356s] #
[05/15 21:22:37    356s] #Total number of DRC violations = 0
[05/15 21:22:37    356s] #Total number of process antenna violations = 0
[05/15 21:22:37    356s] #Total number of net violated process antenna rule = 0
[05/15 21:22:37    356s] #
[05/15 21:22:37    356s] #
[05/15 21:22:37    356s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 21:22:37    356s] #Total wire length = 85419 um.
[05/15 21:22:37    356s] #Total half perimeter of net bounding box = 80093 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal1 = 1388 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal2 = 32146 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal3 = 40784 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal4 = 11048 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal5 = 54 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 21:22:37    356s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 21:22:37    356s] #Total number of vias = 26034
[05/15 21:22:37    356s] #Total number of multi-cut vias = 5 (  0.0%)
[05/15 21:22:37    356s] #Total number of single cut vias = 26029 (100.0%)
[05/15 21:22:37    356s] #Up-Via Summary (total 26034):
[05/15 21:22:37    356s] #                   single-cut          multi-cut      Total
[05/15 21:22:37    356s] #-----------------------------------------------------------
[05/15 21:22:37    356s] # Metal1         12946 (100.0%)         0 (  0.0%)      12946
[05/15 21:22:37    356s] # Metal2         10894 (100.0%)         3 (  0.0%)      10897
[05/15 21:22:37    356s] # Metal3          2183 ( 99.9%)         2 (  0.1%)       2185
[05/15 21:22:37    356s] # Metal4             6 (100.0%)         0 (  0.0%)          6
[05/15 21:22:37    356s] #-----------------------------------------------------------
[05/15 21:22:37    356s] #                26029 (100.0%)         5 (  0.0%)      26034 
[05/15 21:22:37    356s] #
[05/15 21:22:37    356s] #Total number of DRC violations = 0
[05/15 21:22:37    356s] #Total number of process antenna violations = 0
[05/15 21:22:37    356s] #Total number of net violated process antenna rule = 0
[05/15 21:22:37    356s] #
[05/15 21:22:37    356s] ### Time Record (Antenna Fixing) is uninstalled.
[05/15 21:22:37    356s] #detailRoute Statistics:
[05/15 21:22:37    356s] #Cpu time = 00:00:06
[05/15 21:22:37    356s] #Elapsed time = 00:00:06
[05/15 21:22:37    356s] #Increased memory = 0.45 (MB)
[05/15 21:22:37    356s] #Total memory = 1578.59 (MB)
[05/15 21:22:37    356s] #Peak memory = 1627.82 (MB)
[05/15 21:22:37    356s] #Skip updating routing design signature in db-snapshot flow
[05/15 21:22:37    356s] ### global_detail_route design signature (61): route=2051801522 flt_obj=0 vio=1905142130 shield_wire=1
[05/15 21:22:37    356s] ### Time Record (DB Export) is installed.
[05/15 21:22:37    356s] ### export design design signature (62): route=2051801522 fixed_route=2044664045 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=336104612 dirty_area=0 del_dirty_area=0 cell=802670418 placement=899784130 pin_access=364222824 inst_pattern=1
[05/15 21:22:37    356s] #	no debugging net set
[05/15 21:22:37    356s] ### Time Record (DB Export) is uninstalled.
[05/15 21:22:37    356s] ### Time Record (Post Callback) is installed.
[05/15 21:22:38    357s] ### Time Record (Post Callback) is uninstalled.
[05/15 21:22:38    357s] #
[05/15 21:22:38    357s] #globalDetailRoute statistics:
[05/15 21:22:38    357s] #Cpu time = 00:00:09
[05/15 21:22:38    357s] #Elapsed time = 00:00:10
[05/15 21:22:38    357s] #Increased memory = -55.93 (MB)
[05/15 21:22:38    357s] #Total memory = 1512.16 (MB)
[05/15 21:22:38    357s] #Peak memory = 1627.82 (MB)
[05/15 21:22:38    357s] #Number of warnings = 23
[05/15 21:22:38    357s] #Total number of warnings = 113
[05/15 21:22:38    357s] #Number of fails = 0
[05/15 21:22:38    357s] #Total number of fails = 0
[05/15 21:22:38    357s] #Complete globalDetailRoute on Thu May 15 21:22:38 2025
[05/15 21:22:38    357s] #
[05/15 21:22:38    357s] ### import design signature (63): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=364222824 inst_pattern=1
[05/15 21:22:38    357s] ### Time Record (globalDetailRoute) is uninstalled.
[05/15 21:22:38    357s] ### 
[05/15 21:22:38    357s] ###   Scalability Statistics
[05/15 21:22:38    357s] ### 
[05/15 21:22:38    357s] ### --------------------------------+----------------+----------------+----------------+
[05/15 21:22:38    357s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/15 21:22:38    357s] ### --------------------------------+----------------+----------------+----------------+
[05/15 21:22:38    357s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/15 21:22:38    357s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/15 21:22:38    357s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/15 21:22:38    357s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/15 21:22:38    357s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/15 21:22:38    357s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/15 21:22:38    357s] ###   Data Preparation              |        00:00:01|        00:00:01|             0.9|
[05/15 21:22:38    357s] ###   Global Routing                |        00:00:01|        00:00:01|             0.8|
[05/15 21:22:38    357s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/15 21:22:38    357s] ###   Detail Routing                |        00:00:05|        00:00:05|             1.0|
[05/15 21:22:38    357s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             0.9|
[05/15 21:22:38    357s] ###   Entire Command                |        00:00:09|        00:00:10|             0.9|
[05/15 21:22:38    357s] ### --------------------------------+----------------+----------------+----------------+
[05/15 21:22:38    357s] ### 
[05/15 21:22:38    357s] *** EcoRoute #1 [finish] : cpu/real = 0:00:08.9/0:00:09.6 (0.9), totSession cpu/real = 0:05:57.1/0:11:57.3 (0.5), mem = 2098.0M
[05/15 21:22:38    357s] 
[05/15 21:22:38    357s] =============================================================================================
[05/15 21:22:38    357s]  Step TAT Report for EcoRoute #1                                                21.12-s106_1
[05/15 21:22:38    357s] =============================================================================================
[05/15 21:22:38    357s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:22:38    357s] ---------------------------------------------------------------------------------------------
[05/15 21:22:38    357s] [ GlobalRoute            ]      1   0:00:01.2  (  12.2 % )     0:00:01.2 /  0:00:01.0    0.8
[05/15 21:22:38    357s] [ DetailRoute            ]      1   0:00:05.0  (  51.6 % )     0:00:05.0 /  0:00:04.8    1.0
[05/15 21:22:38    357s] [ MISC                   ]          0:00:03.5  (  36.2 % )     0:00:03.5 /  0:00:03.1    0.9
[05/15 21:22:38    357s] ---------------------------------------------------------------------------------------------
[05/15 21:22:38    357s]  EcoRoute #1 TOTAL                  0:00:09.6  ( 100.0 % )     0:00:09.6 /  0:00:08.9    0.9
[05/15 21:22:38    357s] ---------------------------------------------------------------------------------------------
[05/15 21:22:38    357s] 
[05/15 21:22:38    357s] **optDesign ... cpu = 0:00:22, real = 0:00:25, mem = 1512.0M, totSessionCpu=0:05:57 **
[05/15 21:22:38    357s] New Signature Flow (restoreNanoRouteOptions) ....
[05/15 21:22:38    357s] **INFO: flowCheckPoint #4 PostEcoSummary
[05/15 21:22:38    357s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/15 21:22:38    357s] 
[05/15 21:22:38    357s] Trim Metal Layers:
[05/15 21:22:38    357s] LayerId::1 widthSet size::1
[05/15 21:22:38    357s] LayerId::2 widthSet size::1
[05/15 21:22:38    357s] LayerId::3 widthSet size::1
[05/15 21:22:38    357s] LayerId::4 widthSet size::1
[05/15 21:22:38    357s] LayerId::5 widthSet size::1
[05/15 21:22:38    357s] LayerId::6 widthSet size::1
[05/15 21:22:38    357s] LayerId::7 widthSet size::1
[05/15 21:22:38    357s] LayerId::8 widthSet size::1
[05/15 21:22:38    357s] LayerId::9 widthSet size::1
[05/15 21:22:38    357s] LayerId::10 widthSet size::1
[05/15 21:22:38    357s] LayerId::11 widthSet size::1
[05/15 21:22:38    357s] eee: pegSigSF::1.070000
[05/15 21:22:38    357s] Initializing multi-corner resistance tables ...
[05/15 21:22:38    357s] eee: l::1 avDens::0.097438 usedTrk::4665.346776 availTrk::47880.000000 sigTrk::4665.346776
[05/15 21:22:38    357s] eee: l::2 avDens::0.051131 usedTrk::2360.716666 availTrk::46170.000000 sigTrk::2360.716666
[05/15 21:22:38    357s] eee: l::3 avDens::0.057232 usedTrk::2590.912279 availTrk::45270.000000 sigTrk::2590.912279
[05/15 21:22:38    357s] eee: l::4 avDens::0.025447 usedTrk::966.010526 availTrk::37962.000000 sigTrk::966.010526
[05/15 21:22:38    357s] eee: l::5 avDens::0.011601 usedTrk::167.052924 availTrk::14400.000000 sigTrk::167.052924
[05/15 21:22:38    357s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:22:38    357s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:22:38    357s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:22:38    357s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:22:38    357s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:22:38    357s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 21:22:38    357s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.224209 ; uaWl: 1.000000 ; uaWlH: 0.103527 ; aWlH: 0.000000 ; Pmax: 0.808300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 21:22:38    357s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/15 21:22:38    357s] #To increase the message display limit, refer to the product command reference manual.
[05/15 21:22:38    357s] ### Net info: total nets: 4560
[05/15 21:22:38    357s] ### Net info: dirty nets: 0
[05/15 21:22:38    357s] ### Net info: marked as disconnected nets: 0
[05/15 21:22:38    357s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/15 21:22:38    357s] #num needed restored net=0
[05/15 21:22:38    357s] #need_extraction net=0 (total=4560)
[05/15 21:22:38    357s] ### Net info: fully routed nets: 4512
[05/15 21:22:38    357s] ### Net info: trivial (< 2 pins) nets: 27
[05/15 21:22:38    357s] ### Net info: unrouted nets: 21
[05/15 21:22:38    357s] ### Net info: re-extraction nets: 0
[05/15 21:22:38    357s] ### Net info: ignored nets: 0
[05/15 21:22:38    357s] ### Net info: skip routing nets: 0
[05/15 21:22:38    357s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 21:22:38    357s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 21:22:38    357s] ### import design signature (64): route=816472588 fixed_route=816472588 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1942474366 dirty_area=0 del_dirty_area=0 cell=802670418 placement=899784130 pin_access=364222824 inst_pattern=1
[05/15 21:22:38    357s] #Extract in post route mode
[05/15 21:22:38    357s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/15 21:22:38    357s] #Fast data preparation for tQuantus.
[05/15 21:22:38    357s] #Start routing data preparation on Thu May 15 21:22:38 2025
[05/15 21:22:38    357s] #
[05/15 21:22:38    357s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 21:22:38    357s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:22:38    357s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:22:38    357s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:22:38    357s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:22:38    357s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:22:38    357s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:22:38    357s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 21:22:38    357s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 21:22:38    357s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 21:22:38    357s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 21:22:38    357s] #Regenerating Ggrids automatically.
[05/15 21:22:38    357s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 21:22:38    357s] #Using automatically generated G-grids.
[05/15 21:22:38    357s] #Done routing data preparation.
[05/15 21:22:38    357s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1513.61 (MB), peak = 1627.82 (MB)
[05/15 21:22:38    357s] #
[05/15 21:22:38    357s] #Start tQuantus RC extraction...
[05/15 21:22:38    357s] #Start building rc corner(s)...
[05/15 21:22:38    357s] #Number of RC Corner = 2
[05/15 21:22:38    357s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 21:22:38    357s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 21:22:38    357s] #METAL_1 -> Metal1 (1)
[05/15 21:22:38    357s] #METAL_2 -> Metal2 (2)
[05/15 21:22:38    357s] #METAL_3 -> Metal3 (3)
[05/15 21:22:38    357s] #METAL_4 -> Metal4 (4)
[05/15 21:22:38    357s] #METAL_5 -> Metal5 (5)
[05/15 21:22:38    357s] #METAL_6 -> Metal6 (6)
[05/15 21:22:38    357s] #METAL_7 -> Metal7 (7)
[05/15 21:22:38    357s] #METAL_8 -> Metal8 (8)
[05/15 21:22:38    357s] #METAL_9 -> Metal9 (9)
[05/15 21:22:38    357s] #METAL_10 -> Metal10 (10)
[05/15 21:22:38    357s] #METAL_11 -> Metal11 (11)
[05/15 21:22:38    357s] #SADV-On
[05/15 21:22:38    357s] # Corner(s) : 
[05/15 21:22:38    357s] #RC_Extraction_WC [25.00] 
[05/15 21:22:38    357s] #RC_Extraction_BC [25.00]
[05/15 21:22:40    358s] # Corner id: 0
[05/15 21:22:40    358s] # Layout Scale: 1.000000
[05/15 21:22:40    358s] # Has Metal Fill model: yes
[05/15 21:22:40    358s] # Temperature was set
[05/15 21:22:40    358s] # Temperature : 25.000000
[05/15 21:22:40    358s] # Ref. Temp   : 25.000000
[05/15 21:22:40    358s] # Corner id: 1
[05/15 21:22:40    358s] # Layout Scale: 1.000000
[05/15 21:22:40    358s] # Has Metal Fill model: yes
[05/15 21:22:40    358s] # Temperature was set
[05/15 21:22:40    358s] # Temperature : 25.000000
[05/15 21:22:40    358s] # Ref. Temp   : 25.000000
[05/15 21:22:40    358s] #SADV-Off
[05/15 21:22:40    358s] #total pattern=286 [11, 792]
[05/15 21:22:40    358s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/15 21:22:40    358s] #found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/15 21:22:40    358s] #found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[05/15 21:22:40    358s] #number model r/c [1,1] [11,792] read
[05/15 21:22:40    358s] #0 rcmodel(s) requires rebuild
[05/15 21:22:40    358s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1515.16 (MB), peak = 1627.82 (MB)
[05/15 21:22:40    358s] #Finish check_net_pin_list step Enter extract
[05/15 21:22:40    358s] #Start init net ripin tree building
[05/15 21:22:40    358s] #Finish init net ripin tree building
[05/15 21:22:40    358s] #Cpu time = 00:00:00
[05/15 21:22:40    358s] #Elapsed time = 00:00:00
[05/15 21:22:40    358s] #Increased memory = 0.10 (MB)
[05/15 21:22:40    358s] #Total memory = 1515.26 (MB)
[05/15 21:22:40    358s] #Peak memory = 1627.82 (MB)
[05/15 21:22:40    358s] #begin processing metal fill model file
[05/15 21:22:40    358s] #end processing metal fill model file
[05/15 21:22:40    358s] #Length limit = 200 pitches
[05/15 21:22:40    358s] #opt mode = 2
[05/15 21:22:40    358s] #Finish check_net_pin_list step Fix net pin list
[05/15 21:22:40    358s] #Start generate extraction boxes.
[05/15 21:22:40    358s] #
[05/15 21:22:40    358s] #Extract using 30 x 30 Hboxes
[05/15 21:22:40    358s] #13x12 initial hboxes
[05/15 21:22:40    358s] #Use area based hbox pruning.
[05/15 21:22:40    358s] #0/0 hboxes pruned.
[05/15 21:22:40    358s] #Complete generating extraction boxes.
[05/15 21:22:40    358s] #Extract 30 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/15 21:22:40    358s] #Process 0 special clock nets for rc extraction
[05/15 21:22:40    358s] #Total 4507 nets were built. 156 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/15 21:22:46    364s] #Run Statistics for Extraction:
[05/15 21:22:46    364s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[05/15 21:22:46    364s] #   Increased memory =    16.68 (MB), total memory =  1531.94 (MB), peak memory =  1627.82 (MB)
[05/15 21:22:46    364s] #Register nets and terms for rcdb /tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_RpAdME.rcdb.d
[05/15 21:22:47    365s] #Finish registering nets and terms for rcdb.
[05/15 21:22:47    365s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1519.55 (MB), peak = 1627.82 (MB)
[05/15 21:22:47    365s] #RC Statistics: 19806 Res, 11585 Ground Cap, 4309 XCap (Edge to Edge)
[05/15 21:22:47    365s] #RC V/H edge ratio: 0.48, Avg V/H Edge Length: 5038.90 (10438), Avg L-Edge Length: 10686.44 (5369)
[05/15 21:22:47    365s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_RpAdME.rcdb.d.
[05/15 21:22:47    365s] #Start writing RC data.
[05/15 21:22:47    365s] #Finish writing RC data
[05/15 21:22:47    365s] #Finish writing rcdb with 24354 nodes, 19847 edges, and 8770 xcaps
[05/15 21:22:47    365s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1515.86 (MB), peak = 1627.82 (MB)
[05/15 21:22:47    365s] Restoring parasitic data from file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_RpAdME.rcdb.d' ...
[05/15 21:22:47    365s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_RpAdME.rcdb.d' for reading (mem: 2114.402M)
[05/15 21:22:47    365s] Reading RCDB with compressed RC data.
[05/15 21:22:47    365s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_RpAdME.rcdb.d' for content verification (mem: 2114.402M)
[05/15 21:22:47    365s] Reading RCDB with compressed RC data.
[05/15 21:22:47    365s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_RpAdME.rcdb.d': 0 access done (mem: 2114.402M)
[05/15 21:22:47    365s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_RpAdME.rcdb.d': 0 access done (mem: 2114.402M)
[05/15 21:22:47    365s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2114.402M)
[05/15 21:22:47    365s] Following multi-corner parasitics specified:
[05/15 21:22:47    365s] 	/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_RpAdME.rcdb.d (rcdb)
[05/15 21:22:47    365s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_RpAdME.rcdb.d' for reading (mem: 2114.402M)
[05/15 21:22:47    365s] Reading RCDB with compressed RC data.
[05/15 21:22:47    365s] 		Cell mcs4_pad_frame has rcdb /tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_RpAdME.rcdb.d specified
[05/15 21:22:47    365s] Cell mcs4_pad_frame, hinst 
[05/15 21:22:47    365s] processing rcdb (/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_RpAdME.rcdb.d) for hinst (top) of cell (mcs4_pad_frame);
[05/15 21:22:47    365s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/nr490_RpAdME.rcdb.d': 0 access done (mem: 2114.402M)
[05/15 21:22:47    365s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2114.402M)
[05/15 21:22:47    365s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_pwiO5T.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 2114.402M)
[05/15 21:22:47    365s] Reading RCDB with compressed RC data.
[05/15 21:22:48    365s] Closing parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_pwiO5T.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 2114.402M)
[05/15 21:22:48    365s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=2114.402M)
[05/15 21:22:48    365s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 2114.402M)
[05/15 21:22:48    365s] #
[05/15 21:22:48    365s] #Restore RCDB.
[05/15 21:22:48    365s] #
[05/15 21:22:48    365s] #Complete tQuantus RC extraction.
[05/15 21:22:48    365s] #Cpu time = 00:00:08
[05/15 21:22:48    365s] #Elapsed time = 00:00:09
[05/15 21:22:48    365s] #Increased memory = 2.26 (MB)
[05/15 21:22:48    365s] #Total memory = 1515.87 (MB)
[05/15 21:22:48    365s] #Peak memory = 1627.82 (MB)
[05/15 21:22:48    365s] #
[05/15 21:22:48    365s] #156 inserted nodes are removed
[05/15 21:22:48    365s] ### export design design signature (66): route=2031595819 fixed_route=2031595819 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1605988285 dirty_area=0 del_dirty_area=0 cell=802670418 placement=899784130 pin_access=364222824 inst_pattern=1
[05/15 21:22:48    365s] #	no debugging net set
[05/15 21:22:48    366s] ### import design signature (67): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=364222824 inst_pattern=1
[05/15 21:22:48    366s] #Start Inst Signature in MT(0)
[05/15 21:22:48    366s] #Start Net Signature in MT(61392113)
[05/15 21:22:48    366s] #Calculate SNet Signature in MT (71034457)
[05/15 21:22:48    366s] #Run time and memory report for RC extraction:
[05/15 21:22:48    366s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/15 21:22:48    366s] #Run Statistics for snet signature:
[05/15 21:22:48    366s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:22:48    366s] #   Increased memory =     0.00 (MB), total memory =  1511.90 (MB), peak memory =  1627.82 (MB)
[05/15 21:22:48    366s] #Run Statistics for Net Final Signature:
[05/15 21:22:48    366s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:22:48    366s] #   Increased memory =     0.00 (MB), total memory =  1511.90 (MB), peak memory =  1627.82 (MB)
[05/15 21:22:48    366s] #Run Statistics for Net launch:
[05/15 21:22:48    366s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:22:48    366s] #   Increased memory =     0.00 (MB), total memory =  1511.90 (MB), peak memory =  1627.82 (MB)
[05/15 21:22:48    366s] #Run Statistics for Net init_dbsNet_slist:
[05/15 21:22:48    366s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:22:48    366s] #   Increased memory =     0.00 (MB), total memory =  1511.90 (MB), peak memory =  1627.82 (MB)
[05/15 21:22:48    366s] #Run Statistics for net signature:
[05/15 21:22:48    366s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:22:48    366s] #   Increased memory =     0.00 (MB), total memory =  1511.90 (MB), peak memory =  1627.82 (MB)
[05/15 21:22:48    366s] #Run Statistics for inst signature:
[05/15 21:22:48    366s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 21:22:48    366s] #   Increased memory =    -0.09 (MB), total memory =  1511.90 (MB), peak memory =  1627.82 (MB)
[05/15 21:22:48    366s] **optDesign ... cpu = 0:00:31, real = 0:00:35, mem = 1511.9M, totSessionCpu=0:06:06 **
[05/15 21:22:48    366s] Starting delay calculation for Setup views
[05/15 21:22:48    366s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 21:22:48    366s] AAE_INFO: resetNetProps viewIdx 0 
[05/15 21:22:48    366s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 21:22:48    366s] #################################################################################
[05/15 21:22:48    366s] # Design Stage: PostRoute
[05/15 21:22:48    366s] # Design Name: mcs4_pad_frame
[05/15 21:22:48    366s] # Design Mode: 45nm
[05/15 21:22:48    366s] # Analysis Mode: MMMC OCV 
[05/15 21:22:48    366s] # Parasitics Mode: SPEF/RCDB 
[05/15 21:22:48    366s] # Signoff Settings: SI On 
[05/15 21:22:48    366s] #################################################################################
[05/15 21:22:48    366s] AAE_INFO: 1 threads acquired from CTE.
[05/15 21:22:48    366s] Setting infinite Tws ...
[05/15 21:22:48    366s] First Iteration Infinite Tw... 
[05/15 21:22:48    366s] Calculate early delays in OCV mode...
[05/15 21:22:48    366s] Calculate late delays in OCV mode...
[05/15 21:22:48    366s] Topological Sorting (REAL = 0:00:00.0, MEM = 2106.7M, InitMEM = 2106.7M)
[05/15 21:22:48    366s] Start delay calculation (fullDC) (1 T). (MEM=2106.69)
[05/15 21:22:48    366s] End AAE Lib Interpolated Model. (MEM=2118.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:22:48    366s] Opening parasitic data file '/tmp/innovus_temp_490_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_vlbgVc/mcs4_pad_frame_490_pwiO5T.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 2118.484M)
[05/15 21:22:48    366s] Reading RCDB with compressed RC data.
[05/15 21:22:48    366s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2118.5M)
[05/15 21:22:49    367s] Total number of fetched objects 4544
[05/15 21:22:49    367s] AAE_INFO-618: Total number of nets in the design is 4560,  100.0 percent of the nets selected for SI analysis
[05/15 21:22:49    367s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:22:49    367s] End delay calculation. (MEM=2126.9 CPU=0:00:01.2 REAL=0:00:01.0)
[05/15 21:22:49    367s] End delay calculation (fullDC). (MEM=2126.9 CPU=0:00:01.3 REAL=0:00:01.0)
[05/15 21:22:49    367s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 2126.9M) ***
[05/15 21:22:50    367s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2126.9M)
[05/15 21:22:50    367s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 21:22:50    367s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2126.9M)
[05/15 21:22:50    367s] Starting SI iteration 2
[05/15 21:22:50    367s] Calculate early delays in OCV mode...
[05/15 21:22:50    367s] Calculate late delays in OCV mode...
[05/15 21:22:50    367s] Start delay calculation (fullDC) (1 T). (MEM=2094.11)
[05/15 21:22:50    367s] End AAE Lib Interpolated Model. (MEM=2094.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:22:50    367s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 52. 
[05/15 21:22:50    367s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4544. 
[05/15 21:22:50    367s] Total number of fetched objects 4544
[05/15 21:22:50    367s] AAE_INFO-618: Total number of nets in the design is 4560,  0.3 percent of the nets selected for SI analysis
[05/15 21:22:50    367s] End delay calculation. (MEM=2136.79 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 21:22:50    367s] End delay calculation (fullDC). (MEM=2136.79 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 21:22:50    367s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2136.8M) ***
[05/15 21:22:50    368s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:06:08 mem=2136.8M)
[05/15 21:22:50    368s] End AAE Lib Interpolated Model. (MEM=2136.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:22:50    368s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2136.8M, EPOCH TIME: 1747358570.615073
[05/15 21:22:50    368s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.056, MEM:2136.8M, EPOCH TIME: 1747358570.670905
[05/15 21:22:50    368s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.419  | 42.607  | 40.419  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      2 (11)      |   -0.022   |      5 (19)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.859%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:37, mem = 1563.0M, totSessionCpu=0:06:08 **
[05/15 21:22:50    368s] Executing marking Critical Nets1
[05/15 21:22:50    368s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[05/15 21:22:50    368s] **INFO: flowCheckPoint #5 OptimizationRecovery
[05/15 21:22:50    368s] Running postRoute recovery in postEcoRoute mode
[05/15 21:22:50    368s] **optDesign ... cpu = 0:00:34, real = 0:00:37, mem = 1563.1M, totSessionCpu=0:06:08 **
[05/15 21:22:50    368s]   Timing/DRV Snapshot: (TGT)
[05/15 21:22:50    368s]      Weighted WNS: 0.000
[05/15 21:22:50    368s]       All  PG WNS: 0.000
[05/15 21:22:50    368s]       High PG WNS: 0.000
[05/15 21:22:50    368s]       All  PG TNS: 0.000
[05/15 21:22:50    368s]       High PG TNS: 0.000
[05/15 21:22:50    368s]       Low  PG TNS: 0.000
[05/15 21:22:50    368s]          Tran DRV: 2 (5)
[05/15 21:22:50    368s]           Cap DRV: 0 (2)
[05/15 21:22:50    368s]        Fanout DRV: 0 (7)
[05/15 21:22:50    368s]            Glitch: 0 (0)
[05/15 21:22:50    368s]    Category Slack: { [L, 40.419] [H, 42.607] }
[05/15 21:22:50    368s] 
[05/15 21:22:50    368s] Checking setup slack degradation ...
[05/15 21:22:50    368s] 
[05/15 21:22:50    368s] Recovery Manager:
[05/15 21:22:50    368s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/15 21:22:50    368s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/15 21:22:50    368s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/15 21:22:50    368s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/15 21:22:50    368s] 
[05/15 21:22:50    368s] Checking DRV degradation...
[05/15 21:22:50    368s] 
[05/15 21:22:50    368s] Recovery Manager:
[05/15 21:22:50    368s]     Tran DRV degradation : 0 (2 -> 2, Margin 20) - Skip
[05/15 21:22:50    368s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/15 21:22:50    368s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/15 21:22:50    368s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/15 21:22:50    368s] 
[05/15 21:22:50    368s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/15 21:22:50    368s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2138.91M, totSessionCpu=0:06:09).
[05/15 21:22:50    368s] **optDesign ... cpu = 0:00:34, real = 0:00:37, mem = 1563.2M, totSessionCpu=0:06:09 **
[05/15 21:22:50    368s] 
[05/15 21:22:51    368s] Latch borrow mode reset to max_borrow
[05/15 21:22:51    368s] 
[05/15 21:22:51    368s] Optimization is working on the following views:
[05/15 21:22:51    368s]   Setup views: AnalysisView_WC 
[05/15 21:22:51    368s]   Hold  views:  AnalysisView_BC
[05/15 21:22:51    368s] **INFO: flowCheckPoint #6 FinalSummary
[05/15 21:22:51    368s] Reported timing to dir ./timingReports
[05/15 21:22:51    368s] **optDesign ... cpu = 0:00:34, real = 0:00:38, mem = 1563.3M, totSessionCpu=0:06:09 **
[05/15 21:22:51    368s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2138.9M, EPOCH TIME: 1747358571.184147
[05/15 21:22:51    368s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.038, MEM:2138.9M, EPOCH TIME: 1747358571.222572
[05/15 21:22:51    368s] Saving timing graph ...
[05/15 21:22:51    369s] Done save timing graph
[05/15 21:22:51    369s] 
[05/15 21:22:51    369s] TimeStamp Deleting Cell Server Begin ...
[05/15 21:22:51    369s] 
[05/15 21:22:51    369s] TimeStamp Deleting Cell Server End ...
[05/15 21:22:51    369s] Starting delay calculation for Hold views
[05/15 21:22:51    369s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 21:22:51    369s] AAE_INFO: resetNetProps viewIdx 1 
[05/15 21:22:51    369s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 21:22:52    369s] #################################################################################
[05/15 21:22:52    369s] # Design Stage: PostRoute
[05/15 21:22:52    369s] # Design Name: mcs4_pad_frame
[05/15 21:22:52    369s] # Design Mode: 45nm
[05/15 21:22:52    369s] # Analysis Mode: MMMC OCV 
[05/15 21:22:52    369s] # Parasitics Mode: SPEF/RCDB 
[05/15 21:22:52    369s] # Signoff Settings: SI On 
[05/15 21:22:52    369s] #################################################################################
[05/15 21:22:52    369s] AAE_INFO: 1 threads acquired from CTE.
[05/15 21:22:52    369s] Setting infinite Tws ...
[05/15 21:22:52    369s] First Iteration Infinite Tw... 
[05/15 21:22:52    369s] Calculate late delays in OCV mode...
[05/15 21:22:52    369s] Calculate early delays in OCV mode...
[05/15 21:22:52    369s] Topological Sorting (REAL = 0:00:00.0, MEM = 2149.4M, InitMEM = 2149.4M)
[05/15 21:22:52    369s] Start delay calculation (fullDC) (1 T). (MEM=2149.44)
[05/15 21:22:52    369s] End AAE Lib Interpolated Model. (MEM=2161.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:22:53    370s] Total number of fetched objects 4544
[05/15 21:22:53    370s] AAE_INFO-618: Total number of nets in the design is 4560,  100.0 percent of the nets selected for SI analysis
[05/15 21:22:53    370s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:22:53    370s] End delay calculation. (MEM=2165.05 CPU=0:00:01.2 REAL=0:00:01.0)
[05/15 21:22:53    370s] End delay calculation (fullDC). (MEM=2165.05 CPU=0:00:01.3 REAL=0:00:01.0)
[05/15 21:22:53    370s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 2165.1M) ***
[05/15 21:22:53    371s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2165.1M)
[05/15 21:22:53    371s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 21:22:53    371s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2165.1M)
[05/15 21:22:53    371s] Starting SI iteration 2
[05/15 21:22:53    371s] Calculate late delays in OCV mode...
[05/15 21:22:53    371s] Calculate early delays in OCV mode...
[05/15 21:22:53    371s] Start delay calculation (fullDC) (1 T). (MEM=2116.26)
[05/15 21:22:53    371s] End AAE Lib Interpolated Model. (MEM=2116.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 21:22:54    372s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 98. 
[05/15 21:22:54    372s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4544. 
[05/15 21:22:54    372s] Total number of fetched objects 4544
[05/15 21:22:54    372s] AAE_INFO-618: Total number of nets in the design is 4560,  47.6 percent of the nets selected for SI analysis
[05/15 21:22:54    372s] End delay calculation. (MEM=2158.94 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 21:22:54    372s] End delay calculation (fullDC). (MEM=2158.94 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 21:22:54    372s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2158.9M) ***
[05/15 21:22:54    372s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:06:12 mem=2158.9M)
[05/15 21:22:55    372s] Restoring timing graph ...
[05/15 21:22:56    373s] Done restore timing graph
[05/15 21:22:58    373s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.419  | 42.607  | 40.419  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.158  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      2 (11)      |   -0.022   |      5 (19)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 21:22:58    373s] Density: 19.859%
Total number of glitch violations: 0
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:05.2, REAL=0:00:07.0, MEM=2182.5M
[05/15 21:22:58    373s] **optDesign ... cpu = 0:00:39, real = 0:00:45, mem = 1608.5M, totSessionCpu=0:06:14 **
[05/15 21:22:58    373s]  ReSet Options after AAE Based Opt flow 
[05/15 21:22:58    373s] *** Finished optDesign ***
[05/15 21:22:58    374s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2182.4M)
[05/15 21:22:58    374s] Info: Destroy the CCOpt slew target map.
[05/15 21:22:58    374s] clean pInstBBox. size 0
[05/15 21:22:58    374s] All LLGs are deleted
[05/15 21:22:58    374s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2182.4M, EPOCH TIME: 1747358578.357542
[05/15 21:22:58    374s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.005, MEM:2182.4M, EPOCH TIME: 1747358578.362587
[05/15 21:22:58    374s] Info: pop threads available for lower-level modules during optimization.
[05/15 21:22:58    374s] *** optDesign #4 [finish] : cpu/real = 0:00:39.0/0:00:44.2 (0.9), totSession cpu/real = 0:06:14.1/0:12:17.5 (0.5), mem = 2182.4M
[05/15 21:22:58    374s] 
[05/15 21:22:58    374s] =============================================================================================
[05/15 21:22:58    374s]  Final TAT Report for optDesign #4                                              21.12-s106_1
[05/15 21:22:58    374s] =============================================================================================
[05/15 21:22:58    374s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 21:22:58    374s] ---------------------------------------------------------------------------------------------
[05/15 21:22:58    374s] [ InitOpt                ]      1   0:00:01.4  (   3.1 % )     0:00:01.5 /  0:00:01.4    0.9
[05/15 21:22:58    374s] [ HoldOpt                ]      1   0:00:02.1  (   4.7 % )     0:00:02.3 /  0:00:02.0    0.9
[05/15 21:22:58    374s] [ ViewPruning            ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/15 21:22:58    374s] [ BuildHoldData          ]      1   0:00:02.9  (   6.6 % )     0:00:08.4 /  0:00:08.1    1.0
[05/15 21:22:58    374s] [ OptSummaryReport       ]      6   0:00:01.8  (   4.1 % )     0:00:07.8 /  0:00:05.9    0.7
[05/15 21:22:58    374s] [ DrvReport              ]      8   0:00:02.2  (   4.9 % )     0:00:02.2 /  0:00:00.7    0.3
[05/15 21:22:58    374s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 21:22:58    374s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 21:22:58    374s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   1.8 % )     0:00:00.8 /  0:00:00.8    1.0
[05/15 21:22:58    374s] [ CheckPlace             ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.1    0.8
[05/15 21:22:58    374s] [ RefinePlace            ]      1   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.2    0.7
[05/15 21:22:58    374s] [ EcoRoute               ]      1   0:00:09.6  (  21.8 % )     0:00:09.6 /  0:00:08.9    0.9
[05/15 21:22:58    374s] [ ExtractRC              ]      2   0:00:10.3  (  23.2 % )     0:00:10.3 /  0:00:09.0    0.9
[05/15 21:22:58    374s] [ TimingUpdate           ]     13   0:00:01.1  (   2.4 % )     0:00:10.5 /  0:00:10.1    1.0
[05/15 21:22:58    374s] [ FullDelayCalc          ]      4   0:00:09.5  (  21.5 % )     0:00:09.5 /  0:00:09.2    1.0
[05/15 21:22:58    374s] [ TimingReport           ]      8   0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[05/15 21:22:58    374s] [ GenerateReports        ]      2   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:00.6    0.9
[05/15 21:22:58    374s] [ MISC                   ]          0:00:00.8  (   1.7 % )     0:00:00.8 /  0:00:00.5    0.7
[05/15 21:22:58    374s] ---------------------------------------------------------------------------------------------
[05/15 21:22:58    374s]  optDesign #4 TOTAL                 0:00:44.2  ( 100.0 % )     0:00:44.2 /  0:00:39.0    0.9
[05/15 21:22:58    374s] ---------------------------------------------------------------------------------------------
[05/15 21:22:58    374s] 
[05/15 21:23:18    376s] <CMD> getMultiCpuUsage -localCpu
[05/15 21:23:18    376s] <CMD> get_verify_drc_mode -disable_rules -quiet
[05/15 21:23:18    376s] <CMD> get_verify_drc_mode -quiet -area
[05/15 21:23:18    376s] <CMD> get_verify_drc_mode -quiet -layer_range
[05/15 21:23:18    376s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[05/15 21:23:18    376s] <CMD> get_verify_drc_mode -check_only -quiet
[05/15 21:23:18    376s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[05/15 21:23:18    376s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[05/15 21:23:18    376s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[05/15 21:23:18    376s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[05/15 21:23:18    376s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[05/15 21:23:18    376s] <CMD> get_verify_drc_mode -limit -quiet
[05/15 21:23:21    376s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report mcs4_pad_frame.drc.rpt -limit 1000
[05/15 21:23:21    376s] <CMD> verify_drc
[05/15 21:23:21    376s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/15 21:23:21    376s] #-check_same_via_cell true               # bool, default=false, user setting
[05/15 21:23:21    376s] #-report mcs4_pad_frame.drc.rpt          # string, default="", user setting
[05/15 21:23:21    376s]  *** Starting Verify DRC (MEM: 2182.4) ***
[05/15 21:23:21    376s] 
[05/15 21:23:21    376s]   VERIFY DRC ...... Starting Verification
[05/15 21:23:21    376s]   VERIFY DRC ...... Initializing
[05/15 21:23:21    376s]   VERIFY DRC ...... Deleting Existing Violations
[05/15 21:23:21    376s]   VERIFY DRC ...... Creating Sub-Areas
[05/15 21:23:21    376s]   VERIFY DRC ...... Using new threading
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 83.520 86.400} 1 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {83.520 0.000 167.040 86.400} 2 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {167.040 0.000 250.560 86.400} 3 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {250.560 0.000 334.080 86.400} 4 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {334.080 0.000 417.600 86.400} 5 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {417.600 0.000 501.120 86.400} 6 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {501.120 0.000 584.640 86.400} 7 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {584.640 0.000 668.160 86.400} 8 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {668.160 0.000 751.680 86.400} 9 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {751.680 0.000 835.200 86.400} 10 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {835.200 0.000 918.720 86.400} 11 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {918.720 0.000 1000.000 86.400} 12 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 83.520 172.800} 13 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {83.520 86.400 167.040 172.800} 14 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {167.040 86.400 250.560 172.800} 15 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {250.560 86.400 334.080 172.800} 16 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {334.080 86.400 417.600 172.800} 17 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {417.600 86.400 501.120 172.800} 18 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {501.120 86.400 584.640 172.800} 19 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {584.640 86.400 668.160 172.800} 20 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {668.160 86.400 751.680 172.800} 21 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {751.680 86.400 835.200 172.800} 22 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {835.200 86.400 918.720 172.800} 23 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {918.720 86.400 1000.000 172.800} 24 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {0.000 172.800 83.520 259.200} 25 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {83.520 172.800 167.040 259.200} 26 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {167.040 172.800 250.560 259.200} 27 of 132
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[05/15 21:23:21    376s]   VERIFY DRC ...... Sub-Area: {250.560 172.800 334.080 259.200} 28 of 132
[05/15 21:23:21    377s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[05/15 21:23:21    377s]   VERIFY DRC ...... Sub-Area: {334.080 172.800 417.600 259.200} 29 of 132
[05/15 21:23:30    386s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[05/15 21:23:30    386s]   VERIFY DRC ...... Sub-Area: {417.600 172.800 501.120 259.200} 30 of 132
[05/15 21:23:37    392s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[05/15 21:23:37    392s]   VERIFY DRC ...... Sub-Area: {501.120 172.800 584.640 259.200} 31 of 132
[05/15 21:23:43    399s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[05/15 21:23:43    399s]   VERIFY DRC ...... Sub-Area: {584.640 172.800 668.160 259.200} 32 of 132
[05/15 21:23:51    406s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[05/15 21:23:51    406s]   VERIFY DRC ...... Sub-Area: {668.160 172.800 751.680 259.200} 33 of 132
[05/15 21:23:57    413s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[05/15 21:23:57    413s]   VERIFY DRC ...... Sub-Area: {751.680 172.800 835.200 259.200} 34 of 132
[05/15 21:23:57    413s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[05/15 21:23:57    413s]   VERIFY DRC ...... Sub-Area: {835.200 172.800 918.720 259.200} 35 of 132
[05/15 21:23:57    413s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[05/15 21:23:57    413s]   VERIFY DRC ...... Sub-Area: {918.720 172.800 1000.000 259.200} 36 of 132
[05/15 21:23:57    413s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[05/15 21:23:57    413s]   VERIFY DRC ...... Sub-Area: {0.000 259.200 83.520 345.600} 37 of 132
[05/15 21:23:57    413s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[05/15 21:23:57    413s]   VERIFY DRC ...... Sub-Area: {83.520 259.200 167.040 345.600} 38 of 132
[05/15 21:23:57    413s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[05/15 21:23:57    413s]   VERIFY DRC ...... Sub-Area: {167.040 259.200 250.560 345.600} 39 of 132
[05/15 21:23:57    413s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[05/15 21:23:57    413s]   VERIFY DRC ...... Sub-Area: {250.560 259.200 334.080 345.600} 40 of 132
[05/15 21:23:58    413s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[05/15 21:23:58    413s]   VERIFY DRC ...... Sub-Area: {334.080 259.200 417.600 345.600} 41 of 132
[05/15 21:23:58    413s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[05/15 21:23:58    413s]   VERIFY DRC ...... Sub-Area: {417.600 259.200 501.120 345.600} 42 of 132
[05/15 21:23:58    413s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[05/15 21:23:58    413s]   VERIFY DRC ...... Sub-Area: {501.120 259.200 584.640 345.600} 43 of 132
[05/15 21:23:58    413s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[05/15 21:23:58    413s]   VERIFY DRC ...... Sub-Area: {584.640 259.200 668.160 345.600} 44 of 132
[05/15 21:23:58    413s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[05/15 21:23:58    413s]   VERIFY DRC ...... Sub-Area: {668.160 259.200 751.680 345.600} 45 of 132
[05/15 21:23:58    413s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[05/15 21:23:58    413s]   VERIFY DRC ...... Sub-Area: {751.680 259.200 835.200 345.600} 46 of 132
[05/15 21:24:00    415s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[05/15 21:24:00    415s]   VERIFY DRC ...... Sub-Area: {835.200 259.200 918.720 345.600} 47 of 132
[05/15 21:24:00    415s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[05/15 21:24:00    415s]   VERIFY DRC ...... Sub-Area: {918.720 259.200 1000.000 345.600} 48 of 132
[05/15 21:24:00    415s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[05/15 21:24:00    415s]   VERIFY DRC ...... Sub-Area: {0.000 345.600 83.520 432.000} 49 of 132
[05/15 21:24:00    415s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[05/15 21:24:00    415s]   VERIFY DRC ...... Sub-Area: {83.520 345.600 167.040 432.000} 50 of 132
[05/15 21:24:00    415s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[05/15 21:24:00    415s]   VERIFY DRC ...... Sub-Area: {167.040 345.600 250.560 432.000} 51 of 132
[05/15 21:24:02    418s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[05/15 21:24:02    418s]   VERIFY DRC ...... Sub-Area: {250.560 345.600 334.080 432.000} 52 of 132
[05/15 21:24:02    418s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[05/15 21:24:02    418s]   VERIFY DRC ...... Sub-Area: {334.080 345.600 417.600 432.000} 53 of 132
[05/15 21:24:02    418s]   VERIFY DRC ...... Sub-Area : 53 complete 2 Viols.
[05/15 21:24:02    418s]   VERIFY DRC ...... Sub-Area: {417.600 345.600 501.120 432.000} 54 of 132
[05/15 21:24:03    418s]   VERIFY DRC ...... Sub-Area : 54 complete 3 Viols.
[05/15 21:24:03    418s]   VERIFY DRC ...... Sub-Area: {501.120 345.600 584.640 432.000} 55 of 132
[05/15 21:24:03    418s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[05/15 21:24:03    418s]   VERIFY DRC ...... Sub-Area: {584.640 345.600 668.160 432.000} 56 of 132
[05/15 21:24:03    418s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[05/15 21:24:03    418s]   VERIFY DRC ...... Sub-Area: {668.160 345.600 751.680 432.000} 57 of 132
[05/15 21:24:03    418s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[05/15 21:24:03    418s]   VERIFY DRC ...... Sub-Area: {751.680 345.600 835.200 432.000} 58 of 132
[05/15 21:24:14    430s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[05/15 21:24:14    430s]   VERIFY DRC ...... Sub-Area: {835.200 345.600 918.720 432.000} 59 of 132
[05/15 21:24:14    430s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[05/15 21:24:14    430s]   VERIFY DRC ...... Sub-Area: {918.720 345.600 1000.000 432.000} 60 of 132
[05/15 21:24:14    430s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[05/15 21:24:14    430s]   VERIFY DRC ...... Sub-Area: {0.000 432.000 83.520 518.400} 61 of 132
[05/15 21:24:14    430s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[05/15 21:24:14    430s]   VERIFY DRC ...... Sub-Area: {83.520 432.000 167.040 518.400} 62 of 132
[05/15 21:24:14    430s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[05/15 21:24:14    430s]   VERIFY DRC ...... Sub-Area: {167.040 432.000 250.560 518.400} 63 of 132
[05/15 21:24:15    431s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[05/15 21:24:15    431s]   VERIFY DRC ...... Sub-Area: {250.560 432.000 334.080 518.400} 64 of 132
[05/15 21:24:15    431s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[05/15 21:24:15    431s]   VERIFY DRC ...... Sub-Area: {334.080 432.000 417.600 518.400} 65 of 132
[05/15 21:24:16    431s]   VERIFY DRC ...... Sub-Area : 65 complete 3 Viols.
[05/15 21:24:16    431s]   VERIFY DRC ...... Sub-Area: {417.600 432.000 501.120 518.400} 66 of 132
[05/15 21:24:16    431s]   VERIFY DRC ...... Sub-Area : 66 complete 6 Viols.
[05/15 21:24:16    431s]   VERIFY DRC ...... Sub-Area: {501.120 432.000 584.640 518.400} 67 of 132
[05/15 21:24:16    432s]   VERIFY DRC ...... Sub-Area : 67 complete 9 Viols.
[05/15 21:24:16    432s]   VERIFY DRC ...... Sub-Area: {584.640 432.000 668.160 518.400} 68 of 132
[05/15 21:24:17    432s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[05/15 21:24:17    432s]   VERIFY DRC ...... Sub-Area: {668.160 432.000 751.680 518.400} 69 of 132
[05/15 21:24:17    432s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[05/15 21:24:17    432s]   VERIFY DRC ...... Sub-Area: {751.680 432.000 835.200 518.400} 70 of 132
[05/15 21:24:25    440s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[05/15 21:24:25    440s]   VERIFY DRC ...... Sub-Area: {835.200 432.000 918.720 518.400} 71 of 132
[05/15 21:24:25    440s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[05/15 21:24:25    440s]   VERIFY DRC ...... Sub-Area: {918.720 432.000 1000.000 518.400} 72 of 132
[05/15 21:24:25    440s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[05/15 21:24:25    440s]   VERIFY DRC ...... Sub-Area: {0.000 518.400 83.520 604.800} 73 of 132
[05/15 21:24:25    440s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[05/15 21:24:25    440s]   VERIFY DRC ...... Sub-Area: {83.520 518.400 167.040 604.800} 74 of 132
[05/15 21:24:25    440s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[05/15 21:24:25    440s]   VERIFY DRC ...... Sub-Area: {167.040 518.400 250.560 604.800} 75 of 132
[05/15 21:24:34    449s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[05/15 21:24:34    449s]   VERIFY DRC ...... Sub-Area: {250.560 518.400 334.080 604.800} 76 of 132
[05/15 21:24:34    450s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[05/15 21:24:34    450s]   VERIFY DRC ...... Sub-Area: {334.080 518.400 417.600 604.800} 77 of 132
[05/15 21:24:34    450s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[05/15 21:24:34    450s]   VERIFY DRC ...... Sub-Area: {417.600 518.400 501.120 604.800} 78 of 132
[05/15 21:24:34    450s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[05/15 21:24:34    450s]   VERIFY DRC ...... Sub-Area: {501.120 518.400 584.640 604.800} 79 of 132
[05/15 21:24:34    450s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[05/15 21:24:34    450s]   VERIFY DRC ...... Sub-Area: {584.640 518.400 668.160 604.800} 80 of 132
[05/15 21:24:34    450s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[05/15 21:24:34    450s]   VERIFY DRC ...... Sub-Area: {668.160 518.400 751.680 604.800} 81 of 132
[05/15 21:24:35    450s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[05/15 21:24:35    450s]   VERIFY DRC ...... Sub-Area: {751.680 518.400 835.200 604.800} 82 of 132
[05/15 21:24:40    456s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[05/15 21:24:40    456s]   VERIFY DRC ...... Sub-Area: {835.200 518.400 918.720 604.800} 83 of 132
[05/15 21:24:40    456s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[05/15 21:24:40    456s]   VERIFY DRC ...... Sub-Area: {918.720 518.400 1000.000 604.800} 84 of 132
[05/15 21:24:40    456s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[05/15 21:24:40    456s]   VERIFY DRC ...... Sub-Area: {0.000 604.800 83.520 691.200} 85 of 132
[05/15 21:24:40    456s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[05/15 21:24:40    456s]   VERIFY DRC ...... Sub-Area: {83.520 604.800 167.040 691.200} 86 of 132
[05/15 21:24:40    456s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[05/15 21:24:40    456s]   VERIFY DRC ...... Sub-Area: {167.040 604.800 250.560 691.200} 87 of 132
[05/15 21:24:41    456s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[05/15 21:24:41    456s]   VERIFY DRC ...... Sub-Area: {250.560 604.800 334.080 691.200} 88 of 132
[05/15 21:24:41    456s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[05/15 21:24:41    456s]   VERIFY DRC ...... Sub-Area: {334.080 604.800 417.600 691.200} 89 of 132
[05/15 21:24:41    456s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[05/15 21:24:41    456s]   VERIFY DRC ...... Sub-Area: {417.600 604.800 501.120 691.200} 90 of 132
[05/15 21:24:41    457s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[05/15 21:24:41    457s]   VERIFY DRC ...... Sub-Area: {501.120 604.800 584.640 691.200} 91 of 132
[05/15 21:24:41    457s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[05/15 21:24:41    457s]   VERIFY DRC ...... Sub-Area: {584.640 604.800 668.160 691.200} 92 of 132
[05/15 21:24:42    457s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[05/15 21:24:42    457s]   VERIFY DRC ...... Sub-Area: {668.160 604.800 751.680 691.200} 93 of 132
[05/15 21:24:43    459s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[05/15 21:24:43    459s]   VERIFY DRC ...... Sub-Area: {751.680 604.800 835.200 691.200} 94 of 132
[05/15 21:24:44    459s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[05/15 21:24:44    459s]   VERIFY DRC ...... Sub-Area: {835.200 604.800 918.720 691.200} 95 of 132
[05/15 21:24:44    459s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[05/15 21:24:44    459s]   VERIFY DRC ...... Sub-Area: {918.720 604.800 1000.000 691.200} 96 of 132
[05/15 21:24:44    459s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[05/15 21:24:44    459s]   VERIFY DRC ...... Sub-Area: {0.000 691.200 83.520 777.600} 97 of 132
[05/15 21:24:44    459s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[05/15 21:24:44    459s]   VERIFY DRC ...... Sub-Area: {83.520 691.200 167.040 777.600} 98 of 132
[05/15 21:24:44    459s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[05/15 21:24:44    459s]   VERIFY DRC ...... Sub-Area: {167.040 691.200 250.560 777.600} 99 of 132
[05/15 21:24:44    459s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[05/15 21:24:44    459s]   VERIFY DRC ...... Sub-Area: {250.560 691.200 334.080 777.600} 100 of 132
[05/15 21:24:46    461s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[05/15 21:24:46    461s]   VERIFY DRC ...... Sub-Area: {334.080 691.200 417.600 777.600} 101 of 132
[05/15 21:24:53    468s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[05/15 21:24:53    468s]   VERIFY DRC ...... Sub-Area: {417.600 691.200 501.120 777.600} 102 of 132
[05/15 21:24:56    472s]   VERIFY DRC ...... Sub-Area : 102 complete 1 Viols.
[05/15 21:24:56    472s]   VERIFY DRC ...... Sub-Area: {501.120 691.200 584.640 777.600} 103 of 132
[05/15 21:25:00    475s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[05/15 21:25:00    475s]   VERIFY DRC ...... Sub-Area: {584.640 691.200 668.160 777.600} 104 of 132
[05/15 21:25:07    482s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[05/15 21:25:07    482s]   VERIFY DRC ...... Sub-Area: {668.160 691.200 751.680 777.600} 105 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {751.680 691.200 835.200 777.600} 106 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {835.200 691.200 918.720 777.600} 107 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {918.720 691.200 1000.000 777.600} 108 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {0.000 777.600 83.520 864.000} 109 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {83.520 777.600 167.040 864.000} 110 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {167.040 777.600 250.560 864.000} 111 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {250.560 777.600 334.080 864.000} 112 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {334.080 777.600 417.600 864.000} 113 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {417.600 777.600 501.120 864.000} 114 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {501.120 777.600 584.640 864.000} 115 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {584.640 777.600 668.160 864.000} 116 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {668.160 777.600 751.680 864.000} 117 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {751.680 777.600 835.200 864.000} 118 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {835.200 777.600 918.720 864.000} 119 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {918.720 777.600 1000.000 864.000} 120 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {0.000 864.000 83.520 940.000} 121 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {83.520 864.000 167.040 940.000} 122 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {167.040 864.000 250.560 940.000} 123 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {250.560 864.000 334.080 940.000} 124 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {334.080 864.000 417.600 940.000} 125 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {417.600 864.000 501.120 940.000} 126 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {501.120 864.000 584.640 940.000} 127 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {584.640 864.000 668.160 940.000} 128 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {668.160 864.000 751.680 940.000} 129 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {751.680 864.000 835.200 940.000} 130 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {835.200 864.000 918.720 940.000} 131 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area: {918.720 864.000 1000.000 940.000} 132 of 132
[05/15 21:25:08    483s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[05/15 21:25:08    483s] 
[05/15 21:25:08    483s]   Verification Complete : 24 Viols.
[05/15 21:25:08    483s] 
[05/15 21:25:08    483s]  Violation Summary By Layer and Type:
[05/15 21:25:08    483s] 
[05/15 21:25:08    483s] 	          Short   EOLSpc   Totals
[05/15 21:25:08    483s] 	Metal1        5        2        7
[05/15 21:25:08    483s] 	Metal2       16        0       16
[05/15 21:25:08    483s] 	Metal4        1        0        1
[05/15 21:25:08    483s] 	Totals       22        2       24
[05/15 21:25:08    483s] 
[05/15 21:25:08    483s]  *** End Verify DRC (CPU: 0:01:47  ELAPSED TIME: 107.00  MEM: 0.0M) ***
[05/15 21:25:08    483s] 
[05/15 21:25:08    483s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/15 21:26:00    488s] <CMD> zoomBox -436.83100 101.93550 1437.03000 980.83600
[05/15 21:26:00    488s] <CMD> zoomBox -296.20700 228.53100 1296.57500 975.59650
[05/15 21:26:01    488s] <CMD> zoomBox -75.07600 427.33650 1075.70950 967.09150
[05/15 21:26:01    488s] <CMD> zoomBox 11.28450 504.97800 989.45250 963.77000
[05/15 21:26:05    489s] <CMD> zoomBox 84.95600 568.41500 916.39850 958.38800
[05/15 21:26:05    489s] <CMD> zoomBox 200.80350 666.22650 801.52150 947.98250
[05/15 21:26:05    489s] <CMD> zoomBox 284.80450 736.59500 718.82350 940.16350
[05/15 21:26:06    489s] <CMD> zoomBox 369.09700 806.68750 635.63900 931.70400
[05/15 21:26:06    489s] <CMD> zoomBox 388.66700 822.98750 615.22750 929.25150
[05/15 21:26:08    489s] <CMD> zoomBox 345.76000 791.59200 659.33800 938.67000
[05/15 21:26:08    489s] <CMD> zoomBox 203.48450 685.74850 804.20250 967.50450
[05/15 21:26:09    489s] <CMD> zoomBox 150.83000 646.60850 857.55800 978.08650
[05/15 21:26:09    489s] <CMD> fit
[05/15 21:31:11    516s] <CMD> zoomBox 320.37550 562.79500 706.13700 370.57700
[05/15 21:31:13    516s] <CMD> zoomBox 263.29250 359.05250 745.43250 585.19150
[05/15 21:31:13    516s] <CMD> zoomBox 210.28800 345.49400 777.51150 611.54000
[05/15 21:31:14    516s] <CMD> zoomBox 147.92900 329.48300 815.25150 642.47850
[05/15 21:31:14    516s] <CMD> zoomBox 74.56600 310.64650 859.65150 678.87650
[05/15 21:31:14    516s] <CMD> zoomBox -11.74300 288.48600 911.88700 721.69800
[05/15 21:33:03    526s] <CMD> zoomBox -98.58200 235.75550 988.04250 745.41700
[05/15 21:33:05    526s] <CMD> panPage 0 1
[05/15 21:33:05    527s] <CMD> panPage 0 1
[05/15 21:33:05    527s] <CMD> panPage 0 1
[05/15 21:33:05    527s] <CMD> panPage 0 1
[05/15 21:33:08    527s] <CMD> zoomBox -8.90150 861.65900 914.73000 1294.87150
[05/15 21:33:08    527s] <CMD> zoomBox 131.96700 883.85250 799.29150 1196.84900
[05/15 21:33:08    527s] <CMD> zoomBox 273.49300 906.15000 683.31400 1098.36900
[05/15 21:33:09    527s] <CMD> zoomBox 360.40750 919.84300 612.08900 1037.88950
[05/15 21:33:09    527s] <CMD> zoomBox 414.26100 927.61650 568.82500 1000.11200
[05/15 21:33:09    527s] <CMD> zoomBox 447.66050 932.24250 542.58250 976.76400
[05/15 21:33:10    527s] <CMD> zoomBox 468.18100 935.15550 526.47600 962.49750
[05/15 21:33:10    528s] <CMD> zoomBox 480.36850 936.95450 516.16900 953.74600
[05/15 21:33:10    528s] <CMD> zoomBox 485.75100 937.74850 511.61700 949.88050
[05/15 21:33:11    528s] <CMD> zoomBox 491.18050 938.59600 507.06650 946.04700
[05/15 21:33:11    528s] <CMD> zoomBox 494.54200 939.13000 504.29850 943.70600
[05/15 21:33:11    528s] <CMD> zoomBox 496.03300 939.37400 503.08250 942.68050
[05/15 21:33:12    528s] <CMD> zoomBox 497.53150 939.61950 501.86100 941.65000
[05/15 21:33:12    528s] <CMD> zoomBox 497.88800 939.67650 501.56800 941.40250
[05/15 21:33:13    528s] <CMD> selectObject IO_Pin VDD
[05/15 21:33:13    528s] <CMD> panPage 0 -1
[05/15 21:33:14    528s] <CMD> zoomBox 497.52700 939.08600 501.85600 941.11650
[05/15 21:33:14    528s] <CMD> panPage 0 -1
[05/15 21:33:14    528s] <CMD> zoomBox 496.01350 938.17250 503.06350 941.47900
[05/15 21:33:15    528s] <CMD> zoomBox 491.08950 937.05900 506.97950 944.51200
[05/15 21:33:15    528s] <CMD> deselectAll
[05/15 21:33:15    528s] <CMD> selectWire 499.8600 746.7850 499.9400 939.8650 2 VDD
[05/15 21:33:21    529s] <CMD> zoomBox 484.82100 935.07150 510.69550 947.20750
[05/15 21:33:22    529s] <CMD> fit
[05/15 21:33:29    530s] <CMD> zoomBox 341.58600 530.97950 478.12700 357.32050
[05/15 21:33:31    531s] <CMD> zoomBox 401.50750 455.50450 409.07700 449.49350
[05/15 21:33:32    531s] <CMD> zoomBox 404.14750 453.04600 405.52700 452.63000
[05/15 21:33:34    531s] <CMD> fit
[05/15 21:33:47    532s] <CMD> deselectAll
[05/15 21:34:04    534s] <CMD> fit
[05/15 21:34:12    536s] <CMD> zoomBox -443.39250 100.34500 1430.46750 979.24500
[05/15 21:34:12    536s] <CMD> zoomBox -182.44400 337.64750 1171.42000 972.65300
[05/15 21:34:13    536s] <CMD> zoomBox 5.51700 509.34300 983.68400 968.13450
[05/15 21:34:13    536s] <CMD> zoomBox 141.31900 633.30450 848.04500 964.78150
[05/15 21:34:13    536s] <CMD> zoomBox 279.27650 756.12950 713.29550 959.69800
[05/15 21:34:13    536s] <CMD> zoomBox 340.32950 809.50500 653.90850 956.58350
[05/15 21:34:14    536s] <CMD> zoomBox 401.70800 861.12400 594.28550 951.44900
[05/15 21:34:14    536s] <CMD> zoomBox 439.55050 891.16950 557.81750 946.64050
[05/15 21:34:14    536s] <CMD> zoomBox 462.79350 909.45350 535.42500 943.52000
[05/15 21:34:15    536s] <CMD> zoomBox 477.05100 920.55950 521.65650 941.48100
[05/15 21:34:15    536s] <CMD> zoomBox 487.91500 928.99800 511.20000 939.91950
[05/15 21:34:15    536s] <CMD> zoomBox 491.20950 931.54300 508.03350 939.43400
[05/15 21:34:16    536s] <CMD> zoomBox 492.49650 932.52150 506.79700 939.22900
[05/15 21:34:16    536s] <CMD> selectWire 499.8600 746.7850 499.9400 939.8650 2 VDD
[05/15 21:34:17    536s] <CMD> panPage 0 1
[05/15 21:34:17    536s] <CMD> panPage 0 1
[05/15 21:34:17    537s] <CMD> panPage 0 1
[05/15 21:34:18    537s] <CMD> zoomBox 494.52850 939.08350 504.86150 943.93000
[05/15 21:34:18    537s] <CMD> zoomBox 496.03200 939.37150 503.49750 942.87300
[05/15 21:34:19    537s] <CMD> deselectAll
[05/15 21:34:19    537s] <CMD> selectObject IO_Pin VDD
[05/15 21:34:20    537s] <CMD> uiSetTool moveWire
[05/15 21:34:20    537s] <CMD> deselectAll
[05/15 21:34:20    537s] <CMD> selectObject IO_Pin VDD
[05/15 21:34:21    537s] <CMD> panPage 0 -1
[05/15 21:34:22    537s] <CMD> panPage 0 -1
[05/15 21:34:23    538s] <CMD> deselectAll
[05/15 21:34:23    538s] <CMD> selectObject IO_Pin VDD
[05/15 21:34:25    538s] <CMD> zoomBox 492.79100 936.37450 504.94800 942.07650
[05/15 21:34:25    538s] <CMD> fit
[05/15 21:34:25    538s] <CMD> zoomBox -602.27050 -47.00000 1602.27050 987.00000
[05/15 21:34:25    538s] <CMD> fit
[05/15 21:34:26    538s] <CMD> fit
[05/15 21:34:28    538s] <CMD> zoomBox -442.79600 68.33100 1431.06400 947.23100
[05/15 21:34:28    538s] <CMD> zoomBox -77.56300 325.13000 1073.22150 864.88450
[05/15 21:34:29    539s] <CMD> zoomBox 146.73600 482.94000 853.46200 814.41700
[05/15 21:34:29    539s] <CMD> zoomBox 241.66900 554.75850 752.27900 794.25100
[05/15 21:34:29    539s] <CMD> zoomBox 310.25800 606.64800 679.17350 779.68100
[05/15 21:34:31    539s] <CMD> zoomBox 355.75050 643.52200 622.29250 768.53850
[05/15 21:34:32    539s] <CMD> zoomBox 385.06700 670.47100 577.64350 760.79550
[05/15 21:34:32    539s] <CMD> zoomBox 417.23950 697.41500 535.50600 752.88600
[05/15 21:34:32    539s] <CMD> zoomBox 436.39300 713.90750 509.02450 747.97400
[05/15 21:34:32    539s] <CMD> zoomBox 445.89200 721.07150 498.36850 745.68450
[05/15 21:34:33    539s] <CMD> zoomBox 452.59900 726.17600 490.51450 743.95950
[05/15 21:34:33    539s] <CMD> deselectAll
[05/15 21:34:33    539s] <CMD> selectInst pad_vdd_ior
[05/15 21:34:34    540s] <CMD> zoomBox 447.95550 724.30900 492.56250 745.23100
[05/15 21:34:34    540s] <CMD> zoomBox 419.65850 712.93150 505.11450 753.01300
[05/15 21:34:36    540s] <CMD> setLayerPreference violation -isVisible 1
[05/15 21:34:36    540s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 21:34:48    541s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/15 21:34:48    541s] VERIFY_CONNECTIVITY use new engine.
[05/15 21:34:48    541s] 
[05/15 21:34:48    541s] ******** Start: VERIFY CONNECTIVITY ********
[05/15 21:34:48    541s] Start Time: Thu May 15 21:34:48 2025
[05/15 21:34:48    541s] 
[05/15 21:34:48    541s] Design Name: mcs4_pad_frame
[05/15 21:34:48    541s] Database Units: 2000
[05/15 21:34:48    541s] Design Boundary: (0.0000, 0.0000) (1000.0000, 940.0000)
[05/15 21:34:48    541s] Error Limit = 1000; Warning Limit = 50
[05/15 21:34:48    541s] Check all nets
[05/15 21:34:48    542s] Net VDD_IOR: no routing.
[05/15 21:34:48    542s] Net VSS_IOR: no routing.
[05/15 21:34:48    542s] 
[05/15 21:34:48    542s] Begin Summary 
[05/15 21:34:48    542s]     2 Problem(s) (IMPVFC-98): Net has no global routing and no special routing.
[05/15 21:34:48    542s]     2 total info(s) created.
[05/15 21:34:48    542s] End Summary
[05/15 21:34:48    542s] 
[05/15 21:34:48    542s] End Time: Thu May 15 21:34:48 2025
[05/15 21:34:48    542s] Time Elapsed: 0:00:00.0
[05/15 21:34:48    542s] 
[05/15 21:34:48    542s] ******** End: VERIFY CONNECTIVITY ********
[05/15 21:34:48    542s]   Verification Complete : 2 Viols.  0 Wrngs.
[05/15 21:34:48    542s]   (CPU Time: 0:00:00.3  MEM: 0.000M)
[05/15 21:34:48    542s] 
[05/15 21:34:48    542s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 21:34:55    542s] <CMD> fit
[05/15 21:35:17    545s] <CMD> zoomBox 523.385 727.775 535.615 750.235
[05/15 21:35:17    545s] <CMD> deselectAll
[05/15 21:35:17    545s] <CMD> selectInst pad_p_out5
[05/15 21:35:19    545s] <CMD> zoomBox 501.13600 726.31150 557.47250 752.73500
[05/15 21:35:22    546s] <CMD> setLayerPreference pinObj -isVisible 1
[05/15 21:35:24    546s] <CMD> zoomBox 509.18300 731.37850 549.88600 750.46950
[05/15 21:35:24    546s] <CMD> zoomBox 515.04750 734.91650 544.45550 748.71000
[05/15 21:35:25    546s] <CMD> zoomBox 519.29150 737.37500 540.53950 747.34100
[05/15 21:35:26    546s] <CMD> zoomBox 515.04600 734.92400 544.45600 748.71800
[05/15 21:35:26    546s] <CMD> zoomBox 509.16400 731.53450 549.86950 750.62650
[05/15 21:35:26    546s] <CMD> zoomBox 501.02150 726.84300 557.36200 753.26850
[05/15 21:35:27    546s] <CMD> panPage 0 -1
[05/15 21:35:27    546s] <CMD> panPage 0 -1
[05/15 21:35:28    547s] <CMD> panPage 0 -1
[05/15 21:35:28    547s] <CMD> panPage 0 1
[05/15 21:35:29    547s] <CMD> zoomBox 488.95900 705.02800 566.94000 741.60350
[05/15 21:35:29    547s] <CMD> zoomBox 472.26350 696.77900 580.19550 747.40250
[05/15 21:35:29    547s] <CMD> zoomBox 449.15500 685.36200 598.54250 755.42950
[05/15 21:35:30    547s] <CMD> zoomBox 417.17100 669.56000 623.93650 766.53950
[05/15 21:35:30    547s] <CMD> panPage 0 1
[05/15 21:35:30    547s] <CMD> panPage 0 1
[05/15 21:35:30    547s] <CMD> panPage 0 1
[05/15 21:35:31    547s] <CMD> zoomBox 372.95000 734.97050 659.13100 869.19850
[05/15 21:35:31    547s] <CMD> panPage 0 1
[05/15 21:35:31    547s] <CMD> panPage 0 1
[05/15 21:35:32    547s] <CMD> zoomBox 396.62000 826.83950 639.87450 940.93350
[05/15 21:35:32    547s] <CMD> zoomBox 433.84200 844.65900 609.59350 927.09200
[05/15 21:35:33    547s] <CMD> zoomBox 448.37800 851.61800 597.76750 921.68650
[05/15 21:35:33    547s] <CMD> zoomBox 487.70950 869.66550 565.69250 906.24200
[05/15 21:35:33    547s] <CMD> zoomBox 499.62900 875.11750 555.97200 901.54400
[05/15 21:35:33    547s] <CMD> panPage 0 -1
[05/15 21:35:34    548s] <CMD> zoomBox 487.70950 861.73700 565.69250 898.31350
[05/15 21:35:34    548s] <CMD> panPage 0 -1
[05/15 21:35:34    548s] <CMD> zoomBox 460.71900 838.41800 587.70300 897.97750
[05/15 21:35:34    548s] <CMD> panPage 0 -1
[05/15 21:35:35    548s] <CMD> panPage 0 -1
[05/15 21:35:35    548s] <CMD> panPage 0 -1
[05/15 21:35:35    548s] <CMD> zoomBox 448.37600 779.16800 597.76900 849.23800
[05/15 21:35:36    548s] <CMD> panPage 0 -1
[05/15 21:35:36    548s] <CMD> zoomBox 416.77050 743.69000 623.54300 840.67300
[05/15 21:35:36    548s] <CMD> panPage 0 -1
[05/15 21:35:37    548s] <CMD> panPage 0 -1
[05/15 21:35:38    548s] <CMD> zoomBox 430.62100 699.86900 580.01500 769.93950
[05/15 21:35:39    548s] <CMD> zoomBox 441.71450 709.96550 549.65200 760.59150
[05/15 21:35:40    548s] <CMD> zoomBox 449.72950 717.25950 527.71450 753.83700
[05/15 21:35:40    549s] <CMD> zoomBox 457.43050 724.65400 505.32300 747.11700
[05/15 21:35:40    549s] <CMD> zoomBox 460.76300 727.93850 495.36550 744.16800
[05/15 21:35:41    549s] <CMD> zoomBox 459.23200 726.42950 499.94050 745.52300
[05/15 21:35:42    549s] <CMD> zoomBox 455.31150 722.56550 511.65550 748.99250
[05/15 21:35:43    549s] <CMD> panPage 1 0
[05/15 21:35:43    549s] <CMD> panPage 1 0
[05/15 21:35:43    549s] <CMD> panPage -1 0
[05/15 21:35:44    549s] <CMD> zoomBox 468.56150 720.43100 534.84850 751.52150
[05/15 21:35:44    549s] <CMD> zoomBox 464.26350 717.91950 542.24850 754.49700
[05/15 21:35:45    549s] <CMD> panPage 0 1
[05/15 21:35:45    549s] <CMD> zoomBox 453.25750 722.46300 561.19600 773.08950
[05/15 21:35:46    549s] <CMD> zoomBox 428.33900 707.90350 604.09900 790.34050
[05/15 21:35:46    549s] <CMD> panPage 0 1
[05/15 21:35:46    549s] <CMD> panPage 0 1
[05/15 21:35:46    549s] <CMD> panPage 0 1
[05/15 21:35:47    549s] <CMD> zoomBox 403.53650 767.60450 646.80350 881.70450
[05/15 21:35:47    549s] <CMD> panPage 0 -1
[05/15 21:35:47    549s] <CMD> panPage 0 -1
[05/15 21:35:48    550s] <CMD> zoomBox 413.65200 706.42950 620.42900 803.41450
[05/15 21:35:50    550s] <CMD> zoomBox 402.72500 699.60550 645.99200 813.70550
[05/15 21:35:50    550s] <CMD> panPage 0 -1
[05/15 21:35:52    550s] <CMD> deselectAll
[05/15 21:35:52    550s] <CMD> selectInst pad_vdd_ior
[05/15 21:35:56    551s] <CMD> zoomBox 421.33200 672.02400 628.10900 769.00900
[05/15 21:35:57    551s] <CMD> panPage 0 -1
[05/15 21:35:57    551s] <CMD> panPage 0 -1
[05/15 21:35:57    551s] <CMD> panPage 0 -1
[05/15 21:35:58    551s] <CMD> panPage 0 1
[05/15 21:35:58    551s] <CMD> zoomBox 403.09800 607.00900 646.36500 721.10900
[05/15 21:35:59    551s] <CMD> zoomBox 326.80900 578.42350 722.92900 764.21650
[05/15 21:35:59    551s] <CMD> panPage 0 1
[05/15 21:35:59    551s] <CMD> panPage 0 1
[05/15 21:36:00    551s] <CMD> zoomBox 292.08800 676.70050 758.11200 895.28050
[05/15 21:36:00    551s] <CMD> zoomBox 251.24050 661.17250 799.50400 918.32550
[05/15 21:36:01    552s] <CMD> zoomBox 203.18400 642.90400 848.20000 945.43700
[05/15 21:36:06    552s] <CMD> zoomBox 147.40000 620.79550 906.24250 976.71700
[05/15 21:36:06    552s] <CMD> panPage 0 -1
[05/15 21:36:07    552s] <CMD> panPage 0 1
[05/15 21:36:26    554s] <CMD> zoomBox 71.08000 529.59300 1121.38300 1022.21850
[05/15 21:36:27    554s] <CMD> zoomBox 21.70600 472.64000 1257.35650 1052.19950
[05/15 21:36:27    554s] <CMD> zoomBox -36.38150 405.63650 1417.32550 1087.47150
[05/15 21:36:52    557s] <CMD> deselectAll
[05/15 21:36:52    557s] <CMD> zoomBox -150.68950 371.08200 1559.55450 1173.24100
[05/15 21:36:56    557s] <CMD> fit
[05/15 21:37:02    558s] <CMD> zoomBox 443.66050 780.20000 610.69100 688.73100
[05/15 21:37:04    559s] <CMD> zoomBox 421.63800 679.25300 651.06950 786.86350
[05/15 21:37:05    559s] <CMD> zoomBox 412.19150 668.10200 682.11100 794.70300
[05/15 21:37:05    559s] <CMD> zoomBox 401.07750 654.98350 718.63050 803.92600
[05/15 21:37:06    559s] <CMD> panPage 0 1
[05/15 21:37:06    559s] <CMD> panPage 0 1
[05/15 21:37:06    559s] <CMD> panPage 0 1
[05/15 21:37:06    559s] <CMD> panPage 0 1
[05/15 21:37:07    559s] <CMD> panPage 0 1
[05/15 21:37:07    559s] <CMD> panPage 0 1
[05/15 21:37:08    559s] <CMD> zoomBox 428.69650 927.32800 658.12850 1034.93900
[05/15 21:37:08    559s] <CMD> zoomBox 449.46750 933.49150 615.23250 1011.24050
[05/15 21:37:09    559s] <CMD> zoomBox 468.76500 938.05750 570.56650 985.80550
[05/15 21:37:09    559s] <CMD> zoomBox 480.96300 939.77300 543.48150 969.09600
[05/15 21:37:09    560s] <CMD> panPage 0 -1
[05/15 21:37:10    560s] <CMD> zoomBox 486.14750 933.93850 531.31750 955.12450
[05/15 21:37:10    560s] <CMD> zoomBox 491.51250 936.29600 519.25350 949.30750
[05/15 21:37:10    560s] <CMD> zoomBox 493.88200 937.34200 513.92550 946.74300
[05/15 21:37:10    560s] <CMD> zoomBox 495.59450 938.09750 510.07600 944.89000
[05/15 21:37:11    560s] <CMD> zoomBox 497.21950 938.86800 506.11350 943.03950
[05/15 21:37:11    560s] <CMD> zoomBox 498.21600 939.34250 503.67850 941.90450
[05/15 21:37:11    560s] <CMD> zoomBox 498.67550 939.54750 502.62200 941.39850
[05/15 21:37:12    560s] <CMD> zoomBox 499.00700 939.69550 501.85850 941.03300
[05/15 21:37:13    560s] <CMD> zoomBox 499.34000 939.84450 501.09150 940.66600
[05/15 21:37:13    560s] <CMD> zoomBox 499.48650 939.91000 500.75300 940.50400
[05/15 21:37:14    560s] <CMD> zoomBox 499.60500 939.96300 500.52000 940.39200
[05/15 21:37:14    560s] <CMD> selectObject IO_Pin VDD
[05/15 21:37:15    560s] <CMD> deselectAll
[05/15 21:37:15    561s] <CMD> panPage 0 -1
[05/15 21:37:16    561s] <CMD> panPage 0 -1
[05/15 21:37:16    561s] <CMD> panPage 0 -1
[05/15 21:37:16    561s] <CMD> panPage 0 -1
[05/15 21:37:17    561s] <CMD> panPage 0 -1
[05/15 21:37:17    561s] <CMD> selectWire 499.8600 746.7850 499.9400 939.8650 2 VDD
[05/15 21:37:18    561s] <CMD> zoomBox 499.47250 939.26850 500.73900 939.86250
[05/15 21:37:18    561s] <CMD> zoomBox 498.87400 939.03350 501.73000 940.37300
[05/15 21:37:19    561s] <CMD> zoomBox 497.54850 938.51050 503.98600 941.53000
[05/15 21:37:19    561s] <CMD> panPage 0 -1
[05/15 21:37:19    561s] <CMD> panPage 0 -1
[05/15 21:37:19    561s] <CMD> panPage 0 -1
[05/15 21:37:19    561s] <CMD> panPage 0 -1
[05/15 21:37:19    561s] <CMD> zoomBox 496.63350 934.17850 505.54450 938.35800
[05/15 21:37:20    561s] <CMD> panPage 0 -1
[05/15 21:37:20    561s] <CMD> panPage 0 -1
[05/15 21:37:20    561s] <CMD> zoomBox 495.36700 931.17200 507.70200 936.95750
[05/15 21:37:20    561s] <CMD> panPage 0 -1
[05/15 21:37:21    561s] <CMD> panPage 0 -1
[05/15 21:37:25    562s] <CMD> zoomBox 464.445 727.835 475.555 750.055
[05/15 21:37:25    562s] <CMD> deselectAll
[05/15 21:37:25    562s] <CMD> selectInst pad_vdd_ior
[05/15 21:37:26    562s] <CMD> zoomBox 430.16650 722.36500 507.30900 758.54750
[05/15 21:37:26    562s] <CMD> zoomBox 403.87450 713.47500 529.49000 772.39250
[05/15 21:37:27    562s] <CMD> zoomBox 377.70550 704.62600 551.56800 786.17300
[05/15 21:37:27    562s] <CMD> zoomBox 361.06400 698.99900 565.60800 794.93650
[05/15 21:37:27    562s] <CMD> zoomBox 341.48550 692.37850 582.12550 805.24650
[05/15 21:37:31    563s] <CMD> panPage 1 0
[05/15 21:37:34    563s] <CMD> deselectAll
[05/15 21:37:34    563s] <CMD> selectInst pad_p_out5
[05/15 21:37:35    563s] <CMD> panPage -1 0
[05/15 21:37:38    564s] <CMD> zoomBox 459.70700 751.27250 543.63450 725.22600
[05/15 21:37:40    565s] <CMD> zoomBox 449.54950 711.76300 565.71250 766.24700
[05/15 21:37:41    565s] <CMD> zoomBox 435.49100 702.34600 596.27000 777.75650
[05/15 21:37:41    565s] <CMD> zoomBox 403.65850 681.02350 665.46200 803.81750
[05/15 21:37:52    566s] <CMD> zoomBox 385.93400 670.74450 693.93800 815.20800
[05/15 21:37:53    566s] <CMD> fit
[05/15 21:38:02    567s] <CMD> zoomBox -283.69950 203.14850 1309.08150 950.21350
[05/15 21:38:03    567s] <CMD> zoomBox -68.41550 371.65450 1082.36900 911.40900
[05/15 21:38:03    567s] <CMD> zoomBox 78.48550 496.08850 909.92800 886.06150
[05/15 21:38:05    567s] <CMD> zoomBox 135.85600 544.16000 842.58300 875.63750
[05/15 21:38:06    567s] <CMD> zoomBox 186.34250 582.15250 787.06050 863.90850
[05/15 21:38:06    567s] <CMD> zoomBox 229.36450 614.12100 739.97500 853.61350
[05/15 21:38:06    567s] <CMD> zoomBox 266.57750 639.68200 700.59700 843.25100
[05/15 21:38:06    567s] <CMD> zoomBox 325.31300 678.50100 638.89200 825.57950
[05/15 21:38:07    568s] <CMD> zoomBox 367.77350 706.41850 594.33450 812.68300
[05/15 21:38:08    568s] <CMD> deselectAll
[05/15 21:38:08    568s] <CMD> selectInst pad_vdd_ior
[05/15 21:38:09    568s] <CMD> zoomBox 401.76000 717.26850 565.45150 794.04500
[05/15 21:38:09    568s] <CMD> zoomBox 426.31600 725.10800 544.58350 780.57900
[05/15 21:38:12    568s] <CMD> zoomBox 416.66500 723.10000 555.80300 788.36000
[05/15 21:38:12    569s] <CMD> zoomBox 391.88900 717.66900 584.46750 807.99450
[05/15 21:38:12    569s] <CMD> zoomBox 376.11250 714.19450 602.67550 820.46000
[05/15 21:38:13    569s] <CMD> fit
[05/15 21:38:20    570s] <CMD> clearDrc
[05/15 21:38:20    570s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 21:38:25    570s] <CMD_INTERNAL> violationBrowserClose
[05/15 21:38:26    570s] <CMD> deselectAll
[05/15 21:38:36    571s] <CMD> fit
[05/15 21:41:18    587s] <CMD> zoomBox 353.51650 442.16150 505.96550 260.54850
[05/15 21:41:20    587s] <CMD> fit
[05/15 21:41:37    589s] <CMD> selectInst pad_vss
[05/15 22:13:20    762s] <CMD> deselectAll
[05/15 22:13:21    762s] <CMD> zoomBox -298.33450 93.81300 1294.44650 840.87800
[05/15 22:13:21    763s] <CMD> zoomBox -73.36150 184.32250 1077.42400 724.07750
[05/15 22:13:22    763s] <CMD> zoomBox 14.14100 219.09500 992.30900 677.88700
[05/15 22:13:24    763s] <CMD> panPage 0 1
[05/15 22:13:25    763s] <CMD> panPage 0 -1
[05/15 22:13:25    763s] <CMD> zoomBox 72.28350 249.35750 903.72700 639.33100
[05/15 22:13:28    764s] <CMD> selectWire 698.9500 356.1400 798.9450 367.2500 5 VDD
[05/15 22:13:28    764s] <CMD> deselectAll
[05/15 22:13:28    764s] <CMD> selectInst pad_io_pad1
[05/15 22:13:29    764s] <CMD> panPage 0 1
[05/15 22:13:30    764s] <CMD> panPage 0 -1
[05/15 22:15:07    774s] <CMD> ctd_win -side none -id ctd_window
[05/15 22:15:08    774s] 
[05/15 22:15:08    774s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 22:15:08    774s] Summary for sequential cells identification: 
[05/15 22:15:08    774s]   Identified SBFF number: 104
[05/15 22:15:08    774s]   Identified MBFF number: 16
[05/15 22:15:08    774s]   Identified SB Latch number: 0
[05/15 22:15:08    774s]   Identified MB Latch number: 0
[05/15 22:15:08    774s]   Not identified SBFF number: 16
[05/15 22:15:08    774s]   Not identified MBFF number: 0
[05/15 22:15:08    774s]   Not identified SB Latch number: 0
[05/15 22:15:08    774s]   Not identified MB Latch number: 0
[05/15 22:15:08    774s]   Number of sequential cells which are not FFs: 32
[05/15 22:15:08    774s]  Visiting view : AnalysisView_WC
[05/15 22:15:08    774s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 22:15:08    774s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 22:15:08    774s]  Visiting view : AnalysisView_WC
[05/15 22:15:08    774s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 22:15:08    774s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 22:15:08    774s] TLC MultiMap info (StdDelay):
[05/15 22:15:08    774s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 22:15:08    774s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 22:15:08    774s]  Setting StdDelay to: 38ps
[05/15 22:15:08    774s] 
[05/15 22:15:08    774s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 22:17:10    788s] <CMD> verifyProcessAntenna -report mcs4_pad_frame.antenna.rpt -error 1000
[05/15 22:17:10    788s] 
[05/15 22:17:10    788s] ******* START VERIFY ANTENNA ********
[05/15 22:17:10    788s] Report File: mcs4_pad_frame.antenna.rpt
[05/15 22:17:10    788s] LEF Macro File: mcs4_pad_frame.antenna.lef
[05/15 22:17:10    788s] Verification Complete: 0 Violations
[05/15 22:17:10    788s] ******* DONE VERIFY ANTENNA ********
[05/15 22:17:10    788s] (CPU Time: 0:00:00.3  MEM: 0.000M)
[05/15 22:17:10    788s] 
[05/15 22:19:26    802s] <CMD> verifyPowerVia
[05/15 22:19:26    802s] 
[05/15 22:19:26    802s] ******** Start: VERIFY POWER VIA ********
[05/15 22:19:26    802s] Start Time: Thu May 15 22:19:26 2025
[05/15 22:19:26    802s] 
[05/15 22:19:26    802s] Check all 4 Power/Ground nets
[05/15 22:19:26    802s] *** Checking Net VDD
[05/15 22:19:26    802s] Found missing via(s) on net VDD.
[05/15 22:19:26    802s] *** Checking Net VSS
[05/15 22:19:26    802s] Found missing via(s) on net VSS.
[05/15 22:19:26    802s] *** Checking Net VDD_IOR
[05/15 22:19:26    802s] *** Checking Net VSS_IOR
[05/15 22:19:26    802s] Actually Checked 4 Power/Ground nets with physical connectivity
[05/15 22:19:26    802s] 
[05/15 22:19:26    802s] Begin Summary 
[05/15 22:19:26    802s]     6 Problem(s) Found between Layers: Metal2 and Metal3.
[05/15 22:19:26    802s]     2 Problem(s) Found between Layers: Metal3 and Metal4.
[05/15 22:19:26    802s]     8 total info(s) created.
[05/15 22:19:26    802s] End Summary
[05/15 22:19:26    802s] 
[05/15 22:19:26    802s] End Time: Thu May 15 22:19:26 2025
[05/15 22:19:26    802s] ******** End: VERIFY POWER VIA ********
[05/15 22:19:26    802s]   Verification Complete : 8 Viols.  0 Wrngs.
[05/15 22:19:26    802s]   (CPU Time: 0:00:00.1  MEM: 0.008M)
[05/15 22:19:26    802s] 
[05/15 22:26:50    846s] <CMD> deselectAll
[05/15 22:26:50    846s] <CMD> selectInst pad_clear_pad
[05/15 22:26:51    846s] <CMD> fit
[05/15 22:28:48    859s] <CMD> getFillerMode -quiet
[05/15 22:29:34    863s] <CMD> addEndCap -preCap DECAP4 -postCap DECAP4 -prefix ENDCAP
[05/15 22:29:34    863s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[05/15 22:29:34    863s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[05/15 22:29:34    863s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[05/15 22:29:34    863s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[05/15 22:29:34    863s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[05/15 22:29:34    863s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[05/15 22:29:34    863s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[05/15 22:29:34    863s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[05/15 22:29:34    863s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[05/15 22:29:34    863s] OPERPROF: Starting DPlace-Init at level 1, MEM:2166.4M, EPOCH TIME: 1747362574.717890
[05/15 22:29:34    863s] z: 2, totalTracks: 1
[05/15 22:29:34    863s] z: 4, totalTracks: 1
[05/15 22:29:34    863s] z: 6, totalTracks: 1
[05/15 22:29:34    863s] z: 8, totalTracks: 1
[05/15 22:29:34    863s] #spOpts: N=45 VtWidth mergeVia=F hrOri=1 hrSnap=1 
[05/15 22:29:34    863s] All LLGs are deleted
[05/15 22:29:34    863s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2166.4M, EPOCH TIME: 1747362574.728363
[05/15 22:29:34    863s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2166.4M, EPOCH TIME: 1747362574.728981
[05/15 22:29:34    863s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2166.4M, EPOCH TIME: 1747362574.730360
[05/15 22:29:34    863s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2166.4M, EPOCH TIME: 1747362574.734543
[05/15 22:29:34    863s] Core basic site is CoreSite
[05/15 22:29:34    863s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2166.4M, EPOCH TIME: 1747362574.761492
[05/15 22:29:34    863s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.017, MEM:2166.4M, EPOCH TIME: 1747362574.778534
[05/15 22:29:34    863s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 22:29:34    863s] SiteArray: use 1,548,288 bytes
[05/15 22:29:34    863s] SiteArray: current memory after site array memory allocation 2166.4M
[05/15 22:29:34    863s] SiteArray: FP blocked sites are writable
[05/15 22:29:34    863s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 22:29:34    863s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2166.4M, EPOCH TIME: 1747362574.787574
[05/15 22:29:34    864s] Process 57412 wires and vias for routing blockage and capacity analysis
[05/15 22:29:34    864s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.023, MEM:2166.4M, EPOCH TIME: 1747362574.810496
[05/15 22:29:34    864s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.081, MEM:2166.4M, EPOCH TIME: 1747362574.815943
[05/15 22:29:34    864s] 
[05/15 22:29:34    864s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 22:29:34    864s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.088, MEM:2166.4M, EPOCH TIME: 1747362574.818377
[05/15 22:29:34    864s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2166.4M, EPOCH TIME: 1747362574.818489
[05/15 22:29:34    864s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2166.4M, EPOCH TIME: 1747362574.818577
[05/15 22:29:34    864s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2166.4MB).
[05/15 22:29:34    864s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.101, MEM:2166.4M, EPOCH TIME: 1747362574.819296
[05/15 22:29:34    864s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:2166.4M, EPOCH TIME: 1747362574.820171
[05/15 22:29:34    864s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.002, MEM:2166.4M, EPOCH TIME: 1747362574.822497
[05/15 22:29:34    864s] Minimum row-size in sites for endcap insertion = 9.
[05/15 22:29:34    864s] Minimum number of sites for row blockage       = 1.
[05/15 22:29:34    864s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (DECAP4) at (308.000, 557.870).
[05/15 22:29:34    864s] Type 'man IMPSP-5119' for more detail.
[05/15 22:29:34    864s] Inserted 188 pre-endcap <DECAP4> cells (prefix ENDCAP).
[05/15 22:29:34    864s] Inserted 189 post-endcap <DECAP4> cells (prefix ENDCAP).
[05/15 22:29:34    864s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell inst  at 'start' of 'one' row . Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[05/15 22:29:34    864s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:2166.4M, EPOCH TIME: 1747362574.839528
[05/15 22:29:34    864s] For 377 new insts, 377 new pwr-pin connections were made to global net 'VDD'.
[05/15 22:29:34    864s] 377 new gnd-pin connections were made to global net 'VSS'.
[05/15 22:29:34    864s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/15 22:29:34    864s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.001, MEM:2166.4M, EPOCH TIME: 1747362574.840195
[05/15 22:29:34    864s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2166.4M, EPOCH TIME: 1747362574.840285
[05/15 22:29:34    864s] All LLGs are deleted
[05/15 22:29:34    864s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2166.4M, EPOCH TIME: 1747362574.854836
[05/15 22:29:34    864s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2166.4M, EPOCH TIME: 1747362574.855292
[05/15 22:29:34    864s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.022, MEM:2106.4M, EPOCH TIME: 1747362574.862379
[05/15 22:29:37    864s] <CMD> zoomBox 276.62950 642.33350 319.05000 582.67950
[05/15 22:30:01    866s] <CMD> getFillerMode -quiet
[05/15 22:30:27    869s] <CMD> addFiller -cell FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 -prefix FILLER
[05/15 22:30:27    869s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/15 22:30:27    869s] Type 'man IMPSP-5217' for more detail.
[05/15 22:30:27    869s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2117.3M, EPOCH TIME: 1747362627.686973
[05/15 22:30:27    869s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2117.3M, EPOCH TIME: 1747362627.689671
[05/15 22:30:27    869s] z: 2, totalTracks: 1
[05/15 22:30:27    869s] z: 4, totalTracks: 1
[05/15 22:30:27    869s] z: 6, totalTracks: 1
[05/15 22:30:27    869s] z: 8, totalTracks: 1
[05/15 22:30:27    869s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 22:30:27    869s] All LLGs are deleted
[05/15 22:30:27    869s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2117.3M, EPOCH TIME: 1747362627.695030
[05/15 22:30:27    869s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:2117.3M, EPOCH TIME: 1747362627.695551
[05/15 22:30:27    869s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2117.3M, EPOCH TIME: 1747362627.696780
[05/15 22:30:27    869s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2117.3M, EPOCH TIME: 1747362627.698159
[05/15 22:30:27    869s] Core basic site is CoreSite
[05/15 22:30:27    869s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2117.3M, EPOCH TIME: 1747362627.724269
[05/15 22:30:27    869s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.020, REAL:0.018, MEM:2117.3M, EPOCH TIME: 1747362627.742110
[05/15 22:30:27    869s] Fast DP-INIT is on for default
[05/15 22:30:27    869s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 22:30:27    869s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.050, REAL:0.054, MEM:2117.3M, EPOCH TIME: 1747362627.752103
[05/15 22:30:27    869s] 
[05/15 22:30:27    869s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 22:30:27    869s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.058, MEM:2117.3M, EPOCH TIME: 1747362627.754910
[05/15 22:30:27    869s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2117.3M, EPOCH TIME: 1747362627.755021
[05/15 22:30:27    869s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2117.3M, EPOCH TIME: 1747362627.755089
[05/15 22:30:27    869s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2117.3MB).
[05/15 22:30:27    869s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.070, MEM:2117.3M, EPOCH TIME: 1747362627.759306
[05/15 22:30:27    869s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2117.3M, EPOCH TIME: 1747362627.759409
[05/15 22:30:27    869s]   Signal wire search tree: 56915 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 22:30:27    869s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.020, REAL:0.025, MEM:2117.3M, EPOCH TIME: 1747362627.784789
[05/15 22:30:27    869s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2117.3M, EPOCH TIME: 1747362627.798329
[05/15 22:30:27    869s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2117.3M, EPOCH TIME: 1747362627.798498
[05/15 22:30:27    869s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2117.3M, EPOCH TIME: 1747362627.799415
[05/15 22:30:27    869s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2117.3M, EPOCH TIME: 1747362627.799586
[05/15 22:30:27    869s] AddFiller init all instances time CPU:0.000, REAL:0.001
[05/15 22:30:28    870s] AddFiller main function time CPU:0.431, REAL:0.507
[05/15 22:30:28    870s] Filler instance commit time CPU:0.123, REAL:0.127
[05/15 22:30:28    870s] *INFO: Adding fillers to top-module.
[05/15 22:30:28    870s] *INFO:   Added 3991 filler insts (cell FILL64 / prefix FILLER).
[05/15 22:30:28    870s] *INFO:   Added 255 filler insts (cell FILL32 / prefix FILLER).
[05/15 22:30:28    870s] *INFO:   Added 561 filler insts (cell FILL16 / prefix FILLER).
[05/15 22:30:28    870s] *INFO:   Added 844 filler insts (cell FILL8 / prefix FILLER).
[05/15 22:30:28    870s] *INFO:   Added 1131 filler insts (cell FILL4 / prefix FILLER).
[05/15 22:30:28    870s] *INFO:   Added 1241 filler insts (cell FILL2 / prefix FILLER).
[05/15 22:30:28    870s] *INFO:   Added 1322 filler insts (cell FILL1 / prefix FILLER).
[05/15 22:30:28    870s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.450, REAL:0.514, MEM:2133.3M, EPOCH TIME: 1747362628.313639
[05/15 22:30:28    870s] *INFO: Total 9345 filler insts added - prefix FILLER (CPU: 0:00:00.5).
[05/15 22:30:28    870s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.450, REAL:0.514, MEM:2133.3M, EPOCH TIME: 1747362628.313820
[05/15 22:30:28    870s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2133.3M, EPOCH TIME: 1747362628.313907
[05/15 22:30:28    870s] For 9345 new insts, 9345 new pwr-pin connections were made to global net 'VDD'.
[05/15 22:30:28    870s] 9345 new gnd-pin connections were made to global net 'VSS'.
[05/15 22:30:28    870s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/15 22:30:28    870s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.022, MEM:2133.3M, EPOCH TIME: 1747362628.335917
[05/15 22:30:28    870s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.450, REAL:0.538, MEM:2133.3M, EPOCH TIME: 1747362628.336109
[05/15 22:30:28    870s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.450, REAL:0.538, MEM:2133.3M, EPOCH TIME: 1747362628.336177
[05/15 22:30:28    870s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2133.3M, EPOCH TIME: 1747362628.336393
[05/15 22:30:28    870s] All LLGs are deleted
[05/15 22:30:28    870s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2133.3M, EPOCH TIME: 1747362628.384495
[05/15 22:30:28    870s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.006, MEM:2133.3M, EPOCH TIME: 1747362628.390306
[05/15 22:30:28    870s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.058, MEM:2121.3M, EPOCH TIME: 1747362628.394094
[05/15 22:30:28    870s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.570, REAL:0.707, MEM:2121.3M, EPOCH TIME: 1747362628.394262
[05/15 22:30:31    870s] <CMD> fit
[05/15 22:30:33    870s] <CMD> zoomBox -285.17100 72.55650 1307.61000 819.62150
[05/15 22:30:34    870s] <CMD> zoomBox -161.33100 119.24800 1192.53350 754.25350
[05/15 22:31:46    879s] <CMD> streamOut mcs4.gds -mapFile /CMC/kits/cadence/GPDK045/gpdk045_v_6_0/soce/streamOut.map -libName DesignLib -units 1000 -mode ALL
[05/15 22:31:46    879s] Parse flat map file...
[05/15 22:31:46    879s] Writing GDSII file ...
[05/15 22:31:46    879s] 	****** db unit per micron = 2000 ******
[05/15 22:31:46    879s] 	****** output gds2 file unit per micron = 1000 ******
[05/15 22:31:46    879s] 	****** unit scaling factor = 0.5 ******
[05/15 22:31:46    879s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[05/15 22:31:46    879s] Output for instance
[05/15 22:31:46    879s] Output for bump
[05/15 22:31:46    879s] Output for physical terminals
[05/15 22:31:46    879s] Output for logical terminals
[05/15 22:31:46    879s] Output for regular nets
[05/15 22:31:47    879s] Output for special nets and metal fills
[05/15 22:31:47    879s] Output for via structure generation total number 96
[05/15 22:31:47    879s] Statistics for GDS generated (version 3)
[05/15 22:31:47    879s] ----------------------------------------
[05/15 22:31:47    879s] Stream Out Layer Mapping Information:
[05/15 22:31:47    879s] GDS Layer Number          GDS Layer Name
[05/15 22:31:47    879s] ----------------------------------------
[05/15 22:31:47    879s]     235                          DIEAREA
[05/15 22:31:47    879s]     42                            Metal9
[05/15 22:31:47    879s]     41                              Via8
[05/15 22:31:47    879s]     40                            Metal8
[05/15 22:31:47    879s]     39                              Via7
[05/15 22:31:47    879s]     38                            Metal7
[05/15 22:31:47    879s]     37                              Via6
[05/15 22:31:47    879s]     35                            Metal6
[05/15 22:31:47    879s]     34                              Via5
[05/15 22:31:47    879s]     33                            Metal5
[05/15 22:31:47    879s]     10                              Via2
[05/15 22:31:47    879s]     9                             Metal2
[05/15 22:31:47    879s]     7                             Metal1
[05/15 22:31:47    879s]     31                            Metal4
[05/15 22:31:47    879s]     11                            Metal3
[05/15 22:31:47    879s]     8                               Via1
[05/15 22:31:47    879s]     30                              Via3
[05/15 22:31:47    879s]     32                              Via4
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] Stream Out Information Processed for GDS version 3:
[05/15 22:31:47    879s] Units: 1000 DBU
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] Object                             Count
[05/15 22:31:47    879s] ----------------------------------------
[05/15 22:31:47    879s] Instances                          14258
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] Ports/Pins                             4
[05/15 22:31:47    879s]     metal layer Metal2                 1
[05/15 22:31:47    879s]     metal layer Metal4                 1
[05/15 22:31:47    879s]     metal layer Metal6                 1
[05/15 22:31:47    879s]     metal layer Metal8                 1
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] Nets                               30879
[05/15 22:31:47    879s]     metal layer Metal1              1694
[05/15 22:31:47    879s]     metal layer Metal2             18900
[05/15 22:31:47    879s]     metal layer Metal3              8929
[05/15 22:31:47    879s]     metal layer Metal4              1353
[05/15 22:31:47    879s]     metal layer Metal5                 3
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s]     Via Instances                  26036
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] Special Nets                         948
[05/15 22:31:47    879s]     metal layer Metal1               586
[05/15 22:31:47    879s]     metal layer Metal2               108
[05/15 22:31:47    879s]     metal layer Metal3               158
[05/15 22:31:47    879s]     metal layer Metal4                79
[05/15 22:31:47    879s]     metal layer Metal5                17
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s]     Via Instances                    620
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] Metal Fills                            0
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s]     Via Instances                      0
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] Metal FillOPCs                         0
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s]     Via Instances                      0
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] Metal FillDRCs                         0
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s]     Via Instances                      0
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] Text                                   4
[05/15 22:31:47    879s]     metal layer Metal2                 1
[05/15 22:31:47    879s]     metal layer Metal4                 1
[05/15 22:31:47    879s]     metal layer Metal6                 1
[05/15 22:31:47    879s]     metal layer Metal8                 1
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] Blockages                              0
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] Custom Text                            0
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] Custom Box                             0
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] Trim Metal                             0
[05/15 22:31:47    879s] 
[05/15 22:31:47    879s] ######Streamout is finished!
[05/17 14:15:19  15930s] <CMD> fit
[05/17 14:15:20  15930s] <CMD> deselectAll
[05/17 14:15:33  15932s] <CMD> zoomBox 390.40150 600.00600 748.67350 267.43250
[05/17 14:15:34  15932s] <CMD> zoomBox 459.89500 565.97050 597.49500 353.00700
[05/17 14:15:36  15933s] <CMD> zoomBox 478.41150 526.74050 677.05300 369.82000
[05/17 14:15:37  15933s] <CMD> zoomBox 526.22850 481.77500 606.98300 370.96700
[05/17 14:15:37  15934s] <CMD> zoomBox 518.41050 459.41900 574.62450 392.35100
[05/17 14:15:37  15934s] <CMD> fit
[05/17 14:15:50  15936s] <CMD> zoomBox 50.27000 860.01750 948.21750 64.86550
[05/17 14:16:05  15938s] <CMD> zoomBox 335.91200 584.50450 664.90050 361.30350
[05/17 14:16:09  15939s] <CMD> zoomBox 327.62150 561.33600 649.37000 375.33500
[05/17 14:16:10  15940s] <CMD> fit
[05/17 14:16:12  15940s] <CMD> fit
[05/17 14:16:13  15940s] <CMD> fit
[05/17 15:56:36  16566s] <CMD> man setNanoRouteMode
[05/17 16:32:56  16644s] 
[05/17 16:32:56  16644s] *** Memory Usage v#1 (Current mem = 2125.281M, initial mem = 311.355M) ***
[05/17 16:32:56  16644s] 
[05/17 16:32:56  16644s] *** Summary of all messages that are not suppressed in this session:
[05/17 16:32:56  16644s] Severity  ID               Count  Summary                                  
[05/17 16:32:56  16644s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[05/17 16:32:56  16644s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/17 16:32:56  16644s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/17 16:32:56  16644s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/17 16:32:56  16644s] ERROR     IMPSE-110            1  File '%s' line %s: %s.                   
[05/17 16:32:56  16644s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/17 16:32:56  16644s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[05/17 16:32:56  16644s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[05/17 16:32:56  16644s] ERROR     IMPOGDS-2            1  Cannot open '%s'                         
[05/17 16:32:56  16644s] WARNING   IMPOGDS-250          1  Specified unit is smaller than the one i...
[05/17 16:32:56  16644s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[05/17 16:32:56  16644s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[05/17 16:32:56  16644s] WARNING   IMPDB-2078          54  Output pin %s of instance %s is connecte...
[05/17 16:32:56  16644s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/17 16:32:56  16644s] WARNING   IMPDC-348           90  The output pin %s is connected to power/...
[05/17 16:32:56  16644s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[05/17 16:32:56  16644s] WARNING   IMPSR-1255           2  Cannot find any non 'CLASS CORE' pad pin...
[05/17 16:32:56  16644s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[05/17 16:32:56  16644s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[05/17 16:32:56  16644s] WARNING   IMPSP-5224           2  Option '%s' for command addEndCap is obs...
[05/17 16:32:56  16644s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[05/17 16:32:56  16644s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/17 16:32:56  16644s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/17 16:32:56  16644s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[05/17 16:32:56  16644s] WARNING   IMPSP-5534           3  '%s' and '%s' are using the same endcap ...
[05/17 16:32:56  16644s] ERROR     IMPSP-5106           1  AddEndCap cannot place end cap cells at ...
[05/17 16:32:56  16644s] WARNING   IMPSP-5119           1  AddEndCap is unable to add %s-cap cell (...
[05/17 16:32:56  16644s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[05/17 16:32:56  16644s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[05/17 16:32:56  16644s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[05/17 16:32:56  16644s] WARNING   IMPCCOPT-2406       14  Clock halo disabled on instance '%s'. Cl...
[05/17 16:32:56  16644s] WARNING   IMPCCOPT-2171       11  Unable to get/extract RC parasitics for ...
[05/17 16:32:56  16644s] WARNING   IMPCCOPT-2169       11  Cannot extract parasitics for %s net '%s...
[05/17 16:32:56  16644s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[05/17 16:32:56  16644s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[05/17 16:32:56  16644s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[05/17 16:32:56  16644s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[05/17 16:32:56  16644s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[05/17 16:32:56  16644s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/17 16:32:56  16644s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[05/17 16:32:56  16644s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[05/17 16:32:56  16644s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[05/17 16:32:56  16644s] *** Message Summary: 336 warning(s), 5 error(s)
[05/17 16:32:56  16644s] 
[05/17 16:32:56  16644s] --- Ending "Innovus" (totcpu=4:37:25, real=43:22:18, mem=2125.3M) ---
