Classic Timing Analyzer report for ledwater
Thu Jul 04 19:09:17 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_50M'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+--------------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From         ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------+-----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.813 ns                         ; led_out~reg0 ; led_out   ; clk_50M    ; --       ; 0            ;
; Clock Setup: 'clk_50M'       ; N/A   ; None          ; 120.77 MHz ( period = 8.280 ns ) ; count[2]     ; count[20] ; clk_50M    ; clk_50M  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;              ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_50M         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50M'                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 120.77 MHz ( period = 8.280 ns )                    ; count[2]  ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.571 ns                ;
; N/A                                     ; 121.94 MHz ( period = 8.201 ns )                    ; count[5]  ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.492 ns                ;
; N/A                                     ; 122.85 MHz ( period = 8.140 ns )                    ; count[2]  ; count[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.431 ns                ;
; N/A                                     ; 123.76 MHz ( period = 8.080 ns )                    ; count[3]  ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.371 ns                ;
; N/A                                     ; 124.05 MHz ( period = 8.061 ns )                    ; count[5]  ; count[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 124.25 MHz ( period = 8.048 ns )                    ; count[13] ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 124.92 MHz ( period = 8.005 ns )                    ; count[0]  ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.296 ns                ;
; N/A                                     ; 125.05 MHz ( period = 7.997 ns )                    ; count[2]  ; count[11] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.288 ns                ;
; N/A                                     ; 125.49 MHz ( period = 7.969 ns )                    ; count[2]  ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.260 ns                ;
; N/A                                     ; 125.83 MHz ( period = 7.947 ns )                    ; count[2]  ; count[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.238 ns                ;
; N/A                                     ; 126.29 MHz ( period = 7.918 ns )                    ; count[5]  ; count[11] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.209 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; count[3]  ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.199 ns                ;
; N/A                                     ; 126.57 MHz ( period = 7.901 ns )                    ; count[3]  ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.192 ns                ;
; N/A                                     ; 126.74 MHz ( period = 7.890 ns )                    ; count[5]  ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.181 ns                ;
; N/A                                     ; 126.97 MHz ( period = 7.876 ns )                    ; count[13] ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.167 ns                ;
; N/A                                     ; 127.05 MHz ( period = 7.871 ns )                    ; count[21] ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.162 ns                ;
; N/A                                     ; 127.08 MHz ( period = 7.869 ns )                    ; count[13] ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.160 ns                ;
; N/A                                     ; 127.10 MHz ( period = 7.868 ns )                    ; count[5]  ; count[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.159 ns                ;
; N/A                                     ; 127.15 MHz ( period = 7.865 ns )                    ; count[0]  ; count[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.156 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; count[8]  ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.143 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; count[2]  ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 127.84 MHz ( period = 7.822 ns )                    ; count[2]  ; count[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.113 ns                ;
; N/A                                     ; 127.94 MHz ( period = 7.816 ns )                    ; count[2]  ; count[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.107 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; count[2]  ; count[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.090 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; count[7]  ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.085 ns                ;
; N/A                                     ; 128.39 MHz ( period = 7.789 ns )                    ; count[2]  ; count[24] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.080 ns                ;
; N/A                                     ; 129.05 MHz ( period = 7.749 ns )                    ; count[5]  ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.040 ns                ;
; N/A                                     ; 129.15 MHz ( period = 7.743 ns )                    ; count[5]  ; count[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.034 ns                ;
; N/A                                     ; 129.22 MHz ( period = 7.739 ns )                    ; count[2]  ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.030 ns                ;
; N/A                                     ; 129.25 MHz ( period = 7.737 ns )                    ; count[5]  ; count[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.028 ns                ;
; N/A                                     ; 129.38 MHz ( period = 7.729 ns )                    ; count[22] ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 129.50 MHz ( period = 7.722 ns )                    ; count[0]  ; count[11] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 129.53 MHz ( period = 7.720 ns )                    ; count[5]  ; count[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.011 ns                ;
; N/A                                     ; 129.67 MHz ( period = 7.712 ns )                    ; count[8]  ; count[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.003 ns                ;
; N/A                                     ; 129.70 MHz ( period = 7.710 ns )                    ; count[5]  ; count[24] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 7.001 ns                ;
; N/A                                     ; 129.75 MHz ( period = 7.707 ns )                    ; count[4]  ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.998 ns                ;
; N/A                                     ; 129.89 MHz ( period = 7.699 ns )                    ; count[21] ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.990 ns                ;
; N/A                                     ; 129.92 MHz ( period = 7.697 ns )                    ; count[6]  ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.988 ns                ;
; N/A                                     ; 129.97 MHz ( period = 7.694 ns )                    ; count[0]  ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.985 ns                ;
; N/A                                     ; 130.01 MHz ( period = 7.692 ns )                    ; count[21] ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.983 ns                ;
; N/A                                     ; 130.06 MHz ( period = 7.689 ns )                    ; count[3]  ; count[18] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.980 ns                ;
; N/A                                     ; 130.23 MHz ( period = 7.679 ns )                    ; count[12] ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.970 ns                ;
; N/A                                     ; 130.34 MHz ( period = 7.672 ns )                    ; count[0]  ; count[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.963 ns                ;
; N/A                                     ; 130.50 MHz ( period = 7.663 ns )                    ; count[2]  ; count[10] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.954 ns                ;
; N/A                                     ; 130.55 MHz ( period = 7.660 ns )                    ; count[2]  ; count[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.951 ns                ;
; N/A                                     ; 130.55 MHz ( period = 7.660 ns )                    ; count[5]  ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.951 ns                ;
; N/A                                     ; 130.60 MHz ( period = 7.657 ns )                    ; count[13] ; count[18] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 130.65 MHz ( period = 7.654 ns )                    ; count[7]  ; count[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.945 ns                ;
; N/A                                     ; 131.29 MHz ( period = 7.617 ns )                    ; count[9]  ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.908 ns                ;
; N/A                                     ; 131.79 MHz ( period = 7.588 ns )                    ; count[2]  ; count[8]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 131.86 MHz ( period = 7.584 ns )                    ; count[5]  ; count[10] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.875 ns                ;
; N/A                                     ; 131.87 MHz ( period = 7.583 ns )                    ; count[8]  ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.874 ns                ;
; N/A                                     ; 131.91 MHz ( period = 7.581 ns )                    ; count[5]  ; count[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.872 ns                ;
; N/A                                     ; 132.33 MHz ( period = 7.557 ns )                    ; count[22] ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.848 ns                ;
; N/A                                     ; 132.33 MHz ( period = 7.557 ns )                    ; count[6]  ; count[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.848 ns                ;
; N/A                                     ; 132.40 MHz ( period = 7.553 ns )                    ; count[0]  ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.844 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; count[13] ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.842 ns                ;
; N/A                                     ; 132.45 MHz ( period = 7.550 ns )                    ; count[22] ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.841 ns                ;
; N/A                                     ; 132.49 MHz ( period = 7.548 ns )                    ; count[7]  ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.839 ns                ;
; N/A                                     ; 132.50 MHz ( period = 7.547 ns )                    ; count[0]  ; count[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.838 ns                ;
; N/A                                     ; 132.61 MHz ( period = 7.541 ns )                    ; count[8]  ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.832 ns                ;
; N/A                                     ; 132.61 MHz ( period = 7.541 ns )                    ; count[0]  ; count[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.832 ns                ;
; N/A                                     ; 132.64 MHz ( period = 7.539 ns )                    ; count[12] ; count[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.830 ns                ;
; N/A                                     ; 132.71 MHz ( period = 7.535 ns )                    ; count[4]  ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.826 ns                ;
; N/A                                     ; 132.84 MHz ( period = 7.528 ns )                    ; count[4]  ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.819 ns                ;
; N/A                                     ; 132.91 MHz ( period = 7.524 ns )                    ; count[0]  ; count[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.815 ns                ;
; N/A                                     ; 133.00 MHz ( period = 7.519 ns )                    ; count[8]  ; count[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.810 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; count[0]  ; count[24] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.805 ns                ;
; N/A                                     ; 133.17 MHz ( period = 7.509 ns )                    ; count[5]  ; count[8]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 133.40 MHz ( period = 7.496 ns )                    ; count[2]  ; count[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 133.44 MHz ( period = 7.494 ns )                    ; count[12] ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.785 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; count[15] ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.784 ns                ;
; N/A                                     ; 133.64 MHz ( period = 7.483 ns )                    ; count[7]  ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.774 ns                ;
; N/A                                     ; 133.69 MHz ( period = 7.480 ns )                    ; count[21] ; count[18] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.771 ns                ;
; N/A                                     ; 133.98 MHz ( period = 7.464 ns )                    ; count[0]  ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.755 ns                ;
; N/A                                     ; 134.03 MHz ( period = 7.461 ns )                    ; count[7]  ; count[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.752 ns                ;
; N/A                                     ; 134.17 MHz ( period = 7.453 ns )                    ; count[11] ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.744 ns                ;
; N/A                                     ; 134.32 MHz ( period = 7.445 ns )                    ; count[9]  ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; count[3]  ; div_clk   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.731 ns                ;
; N/A                                     ; 134.43 MHz ( period = 7.439 ns )                    ; count[3]  ; count[11] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.730 ns                ;
; N/A                                     ; 134.44 MHz ( period = 7.438 ns )                    ; count[3]  ; count[0]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 134.44 MHz ( period = 7.438 ns )                    ; count[9]  ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 134.46 MHz ( period = 7.437 ns )                    ; count[11] ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.728 ns                ;
; N/A                                     ; 134.50 MHz ( period = 7.435 ns )                    ; count[14] ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.726 ns                ;
; N/A                                     ; 134.61 MHz ( period = 7.429 ns )                    ; count[3]  ; count[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.720 ns                ;
; N/A                                     ; 134.63 MHz ( period = 7.428 ns )                    ; count[3]  ; count[6]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.719 ns                ;
; N/A                                     ; 134.83 MHz ( period = 7.417 ns )                    ; count[5]  ; count[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.708 ns                ;
; N/A                                     ; 134.88 MHz ( period = 7.414 ns )                    ; count[6]  ; count[11] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.705 ns                ;
; N/A                                     ; 134.93 MHz ( period = 7.411 ns )                    ; count[13] ; count[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.702 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; count[13] ; div_clk   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.699 ns                ;
; N/A                                     ; 135.01 MHz ( period = 7.407 ns )                    ; count[13] ; count[11] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.698 ns                ;
; N/A                                     ; 135.03 MHz ( period = 7.406 ns )                    ; count[13] ; count[0]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.697 ns                ;
; N/A                                     ; 135.06 MHz ( period = 7.404 ns )                    ; count[8]  ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.695 ns                ;
; N/A                                     ; 135.12 MHz ( period = 7.401 ns )                    ; count[2]  ; count[18] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.692 ns                ;
; N/A                                     ; 135.19 MHz ( period = 7.397 ns )                    ; count[13] ; count[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.688 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; count[13] ; count[6]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.687 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; count[8]  ; count[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.685 ns                ;
; N/A                                     ; 135.35 MHz ( period = 7.388 ns )                    ; count[0]  ; count[10] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.679 ns                ;
; N/A                                     ; 135.35 MHz ( period = 7.388 ns )                    ; count[8]  ; count[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.679 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; count[6]  ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.677 ns                ;
; N/A                                     ; 135.41 MHz ( period = 7.385 ns )                    ; count[0]  ; count[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.676 ns                ;
; N/A                                     ; 135.67 MHz ( period = 7.371 ns )                    ; count[8]  ; count[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.662 ns                ;
; N/A                                     ; 135.70 MHz ( period = 7.369 ns )                    ; count[7]  ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.660 ns                ;
; N/A                                     ; 135.70 MHz ( period = 7.369 ns )                    ; count[10] ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.660 ns                ;
; N/A                                     ; 135.80 MHz ( period = 7.364 ns )                    ; count[6]  ; count[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.655 ns                ;
; N/A                                     ; 135.85 MHz ( period = 7.361 ns )                    ; count[8]  ; count[24] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.652 ns                ;
; N/A                                     ; 136.00 MHz ( period = 7.353 ns )                    ; count[15] ; count[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.644 ns                ;
; N/A                                     ; 136.04 MHz ( period = 7.351 ns )                    ; count[1]  ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.642 ns                ;
; N/A                                     ; 136.26 MHz ( period = 7.339 ns )                    ; count[1]  ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.630 ns                ;
; N/A                                     ; 136.28 MHz ( period = 7.338 ns )                    ; count[22] ; count[18] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 136.31 MHz ( period = 7.336 ns )                    ; count[7]  ; count[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.627 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; count[7]  ; count[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.621 ns                ;
; N/A                                     ; 136.57 MHz ( period = 7.322 ns )                    ; count[12] ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.613 ns                ;
; N/A                                     ; 136.57 MHz ( period = 7.322 ns )                    ; count[5]  ; count[18] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.613 ns                ;
; N/A                                     ; 136.69 MHz ( period = 7.316 ns )                    ; count[4]  ; count[18] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.607 ns                ;
; N/A                                     ; 136.71 MHz ( period = 7.315 ns )                    ; count[12] ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 136.74 MHz ( period = 7.313 ns )                    ; count[0]  ; count[8]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.604 ns                ;
; N/A                                     ; 136.74 MHz ( period = 7.313 ns )                    ; count[16] ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.604 ns                ;
; N/A                                     ; 136.74 MHz ( period = 7.313 ns )                    ; count[7]  ; count[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.604 ns                ;
; N/A                                     ; 136.93 MHz ( period = 7.303 ns )                    ; count[7]  ; count[24] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.594 ns                ;
; N/A                                     ; 137.04 MHz ( period = 7.297 ns )                    ; count[11] ; count[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.588 ns                ;
; N/A                                     ; 137.08 MHz ( period = 7.295 ns )                    ; count[14] ; count[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.586 ns                ;
; N/A                                     ; 137.12 MHz ( period = 7.293 ns )                    ; count[2]  ; count[6]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.584 ns                ;
; N/A                                     ; 137.12 MHz ( period = 7.293 ns )                    ; count[6]  ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.584 ns                ;
; N/A                                     ; 137.34 MHz ( period = 7.281 ns )                    ; count[11] ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.572 ns                ;
; N/A                                     ; 137.48 MHz ( period = 7.274 ns )                    ; count[11] ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.565 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; count[6]  ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.536 ns                ;
; N/A                                     ; 138.14 MHz ( period = 7.239 ns )                    ; count[6]  ; count[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.530 ns                ;
; N/A                                     ; 138.26 MHz ( period = 7.233 ns )                    ; count[6]  ; count[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.524 ns                ;
; N/A                                     ; 138.29 MHz ( period = 7.231 ns )                    ; count[21] ; div_clk   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; count[21] ; count[11] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.521 ns                ;
; N/A                                     ; 138.33 MHz ( period = 7.229 ns )                    ; count[21] ; count[0]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 138.33 MHz ( period = 7.229 ns )                    ; count[10] ; count[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; count[0]  ; count[6]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 138.39 MHz ( period = 7.226 ns )                    ; count[9]  ; count[18] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 138.48 MHz ( period = 7.221 ns )                    ; count[0]  ; count[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 138.48 MHz ( period = 7.221 ns )                    ; count[12] ; count[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 138.50 MHz ( period = 7.220 ns )                    ; count[21] ; count[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.511 ns                ;
; N/A                                     ; 138.52 MHz ( period = 7.219 ns )                    ; count[21] ; count[6]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.510 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; count[6]  ; count[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.507 ns                ;
; N/A                                     ; 138.60 MHz ( period = 7.215 ns )                    ; count[12] ; count[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.506 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; count[5]  ; count[6]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.505 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; count[6]  ; count[24] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.497 ns                ;
; N/A                                     ; 138.91 MHz ( period = 7.199 ns )                    ; count[1]  ; count[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 138.93 MHz ( period = 7.198 ns )                    ; count[12] ; count[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.489 ns                ;
; N/A                                     ; 139.04 MHz ( period = 7.192 ns )                    ; count[8]  ; count[18] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.483 ns                ;
; N/A                                     ; 139.12 MHz ( period = 7.188 ns )                    ; count[12] ; count[24] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.479 ns                ;
; N/A                                     ; 139.30 MHz ( period = 7.179 ns )                    ; count[1]  ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.470 ns                ;
; N/A                                     ; 139.37 MHz ( period = 7.175 ns )                    ; count[20] ; count[16] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.466 ns                ;
; N/A                                     ; 139.41 MHz ( period = 7.173 ns )                    ; count[16] ; count[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.464 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; count[1]  ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.463 ns                ;
; N/A                                     ; 139.72 MHz ( period = 7.157 ns )                    ; count[7]  ; count[18] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.448 ns                ;
; N/A                                     ; 139.88 MHz ( period = 7.149 ns )                    ; count[3]  ; count[24] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 139.88 MHz ( period = 7.149 ns )                    ; count[3]  ; count[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 139.90 MHz ( period = 7.148 ns )                    ; count[3]  ; count[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.439 ns                ;
; N/A                                     ; 139.98 MHz ( period = 7.144 ns )                    ; count[3]  ; count[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.435 ns                ;
; N/A                                     ; 140.08 MHz ( period = 7.139 ns )                    ; count[3]  ; count[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.430 ns                ;
; N/A                                     ; 140.15 MHz ( period = 7.135 ns )                    ; count[8]  ; count[11] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 140.33 MHz ( period = 7.126 ns )                    ; count[0]  ; count[18] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 140.51 MHz ( period = 7.117 ns )                    ; count[13] ; count[24] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.408 ns                ;
; N/A                                     ; 140.51 MHz ( period = 7.117 ns )                    ; count[13] ; count[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.408 ns                ;
; N/A                                     ; 140.61 MHz ( period = 7.112 ns )                    ; count[13] ; count[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.403 ns                ;
; N/A                                     ; 140.65 MHz ( period = 7.110 ns )                    ; count[2]  ; count[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.401 ns                ;
; N/A                                     ; 140.71 MHz ( period = 7.107 ns )                    ; count[13] ; count[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.398 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; count[11] ; count[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.395 ns                ;
; N/A                                     ; 140.79 MHz ( period = 7.103 ns )                    ; count[12] ; count[18] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.394 ns                ;
; N/A                                     ; 141.06 MHz ( period = 7.089 ns )                    ; count[22] ; div_clk   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.380 ns                ;
; N/A                                     ; 141.08 MHz ( period = 7.088 ns )                    ; count[22] ; count[11] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.379 ns                ;
; N/A                                     ; 141.10 MHz ( period = 7.087 ns )                    ; count[22] ; count[0]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.378 ns                ;
; N/A                                     ; 141.24 MHz ( period = 7.080 ns )                    ; count[6]  ; count[10] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.371 ns                ;
; N/A                                     ; 141.28 MHz ( period = 7.078 ns )                    ; count[22] ; count[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.369 ns                ;
; N/A                                     ; 141.30 MHz ( period = 7.077 ns )                    ; count[6]  ; count[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.368 ns                ;
; N/A                                     ; 141.30 MHz ( period = 7.077 ns )                    ; count[22] ; count[6]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.368 ns                ;
; N/A                                     ; 141.30 MHz ( period = 7.077 ns )                    ; count[7]  ; count[11] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.368 ns                ;
; N/A                                     ; 141.48 MHz ( period = 7.068 ns )                    ; count[8]  ; count[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.359 ns                ;
; N/A                                     ; 141.50 MHz ( period = 7.067 ns )                    ; count[4]  ; div_clk   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.358 ns                ;
; N/A                                     ; 141.52 MHz ( period = 7.066 ns )                    ; count[4]  ; count[11] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.357 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; count[4]  ; count[0]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.356 ns                ;
; N/A                                     ; 141.60 MHz ( period = 7.062 ns )                    ; count[11] ; count[18] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.353 ns                ;
; N/A                                     ; 141.68 MHz ( period = 7.058 ns )                    ; count[10] ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 141.72 MHz ( period = 7.056 ns )                    ; count[1]  ; count[11] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.347 ns                ;
; N/A                                     ; 141.72 MHz ( period = 7.056 ns )                    ; count[4]  ; count[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.347 ns                ;
; N/A                                     ; 141.74 MHz ( period = 7.055 ns )                    ; count[4]  ; count[6]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; count[10] ; count[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.327 ns                ;
; N/A                                     ; 142.15 MHz ( period = 7.035 ns )                    ; count[15] ; count[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.326 ns                ;
; N/A                                     ; 142.23 MHz ( period = 7.031 ns )                    ; count[5]  ; count[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.322 ns                ;
; N/A                                     ; 142.27 MHz ( period = 7.029 ns )                    ; count[15] ; count[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.320 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; count[15] ; count[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.303 ns                ;
; N/A                                     ; 142.65 MHz ( period = 7.010 ns )                    ; count[7]  ; count[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.301 ns                ;
; N/A                                     ; 142.73 MHz ( period = 7.006 ns )                    ; count[1]  ; count[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.297 ns                ;
; N/A                                     ; 142.76 MHz ( period = 7.005 ns )                    ; count[6]  ; count[8]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.296 ns                ;
; N/A                                     ; 142.80 MHz ( period = 7.003 ns )                    ; count[20] ; count[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.294 ns                ;
; N/A                                     ; 142.82 MHz ( period = 7.002 ns )                    ; count[15] ; count[24] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 142.94 MHz ( period = 6.996 ns )                    ; count[20] ; count[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.287 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; count[11] ; count[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.270 ns                ;
; N/A                                     ; 143.33 MHz ( period = 6.977 ns )                    ; count[9]  ; div_clk   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.268 ns                ;
; N/A                                     ; 143.33 MHz ( period = 6.977 ns )                    ; count[14] ; count[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.268 ns                ;
; N/A                                     ; 143.35 MHz ( period = 6.976 ns )                    ; count[9]  ; count[11] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.267 ns                ;
; N/A                                     ; 143.37 MHz ( period = 6.975 ns )                    ; count[9]  ; count[0]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.266 ns                ;
; N/A                                     ; 143.41 MHz ( period = 6.973 ns )                    ; count[11] ; count[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.264 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 6.813 ns   ; led_out~reg0 ; led_out ; clk_50M    ;
+-------+--------------+------------+--------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jul 04 19:09:16 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ledwater -c ledwater
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_50M" is an undefined clock
Info: Clock "clk_50M" has Internal fmax of 120.77 MHz between source register "count[2]" and destination register "count[20]" (period= 8.28 ns)
    Info: + Longest register to register delay is 7.571 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y2_N1; Fanout = 4; REG Node = 'count[2]'
        Info: 2: + IC(2.033 ns) + CELL(0.747 ns) = 2.780 ns; Loc. = LC_X3_Y2_N5; Fanout = 2; COMB Node = 'Add0~19'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.903 ns; Loc. = LC_X3_Y2_N6; Fanout = 2; COMB Node = 'Add0~15'
        Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.026 ns; Loc. = LC_X3_Y2_N7; Fanout = 2; COMB Node = 'Add0~13'
        Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 3.149 ns; Loc. = LC_X3_Y2_N8; Fanout = 2; COMB Node = 'Add0~11'
        Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 3.548 ns; Loc. = LC_X3_Y2_N9; Fanout = 6; COMB Node = 'Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.246 ns) = 3.794 ns; Loc. = LC_X4_Y2_N4; Fanout = 6; COMB Node = 'Add0~17'
        Info: 8: + IC(0.000 ns) + CELL(0.349 ns) = 4.143 ns; Loc. = LC_X4_Y2_N9; Fanout = 6; COMB Node = 'Add0~33'
        Info: 9: + IC(0.000 ns) + CELL(1.234 ns) = 5.377 ns; Loc. = LC_X5_Y2_N3; Fanout = 1; COMB Node = 'Add0~42'
        Info: 10: + IC(1.603 ns) + CELL(0.591 ns) = 7.571 ns; Loc. = LC_X6_Y2_N7; Fanout = 4; REG Node = 'count[20]'
        Info: Total cell delay = 3.935 ns ( 51.97 % )
        Info: Total interconnect delay = 3.636 ns ( 48.03 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_50M" to destination register is 3.348 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 27; CLK Node = 'clk_50M'
            Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y2_N7; Fanout = 4; REG Node = 'count[20]'
            Info: Total cell delay = 2.081 ns ( 62.16 % )
            Info: Total interconnect delay = 1.267 ns ( 37.84 % )
        Info: - Longest clock path from clock "clk_50M" to source register is 3.348 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 27; CLK Node = 'clk_50M'
            Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y2_N1; Fanout = 4; REG Node = 'count[2]'
            Info: Total cell delay = 2.081 ns ( 62.16 % )
            Info: Total interconnect delay = 1.267 ns ( 37.84 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "clk_50M" to destination pin "led_out" through register "led_out~reg0" is 6.813 ns
    Info: + Longest clock path from clock "clk_50M" to source register is 3.348 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 27; CLK Node = 'clk_50M'
        Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y2_N4; Fanout = 1; REG Node = 'led_out~reg0'
        Info: Total cell delay = 2.081 ns ( 62.16 % )
        Info: Total interconnect delay = 1.267 ns ( 37.84 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 3.089 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y2_N4; Fanout = 1; REG Node = 'led_out~reg0'
        Info: 2: + IC(0.767 ns) + CELL(2.322 ns) = 3.089 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'led_out'
        Info: Total cell delay = 2.322 ns ( 75.17 % )
        Info: Total interconnect delay = 0.767 ns ( 24.83 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 133 megabytes
    Info: Processing ended: Thu Jul 04 19:09:17 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


