// Seed: 900114990
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    output tri1 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri id_6,
    output wand id_7,
    output uwire id_8
);
  logic id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd19
) (
    input tri0 id_0,
    input wand id_1,
    output supply0 id_2,
    input tri1 _id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    output wire id_7,
    output wire id_8
    , id_10
);
  logic id_11;
  wire [-1 : id_3  ==  1] id_12;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_2,
      id_6,
      id_6,
      id_1,
      id_0,
      id_7,
      id_8
  );
  assign modCall_1.id_4 = 0;
endmodule
