/***************************************************************************
 *
 * Copyright 2015-2021 BES.
 * All rights reserved. All unpublished rights reserved.
 *
 * No part of this work may be used or reproduced in any form or by any
 * means, or stored in a database or retrieval system, without prior written
 * permission of BES.
 *
 * Use of this work is governed by a license granted by BES.
 * This work contains confidential and proprietary information of
 * BES. which is protected by copyright, trade secret,
 * trademark and other intellectual property rights.
 *
 ****************************************************************************/
#ifndef __HAL_SDIO_HOST_H__
#define __HAL_SDIO_HOST_H__

#ifdef __cplusplus
extern "C" {
#endif

#include "plat_types.h"
#include "plat_addr_map.h"

enum HAL_SDIO_HOST_ID_T {
    HAL_SDIO_HOST_ID_0 = 0,
#ifdef SDMMC1_BASE
    HAL_SDIO_HOST_ID_1,
#endif

    HAL_SDIO_HOST_ID_NUM,
};

enum HAL_SDIO_FUNC_NUM_T {
    HAL_SDIO_FUNC_0 = 0,
    HAL_SDIO_FUNC_1,
    HAL_SDIO_FUNC_2,
    HAL_SDIO_FUNC_3,
    HAL_SDIO_FUNC_4,
    HAL_SDIO_FUNC_5,
    HAL_SDIO_FUNC_6,
    HAL_SDIO_FUNC_7,
    HAL_SDIO_FUNC_NUM,
};

enum HAL_SDIO_DEVICE_RW {
    HAL_SDIO_DEVICE_READ = 0,
    HAL_SDIO_DEVICE_WRITE,
};

enum HAL_SDIO_BUS_SPEED_MODE {
    HAL_SDIO_BUS_DS_MODE    = 6,
    HAL_SDIO_BUS_HS_MODE    = 7,
    HAL_SDIO_BUS_SDR12_MODE = 0,
    HAL_SDIO_BUS_SDR25_MODE = 1,
    HAL_SDIO_BUS_SDR50_MODE = 2,
    HAL_SDIO_BUS_SDR104_MODE= 3,
    HAL_SDIO_BUS_DDR50_MODE = 4,
};

enum HAL_SDIO_ERR {
    HAL_SDIO_ERR_NONE = 0,
    HAL_SDIO_CMD3_FAIL,
    HAL_SDIO_CMD5_FAIL,
    HAL_SDIO_CMD7_FAIL,
    HAL_SDIO_CMD52_FAIL,
    HAL_SDIO_CMD53_FAIL,
    HAL_SDIO_DMA_IN_USE,
    HAL_SDIO_RESET_FAIL,
    HAL_SDIO_SET_OCR_FAIL,
    HAL_SDIO_RESPONSE_ERR,
    HAL_SDIO_RESPONSE_TIMEOUT,
    HAL_SDIO_DATA0_BUSY,
    HAL_SDIO_STATE_MACHINE_BUSY,
    HAL_SDIO_READ_DATA_ERR,
    HAL_SDIO_FIFO_OVERFLOW,
    HAL_SDIO_SET_ABORT_FAIL,
    HAL_SDIO_READ_DEVICE_ERR,
    HAL_SDIO_BLOCK_SIZE_ZERO,
    HAL_SDIO_GET_VERSION_FAIL,
    HAL_SDIO_FRAME_HEADER_ERR,
    HAL_SDIO_FRAME_LENGTH_ERR,
    HAL_SDIO_FRAME_PAYLOAD_ERR,
    HAL_SDIO_FIRMWARE_HEAD_ERR,
    HAL_SDIO_DEVICE_NO_RESPONSE,
    HAL_SDIO_CMD_SEND_TIMEOUT,
    HAL_SDIO_CMD_START_TIMEOUT,
    HAL_SDIO_INVALID_PARAMETER,
    HAL_SDIO_SET_BUS_SPEED_FAIL,
    HAL_SDIO_GET_BUS_SPEED_FAIL,
    HAL_SDIO_GET_CAPABILITY_FAIL,
    HAL_SDIO_VOLT_SWITCH_FAIL,
    HAL_SDIO_VOLT_SWITCH_TIMEOUT,
    HAL_SDIO_GET_LOAD_CFG_FAIL,
    HAL_SDIO_SET_BUS_WIDTH_FAIL,
    HAL_SDIO_GET_BUS_WIDTH_FAIL,
    HAL_SDIO_ENABLE_INT_EXT_FAIL,
    HAL_SDIO_DISABLE_INT_EXT_FAIL,
    HAL_SDIO_GET_INT_PENDING_FAIL,
    HAL_SDIO_ENABLE_FUNCTION_FAIL,
    HAL_SDIO_INVALID_FUNCTION_NUM,
    HAL_SDIO_DISABLE_FUNCTION_FAIL,
    HAL_SDIO_ENABLE_MASTER_INT_FAIL,
    HAL_SDIO_DISABLE_MASTER_INT_FAIL,
    HAL_SDIO_ENABLE_FUNCTION_INT_FAIL,
    HAL_SDIO_DISABLE_FUNCTION_INT_FAIL,
    HAL_SDIO_GET_FUNC1_RX_BUF_CFG_FAIL,
    HAL_SDIO_ENABLE_FUNC1_INT_TO_DEVICE_FAIL,
};

enum HAL_SDIO_HOST_ERR {
    HAL_SDIO_HOST_RESPONSE_ERR                  = 100,
    HAL_SDIO_HOST_RESPONSE_CRC_ERR              = 101,
    HAL_SDIO_HOST_DATA_CRC_ERR                  = 102,
    HAL_SDIO_HOST_RESPONSE_TIMEOUT_BAR          = 103,
    HAL_SDIO_HOST_DATA_READ_TIMEOUT_BDS         = 104,
    HAL_SDIO_HOST_STARVATION_TIMEOUT            = 105,
    HAL_SDIO_HOST_FIFO_ERR                      = 106,
    HAL_SDIO_HOST_HARDWARE_LOCKED_WRITE_ERR     = 107,
    HAL_SDIO_HOST_START_BIT_ERR                 = 108,
    HAL_SDIO_HOST_READ_END_BIT_ERR_WRITE_NOCRC  = 109,
};

struct HAL_SDIO_HOST_CB_T {
    void (*hal_sdio_host_card_detect)(void);
    void (*hal_sdio_host_signal_voltage_switch)(void);
    void (*hal_sdio_host_error)(enum HAL_SDIO_HOST_ERR error);
    void (*hal_sdio_host_func_int)(enum HAL_SDIO_FUNC_NUM_T func_num);
    void (*hal_sdio_host_dma_tx_done)(uint32_t remain_size, uint32_t error);
    void (*hal_sdio_host_dma_rx_done)(uint32_t remain_size, uint32_t error);
};

enum HAL_SDIO_HOST_BUS_WIDTH {
    HAL_SDIO_HOST_BUS_WIDTH_1 = 1,
    HAL_SDIO_HOST_BUS_WIDTH_4 = 4,
};

struct HAL_SDIO_HOST_CONFIG_T {
    bool dma_en;
    bool ddr_mode;
    bool func_en;       /* enable function 1 ~ N */
    bool send_abort;    /* send an abort once after initialization */
    bool func1_only;    /* only func1 */
    bool async_int_en;  /* sdio asynchronous interrupt */
    bool set_func_blks; /* set function 1 ~ N block size */
    bool volt_switch;   /* cmd11 voltage switch */
    uint16_t block_size;/* function block size, Maximum cannot exceed 1024 */
    uint32_t bus_speed;
    enum HAL_SDIO_HOST_BUS_WIDTH bus_width;
};

enum HAL_SDIO_STATUS {
    HAL_SDIO_STATUS_UN_INIT = 0,
    HAL_SDIO_STATUS_HAS_INIT,
    HAL_SDIO_STATUS_UNKNOWN,
};

enum HAL_SDIO_ERR hal_sdio_host_open(enum HAL_SDIO_HOST_ID_T id, const struct HAL_SDIO_HOST_CONFIG_T *cfg,
                                     struct HAL_SDIO_HOST_CB_T *callback, bool blocking_en);
enum HAL_SDIO_ERR hal_sdio_host_reopen(enum HAL_SDIO_HOST_ID_T id, struct HAL_SDIO_HOST_CB_T *callback);
void hal_sdio_host_close(enum HAL_SDIO_HOST_ID_T id);

enum HAL_SDIO_STATUS hal_sdio_get_host_status(enum HAL_SDIO_HOST_ID_T id);
uint32_t hal_sdio_get_host_speed(enum HAL_SDIO_HOST_ID_T id);
bool hal_sdio_host_get_dma_cfg(enum HAL_SDIO_HOST_ID_T id);
struct HAL_SDIO_HOST_CB_T *hal_sdio_host_get_callback_addr(enum HAL_SDIO_HOST_ID_T id);

enum HAL_SDIO_ERR hal_sdio_reset(enum HAL_SDIO_HOST_ID_T id);
enum HAL_SDIO_ERR hal_sdio_set_func_abort(enum HAL_SDIO_HOST_ID_T id, enum HAL_SDIO_FUNC_NUM_T func_num);

enum HAL_SDIO_ERR hal_sdio_host_send_cmd(enum HAL_SDIO_HOST_ID_T id, uint8_t cmdindex, uint32_t cmdarg,
        uint8_t rsp_type, uint32_t *rsp);
enum HAL_SDIO_ERR hal_sdio_io_rw_direct(enum HAL_SDIO_HOST_ID_T id, enum HAL_SDIO_DEVICE_RW read0_write1, enum HAL_SDIO_FUNC_NUM_T func_num,
                                        uint32_t addr, uint8_t data, uint8_t *rsp);
enum HAL_SDIO_ERR hal_sdio_io_rw_extended(enum HAL_SDIO_HOST_ID_T id, enum HAL_SDIO_DEVICE_RW read0_write1, enum HAL_SDIO_FUNC_NUM_T func_num,
        uint32_t addr, uint8_t *rsp, uint8_t incr_addr, uint8_t *data_buff, uint32_t data_size);

enum HAL_SDIO_ERR hal_sdio_get_cccr_version(enum HAL_SDIO_HOST_ID_T id, uint8_t *cccr_version);
enum HAL_SDIO_ERR hal_sdio_get_sdio_version(enum HAL_SDIO_HOST_ID_T id, uint8_t *sdio_version);
enum HAL_SDIO_ERR hal_sdio_set_device_bus_width(enum HAL_SDIO_HOST_ID_T id, uint8_t bus_width);
enum HAL_SDIO_ERR hal_sdio_get_bus_width(enum HAL_SDIO_HOST_ID_T id, uint8_t *bus_width);
enum HAL_SDIO_ERR hal_sdio_get_cis_ptr(enum HAL_SDIO_HOST_ID_T id, enum HAL_SDIO_FUNC_NUM_T func_num, uint32_t *ptr_addr);
enum HAL_SDIO_ERR hal_sdio_cis_parse(enum HAL_SDIO_HOST_ID_T id, enum HAL_SDIO_FUNC_NUM_T func_num, uint32_t cis_ptr);
enum HAL_SDIO_ERR hal_sdio_enable_func(enum HAL_SDIO_HOST_ID_T id, enum HAL_SDIO_FUNC_NUM_T func_num);
enum HAL_SDIO_ERR hal_sdio_disable_func(enum HAL_SDIO_HOST_ID_T id, enum HAL_SDIO_FUNC_NUM_T func_num);
enum HAL_SDIO_ERR hal_sdio_enable_master_int(enum HAL_SDIO_HOST_ID_T id);
enum HAL_SDIO_ERR hal_sdio_disable_master_int(enum HAL_SDIO_HOST_ID_T id);
enum HAL_SDIO_ERR hal_sdio_enable_func_int(enum HAL_SDIO_HOST_ID_T id, enum HAL_SDIO_FUNC_NUM_T func_num);
enum HAL_SDIO_ERR hal_sdio_disable_func_int(enum HAL_SDIO_HOST_ID_T id, enum HAL_SDIO_FUNC_NUM_T func_num);
enum HAL_SDIO_ERR hal_sdio_set_block_size(enum HAL_SDIO_HOST_ID_T id, enum HAL_SDIO_FUNC_NUM_T func_num, uint16_t block_size);
enum HAL_SDIO_ERR hal_sdio_get_block_size(enum HAL_SDIO_HOST_ID_T id, enum HAL_SDIO_FUNC_NUM_T func_num, uint16_t *block_size);
enum HAL_SDIO_ERR hal_sdio_get_int_pending(enum HAL_SDIO_HOST_ID_T id, uint8_t *int_pending);
enum HAL_SDIO_ERR hal_sdio_enable_asyn_int(enum HAL_SDIO_HOST_ID_T id);
enum HAL_SDIO_ERR hal_sdio_disable_asyn_int(enum HAL_SDIO_HOST_ID_T id);
enum HAL_SDIO_ERR hal_sdio_set_bus_speed(enum HAL_SDIO_HOST_ID_T id, enum HAL_SDIO_BUS_SPEED_MODE bus_speed);
enum HAL_SDIO_ERR hal_sdio_get_bus_speed(enum HAL_SDIO_HOST_ID_T id, uint8_t *bus_speed);
enum HAL_SDIO_ERR hal_sdio_get_capability(enum HAL_SDIO_HOST_ID_T id, uint8_t *cap);
enum HAL_SDIO_ERR hal_sdio_host_gen_int_to_device(enum HAL_SDIO_HOST_ID_T id);
enum HAL_SDIO_ERR hal_sdio_host_get_func1_rx_buf_cfg(enum HAL_SDIO_HOST_ID_T id, uint8_t *buf_cnt, uint16_t *buf_len);

//Special purpose use
enum HAL_SDIO_ERR hal_sdio_host_check_device_load_ready(enum HAL_SDIO_HOST_ID_T id, uint8_t *status);
enum HAL_SDIO_ERR hal_sdio_host_check_device_rx_success(enum HAL_SDIO_HOST_ID_T id, uint8_t *status);
enum HAL_SDIO_ERR hal_sdio_host_check_device_fw_status(enum HAL_SDIO_HOST_ID_T id, uint32_t *status);

#ifdef __cplusplus
}
#endif

#endif /* __HAL_SDIO_HOST_H__ */

