

================================================================
== Vitis HLS Report for 'decode_block_1_Pipeline_VITIS_LOOP_347_1'
================================================================
* Date:           Tue Jun 18 12:24:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.899 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  0.650 us|  0.650 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_347_1  |      128|      128|         3|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     190|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      68|    -|
|Register             |        -|     -|      150|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      150|     258|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln347_fu_105_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln348_fu_172_p2     |         +|   0|  0|  39|          32|           8|
    |mptr_fu_123_p2          |         +|   0|  0|  17|          10|          10|
    |addr_cmp_fu_146_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln347_fu_99_p2     |      icmp|   0|  0|  15|           7|           8|
    |reuse_select_fu_165_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 190|         122|         125|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |idx34_fu_54              |   9|          2|    7|         14|
    |reuse_addr_reg_fu_46     |   9|          2|   64|        128|
    |reuse_reg_fu_50          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  107|        215|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |IDCTBuff_addr_reg_213        |   8|   0|    9|          1|
    |add_ln348_reg_224            |  32|   0|   32|          0|
    |addr_cmp_reg_219             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln347_reg_209           |   1|   0|    1|          0|
    |idx34_fu_54                  |   7|   0|    7|          0|
    |reuse_addr_reg_fu_46         |  64|   0|   64|          0|
    |reuse_reg_fu_50              |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 150|   0|  151|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_347_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_347_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_347_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_347_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_347_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_347_1|  return value|
|out_buf            |   in|   10|     ap_none|                                   out_buf|        scalar|
|IDCTBuff_address0  |  out|    9|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_ce0       |  out|    1|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_we0       |  out|    1|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_d0        |  out|   32|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_address1  |  out|    9|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_ce1       |  out|    1|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_q1        |   in|   32|   ap_memory|                                  IDCTBuff|         array|
+-------------------+-----+-----+------------+------------------------------------------+--------------+

