<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/uart/dv/env/seq_lib/uart_perf_vseq.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="c1">// performance test with 0 delay to access fifo, less delay to access interrupts</span>
<a name="l-6"></a><span class="k">class</span> <span class="n">uart_perf_vseq</span> <span class="k">extends</span> <span class="n">uart_fifo_full_vseq</span><span class="p">;</span>
<a name="l-7"></a>  <span class="no">`uvm_object_utils</span><span class="p">(</span><span class="n">uart_perf_vseq</span><span class="p">)</span>
<a name="l-8"></a>
<a name="l-9"></a>  <span class="no">`uvm_object_new</span>
<a name="l-10"></a>
<a name="l-11"></a>  <span class="k">constraint</span> <span class="n">dly_to_access_fifo_c</span> <span class="p">{</span>
<a name="l-12"></a>    <span class="n">dly_to_access_fifo</span> <span class="o">==</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-13"></a>  <span class="p">}</span>
<a name="l-14"></a>
<a name="l-15"></a>  <span class="k">constraint</span> <span class="n">dly_to_next_trans_c</span> <span class="p">{</span>
<a name="l-16"></a>    <span class="n">dly_to_next_trans</span> <span class="o">==</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-17"></a>  <span class="p">}</span>
<a name="l-18"></a>
<a name="l-19"></a>  <span class="k">constraint</span> <span class="n">wait_for_idle_c</span> <span class="p">{</span>
<a name="l-20"></a>    <span class="n">wait_for_idle</span> <span class="o">==</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-21"></a>  <span class="p">}</span>
<a name="l-22"></a>
<a name="l-23"></a>  <span class="k">constraint</span> <span class="n">dly_to_access_intr_c</span> <span class="p">{</span>
<a name="l-24"></a>    <span class="n">dly_to_access_intr</span> <span class="k">dist</span> <span class="p">{</span>
<a name="l-25"></a>      <span class="mh">0</span>                   <span class="o">:/</span> <span class="mh">5</span><span class="p">,</span>
<a name="l-26"></a>      <span class="p">[</span><span class="mh">1</span>      <span class="o">:</span><span class="mh">100</span><span class="p">]</span>       <span class="o">:/</span> <span class="mh">4</span><span class="p">,</span>
<a name="l-27"></a>      <span class="p">[</span><span class="mh">101</span>    <span class="o">:</span><span class="mh">10</span><span class="n">_000</span><span class="p">]</span>    <span class="o">:/</span> <span class="mh">1</span>
<a name="l-28"></a>    <span class="p">};</span>
<a name="l-29"></a>  <span class="p">}</span>
<a name="l-30"></a>
<a name="l-31"></a>  <span class="c1">// lower the freq as design freq isn&#39;t precise and agent has precise freq.</span>
<a name="l-32"></a>  <span class="c1">// The delay in this test is small and running too fast will accumulate the diff, which may lead</span>
<a name="l-33"></a>  <span class="c1">// to mis-aligned cycle</span>
<a name="l-34"></a>  <span class="k">constraint</span> <span class="n">baud_rate_extra_c</span> <span class="p">{</span>
<a name="l-35"></a>    <span class="n">baud_rate</span> <span class="o">&lt;=</span> <span class="n">BaudRate230400</span><span class="p">;</span>
<a name="l-36"></a>  <span class="p">}</span>
<a name="l-37"></a>
<a name="l-38"></a><span class="k">endclass</span> <span class="o">:</span> <span class="n">uart_perf_vseq</span>
</pre></div>
</td></tr></table>
  </body>
</html>