$comment
	File created using the following command:
		vcd file Decoder_2x4.msim.vcd -direction
$end
$date
	Thu Apr 04 15:13:13 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module decoder_vhd_vec_tst $end
$var wire 1 ! A [1] $end
$var wire 1 " A [0] $end
$var wire 1 # B [3] $end
$var wire 1 $ B [2] $end
$var wire 1 % B [1] $end
$var wire 1 & B [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_B [3] $end
$var wire 1 1 ww_B [2] $end
$var wire 1 2 ww_B [1] $end
$var wire 1 3 ww_B [0] $end
$var wire 1 4 ww_A [1] $end
$var wire 1 5 ww_A [0] $end
$var wire 1 6 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 7 \A[0]~input_o\ $end
$var wire 1 8 \A[1]~input_o\ $end
$var wire 1 9 \1|b[1]~0_combout\ $end
$var wire 1 : \1|b[1]~1_combout\ $end
$var wire 1 ; \1|b[1]~2_combout\ $end
$var wire 1 < \1|b\ [3] $end
$var wire 1 = \1|b\ [2] $end
$var wire 1 > \1|b\ [1] $end
$var wire 1 ? \1|b\ [0] $end
$var wire 1 @ \1|ALT_INV_b\ [0] $end
$var wire 1 A \ALT_INV_A[1]~input_o\ $end
$var wire 1 B \ALT_INV_A[0]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
1(
x)
1*
1+
1,
1-
1.
1/
x6
07
08
09
0:
0;
1A
1B
0!
0"
00
01
02
13
04
05
x<
x=
x>
0?
1@
0#
0$
0%
1&
$end
#100000
1"
15
17
0B
1;
1?
0@
12
03
1%
0&
#200000
0"
1!
05
14
18
07
1B
0A
1:
0;
02
11
0%
1$
#300000
1"
15
17
0B
19
0:
01
10
0$
1#
#400000
0"
0!
05
04
08
07
1B
1A
09
0?
1@
00
13
0#
1&
#500000
1"
15
17
0B
1;
1?
0@
12
03
1%
0&
#600000
0"
1!
05
14
18
07
1B
0A
1:
0;
02
11
0%
1$
#700000
1"
15
17
0B
19
0:
01
10
0$
1#
#800000
0"
0!
05
04
08
07
1B
1A
09
0?
1@
00
13
0#
1&
#900000
1"
15
17
0B
1;
1?
0@
12
03
1%
0&
#1000000
