

================================================================
== Vivado HLS Report for 'subconv_3x3_16_no_re'
================================================================
* Date:           Thu Dec 13 17:50:47 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  774961|  774961|  774961|  774961|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  774960|  774960|     32290|          -|          -|    24|    no    |
        | + Loop 1.1              |   32288|   32288|      2018|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    2016|    2016|       126|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |     117|     117|        39|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      36|      36|        12|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     562|    266|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    214|
|Register         |        -|      -|     396|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1306|   1191|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U32  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fmulcud_x_U33  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  348|  711|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_6_fu_194_p2       |     +    |      0|  20|  10|           5|           1|
    |h_6_fu_308_p2        |     +    |      0|  20|  10|           5|           1|
    |m_6_fu_320_p2        |     +    |      0|  11|   8|           2|           1|
    |n_6_fu_400_p2        |     +    |      0|  11|   8|           2|           1|
    |tmp1_fu_335_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp2_fu_415_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp_49_fu_345_p2     |     +    |      0|  20|  10|           5|           5|
    |tmp_52_fu_425_p2     |     +    |      0|  20|  10|           5|           5|
    |tmp_85_fu_233_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_88_fu_271_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_89_fu_296_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_90_fu_452_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_91_fu_330_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_93_fu_355_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_94_fu_388_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_95_fu_410_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_96_fu_435_p2     |     +    |      0|  47|  19|          14|          14|
    |w_6_fu_457_p2        |     +    |      0|  20|  10|           5|           1|
    |tmp_87_fu_251_p2     |     -    |      0|  29|  13|           8|           8|
    |tmp_92_fu_365_p2     |     -    |      0|  32|  14|           9|           9|
    |exitcond1_fu_314_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond2_fu_302_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond3_fu_261_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond4_fu_188_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond_fu_394_p2   |   icmp   |      0|   0|   1|           2|           2|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 562| 266|         173|         159|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  121|         26|    1|         26|
    |co_reg_97      |    9|          2|    5|         10|
    |grp_fu_178_p0  |   15|          3|   32|         96|
    |grp_fu_178_p1  |   15|          3|   32|         96|
    |h_reg_108      |    9|          2|    5|         10|
    |m_reg_144      |    9|          2|    2|          4|
    |n_reg_167      |    9|          2|    2|          4|
    |sum_1_reg_155  |    9|          2|   32|         64|
    |sum_reg_132    |    9|          2|   32|         64|
    |w_reg_120      |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  214|         46|  148|        384|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  25|   0|   25|          0|
    |bias_addr_reg_486     |   5|   0|    5|          0|
    |bias_load_reg_585     |  32|   0|   32|          0|
    |co_6_reg_470          |   5|   0|    5|          0|
    |co_reg_97             |   5|   0|    5|          0|
    |h_reg_108             |   5|   0|    5|          0|
    |input_load_reg_570    |  32|   0|   32|          0|
    |m_6_reg_510           |   2|   0|    2|          0|
    |m_reg_144             |   2|   0|    2|          0|
    |n_6_reg_540           |   2|   0|    2|          0|
    |n_reg_167             |   2|   0|    2|          0|
    |result_reg_600        |  32|   0|   32|          0|
    |sum_1_reg_155         |  32|   0|   32|          0|
    |sum_reg_132           |  32|   0|   32|          0|
    |tmp_119_cast_reg_481  |   9|   0|    9|          0|
    |tmp_54_reg_575        |  32|   0|   32|          0|
    |tmp_85_reg_475        |   9|   0|   10|          1|
    |tmp_89_reg_494        |  13|   0|   14|          1|
    |tmp_90_reg_590        |  14|   0|   14|          0|
    |tmp_91_reg_515        |   9|   0|    9|          0|
    |tmp_92_reg_527        |   9|   0|    9|          0|
    |tmp_93_reg_521        |  10|   0|   10|          0|
    |tmp_94_reg_532        |  13|   0|   14|          1|
    |tmp_95_reg_545        |   9|   0|    9|          0|
    |tmp_96_reg_550        |  14|   0|   14|          0|
    |w_6_reg_595           |   5|   0|    5|          0|
    |w_reg_120             |   5|   0|    5|          0|
    |weight_load_reg_565   |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 396|   0|  399|          3|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|input_r_address0   | out |   13|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   32|  ap_memory |        input_r       |     array    |
|weight_address0    | out |    8|  ap_memory |        weight        |     array    |
|weight_ce0         | out |    1|  ap_memory |        weight        |     array    |
|weight_q0          |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0      | out |    5|  ap_memory |         bias         |     array    |
|bias_ce0           | out |    1|  ap_memory |         bias         |     array    |
|bias_q0            |  in |   32|  ap_memory |         bias         |     array    |
|output_r_address0  | out |   13|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   32|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 25
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	19  / (exitcond1)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	7  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_26 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:206
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_6, %.loopexit.loopexit ]

ST_2: exitcond4 (8)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:206
.loopexit:1  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_6 (10)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:206
.loopexit:3  %co_6 = add i5 %co, 1

ST_2: StgValue_31 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:206
.loopexit:4  br i1 %exitcond4, label %4, label %.preheader7.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader7.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:206
.preheader7.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:206
.preheader7.preheader:2  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl1_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:206
.preheader7.preheader:3  %p_shl1_cast = zext i9 %tmp_s to i10

ST_2: tmp_84 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:206
.preheader7.preheader:4  %tmp_84 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl2_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader7.preheader:5  %p_shl2_cast = zext i6 %tmp_84 to i10

ST_2: tmp_85 (19)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader7.preheader:6  %tmp_85 = add i10 %p_shl2_cast, %p_shl1_cast

ST_2: tmp_86 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:206
.preheader7.preheader:7  %tmp_86 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader7.preheader:8  %p_shl_cast = zext i7 %tmp_86 to i8

ST_2: tmp_87 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader7.preheader:9  %tmp_87 = sub i8 %p_shl_cast, %tmp_cast

ST_2: tmp_119_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader7.preheader:10  %tmp_119_cast = sext i8 %tmp_87 to i9

ST_2: bias_addr (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:215
.preheader7.preheader:11  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_44 (25)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:207
.preheader7.preheader:12  br label %.preheader7

ST_2: StgValue_45 (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:220
:0  ret void


 <State 3>: 4.67ns
ST_3: h (27)  [1/1] 0.00ns
.preheader7:0  %h = phi i5 [ %h_6, %3 ], [ 1, %.preheader7.preheader ]

ST_3: exitcond3 (28)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:207
.preheader7:1  %exitcond3 = icmp eq i5 %h, -15

ST_3: empty_34 (29)  [1/1] 0.00ns
.preheader7:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_49 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:207
.preheader7:3  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader

ST_3: tmp_cast_35 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:216
.preheader6.preheader:0  %tmp_cast_35 = zext i5 %h to i10

ST_3: tmp_88 (33)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:216
.preheader6.preheader:1  %tmp_88 = add i10 %tmp_cast_35, %tmp_85

ST_3: p_shl3_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:216
.preheader6.preheader:2  %p_shl3_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_88, i4 0)

ST_3: tmp_48 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:216
.preheader6.preheader:3  %tmp_48 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_88, i1 false)

ST_3: p_shl4_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:216
.preheader6.preheader:4  %p_shl4_cast = zext i11 %tmp_48 to i14

ST_3: tmp_89 (37)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:216
.preheader6.preheader:5  %tmp_89 = add i14 %p_shl3_cast, %p_shl4_cast

ST_3: StgValue_56 (38)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:208
.preheader6.preheader:6  br label %.preheader6

ST_3: StgValue_57 (108)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (40)  [1/1] 0.00ns
.preheader6:0  %w = phi i5 [ %w_6, %2 ], [ 1, %.preheader6.preheader ]

ST_4: exitcond2 (41)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:208
.preheader6:1  %exitcond2 = icmp eq i5 %w, -15

ST_4: empty_36 (42)  [1/1] 0.00ns
.preheader6:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_61 (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:208
.preheader6:3  br i1 %exitcond2, label %3, label %.preheader5.preheader

ST_4: StgValue_62 (45)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:210
.preheader5.preheader:0  br label %.preheader5

ST_4: h_6 (105)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:207
:0  %h_6 = add i5 %h, 1

ST_4: StgValue_64 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:207
:1  br label %.preheader7


 <State 5>: 6.83ns
ST_5: sum (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader5:0  %sum = phi float [ %sum_1, %.preheader5.loopexit ], [ 0.000000e+00, %.preheader5.preheader ]

ST_5: m (48)  [1/1] 0.00ns
.preheader5:1  %m = phi i2 [ %m_6, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

ST_5: exitcond1 (49)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:210
.preheader5:2  %exitcond1 = icmp eq i2 %m, -1

ST_5: empty_37 (50)  [1/1] 0.00ns
.preheader5:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_6 (51)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:210
.preheader5:4  %m_6 = add i2 %m, 1

ST_5: StgValue_70 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:210
.preheader5:5  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_5: tmp_48_cast (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:0  %tmp_48_cast = zext i2 %m to i9

ST_5: tmp_91 (55)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:1  %tmp_91 = add i9 %tmp_119_cast, %tmp_48_cast

ST_5: tmp1 (58)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:4  %tmp1 = add i2 -1, %m

ST_5: tmp1_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:5  %tmp1_cast = sext i2 %tmp1 to i5

ST_5: tmp_49 (60)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:6  %tmp_49 = add i5 %h, %tmp1_cast

ST_5: tmp_50_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:7  %tmp_50_cast = zext i5 %tmp_49 to i10

ST_5: tmp_93 (62)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:8  %tmp_93 = add i10 %tmp_85, %tmp_50_cast

ST_5: bias_load (95)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:215
:0  %bias_load = load float* %bias_addr, align 4


 <State 6>: 2.34ns
ST_6: tmp_50 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212 (grouped into LUT with out node tmp_92)
.preheader.preheader:2  %tmp_50 = shl i9 %tmp_91, 2

ST_6: tmp_92 (57)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:212 (out node of the LUT)
.preheader.preheader:3  %tmp_92 = sub i9 %tmp_50, %tmp_91

ST_6: p_shl5_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:9  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_93, i4 0)

ST_6: tmp_51 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:10  %tmp_51 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_93, i1 false)

ST_6: p_shl6_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:11  %p_shl6_cast = zext i11 %tmp_51 to i14

ST_6: tmp_94 (66)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader.preheader:12  %tmp_94 = add i14 %p_shl6_cast, %p_shl5_cast

ST_6: StgValue_85 (67)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:211
.preheader.preheader:13  br label %.preheader


 <State 7>: 6.85ns
ST_7: sum_1 (69)  [1/1] 0.00ns
.preheader:0  %sum_1 = phi float [ %sum_7, %1 ], [ %sum, %.preheader.preheader ]

ST_7: n (70)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_6, %1 ], [ 0, %.preheader.preheader ]

ST_7: exitcond (71)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:211
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_7: empty_38 (72)  [1/1] 0.00ns
.preheader:3  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_6 (73)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:211
.preheader:4  %n_6 = add i2 %n, 1

ST_7: StgValue_91 (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:211
.preheader:5  br i1 %exitcond, label %.preheader5.loopexit, label %1

ST_7: tmp_51_cast (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:0  %tmp_51_cast = zext i2 %n to i9

ST_7: tmp_95 (77)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:212
:1  %tmp_95 = add i9 %tmp_92, %tmp_51_cast

ST_7: tmp2 (81)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:212
:5  %tmp2 = add i2 %n, -1

ST_7: tmp2_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:6  %tmp2_cast = sext i2 %tmp2 to i5

ST_7: tmp_52 (83)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:212
:7  %tmp_52 = add i5 %w, %tmp2_cast

ST_7: tmp_53_cast (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:8  %tmp_53_cast = zext i5 %tmp_52 to i14

ST_7: tmp_96 (85)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:212
:9  %tmp_96 = add i14 %tmp_94, %tmp_53_cast

ST_7: StgValue_99 (93)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 8>: 3.25ns
ST_8: tmp_132_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:2  %tmp_132_cast = zext i9 %tmp_95 to i64

ST_8: weight_addr (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:3  %weight_addr = getelementptr [216 x float]* %weight, i64 0, i64 %tmp_132_cast

ST_8: weight_load (80)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:212
:4  %weight_load = load float* %weight_addr, align 4

ST_8: tmp_133_cast (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:10  %tmp_133_cast = zext i14 %tmp_96 to i64

ST_8: input_addr (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:11  %input_addr = getelementptr [7776 x float]* %input_r, i64 0, i64 %tmp_133_cast

ST_8: input_load (88)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:212
:12  %input_load = load float* %input_addr, align 4


 <State 9>: 3.25ns
ST_9: weight_load (80)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:212
:4  %weight_load = load float* %weight_addr, align 4

ST_9: input_load (88)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:212
:12  %input_load = load float* %input_addr, align 4


 <State 10>: 5.70ns
ST_10: tmp_54 (89)  [4/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:212
:13  %tmp_54 = fmul float %weight_load, %input_load


 <State 11>: 5.70ns
ST_11: tmp_54 (89)  [3/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:212
:13  %tmp_54 = fmul float %weight_load, %input_load


 <State 12>: 5.70ns
ST_12: tmp_54 (89)  [2/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:212
:13  %tmp_54 = fmul float %weight_load, %input_load


 <State 13>: 5.70ns
ST_13: tmp_54 (89)  [1/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:212
:13  %tmp_54 = fmul float %weight_load, %input_load


 <State 14>: 7.26ns
ST_14: sum_7 (90)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:212
:14  %sum_7 = fadd float %sum_1, %tmp_54


 <State 15>: 7.26ns
ST_15: sum_7 (90)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:212
:14  %sum_7 = fadd float %sum_1, %tmp_54


 <State 16>: 7.26ns
ST_16: sum_7 (90)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:212
:14  %sum_7 = fadd float %sum_1, %tmp_54


 <State 17>: 7.26ns
ST_17: sum_7 (90)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:212
:14  %sum_7 = fadd float %sum_1, %tmp_54


 <State 18>: 7.26ns
ST_18: sum_7 (90)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:212
:14  %sum_7 = fadd float %sum_1, %tmp_54

ST_18: StgValue_117 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:211
:15  br label %.preheader


 <State 19>: 2.32ns
ST_19: bias_load (95)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:215
:0  %bias_load = load float* %bias_addr, align 4


 <State 20>: 7.26ns
ST_20: result (96)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:215
:1  %result = fadd float %sum, %bias_load

ST_20: tmp_47_cast (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:216
:2  %tmp_47_cast = zext i5 %w to i14

ST_20: tmp_90 (98)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:216
:3  %tmp_90 = add i14 %tmp_89, %tmp_47_cast

ST_20: w_6 (102)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:208
:7  %w_6 = add i5 %w, 1


 <State 21>: 7.26ns
ST_21: result (96)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:215
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (96)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:215
:1  %result = fadd float %sum, %bias_load


 <State 23>: 7.26ns
ST_23: result (96)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:215
:1  %result = fadd float %sum, %bias_load


 <State 24>: 7.26ns
ST_24: result (96)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:215
:1  %result = fadd float %sum, %bias_load


 <State 25>: 3.25ns
ST_25: tmp_124_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:216
:4  %tmp_124_cast = zext i14 %tmp_90 to i64

ST_25: output_addr (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:216
:5  %output_addr = getelementptr [7776 x float]* %output_r, i64 0, i64 %tmp_124_cast

ST_25: StgValue_129 (101)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:216
:6  store float %result, float* %output_addr, align 4

ST_25: StgValue_130 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:208
:8  br label %.preheader6



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_26  (br               ) [ 01111111111111111111111111]
co           (phi              ) [ 00100000000000000000000000]
exitcond4    (icmp             ) [ 00111111111111111111111111]
empty        (speclooptripcount) [ 00000000000000000000000000]
co_6         (add              ) [ 01111111111111111111111111]
StgValue_31  (br               ) [ 00000000000000000000000000]
tmp          (zext             ) [ 00000000000000000000000000]
tmp_cast     (zext             ) [ 00000000000000000000000000]
tmp_s        (bitconcatenate   ) [ 00000000000000000000000000]
p_shl1_cast  (zext             ) [ 00000000000000000000000000]
tmp_84       (bitconcatenate   ) [ 00000000000000000000000000]
p_shl2_cast  (zext             ) [ 00000000000000000000000000]
tmp_85       (add              ) [ 00011111111111111111111111]
tmp_86       (bitconcatenate   ) [ 00000000000000000000000000]
p_shl_cast   (zext             ) [ 00000000000000000000000000]
tmp_87       (sub              ) [ 00000000000000000000000000]
tmp_119_cast (sext             ) [ 00011111111111111111111111]
bias_addr    (getelementptr    ) [ 00011111111111111111111111]
StgValue_44  (br               ) [ 00111111111111111111111111]
StgValue_45  (ret              ) [ 00000000000000000000000000]
h            (phi              ) [ 00011111111111111111111111]
exitcond3    (icmp             ) [ 00111111111111111111111111]
empty_34     (speclooptripcount) [ 00000000000000000000000000]
StgValue_49  (br               ) [ 00000000000000000000000000]
tmp_cast_35  (zext             ) [ 00000000000000000000000000]
tmp_88       (add              ) [ 00000000000000000000000000]
p_shl3_cast  (bitconcatenate   ) [ 00000000000000000000000000]
tmp_48       (bitconcatenate   ) [ 00000000000000000000000000]
p_shl4_cast  (zext             ) [ 00000000000000000000000000]
tmp_89       (add              ) [ 00001111111111111111111111]
StgValue_56  (br               ) [ 00111111111111111111111111]
StgValue_57  (br               ) [ 01111111111111111111111111]
w            (phi              ) [ 00001111111111111111100000]
exitcond2    (icmp             ) [ 00111111111111111111111111]
empty_36     (speclooptripcount) [ 00000000000000000000000000]
StgValue_61  (br               ) [ 00000000000000000000000000]
StgValue_62  (br               ) [ 00111111111111111111111111]
h_6          (add              ) [ 00111111111111111111111111]
StgValue_64  (br               ) [ 00111111111111111111111111]
sum          (phi              ) [ 00000111111111111111111110]
m            (phi              ) [ 00000100000000000000000000]
exitcond1    (icmp             ) [ 00111111111111111111111111]
empty_37     (speclooptripcount) [ 00000000000000000000000000]
m_6          (add              ) [ 00111111111111111111111111]
StgValue_70  (br               ) [ 00000000000000000000000000]
tmp_48_cast  (zext             ) [ 00000000000000000000000000]
tmp_91       (add              ) [ 00000010000000000000000000]
tmp1         (add              ) [ 00000000000000000000000000]
tmp1_cast    (sext             ) [ 00000000000000000000000000]
tmp_49       (add              ) [ 00000000000000000000000000]
tmp_50_cast  (zext             ) [ 00000000000000000000000000]
tmp_93       (add              ) [ 00000010000000000000000000]
tmp_50       (shl              ) [ 00000000000000000000000000]
tmp_92       (sub              ) [ 00000001111111111110000000]
p_shl5_cast  (bitconcatenate   ) [ 00000000000000000000000000]
tmp_51       (bitconcatenate   ) [ 00000000000000000000000000]
p_shl6_cast  (zext             ) [ 00000000000000000000000000]
tmp_94       (add              ) [ 00000001111111111110000000]
StgValue_85  (br               ) [ 00111111111111111111111111]
sum_1        (phi              ) [ 00111101111111111111111111]
n            (phi              ) [ 00000001000000000000000000]
exitcond     (icmp             ) [ 00111111111111111111111111]
empty_38     (speclooptripcount) [ 00000000000000000000000000]
n_6          (add              ) [ 00111111111111111111111111]
StgValue_91  (br               ) [ 00000000000000000000000000]
tmp_51_cast  (zext             ) [ 00000000000000000000000000]
tmp_95       (add              ) [ 00000000100000000000000000]
tmp2         (add              ) [ 00000000000000000000000000]
tmp2_cast    (sext             ) [ 00000000000000000000000000]
tmp_52       (add              ) [ 00000000000000000000000000]
tmp_53_cast  (zext             ) [ 00000000000000000000000000]
tmp_96       (add              ) [ 00000000100000000000000000]
StgValue_99  (br               ) [ 00111111111111111111111111]
tmp_132_cast (zext             ) [ 00000000000000000000000000]
weight_addr  (getelementptr    ) [ 00000000010000000000000000]
tmp_133_cast (zext             ) [ 00000000000000000000000000]
input_addr   (getelementptr    ) [ 00000000010000000000000000]
weight_load  (load             ) [ 00000000001111000000000000]
input_load   (load             ) [ 00000000001111000000000000]
tmp_54       (fmul             ) [ 00000000000000111110000000]
sum_7        (fadd             ) [ 00111111111111111111111111]
StgValue_117 (br               ) [ 00111111111111111111111111]
bias_load    (load             ) [ 00000000000000000000111110]
tmp_47_cast  (zext             ) [ 00000000000000000000000000]
tmp_90       (add              ) [ 00000000000000000000011111]
w_6          (add              ) [ 00111000000000000000011111]
result       (fadd             ) [ 00000000000000000000000001]
tmp_124_cast (zext             ) [ 00000000000000000000000000]
output_addr  (getelementptr    ) [ 00000000000000000000000000]
StgValue_129 (store            ) [ 00000000000000000000000000]
StgValue_130 (br               ) [ 00111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="bias_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="5" slack="0"/>
<pin id="54" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="5" slack="3"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="weight_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="9" slack="0"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/8 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/8 "/>
</bind>
</comp>

<comp id="73" class="1004" name="input_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="14" slack="0"/>
<pin id="77" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="13" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 "/>
</bind>
</comp>

<comp id="85" class="1004" name="output_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="14" slack="0"/>
<pin id="89" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/25 "/>
</bind>
</comp>

<comp id="92" class="1004" name="StgValue_129_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="13" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/25 "/>
</bind>
</comp>

<comp id="97" class="1005" name="co_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="1"/>
<pin id="99" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="co_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="h_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="1"/>
<pin id="110" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="h_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="w_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="1"/>
<pin id="122" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="w_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="sum_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="sum_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="32" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="144" class="1005" name="m_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="1"/>
<pin id="146" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="m_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="155" class="1005" name="sum_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="sum_1_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="32" slack="2"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/7 "/>
</bind>
</comp>

<comp id="167" class="1005" name="n_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="1"/>
<pin id="169" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="n_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_7/14 result/20 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_54/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="exitcond4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="co_6_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_6/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_s_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="0" index="1" bw="5" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_shl1_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_84_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_shl2_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_85_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="9" slack="0"/>
<pin id="236" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_85/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_86_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="5" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_86/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_shl_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_87_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_87/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_119_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_119_cast/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="exitcond3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="5" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_cast_35_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_35/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_88_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="1"/>
<pin id="274" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_88/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_shl3_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_48_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="10" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_shl4_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_89_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="14" slack="0"/>
<pin id="298" dir="0" index="1" bw="11" slack="0"/>
<pin id="299" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_89/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="exitcond2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="h_6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="1"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_6/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="exitcond1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="2" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="m_6_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_6/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_48_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_cast/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_91_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="3"/>
<pin id="332" dir="0" index="1" bw="2" slack="0"/>
<pin id="333" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_91/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="2" slack="0"/>
<pin id="338" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp1_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_49_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="2"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_50_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_93_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="3"/>
<pin id="357" dir="0" index="1" bw="5" slack="0"/>
<pin id="358" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_93/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_50_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="1"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_50/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_92_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="0" index="1" bw="9" slack="1"/>
<pin id="368" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_92/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_shl5_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="14" slack="0"/>
<pin id="372" dir="0" index="1" bw="10" slack="1"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_51_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="0"/>
<pin id="379" dir="0" index="1" bw="10" slack="1"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_shl6_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_94_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="0"/>
<pin id="390" dir="0" index="1" bw="14" slack="0"/>
<pin id="391" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_94/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="exitcond_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="0"/>
<pin id="396" dir="0" index="1" bw="2" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="n_6_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_6/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_51_cast_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_cast/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_95_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="1"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_95/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp2_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_52_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="3"/>
<pin id="427" dir="0" index="1" bw="2" slack="0"/>
<pin id="428" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_53_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_96_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="14" slack="1"/>
<pin id="437" dir="0" index="1" bw="5" slack="0"/>
<pin id="438" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_96/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_132_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="1"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_132_cast/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_133_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="14" slack="1"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_133_cast/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_47_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="3"/>
<pin id="450" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47_cast/20 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_90_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="14" slack="4"/>
<pin id="454" dir="0" index="1" bw="5" slack="0"/>
<pin id="455" dir="1" index="2" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_90/20 "/>
</bind>
</comp>

<comp id="457" class="1004" name="w_6_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="3"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_6/20 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_124_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="14" slack="5"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_124_cast/25 "/>
</bind>
</comp>

<comp id="470" class="1005" name="co_6_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_6 "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_85_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="1"/>
<pin id="477" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_119_cast_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="3"/>
<pin id="483" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_119_cast "/>
</bind>
</comp>

<comp id="486" class="1005" name="bias_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="3"/>
<pin id="488" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_89_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="14" slack="4"/>
<pin id="496" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="502" class="1005" name="h_6_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="1"/>
<pin id="504" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_6 "/>
</bind>
</comp>

<comp id="510" class="1005" name="m_6_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_6 "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_91_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="1"/>
<pin id="517" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_91 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_93_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="1"/>
<pin id="523" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_92_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="9" slack="1"/>
<pin id="529" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_94_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="14" slack="1"/>
<pin id="534" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="540" class="1005" name="n_6_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_6 "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_95_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="9" slack="1"/>
<pin id="547" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_96_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="14" slack="1"/>
<pin id="552" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="555" class="1005" name="weight_addr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="1"/>
<pin id="557" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="560" class="1005" name="input_addr_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="13" slack="1"/>
<pin id="562" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="565" class="1005" name="weight_load_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="570" class="1005" name="input_load_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_54_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="580" class="1005" name="sum_7_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_7 "/>
</bind>
</comp>

<comp id="585" class="1005" name="bias_load_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_90_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="14" slack="5"/>
<pin id="592" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="595" class="1005" name="w_6_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="1"/>
<pin id="597" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_6 "/>
</bind>
</comp>

<comp id="600" class="1005" name="result_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="30" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="72"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="143"><net_src comp="136" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="155" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="165"><net_src comp="132" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="155" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="132" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="192"><net_src comp="101" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="101" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="101" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="208"><net_src comp="101" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="101" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="101" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="217" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="101" pin="4"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="205" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="112" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="112" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="271" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="276" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="124" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="108" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="148" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="148" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="46" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="148" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="148" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="108" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="36" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="20" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="38" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="24" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="377" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="370" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="171" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="42" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="171" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="46" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="171" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="171" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="42" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="120" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="440" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="451"><net_src comp="120" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="120" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="16" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="463" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="473"><net_src comp="194" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="478"><net_src comp="233" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="484"><net_src comp="257" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="489"><net_src comp="50" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="497"><net_src comp="296" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="505"><net_src comp="308" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="513"><net_src comp="320" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="518"><net_src comp="330" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="524"><net_src comp="355" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="530"><net_src comp="365" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="535"><net_src comp="388" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="543"><net_src comp="400" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="548"><net_src comp="410" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="553"><net_src comp="435" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="558"><net_src comp="61" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="563"><net_src comp="73" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="568"><net_src comp="68" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="573"><net_src comp="80" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="578"><net_src comp="184" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="583"><net_src comp="178" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="588"><net_src comp="57" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="593"><net_src comp="452" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="598"><net_src comp="457" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="603"><net_src comp="178" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="92" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: weight | {}
	Port: bias | {}
	Port: output_r | {25 }
 - Input state : 
	Port: subconv_3x3_16_no_re : input_r | {8 9 }
	Port: subconv_3x3_16_no_re : weight | {8 9 }
	Port: subconv_3x3_16_no_re : bias | {5 19 }
	Port: subconv_3x3_16_no_re : output_r | {}
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		co_6 : 1
		StgValue_31 : 2
		tmp : 1
		tmp_cast : 1
		tmp_s : 1
		p_shl1_cast : 2
		tmp_84 : 1
		p_shl2_cast : 2
		tmp_85 : 3
		tmp_86 : 1
		p_shl_cast : 2
		tmp_87 : 3
		tmp_119_cast : 4
		bias_addr : 2
	State 3
		exitcond3 : 1
		StgValue_49 : 2
		tmp_cast_35 : 1
		tmp_88 : 2
		p_shl3_cast : 3
		tmp_48 : 3
		p_shl4_cast : 4
		tmp_89 : 5
	State 4
		exitcond2 : 1
		StgValue_61 : 2
	State 5
		exitcond1 : 1
		m_6 : 1
		StgValue_70 : 2
		tmp_48_cast : 1
		tmp_91 : 2
		tmp1 : 1
		tmp1_cast : 2
		tmp_49 : 3
		tmp_50_cast : 4
		tmp_93 : 5
	State 6
		p_shl6_cast : 1
		tmp_94 : 2
	State 7
		exitcond : 1
		n_6 : 1
		StgValue_91 : 2
		tmp_51_cast : 1
		tmp_95 : 2
		tmp2 : 1
		tmp2_cast : 2
		tmp_52 : 3
		tmp_53_cast : 4
		tmp_96 : 5
	State 8
		weight_addr : 1
		weight_load : 2
		input_addr : 1
		input_load : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		tmp_90 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
		output_addr : 1
		StgValue_129 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |     co_6_fu_194     |    0    |    20   |    10   |
|          |    tmp_85_fu_233    |    0    |    32   |    14   |
|          |    tmp_88_fu_271    |    0    |    35   |    15   |
|          |    tmp_89_fu_296    |    0    |    47   |    19   |
|          |      h_6_fu_308     |    0    |    20   |    10   |
|          |      m_6_fu_320     |    0    |    11   |    8    |
|          |    tmp_91_fu_330    |    0    |    29   |    13   |
|          |     tmp1_fu_335     |    0    |    11   |    8    |
|    add   |    tmp_49_fu_345    |    0    |    20   |    10   |
|          |    tmp_93_fu_355    |    0    |    35   |    15   |
|          |    tmp_94_fu_388    |    0    |    47   |    19   |
|          |      n_6_fu_400     |    0    |    11   |    8    |
|          |    tmp_95_fu_410    |    0    |    32   |    14   |
|          |     tmp2_fu_415     |    0    |    11   |    8    |
|          |    tmp_52_fu_425    |    0    |    20   |    10   |
|          |    tmp_96_fu_435    |    0    |    47   |    19   |
|          |    tmp_90_fu_452    |    0    |    47   |    19   |
|          |      w_6_fu_457     |    0    |    20   |    10   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_178     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_184     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|    sub   |    tmp_87_fu_251    |    0    |    26   |    12   |
|          |    tmp_92_fu_365    |    0    |    32   |    14   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond4_fu_188  |    0    |    0    |    2    |
|          |   exitcond3_fu_261  |    0    |    0    |    2    |
|   icmp   |   exitcond2_fu_302  |    0    |    0    |    2    |
|          |   exitcond1_fu_314  |    0    |    0    |    1    |
|          |   exitcond_fu_394   |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_200     |    0    |    0    |    0    |
|          |   tmp_cast_fu_205   |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_217 |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_229 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_247  |    0    |    0    |    0    |
|          |  tmp_cast_35_fu_267 |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_292 |    0    |    0    |    0    |
|   zext   |  tmp_48_cast_fu_326 |    0    |    0    |    0    |
|          |  tmp_50_cast_fu_351 |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_384 |    0    |    0    |    0    |
|          |  tmp_51_cast_fu_406 |    0    |    0    |    0    |
|          |  tmp_53_cast_fu_431 |    0    |    0    |    0    |
|          | tmp_132_cast_fu_440 |    0    |    0    |    0    |
|          | tmp_133_cast_fu_444 |    0    |    0    |    0    |
|          |  tmp_47_cast_fu_448 |    0    |    0    |    0    |
|          | tmp_124_cast_fu_463 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_209    |    0    |    0    |    0    |
|          |    tmp_84_fu_221    |    0    |    0    |    0    |
|          |    tmp_86_fu_239    |    0    |    0    |    0    |
|bitconcatenate|  p_shl3_cast_fu_276 |    0    |    0    |    0    |
|          |    tmp_48_fu_284    |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_370 |    0    |    0    |    0    |
|          |    tmp_51_fu_377    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          | tmp_119_cast_fu_257 |    0    |    0    |    0    |
|   sext   |   tmp1_cast_fu_341  |    0    |    0    |    0    |
|          |   tmp2_cast_fu_421  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    shl   |    tmp_50_fu_360    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   901   |   974   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  bias_addr_reg_486 |    5   |
|  bias_load_reg_585 |   32   |
|    co_6_reg_470    |    5   |
|      co_reg_97     |    5   |
|     h_6_reg_502    |    5   |
|      h_reg_108     |    5   |
| input_addr_reg_560 |   13   |
| input_load_reg_570 |   32   |
|     m_6_reg_510    |    2   |
|      m_reg_144     |    2   |
|     n_6_reg_540    |    2   |
|      n_reg_167     |    2   |
|   result_reg_600   |   32   |
|    sum_1_reg_155   |   32   |
|    sum_7_reg_580   |   32   |
|     sum_reg_132    |   32   |
|tmp_119_cast_reg_481|    9   |
|   tmp_54_reg_575   |   32   |
|   tmp_85_reg_475   |   10   |
|   tmp_89_reg_494   |   14   |
|   tmp_90_reg_590   |   14   |
|   tmp_91_reg_515   |    9   |
|   tmp_92_reg_527   |    9   |
|   tmp_93_reg_521   |   10   |
|   tmp_94_reg_532   |   14   |
|   tmp_95_reg_545   |    9   |
|   tmp_96_reg_550   |   14   |
|     w_6_reg_595    |    5   |
|      w_reg_120     |    5   |
| weight_addr_reg_555|    8   |
| weight_load_reg_565|   32   |
+--------------------+--------+
|        Total       |   432  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_80 |  p0  |   2  |  13  |   26   ||    9    |
|     h_reg_108    |  p0  |   2  |   5  |   10   ||    9    |
|     w_reg_120    |  p0  |   2  |   5  |   10   ||    9    |
|    sum_reg_132   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_178    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_178    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   254  ||  11.116 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   901  |   974  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   432  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   11   |  1333  |  1037  |
+-----------+--------+--------+--------+--------+
