$date
	Tue Mar  4 09:14:51 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module pipe_top_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end

$scope module dut $end
$var wire 1 # clk_i $end
$var wire 1 $ rst_n_i $end
$var reg 32 % pc_next_sel [31:0] $end
$var reg 32 & pc_curr [31:0] $end
$var reg 32 ' pc_next [31:0] $end
$var reg 32 ( instr [31:0] $end
$var reg 32 ) imm_ext_val [31:0] $end
$var reg 7 * opcode [6:0] $end
$var reg 5 + rs1_addr [4:0] $end
$var reg 5 , rs2_addr [4:0] $end
$var reg 5 - rd_addr [4:0] $end
$var reg 3 . func3 [2:0] $end
$var reg 32 / rs1_data [31:0] $end
$var reg 32 0 rs2_data [31:0] $end
$var reg 32 1 wb_data [31:0] $end
$var reg 32 2 sel_a_i [31:0] $end
$var reg 32 3 sel_b_i [31:0] $end
$var reg 32 4 alu_out [31:0] $end
$var reg 32 5 wb_addr_store_type [31:0] $end
$var reg 32 6 wb_data_store_type [31:0] $end
$var reg 32 7 mem_out [31:0] $end
$var reg 32 8 wb_data_load_type [31:0] $end
$var reg 1 9 PC_SEL $end
$var reg 3 : IMM_SEL [2:0] $end
$var reg 1 ; REG_WRITE $end
$var reg 1 < FWD_A $end
$var reg 1 = FWD_B $end
$var reg 1 > A_SEL $end
$var reg 1 ? B_SEL $end
$var reg 4 @ ALU_OP [3:0] $end
$var reg 1 A WE $end
$var reg 2 B WB_SEL [1:0] $end
$var reg 32 C sel_fwd_a_i [31:0] $end
$var reg 32 D sel_fwd_b_i [31:0] $end
$var reg 32 E pc_curr_IF [31:0] $end
$var reg 32 F instr_IF [31:0] $end
$var reg 32 G pc_next_IF [31:0] $end
$var reg 32 H wb_addr_store_type_DE [31:0] $end
$var reg 32 I wb_data_store_type_DE [31:0] $end
$var reg 5 J rd_addr_DE [4:0] $end
$var reg 32 K pc_next_DE [31:0] $end
$var reg 7 L opcode_DE [6:0] $end
$var reg 3 M func3_DE [2:0] $end
$var reg 1 N REG_WRITE_DE $end
$var reg 1 O WE_DE $end
$var reg 1 P WB_SEL_DE $end

$scope begin IF_STAGE $end
$upscope $end

$scope begin DE $end
$upscope $end

$scope module pc_inst $end
$var parameter 32 Q X_LEN $end
$var wire 1 # clk_i $end
$var wire 1 $ rst_n_i $end
$var wire 1 R pc_next_i [31] $end
$var wire 1 S pc_next_i [30] $end
$var wire 1 T pc_next_i [29] $end
$var wire 1 U pc_next_i [28] $end
$var wire 1 V pc_next_i [27] $end
$var wire 1 W pc_next_i [26] $end
$var wire 1 X pc_next_i [25] $end
$var wire 1 Y pc_next_i [24] $end
$var wire 1 Z pc_next_i [23] $end
$var wire 1 [ pc_next_i [22] $end
$var wire 1 \ pc_next_i [21] $end
$var wire 1 ] pc_next_i [20] $end
$var wire 1 ^ pc_next_i [19] $end
$var wire 1 _ pc_next_i [18] $end
$var wire 1 ` pc_next_i [17] $end
$var wire 1 a pc_next_i [16] $end
$var wire 1 b pc_next_i [15] $end
$var wire 1 c pc_next_i [14] $end
$var wire 1 d pc_next_i [13] $end
$var wire 1 e pc_next_i [12] $end
$var wire 1 f pc_next_i [11] $end
$var wire 1 g pc_next_i [10] $end
$var wire 1 h pc_next_i [9] $end
$var wire 1 i pc_next_i [8] $end
$var wire 1 j pc_next_i [7] $end
$var wire 1 k pc_next_i [6] $end
$var wire 1 l pc_next_i [5] $end
$var wire 1 m pc_next_i [4] $end
$var wire 1 n pc_next_i [3] $end
$var wire 1 o pc_next_i [2] $end
$var wire 1 p pc_next_i [1] $end
$var wire 1 q pc_next_i [0] $end
$var reg 32 r pc_o [31:0] $end
$upscope $end

$scope module adder_pc $end
$var parameter 32 s X_LEN $end
$var wire 1 t a_i [31] $end
$var wire 1 u a_i [30] $end
$var wire 1 v a_i [29] $end
$var wire 1 w a_i [28] $end
$var wire 1 x a_i [27] $end
$var wire 1 y a_i [26] $end
$var wire 1 z a_i [25] $end
$var wire 1 { a_i [24] $end
$var wire 1 | a_i [23] $end
$var wire 1 } a_i [22] $end
$var wire 1 ~ a_i [21] $end
$var wire 1 !! a_i [20] $end
$var wire 1 "! a_i [19] $end
$var wire 1 #! a_i [18] $end
$var wire 1 $! a_i [17] $end
$var wire 1 %! a_i [16] $end
$var wire 1 &! a_i [15] $end
$var wire 1 '! a_i [14] $end
$var wire 1 (! a_i [13] $end
$var wire 1 )! a_i [12] $end
$var wire 1 *! a_i [11] $end
$var wire 1 +! a_i [10] $end
$var wire 1 ,! a_i [9] $end
$var wire 1 -! a_i [8] $end
$var wire 1 .! a_i [7] $end
$var wire 1 /! a_i [6] $end
$var wire 1 0! a_i [5] $end
$var wire 1 1! a_i [4] $end
$var wire 1 2! a_i [3] $end
$var wire 1 3! a_i [2] $end
$var wire 1 4! a_i [1] $end
$var wire 1 5! a_i [0] $end
$var wire 1 6! b_i [31] $end
$var wire 1 7! b_i [30] $end
$var wire 1 8! b_i [29] $end
$var wire 1 9! b_i [28] $end
$var wire 1 :! b_i [27] $end
$var wire 1 ;! b_i [26] $end
$var wire 1 <! b_i [25] $end
$var wire 1 =! b_i [24] $end
$var wire 1 >! b_i [23] $end
$var wire 1 ?! b_i [22] $end
$var wire 1 @! b_i [21] $end
$var wire 1 A! b_i [20] $end
$var wire 1 B! b_i [19] $end
$var wire 1 C! b_i [18] $end
$var wire 1 D! b_i [17] $end
$var wire 1 E! b_i [16] $end
$var wire 1 F! b_i [15] $end
$var wire 1 G! b_i [14] $end
$var wire 1 H! b_i [13] $end
$var wire 1 I! b_i [12] $end
$var wire 1 J! b_i [11] $end
$var wire 1 K! b_i [10] $end
$var wire 1 L! b_i [9] $end
$var wire 1 M! b_i [8] $end
$var wire 1 N! b_i [7] $end
$var wire 1 O! b_i [6] $end
$var wire 1 P! b_i [5] $end
$var wire 1 Q! b_i [4] $end
$var wire 1 R! b_i [3] $end
$var wire 1 S! b_i [2] $end
$var wire 1 T! b_i [1] $end
$var wire 1 U! b_i [0] $end
$var reg 32 V! c_o [31:0] $end
$upscope $end

$scope module instr_mem_inst $end
$var parameter 32 W! X_LEN $end
$var wire 1 $ rst_n_i $end
$var wire 1 X! pc_i [31] $end
$var wire 1 Y! pc_i [30] $end
$var wire 1 Z! pc_i [29] $end
$var wire 1 [! pc_i [28] $end
$var wire 1 \! pc_i [27] $end
$var wire 1 ]! pc_i [26] $end
$var wire 1 ^! pc_i [25] $end
$var wire 1 _! pc_i [24] $end
$var wire 1 `! pc_i [23] $end
$var wire 1 a! pc_i [22] $end
$var wire 1 b! pc_i [21] $end
$var wire 1 c! pc_i [20] $end
$var wire 1 d! pc_i [19] $end
$var wire 1 e! pc_i [18] $end
$var wire 1 f! pc_i [17] $end
$var wire 1 g! pc_i [16] $end
$var wire 1 h! pc_i [15] $end
$var wire 1 i! pc_i [14] $end
$var wire 1 j! pc_i [13] $end
$var wire 1 k! pc_i [12] $end
$var wire 1 l! pc_i [11] $end
$var wire 1 m! pc_i [10] $end
$var wire 1 n! pc_i [9] $end
$var wire 1 o! pc_i [8] $end
$var wire 1 p! pc_i [7] $end
$var wire 1 q! pc_i [6] $end
$var wire 1 r! pc_i [5] $end
$var wire 1 s! pc_i [4] $end
$var wire 1 t! pc_i [3] $end
$var wire 1 u! pc_i [2] $end
$var wire 1 v! pc_i [1] $end
$var wire 1 w! pc_i [0] $end
$var reg 32 x! instr_o [31:0] $end
$upscope $end

$scope module imm_ext_inst $end
$var parameter 32 y! X_LEN $end
$var wire 1 z! instr_i [31] $end
$var wire 1 {! instr_i [30] $end
$var wire 1 |! instr_i [29] $end
$var wire 1 }! instr_i [28] $end
$var wire 1 ~! instr_i [27] $end
$var wire 1 !" instr_i [26] $end
$var wire 1 "" instr_i [25] $end
$var wire 1 #" instr_i [24] $end
$var wire 1 $" instr_i [23] $end
$var wire 1 %" instr_i [22] $end
$var wire 1 &" instr_i [21] $end
$var wire 1 '" instr_i [20] $end
$var wire 1 (" instr_i [19] $end
$var wire 1 )" instr_i [18] $end
$var wire 1 *" instr_i [17] $end
$var wire 1 +" instr_i [16] $end
$var wire 1 ," instr_i [15] $end
$var wire 1 -" instr_i [14] $end
$var wire 1 ." instr_i [13] $end
$var wire 1 /" instr_i [12] $end
$var wire 1 0" instr_i [11] $end
$var wire 1 1" instr_i [10] $end
$var wire 1 2" instr_i [9] $end
$var wire 1 3" instr_i [8] $end
$var wire 1 4" instr_i [7] $end
$var wire 1 5" instr_i [6] $end
$var wire 1 6" instr_i [5] $end
$var wire 1 7" instr_i [4] $end
$var wire 1 8" instr_i [3] $end
$var wire 1 9" instr_i [2] $end
$var wire 1 :" instr_i [1] $end
$var wire 1 ;" instr_i [0] $end
$var wire 1 <" IMM_SEL_i [2] $end
$var wire 1 =" IMM_SEL_i [1] $end
$var wire 1 >" IMM_SEL_i [0] $end
$var reg 32 ?" imm_ext_val_o [31:0] $end
$upscope $end

$scope module pipe_controller_inst $end
$var parameter 32 @" X_LEN $end
$var wire 1 A" instr_i [31] $end
$var wire 1 B" instr_i [30] $end
$var wire 1 C" instr_i [29] $end
$var wire 1 D" instr_i [28] $end
$var wire 1 E" instr_i [27] $end
$var wire 1 F" instr_i [26] $end
$var wire 1 G" instr_i [25] $end
$var wire 1 H" instr_i [24] $end
$var wire 1 I" instr_i [23] $end
$var wire 1 J" instr_i [22] $end
$var wire 1 K" instr_i [21] $end
$var wire 1 L" instr_i [20] $end
$var wire 1 M" instr_i [19] $end
$var wire 1 N" instr_i [18] $end
$var wire 1 O" instr_i [17] $end
$var wire 1 P" instr_i [16] $end
$var wire 1 Q" instr_i [15] $end
$var wire 1 R" instr_i [14] $end
$var wire 1 S" instr_i [13] $end
$var wire 1 T" instr_i [12] $end
$var wire 1 U" instr_i [11] $end
$var wire 1 V" instr_i [10] $end
$var wire 1 W" instr_i [9] $end
$var wire 1 X" instr_i [8] $end
$var wire 1 Y" instr_i [7] $end
$var wire 1 Z" instr_i [6] $end
$var wire 1 [" instr_i [5] $end
$var wire 1 \" instr_i [4] $end
$var wire 1 ]" instr_i [3] $end
$var wire 1 ^" instr_i [2] $end
$var wire 1 _" instr_i [1] $end
$var wire 1 `" instr_i [0] $end
$var wire 1 a" rd_addr_i [4] $end
$var wire 1 b" rd_addr_i [3] $end
$var wire 1 c" rd_addr_i [2] $end
$var wire 1 d" rd_addr_i [1] $end
$var wire 1 e" rd_addr_i [0] $end
$var wire 1 f" rs1_addr_i [4] $end
$var wire 1 g" rs1_addr_i [3] $end
$var wire 1 h" rs1_addr_i [2] $end
$var wire 1 i" rs1_addr_i [1] $end
$var wire 1 j" rs1_addr_i [0] $end
$var wire 1 k" rs2_addr_i [4] $end
$var wire 1 l" rs2_addr_i [3] $end
$var wire 1 m" rs2_addr_i [2] $end
$var wire 1 n" rs2_addr_i [1] $end
$var wire 1 o" rs2_addr_i [0] $end
$var wire 1 p" rs1_data_i [31] $end
$var wire 1 q" rs1_data_i [30] $end
$var wire 1 r" rs1_data_i [29] $end
$var wire 1 s" rs1_data_i [28] $end
$var wire 1 t" rs1_data_i [27] $end
$var wire 1 u" rs1_data_i [26] $end
$var wire 1 v" rs1_data_i [25] $end
$var wire 1 w" rs1_data_i [24] $end
$var wire 1 x" rs1_data_i [23] $end
$var wire 1 y" rs1_data_i [22] $end
$var wire 1 z" rs1_data_i [21] $end
$var wire 1 {" rs1_data_i [20] $end
$var wire 1 |" rs1_data_i [19] $end
$var wire 1 }" rs1_data_i [18] $end
$var wire 1 ~" rs1_data_i [17] $end
$var wire 1 !# rs1_data_i [16] $end
$var wire 1 "# rs1_data_i [15] $end
$var wire 1 ## rs1_data_i [14] $end
$var wire 1 $# rs1_data_i [13] $end
$var wire 1 %# rs1_data_i [12] $end
$var wire 1 &# rs1_data_i [11] $end
$var wire 1 '# rs1_data_i [10] $end
$var wire 1 (# rs1_data_i [9] $end
$var wire 1 )# rs1_data_i [8] $end
$var wire 1 *# rs1_data_i [7] $end
$var wire 1 +# rs1_data_i [6] $end
$var wire 1 ,# rs1_data_i [5] $end
$var wire 1 -# rs1_data_i [4] $end
$var wire 1 .# rs1_data_i [3] $end
$var wire 1 /# rs1_data_i [2] $end
$var wire 1 0# rs1_data_i [1] $end
$var wire 1 1# rs1_data_i [0] $end
$var wire 1 2# rs2_data_i [31] $end
$var wire 1 3# rs2_data_i [30] $end
$var wire 1 4# rs2_data_i [29] $end
$var wire 1 5# rs2_data_i [28] $end
$var wire 1 6# rs2_data_i [27] $end
$var wire 1 7# rs2_data_i [26] $end
$var wire 1 8# rs2_data_i [25] $end
$var wire 1 9# rs2_data_i [24] $end
$var wire 1 :# rs2_data_i [23] $end
$var wire 1 ;# rs2_data_i [22] $end
$var wire 1 <# rs2_data_i [21] $end
$var wire 1 =# rs2_data_i [20] $end
$var wire 1 ># rs2_data_i [19] $end
$var wire 1 ?# rs2_data_i [18] $end
$var wire 1 @# rs2_data_i [17] $end
$var wire 1 A# rs2_data_i [16] $end
$var wire 1 B# rs2_data_i [15] $end
$var wire 1 C# rs2_data_i [14] $end
$var wire 1 D# rs2_data_i [13] $end
$var wire 1 E# rs2_data_i [12] $end
$var wire 1 F# rs2_data_i [11] $end
$var wire 1 G# rs2_data_i [10] $end
$var wire 1 H# rs2_data_i [9] $end
$var wire 1 I# rs2_data_i [8] $end
$var wire 1 J# rs2_data_i [7] $end
$var wire 1 K# rs2_data_i [6] $end
$var wire 1 L# rs2_data_i [5] $end
$var wire 1 M# rs2_data_i [4] $end
$var wire 1 N# rs2_data_i [3] $end
$var wire 1 O# rs2_data_i [2] $end
$var wire 1 P# rs2_data_i [1] $end
$var wire 1 Q# rs2_data_i [0] $end
$var reg 1 R# FWD_A_o $end
$var reg 1 S# FWD_B_o $end
$var reg 1 T# PC_SEL_o $end
$var reg 3 U# IMM_SEL_o [2:0] $end
$var reg 1 V# REG_WRITE_o $end
$var reg 1 W# A_SEL_o $end
$var reg 1 X# B_SEL_o $end
$var reg 4 Y# ALU_OP_o [3:0] $end
$var reg 1 Z# WE_o $end
$var reg 2 [# WB_SEL_o [1:0] $end
$var reg 7 \# opcode [6:0] $end
$var reg 3 ]# func3 [2:0] $end
$var reg 7 ^# func7 [6:0] $end
$upscope $end

$scope module reg_file_inst $end
$var parameter 32 _# X_LEN $end
$var wire 1 # clk_i $end
$var wire 1 $ rst_n_i $end
$var wire 1 `# REG_WRITE_i $end
$var wire 1 a# rs1_addr_i [4] $end
$var wire 1 b# rs1_addr_i [3] $end
$var wire 1 c# rs1_addr_i [2] $end
$var wire 1 d# rs1_addr_i [1] $end
$var wire 1 e# rs1_addr_i [0] $end
$var wire 1 f# rs2_addr_i [4] $end
$var wire 1 g# rs2_addr_i [3] $end
$var wire 1 h# rs2_addr_i [2] $end
$var wire 1 i# rs2_addr_i [1] $end
$var wire 1 j# rs2_addr_i [0] $end
$var wire 1 k# rd_addr_i [4] $end
$var wire 1 l# rd_addr_i [3] $end
$var wire 1 m# rd_addr_i [2] $end
$var wire 1 n# rd_addr_i [1] $end
$var wire 1 o# rd_addr_i [0] $end
$var wire 1 p# wb_data_i [31] $end
$var wire 1 q# wb_data_i [30] $end
$var wire 1 r# wb_data_i [29] $end
$var wire 1 s# wb_data_i [28] $end
$var wire 1 t# wb_data_i [27] $end
$var wire 1 u# wb_data_i [26] $end
$var wire 1 v# wb_data_i [25] $end
$var wire 1 w# wb_data_i [24] $end
$var wire 1 x# wb_data_i [23] $end
$var wire 1 y# wb_data_i [22] $end
$var wire 1 z# wb_data_i [21] $end
$var wire 1 {# wb_data_i [20] $end
$var wire 1 |# wb_data_i [19] $end
$var wire 1 }# wb_data_i [18] $end
$var wire 1 ~# wb_data_i [17] $end
$var wire 1 !$ wb_data_i [16] $end
$var wire 1 "$ wb_data_i [15] $end
$var wire 1 #$ wb_data_i [14] $end
$var wire 1 $$ wb_data_i [13] $end
$var wire 1 %$ wb_data_i [12] $end
$var wire 1 &$ wb_data_i [11] $end
$var wire 1 '$ wb_data_i [10] $end
$var wire 1 ($ wb_data_i [9] $end
$var wire 1 )$ wb_data_i [8] $end
$var wire 1 *$ wb_data_i [7] $end
$var wire 1 +$ wb_data_i [6] $end
$var wire 1 ,$ wb_data_i [5] $end
$var wire 1 -$ wb_data_i [4] $end
$var wire 1 .$ wb_data_i [3] $end
$var wire 1 /$ wb_data_i [2] $end
$var wire 1 0$ wb_data_i [1] $end
$var wire 1 1$ wb_data_i [0] $end
$var reg 32 2$ rs1_data_o [31:0] $end
$var reg 32 3$ rs2_data_o [31:0] $end
$var integer 32 4$ i $end
$upscope $end

$scope module alu_inst $end
$var parameter 32 5$ X_LEN $end
$var wire 1 6$ a_i [31] $end
$var wire 1 7$ a_i [30] $end
$var wire 1 8$ a_i [29] $end
$var wire 1 9$ a_i [28] $end
$var wire 1 :$ a_i [27] $end
$var wire 1 ;$ a_i [26] $end
$var wire 1 <$ a_i [25] $end
$var wire 1 =$ a_i [24] $end
$var wire 1 >$ a_i [23] $end
$var wire 1 ?$ a_i [22] $end
$var wire 1 @$ a_i [21] $end
$var wire 1 A$ a_i [20] $end
$var wire 1 B$ a_i [19] $end
$var wire 1 C$ a_i [18] $end
$var wire 1 D$ a_i [17] $end
$var wire 1 E$ a_i [16] $end
$var wire 1 F$ a_i [15] $end
$var wire 1 G$ a_i [14] $end
$var wire 1 H$ a_i [13] $end
$var wire 1 I$ a_i [12] $end
$var wire 1 J$ a_i [11] $end
$var wire 1 K$ a_i [10] $end
$var wire 1 L$ a_i [9] $end
$var wire 1 M$ a_i [8] $end
$var wire 1 N$ a_i [7] $end
$var wire 1 O$ a_i [6] $end
$var wire 1 P$ a_i [5] $end
$var wire 1 Q$ a_i [4] $end
$var wire 1 R$ a_i [3] $end
$var wire 1 S$ a_i [2] $end
$var wire 1 T$ a_i [1] $end
$var wire 1 U$ a_i [0] $end
$var wire 1 V$ b_i [31] $end
$var wire 1 W$ b_i [30] $end
$var wire 1 X$ b_i [29] $end
$var wire 1 Y$ b_i [28] $end
$var wire 1 Z$ b_i [27] $end
$var wire 1 [$ b_i [26] $end
$var wire 1 \$ b_i [25] $end
$var wire 1 ]$ b_i [24] $end
$var wire 1 ^$ b_i [23] $end
$var wire 1 _$ b_i [22] $end
$var wire 1 `$ b_i [21] $end
$var wire 1 a$ b_i [20] $end
$var wire 1 b$ b_i [19] $end
$var wire 1 c$ b_i [18] $end
$var wire 1 d$ b_i [17] $end
$var wire 1 e$ b_i [16] $end
$var wire 1 f$ b_i [15] $end
$var wire 1 g$ b_i [14] $end
$var wire 1 h$ b_i [13] $end
$var wire 1 i$ b_i [12] $end
$var wire 1 j$ b_i [11] $end
$var wire 1 k$ b_i [10] $end
$var wire 1 l$ b_i [9] $end
$var wire 1 m$ b_i [8] $end
$var wire 1 n$ b_i [7] $end
$var wire 1 o$ b_i [6] $end
$var wire 1 p$ b_i [5] $end
$var wire 1 q$ b_i [4] $end
$var wire 1 r$ b_i [3] $end
$var wire 1 s$ b_i [2] $end
$var wire 1 t$ b_i [1] $end
$var wire 1 u$ b_i [0] $end
$var wire 1 v$ alu_op_i [3] $end
$var wire 1 w$ alu_op_i [2] $end
$var wire 1 x$ alu_op_i [1] $end
$var wire 1 y$ alu_op_i [0] $end
$var reg 32 z$ c_o [31:0] $end
$upscope $end

$scope module data_mem_inst $end
$var parameter 32 {$ X_LEN $end
$var wire 1 # clk_i $end
$var wire 1 $ rst_n_i $end
$var wire 1 |$ WE_i $end
$var wire 1 }$ wb_addr_i [31] $end
$var wire 1 ~$ wb_addr_i [30] $end
$var wire 1 !% wb_addr_i [29] $end
$var wire 1 "% wb_addr_i [28] $end
$var wire 1 #% wb_addr_i [27] $end
$var wire 1 $% wb_addr_i [26] $end
$var wire 1 %% wb_addr_i [25] $end
$var wire 1 &% wb_addr_i [24] $end
$var wire 1 '% wb_addr_i [23] $end
$var wire 1 (% wb_addr_i [22] $end
$var wire 1 )% wb_addr_i [21] $end
$var wire 1 *% wb_addr_i [20] $end
$var wire 1 +% wb_addr_i [19] $end
$var wire 1 ,% wb_addr_i [18] $end
$var wire 1 -% wb_addr_i [17] $end
$var wire 1 .% wb_addr_i [16] $end
$var wire 1 /% wb_addr_i [15] $end
$var wire 1 0% wb_addr_i [14] $end
$var wire 1 1% wb_addr_i [13] $end
$var wire 1 2% wb_addr_i [12] $end
$var wire 1 3% wb_addr_i [11] $end
$var wire 1 4% wb_addr_i [10] $end
$var wire 1 5% wb_addr_i [9] $end
$var wire 1 6% wb_addr_i [8] $end
$var wire 1 7% wb_addr_i [7] $end
$var wire 1 8% wb_addr_i [6] $end
$var wire 1 9% wb_addr_i [5] $end
$var wire 1 :% wb_addr_i [4] $end
$var wire 1 ;% wb_addr_i [3] $end
$var wire 1 <% wb_addr_i [2] $end
$var wire 1 =% wb_addr_i [1] $end
$var wire 1 >% wb_addr_i [0] $end
$var wire 1 ?% wb_data_i [31] $end
$var wire 1 @% wb_data_i [30] $end
$var wire 1 A% wb_data_i [29] $end
$var wire 1 B% wb_data_i [28] $end
$var wire 1 C% wb_data_i [27] $end
$var wire 1 D% wb_data_i [26] $end
$var wire 1 E% wb_data_i [25] $end
$var wire 1 F% wb_data_i [24] $end
$var wire 1 G% wb_data_i [23] $end
$var wire 1 H% wb_data_i [22] $end
$var wire 1 I% wb_data_i [21] $end
$var wire 1 J% wb_data_i [20] $end
$var wire 1 K% wb_data_i [19] $end
$var wire 1 L% wb_data_i [18] $end
$var wire 1 M% wb_data_i [17] $end
$var wire 1 N% wb_data_i [16] $end
$var wire 1 O% wb_data_i [15] $end
$var wire 1 P% wb_data_i [14] $end
$var wire 1 Q% wb_data_i [13] $end
$var wire 1 R% wb_data_i [12] $end
$var wire 1 S% wb_data_i [11] $end
$var wire 1 T% wb_data_i [10] $end
$var wire 1 U% wb_data_i [9] $end
$var wire 1 V% wb_data_i [8] $end
$var wire 1 W% wb_data_i [7] $end
$var wire 1 X% wb_data_i [6] $end
$var wire 1 Y% wb_data_i [5] $end
$var wire 1 Z% wb_data_i [4] $end
$var wire 1 [% wb_data_i [3] $end
$var wire 1 \% wb_data_i [2] $end
$var wire 1 ]% wb_data_i [1] $end
$var wire 1 ^% wb_data_i [0] $end
$var reg 32 _% wb_data_o [31:0] $end
$var integer 32 `% i $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b100 %
b0 &
b100 '
b0 (
bx )
bx *
bx +
bx ,
bx -
bx .
b0 /
b0 0
bx 1
b0 2
b0 3
b0 4
b0 5
b0 6
bx 7
bx 8
09
b0 :
0;
0<
0=
0>
0?
b0 @
0A
b0 B
b0 C
b0 D
bx E
bx F
bx G
bx H
bx I
bx J
bx K
bx L
bx M
xN
xO
xP
b0 r
b100 V!
b0 x!
bx ?"
0R#
0S#
0T#
b0 U#
0V#
0W#
0X#
b0 Y#
0Z#
b0 [#
bx \#
bx ]#
bx ^#
b0 2$
b0 3$
b0 z$
bx _%
b100000 Q
b100000 s
b100000 W!
b100000 y!
b100000 @"
b100000 _#
b100000 5$
b100000 {$
b100000 4$
bx `%
0#
0$
0U!
0T!
1S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
0q
0p
1o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
0>"
0="
0<"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
xe"
xd"
xc"
xb"
xa"
xj"
xi"
xh"
xg"
xf"
xo"
xn"
xm"
xl"
xk"
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
x`#
xe#
xd#
xc#
xb#
xa#
xj#
xi#
xh#
xg#
xf#
xo#
xn#
xm#
xl#
xk#
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0y$
0x$
0w$
0v$
x|$
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
$end
#5
1!
1"
1#
1$
bx 2$
bx 3$
bx 0
bx /
bx C
bx D
bx 6
bx 3
bx 2
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
bx z$
bx 4
bx 5
b100 r
b100 G
b0 E
b0 F
b0 H
0N
0O
0P
b0 *
b0 +
b0 ,
b0 -
b0 .
b100 &
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0`#
0|$
b0 ^#
b0 ]#
b0 \#
13!
1u!
0o#
0n#
0m#
0l#
0k#
0o"
0n"
0m"
0l"
0k"
0j#
0i#
0h#
0g#
0f#
0j"
0i"
0h"
0g"
0f"
0e#
0d#
0c#
0b#
0a#
b0 2$
b0 3$
b1100010000000010110011 x!
b1000 V!
b1000 '
b1100010000000010110011 (
b0 0
b0 /
b0 C
b0 D
b0 6
b1000 %
b0 3
b0 2
0o
1n
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
b0 z$
b0 ?"
b0 )
b0 4
b0 5
#10
0!
0#
#15
1!
1#
b1000 r
b1000 G
b100 E
b1100010000000010110011 F
b0 I
b100 K
b0 J
b0 L
b0 M
b110011 *
b10 +
b11 ,
b1 -
b1000 &
0e"
0d"
0c"
0b"
0a"
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
1;"
1:"
17"
16"
14"
1+"
1'"
1&"
1`"
1_"
1\"
1["
1Y"
1P"
1L"
1K"
b110011 \#
03!
12!
0u!
1t!
1o#
1o"
1n"
1j#
1i#
1i"
1d#
b10 2$
b11 3$
b10100001000001000110011 x!
b1100 V!
b1100 '
b10100001000001000110011 (
b11 0
b10 /
b10 C
b11 D
b11 6
b1100 %
b11 3
b10 2
1o
1u$
1t$
1T$
10#
1Q#
1P#
b101 z$
1V#
b11 ?"
b11 )
1;
b101 4
b101 5
#20
0!
0#
#25
1!
1#
b1100 r
b1100 G
b1000 E
b10100001000001000110011 F
b101 H
b11 I
b1000 K
b1 J
b110011 L
1N
b1 +
b101 ,
b100 -
b1100 &
1e"
1^%
1]%
1>%
1<%
04"
12"
1,"
0+"
0&"
1%"
0Y"
1W"
1Q"
0P"
0K"
1J"
1`#
13!
1u!
0o#
1m#
0n"
1m"
0i#
1h#
1j"
0i"
1e#
0d#
b1 2$
1R#
b101 3$
b10000001010000100000011 x!
b10000 V!
b10000 '
b10000001010000100000011 (
b101 0
1<
b1 /
b101 C
b101 D
b101 6
b10000 %
b101 3
b101 2
0o
0n
1m
0t$
1s$
1U$
0T$
1S$
11#
00#
0P#
1O#
0V#
1V#
b1010 z$
b101 ?"
b101 )
b1010 4
b1010 5
#30
0!
0#
#35
1!
1#
b10000 r
b10000 G
b1100 E
b10000001010000100000011 F
b1010 H
b101 I
b1100 K
b100 J
b1010 C
b11 *
b100 ,
b10 -
b10 .
b1010 2
b10000 &
0e"
1c"
0]%
1\%
0>%
1=%
0<%
1;%
07"
06"
13"
02"
1."
0'"
0\"
0["
1X"
0W"
1S"
0L"
b10 ]#
b11 \#
0R#
03!
02!
11!
0u!
0t!
1s!
1n#
0m#
0o"
0j#
bx 3$
1S#
bx x!
b10100 V!
0<
b1 C
b10100 '
bx (
1=
bx 0
bx 6
b1010 D
b10100 %
b1 2
b1010 3
1o
0u$
1t$
0s$
1r$
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
0S$
b1011 z$
0V#
1V#
1X#
b100 ?"
b100 )
1?
b1011 4
b1011 5
b100 3
0t$
1s$
0r$
b101 z$
b101 4
b101 5
#40
0!
0#
#45
1!
1#
b10100 r
b10100 G
b10000 E
bx F
b101 H
bx I
b10000 K
b10 J
b11 L
b10 M
b101 D
bx *
bx +
bx ,
bx -
bx .
b10100 &
1d"
0c"
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
1>%
0=%
1<%
0;%
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
bx ^#
bx ]#
bx \#
0S#
13!
1u!
xo#
xn#
xm#
xl#
xk#
xo"
xn"
xm"
xl"
xk"
xj#
xi#
xh#
xg#
xf#
xj"
xi"
xh"
xg"
xf"
xe#
xd#
xc#
xb#
xa#
bx 2$
xR#
xS#
b11000 V!
x=
bx D
b11000 '
x<
bx /
bx C
b11000 %
bx 2
0o
1n
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
bx z$
0V#
0X#
bx ?"
bx )
0?
0;
0R#
0S#
bx 4
bx 5
0=
0<
bx 3
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
#50
0!
0#
#55
1!
1#
b11000 r
b11000 G
b10100 E
bx H
b10100 K
bx J
bx L
bx M
0N
b11000 &
xe"
xd"
xc"
xb"
xa"
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
0`#
03!
12!
0u!
1t!
b11100 V!
b11100 '
b11100 %
1o
#60
0!
0#
#65
1!
1#
b11100 r
b11100 G
b11000 E
b11000 K
b11100 &
13!
1u!
b100000 V!
b100000 '
b100000 %
0o
0n
0m
1l
#70
0!
0#
#75
1!
1#
b100000 r
b100000 G
b11100 E
b11100 K
b100000 &
03!
02!
01!
10!
0u!
0t!
0s!
1r!
b100100 V!
b100100 '
b100100 %
1o
#80
0!
0#
#85
1!
1#
b100100 r
b100100 G
b100000 E
b100000 K
b100100 &
13!
1u!
b101000 V!
b101000 '
b101000 %
0o
1n
#90
0!
0#
#95
1!
1#
b101000 r
b101000 G
b100100 E
b100100 K
b101000 &
03!
12!
0u!
1t!
b101100 V!
b101100 '
b101100 %
1o
#100
0!
0#
#105
1!
1#
b101100 r
b101100 G
b101000 E
b101000 K
b101100 &
13!
1u!
b110000 V!
b110000 '
b110000 %
0o
0n
1m
#110
0!
0#
#115
1!
1#
b110000 r
b110000 G
b101100 E
b101100 K
b110000 &
03!
02!
11!
0u!
0t!
1s!
b110100 V!
b110100 '
b110100 %
1o
#120
0!
0#
#125
1!
1#
b110100 r
b110100 G
b110000 E
b110000 K
b110100 &
13!
1u!
b111000 V!
b111000 '
b111000 %
0o
1n
#130
0!
0#
#135
1!
1#
b111000 r
b111000 G
b110100 E
b110100 K
b111000 &
03!
12!
0u!
1t!
b111100 V!
b111100 '
b111100 %
1o
#140
0!
0#
#145
1!
1#
b111100 r
b111100 G
b111000 E
b111000 K
b111100 &
13!
1u!
b1000000 V!
b1000000 '
b1000000 %
0o
0n
0m
0l
1k
#150
0!
0#
#155
1!
1#
b1000000 r
b1000000 G
b111100 E
b111100 K
b1000000 &
03!
02!
01!
00!
1/!
0u!
0t!
0s!
0r!
1q!
b1000100 V!
b1000100 '
b1000100 %
1o
#160
0!
0#
#165
1!
1#
b1000100 r
b1000100 G
b1000000 E
b1000000 K
b1000100 &
13!
1u!
b1001000 V!
b1001000 '
b1001000 %
0o
1n
#170
0!
0#
#175
1!
1#
b1001000 r
b1001000 G
b1000100 E
b1000100 K
b1001000 &
03!
12!
0u!
1t!
b1001100 V!
b1001100 '
b1001100 %
1o
#180
0!
0#
#185
1!
1#
b1001100 r
b1001100 G
b1001000 E
b1001000 K
b1001100 &
13!
1u!
b1010000 V!
b1010000 '
b1010000 %
0o
0n
1m
#190
0!
0#
#195
1!
1#
b1010000 r
b1010000 G
b1001100 E
b1001100 K
b1010000 &
03!
02!
11!
0u!
0t!
1s!
b1010100 V!
b1010100 '
b1010100 %
1o
#200
0!
0#
