#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Apr 23 16:50:35 2021
# Process ID: 4572
# Log file: Z:/WorkSpace/Verilog/Young_02_LookaheadAdder_4bit/planAhead_run_1/planAhead.log
# Journal file: Z:/WorkSpace/Verilog/Young_02_LookaheadAdder_4bit/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Z:/WorkSpace/Verilog/Young_02_LookaheadAdder_4bit/pa.fromNetlist.tcl
# create_project -name Young_02_LookaheadAdder_4bit -dir "Z:/WorkSpace/Verilog/Young_02_LookaheadAdder_4bit/planAhead_run_1" -part xc7a100tcsg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "Z:/WorkSpace/Verilog/Young_02_LookaheadAdder_4bit/LookaheadAdder_4bit_M.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {Z:/WorkSpace/Verilog/Young_02_LookaheadAdder_4bit} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "LookaheadAdder_4bit_M.ucf" [current_fileset -constrset]
Adding file 'Z:/WorkSpace/Verilog/Young_02_LookaheadAdder_4bit/LookaheadAdder_4bit_M.ucf' to fileset 'constrs_1'
# add_files [list {LookaheadAdder_4bit_M.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design LookaheadAdder_4bit_M.ngc ...
WARNING:NetListWriters:298 - No output is written to LookaheadAdder_4bit_M.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file LookaheadAdder_4bit_M.edif ...
ngc2edif: Total memory usage is 4314100 kilobytes

Parsing EDIF File [./planAhead_run_1/Young_02_LookaheadAdder_4bit.data/cache/LookaheadAdder_4bit_M_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Young_02_LookaheadAdder_4bit.data/cache/LookaheadAdder_4bit_M_ngc_zx.edif]
Loading clock regions from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [Z:/WorkSpace/Verilog/Young_02_LookaheadAdder_4bit/LookaheadAdder_4bit_M.ucf]
Finished Parsing UCF File [Z:/WorkSpace/Verilog/Young_02_LookaheadAdder_4bit/LookaheadAdder_4bit_M.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f11c56c2
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 881.848 ; gain = 353.074
set_property package_pin "" [get_ports [list  {A[2]}]]
startgroup
set_property package_pin T3 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin U3 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {A[1]}]
endgroup
set_property package_pin "" [get_ports [list  {B[3]}]]
startgroup
set_property package_pin V4 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin T3 [get_ports {A[3]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {A[3]} {A[2]} {A[1]} {A[0]}]]
startgroup
set_property package_pin T4 [get_ports {A[1]}]
endgroup
set_property pulltype PULLDOWN [get_ports [list {A[3]} {A[2]} {A[1]} {A[0]}]]
startgroup
set_property package_pin A1 [get_ports {B[3]}]
endgroup
set_property package_pin "" [get_ports [list  {B[1]}]]
set_property package_pin "" [get_ports [list  {B[2]}]]
startgroup
set_property package_pin R3 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin T6 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin R6 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin U7 [get_ports {B[0]}]
endgroup
set_property package_pin "" [get_ports [list  {F[3]}]]
set_property iostandard LVCMOS33 [get_ports [list {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property pulltype PULLDOWN [get_ports [list {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property package_pin "" [get_ports [list  {F[3]}]]
set_property package_pin "" [get_ports [list  {F[3]}]]
startgroup
set_property package_pin R1 [get_ports {F[3]}]
endgroup
set_property package_pin "" [get_ports [list  {F[1]}]]
startgroup
set_property package_pin P2 [get_ports {F[2]}]
endgroup
startgroup
set_property package_pin K1 [get_ports {F[1]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {F[0]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {F[3]} {F[2]} {F[1]} {F[0]}]]
set_property pulltype PULLDOWN [get_ports [list C0]]
startgroup
set_property package_pin L3 [get_ports C0]
endgroup
set_property package_pin "" [get_ports [list  C4]]
startgroup
set_property package_pin T1 [get_ports C0]
endgroup
startgroup
set_property package_pin G4 [get_ports C4]
endgroup
set_property iostandard LVCMOS33 [get_ports [list C0]]
set_property iostandard LVCMOS33 [get_ports [list C4]]
save_constraints
startgroup
set_property package_pin K1 [get_ports {F[1]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {F[0]}]
endgroup
startgroup
set_property package_pin U9 [get_ports {F[1]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {F[0]}]
endgroup
startgroup
set_property package_pin U7 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin U8 [get_ports C4]
endgroup
save_constraints
startgroup
set_property package_pin T1 [get_ports C0]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See Z:/WorkSpace/Verilog/Young_02_LookaheadAdder_4bit\planAhead_pid4572.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Apr 23 17:01:27 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
