<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>UBFM -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">UBFM</h2><p id="desc">
      <p class="aml">Unsigned Bitfield Move copies any number of low-order bits from a source register into the same number of adjacent bits at any position in the destination register, with zeros in the upper and lower bits.</p>
    </p><p id="desc">This instruction is used by the aliases <a href="lsl_ubfm.html" title="Logical shift left (immediate)">LSL (immediate)</a>, <a href="lsr_ubfm.html" title="Logical shift right (immediate)">LSR (immediate)</a>, <a href="ubfiz_ubfm.html" title="Unsigned bitfield insert in zero">UBFIZ</a>, <a href="ubfx_ubfm.html" title="Unsigned bitfield extract">UBFX</a>, <a href="uxtb_ubfm.html" title="Unsigned extend byte">UXTB</a>, and <a href="uxth_ubfm.html" title="Unsigned extend halfword">UXTH</a>.</p>
    <p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">N</td><td colspan="6" class="lr">immr</td><td colspan="6" class="lr">imms</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td></td><td colspan="2" class="droppedname">opc</td><td colspan="6"></td><td></td><td colspan="6"></td><td colspan="6"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">32-bit<span class="bitdiff"> (sf == 0 &amp;&amp; N == 0)</span></h4><p class="asm-code"><a name="UBFM_32M_bitfield" id="UBFM_32M_bitfield">UBFM  <a href="#wd" title="32-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Wd&gt;</a>, <a href="#wn" title="32-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Wn&gt;</a>, #<a href="#immr" title="Right rotate amount [0-31] (field &quot;immr&quot;)">&lt;immr&gt;</a>, #<a href="#imms" title="Leftmost bit number to be moved from the source [0-31] (field &quot;imms&quot;)">&lt;imms&gt;</a></a></p></div><div class="encoding"><h4 class="encoding">64-bit<span class="bitdiff"> (sf == 1 &amp;&amp; N == 1)</span></h4><p class="asm-code"><a name="UBFM_64M_bitfield" id="UBFM_64M_bitfield">UBFM  <a href="#xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd&gt;</a>, <a href="#xn" title="64-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Xn&gt;</a>, #<a href="#immr_1" title="Right rotate amount [0-63] (field &quot;immr&quot;)">&lt;immr&gt;</a>, #<a href="#imms_1" title="Leftmost bit number to be moved from the source [0-63] (field &quot;imms&quot;)">&lt;imms&gt;</a></a></p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer datasize = if sf == '1' then 64 else 32;

integer R;
bits(datasize) wmask;
bits(datasize) tmask;

if sf == '1' &amp;&amp; N != '1' then <a href="shared_pseudocode.html#impl-shared.ReservedValue.0" title="function: ReservedValue()">ReservedValue</a>();
if sf == '0' &amp;&amp; (N != '0' || immr&lt;5&gt; != '0' || imms&lt;5&gt; != '0') then <a href="shared_pseudocode.html#impl-shared.ReservedValue.0" title="function: ReservedValue()">ReservedValue</a>();

R = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(immr);
(wmask, tmask) = <a href="shared_pseudocode.html#impl-aarch64.DecodeBitMasks.4" title="function: (bits(M), bits(M)) DecodeBitMasks(bit immN, bits(6) imms, bits(6) immr, boolean immediate)">DecodeBitMasks</a>(N, imms, immr, FALSE);</p>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Wd&gt;</td><td><a name="wd" id="wd">
        
          <p class="aml">Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Wn&gt;</td><td><a name="wn" id="wn">
        
          <p class="aml">Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xd&gt;</td><td><a name="xd" id="xd">
        
          <p class="aml">Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xn&gt;</td><td><a name="xn" id="xn">
        
          <p class="aml">Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;immr&gt;</td><td><a name="immr" id="immr">
        
          
        
        
          <p class="aml">For the 32-bit variant: is the right rotate amount, in the range 0 to 31, encoded in the "immr" field.</p>
        
      </a></td></tr><tr><td></td><td><a name="immr_1" id="immr_1">
        
          
        
        
          <p class="aml">For the 64-bit variant: is the right rotate amount, in the range 0 to 63, encoded in the "immr" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;imms&gt;</td><td><a name="imms" id="imms">
        
          
        
        
          <p class="aml">For the 32-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 31, encoded in the "imms" field.</p>
        
      </a></td></tr><tr><td></td><td><a name="imms_1" id="imms_1">
        
          
        
        
          <p class="aml">For the 64-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 63, encoded in the "imms" field.</p>
        
      </a></td></tr></table></div><p class="syntax-notes"></p><a name="aliasconditions" id="aliasconditions"></a><h3 class="aliastable">Alias Conditions</h3><table class="aliastable"><thead><tr><th>Alias</th><th>Of variant</th><th>Is preferred when</th></tr></thead><tbody><tr><td><a href="lsl_ubfm.html" title="Logical shift left (immediate)">LSL (immediate)</a></td><td class="notfirst">32-bit</td><td class="notfirst"><span class="pseudocode">imms != '011111' &amp;&amp; imms + 1 == immr</span></td></tr><tr><td><a href="lsl_ubfm.html" title="Logical shift left (immediate)">LSL (immediate)</a></td><td class="notfirst">64-bit</td><td class="notfirst"><span class="pseudocode">imms != '111111' &amp;&amp; imms + 1 == immr</span></td></tr><tr><td><a href="lsr_ubfm.html" title="Logical shift right (immediate)">LSR (immediate)</a></td><td class="notfirst">32-bit</td><td class="notfirst"><span class="pseudocode">imms == '011111'</span></td></tr><tr><td><a href="lsr_ubfm.html" title="Logical shift right (immediate)">LSR (immediate)</a></td><td class="notfirst">64-bit</td><td class="notfirst"><span class="pseudocode">imms == '111111'</span></td></tr><tr><td><a href="ubfiz_ubfm.html" title="Unsigned bitfield insert in zero">UBFIZ</a></td><td class="notfirst"></td><td class="notfirst"><span class="pseudocode"><a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imms) &lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(immr)</span></td></tr><tr><td><a href="ubfx_ubfm.html" title="Unsigned bitfield extract">UBFX</a></td><td class="notfirst"></td><td class="notfirst"><span class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.BFXPreferred.4" title="function: boolean BFXPreferred(bit sf, bit uns, bits(6) imms, bits(6) immr)">BFXPreferred</a>(sf, opc&lt;1&gt;, imms, immr)</span></td></tr><tr><td><a href="uxtb_ubfm.html" title="Unsigned extend byte">UXTB</a></td><td class="notfirst"></td><td class="notfirst"><span class="pseudocode">immr == '000000' &amp;&amp; imms == '000111'</span></td></tr><tr><td><a href="uxth_ubfm.html" title="Unsigned extend halfword">UXTH</a></td><td class="notfirst"></td><td class="notfirst"><span class="pseudocode">immr == '000000' &amp;&amp; imms == '001111'</span></td></tr></tbody></table>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">bits(datasize) src = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[n];

// perform bitfield move on low bits
bits(datasize) bot = <a href="shared_pseudocode.html#impl-shared.ROR.2" title="function: bits(N) ROR(bits(N) x, integer shift)">ROR</a>(src, R) AND wmask;

// combine extension bits and result bits
<a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[d] = bot AND tmask;</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p></body></html>
