// Seed: 3484287853
module module_0 (
    output wand module_0,
    input supply1 id_1,
    output tri0 id_2,
    input wand id_3,
    output supply0 id_4
    , id_18,
    input tri1 id_5,
    output wire id_6
    , id_19,
    output uwire id_7,
    input wand id_8,
    input wand id_9,
    output tri id_10
    , id_20,
    output tri0 id_11,
    input wire id_12,
    input wor id_13,
    input wor id_14,
    input tri1 id_15,
    input tri0 id_16
);
  generate
    assign id_2 = 1;
  endgenerate
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input supply1 id_2,
    input logic id_3,
    output tri0 id_4,
    input supply0 id_5,
    input wand id_6,
    input wire id_7,
    output tri0 id_8,
    output tri1 id_9,
    output wand id_10,
    input uwire id_11,
    input wand id_12,
    input uwire id_13,
    input tri id_14
);
  wire id_16;
  logic id_17, id_18;
  reg id_19;
  module_0(
      id_4,
      id_13,
      id_1,
      id_5,
      id_1,
      id_6,
      id_4,
      id_9,
      id_2,
      id_2,
      id_9,
      id_9,
      id_13,
      id_6,
      id_11,
      id_7,
      id_5
  );
  wire id_20;
  if (id_18)
    always @(posedge id_3, posedge id_17) begin
      id_19 <= id_18;
    end
  else assign id_10 = 1;
endmodule
