D:/work/github/ltang_fpga/v3_fpga/a_and_b/sim/tb_a_and_b.v {1 {vlog -work work -vopt -stats=none D:/work/github/ltang_fpga/v3_fpga/a_and_b/sim/tb_a_and_b.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module tb_a_and_b

Top level modules:
	tb_a_and_b

} {} {}} D:/work/github/ltang_fpga/v3_fpga/a_and_b/a_and_b.v {1 {vlog -work work -vopt -stats=none D:/work/github/ltang_fpga/v3_fpga/a_and_b/a_and_b.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module a_and_b

Top level modules:
	a_and_b

} {} {}}
