# Out log file
# Created: Wed Aug 24 16:58:12 2022

Created design: gng
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng.v 
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_coef.v 
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_ctg.v 
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v 
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_lzd.v 
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18.v 
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v 
Adding constraint file /nfs_scratch/scratch/AE/Roman/open_source_design/gng/gng.sdc
##################################################Synthesis for design: gng##################################################RS SynthesisKeep name: clock0
Synthesis command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/yosys -s gng.ys -l gng_synth.logCommand: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/yosys -s gng.ys -l gng_synth.logPath: /nfs_scratch/scratch/AE/Roman/open_source_design/gngChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/gng/gngChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/gng
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.68
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `gng.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

3. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

4. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng.v'

5. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_coef.v'

6. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_ctg.v'

7. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v'

8. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_lzd.v'

9. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18.v'

10. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v'

11. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
Adding Verilog module 'gng' to elaboration queue.
Running hier_tree::Elaborate().
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng.v:39: compiling module 'gng'
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_ctg.v:41: compiling module 'gng_ctg'
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:39: compiling module 'gng_interp'
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_lzd.v:39: compiling module 'gng_lzd'
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_coef.v:39: compiling module 'gng_coef'
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:40: compiling module 'gng_smul_16_18_sadd_37'
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18.v:39: compiling module 'gng_smul_16_18'
Importing module gng.
Importing module gng_ctg.
Importing module gng_interp.
Importing module gng_coef.
Importing module gng_lzd.
Importing module gng_smul_16_18.
Importing module gng_smul_16_18_sadd_37.

12. Executing HIERARCHY pass (managing design hierarchy).

12.1. Analyzing design hierarchy..
Top module:  \gng
Used module:     \gng_interp
Used module:         \gng_smul_16_18
Used module:         \gng_smul_16_18_sadd_37
Used module:         \gng_coef
Used module:         \gng_lzd
Used module:     \gng_ctg

12.2. Analyzing design hierarchy..
Top module:  \gng
Used module:     \gng_interp
Used module:         \gng_smul_16_18
Used module:         \gng_smul_16_18_sadd_37
Used module:         \gng_coef
Used module:         \gng_lzd
Used module:     \gng_ctg
Removed 0 unused modules.

13. Executing synth_rs pass: v0.4.68

13.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

13.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

13.3. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

13.4. Executing HIERARCHY pass (managing design hierarchy).

13.4.1. Analyzing design hierarchy..
Top module:  \gng
Used module:     \gng_interp
Used module:         \gng_smul_16_18
Used module:         \gng_smul_16_18_sadd_37
Used module:         \gng_coef
Used module:         \gng_lzd
Used module:     \gng_ctg

13.4.2. Analyzing design hierarchy..
Top module:  \gng
Used module:     \gng_interp
Used module:         \gng_smul_16_18
Used module:         \gng_smul_16_18_sadd_37
Used module:         \gng_coef
Used module:         \gng_lzd
Used module:     \gng_ctg
Removed 0 unused modules.

13.5. Executing PROC pass (convert processes to netlists).

13.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

13.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

13.5.4. Executing PROC_INIT pass (extract init attributes).

13.5.5. Executing PROC_ARST pass (detect async resets in processes).

13.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

13.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

13.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

13.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

13.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng_smul_16_18_sadd_37.
Optimizing module gng_smul_16_18.
Optimizing module gng_lzd.
Optimizing module gng_coef.
Optimizing module gng_interp.
<suppressed ~3 debug messages>
Optimizing module gng_ctg.
<suppressed ~6 debug messages>
Optimizing module gng.

13.6. Executing DEMUXMAP pass.

13.7. Executing FLATTEN pass (flatten design).
Deleting now unused module gng_coef.
Deleting now unused module gng_ctg.
Deleting now unused module gng_interp.
Deleting now unused module gng_lzd.
Deleting now unused module gng_smul_16_18.
Deleting now unused module gng_smul_16_18_sadd_37.
<suppressed ~6 debug messages>

13.8. Executing DEMUXMAP pass.

13.9. Executing TRIBUF pass.

13.10. Executing DEMINOUT pass (demote inout ports to input or output).

13.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.

13.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..
Removed 1 unused cells and 612 unused wires.
<suppressed ~88 debug messages>

13.13. Executing CHECK pass (checking for obvious problems).
Checking module gng...
Found and reported 0 problems.

13.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.

13.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.16. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

13.17. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
    New ctrl vector for $pmux cell $flatten\u_gng_interp.$verific$select_46$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:111$389: { $flatten\u_gng_interp.$verific$n331$219 $flatten\u_gng_interp.$verific$n332$220 $flatten\u_gng_interp.$verific$n333$221 $flatten\u_gng_interp.$verific$n334$222 $flatten\u_gng_interp.$verific$n335$223 $flatten\u_gng_interp.$verific$n336$224 $flatten\u_gng_interp.$verific$n337$225 $flatten\u_gng_interp.$verific$n338$226 $flatten\u_gng_interp.$verific$n339$227 $flatten\u_gng_interp.$verific$n340$228 $flatten\u_gng_interp.$verific$n341$229 $flatten\u_gng_interp.$verific$n342$230 $flatten\u_gng_interp.$verific$n343$231 $flatten\u_gng_interp.$verific$n344$232 $flatten\u_gng_interp.$verific$n345$233 $auto$opt_reduce.cc:134:opt_pmux$921 }
  Optimizing cells in module \gng.
Performed a total of 1 changes.

13.18. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.19. Executing OPT_SHARE pass.

13.20. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$result_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:73$918 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$prod_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:67$914 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$b_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$910 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$a_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$909 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.\u_gng_smul_16_18.$verific$prod_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18.v:61$893 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.\u_gng_smul_16_18.$verific$b_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18.v:57$890 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.\u_gng_smul_16_18.$verific$a_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18.v:57$889 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.\u_gng_coef.$verific$c2_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_coef.v:315$701 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.\u_gng_coef.$verific$c1_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_coef.v:315$700 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.\u_gng_coef.$verific$c0_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_coef.v:315$699 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$x_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:143$460 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$x_r4_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:150$469 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$x_r3_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:150$468 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$x_r2_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:150$467 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$x_r1_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:150$466 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$valid_in_r_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:173$485 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$sum2_rnd_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:202$672 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$sum2_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:198$669 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$sign_r_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:166$483 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$offset_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:122$394 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$num_lzd_r_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:85$367 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$mask_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:113$391 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$data_out_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:220$684 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$c1_r1_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:154$471 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$c0_r5_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:162$481 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$c0_r4_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:162$480 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$c0_r3_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:162$479 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$c0_r2_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:162$478 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_interp.$verific$c0_r1_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:162$477 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_ctg.$verific$z3_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_ctg.v:78$205 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_ctg.$verific$z2_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_ctg.v:78$204 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_ctg.$verific$z1_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_ctg.v:78$203 ($aldff) from module gng.
Removing never-active async load on $flatten\u_gng_ctg.$verific$data_out_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_ctg.v:94$213 ($aldff) from module gng.
Setting constant 0-bit at position 15 on $flatten\u_gng_interp.\u_gng_smul_16_18.$verific$a_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18.v:57$889 ($dff) from module gng.
Setting constant 0-bit at position 15 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$a_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$909 ($dff) from module gng.
Setting constant 0-bit at position 17 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$b_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$910 ($dff) from module gng.
Setting constant 0-bit at position 0 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 1 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 2 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 3 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 4 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 5 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 6 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 7 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 8 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 9 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 10 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 11 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 12 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 13 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 14 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 15 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 16 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 17 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.
Setting constant 0-bit at position 18 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$c_reg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:63$911 ($dff) from module gng.

13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..

13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.

13.23. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

13.24. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
Performed a total of 0 changes.

13.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

13.26. Executing OPT_SHARE pass.

13.27. Executing OPT_DFF pass (perform DFF optimizations).

13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..

13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.

13.30. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

13.31. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
Performed a total of 0 changes.

13.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.33. Executing OPT_SHARE pass.

13.34. Executing OPT_DFF pass (perform DFF optimizations).

13.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..

13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
MAX OPT ITERATION = 3

13.37. Executing FSM pass (extract and optimize FSM).

13.37.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking gng.u_gng_interp.mask as FSM state register:
    Users of register don't seem to benefit from recoding.

13.37.2. Executing FSM_EXTRACT pass (extracting FSM from design).

13.37.3. Executing FSM_OPT pass (simple optimizations of FSMs).

13.37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..

13.37.5. Executing FSM_OPT pass (simple optimizations of FSMs).

13.37.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

13.37.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

13.37.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

13.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.

13.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.40. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

13.41. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
Performed a total of 0 changes.

13.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.43. Executing OPT_SHARE pass.

13.44. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_gng_ctg.$verific$z3_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_ctg.v:78$205 ($dff) from module gng (D = $flatten\u_gng_ctg.$verific$n979$175, Q = \u_gng_ctg.z3).
Adding EN signal on $flatten\u_gng_ctg.$verific$z2_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_ctg.v:78$204 ($dff) from module gng (D = $flatten\u_gng_ctg.$verific$n914$174, Q = \u_gng_ctg.z2).
Adding EN signal on $flatten\u_gng_ctg.$verific$z1_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_ctg.v:78$203 ($dff) from module gng (D = $flatten\u_gng_ctg.$verific$n849$173, Q = \u_gng_ctg.z1).

13.45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..

13.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.

13.47. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

13.48. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
Performed a total of 0 changes.

13.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

13.50. Executing OPT_SHARE pass.

13.51. Executing OPT_DFF pass (perform DFF optimizations).

13.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

13.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.

13.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

13.55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
Performed a total of 0 changes.

13.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.57. Executing OPT_SHARE pass.

13.58. Executing OPT_DFF pass (perform DFF optimizations).

13.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..

13.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
MAX OPT ITERATION = 3

13.61. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell gng.$auto$opt_dff.cc:195:make_patterns_logic$928 ($ne).
Converting cell gng.$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912 ($mul) from signed to unsigned.
Removed top 1 bits (of 16) from port A of cell gng.$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912 ($mul).
Removed top 1 bits (of 18) from port B of cell gng.$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912 ($mul).
Removed top 2 bits (of 34) from port Y of cell gng.$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912 ($mul).
Removed top 14 bits (of 15) from port B of cell gng.$flatten\u_gng_interp.$verific$add_102$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:201$670 ($add).
Removed top 14 bits (of 15) from port B of cell gng.$flatten\u_gng_interp.$verific$add_116$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:217$680 ($add).
Removed top 1 bits (of 19) from port A of cell gng.$flatten\u_gng_interp.$verific$add_98$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:197$667 ($add).
Removed top 1 bits (of 19) from FF cell gng.$flatten\u_gng_interp.$verific$sum2_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:198$669 ($dff).
Removed top 1 bits (of 34) from FF cell gng.$flatten\u_gng_interp.\u_gng_smul_16_18.$verific$prod_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18.v:61$893 ($dff).
Removed top 1 bits (of 34) from port Y of cell gng.$flatten\u_gng_interp.\u_gng_smul_16_18.$verific$mult_9$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18.v:60$891 ($mul).
Removed top 1 bits (of 19) from port Y of cell gng.$flatten\u_gng_interp.$verific$add_98$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:197$667 ($add).
Removed top 1 bits (of 19) from port B of cell gng.$flatten\u_gng_interp.$verific$add_98$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:197$667 ($add).
Removed top 1 bits (of 19) from wire gng.$flatten\u_gng_interp.$verific$n1083$284.
Removed top 1 bits (of 34) from wire gng.$flatten\u_gng_interp.\u_gng_smul_16_18.$verific$n113$884.
Removed top 2 bits (of 34) from wire gng.$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$n154$900.

13.62. Executing PEEPOPT pass (run peephole optimizers).

13.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

13.64. Executing DEMUXMAP pass.

13.65. Printing statistics.

=== gng ===

   Number of wires:                164
   Number of wire bits:           2748
   Number of public wires:         116
   Number of public wire bits:    1907
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                155
     $add                            4
     $and                            1
     $bmux                           1
     $dff                           32
     $dffe                           3
     $eq                            16
     $mul                            2
     $mux                           47
     $ne                             1
     $not                           35
     $or                             5
     $pmux                           1
     $reduce_or                      2
     $xor                            5

13.66. Executing WREDUCE pass (reducing word size of cells).

13.67. Executing RS_DSP_MACC pass.

13.68. Executing TECHMAP pass (map to technology primitives).

13.68.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

13.68.2. Continuing TECHMAP pass.
Using template $paramod$0b3acdba67c63800fb913e7755a4ce4c737a67f0\_80_mul for cells of type $mul.
Using template $paramod$5bb745dd0b0158abf00c082ff375e603ffd0cca7\_80_mul for cells of type $mul.
Using template $paramod$ccc3ad9efb925127414f564502b0bcbcbc091f22\_80_mul for cells of type $mul.
Using template $paramod$e9bc679718f543a57db3c11af53aa707c2e7587c\_80_mul for cells of type $mul.
No more expansions possible.
<suppressed ~210 debug messages>

13.69. Executing TECHMAP pass (map to technology primitives).

13.69.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

13.69.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

13.70. Executing TECHMAP pass (map to technology primitives).

13.70.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

13.70.2. Continuing TECHMAP pass.
Using template $paramod$634152cd8a084a79dd1c766e8cd49b2888052862\$__RS_MUL20X18 for cells of type $__RS_MUL20X18.
Using template $paramod$3f5ce01024a32f04a4f044c926b5414a98b95ed7\$__RS_MUL20X18 for cells of type $__RS_MUL20X18.
No more expansions possible.
<suppressed ~44 debug messages>

13.71. Executing RS_DSP_SIMD pass.

13.72. Executing TECHMAP pass (map to technology primitives).

13.72.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

13.72.2. Continuing TECHMAP pass.
Using template dsp_t1_20x18x64_cfg_ports for cells of type dsp_t1_20x18x64_cfg_ports.
No more expansions possible.
<suppressed ~8 debug messages>

13.73. Executing RS_DSP_IO_REGS pass.

13.74. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module gng:
  creating $macc model for $flatten\u_gng_interp.$verific$add_102$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:201$670 ($add).
  creating $macc model for $flatten\u_gng_interp.$verific$add_116$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:217$680 ($add).
  creating $macc model for $flatten\u_gng_interp.$verific$add_98$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:197$667 ($add).
  creating $macc model for $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$add_14$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:69$915 ($add).
  creating $alu model for $macc $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$add_14$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:69$915.
  creating $alu model for $macc $flatten\u_gng_interp.$verific$add_98$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:197$667.
  creating $alu model for $macc $flatten\u_gng_interp.$verific$add_116$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:217$680.
  creating $alu model for $macc $flatten\u_gng_interp.$verific$add_102$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:201$670.
  creating $alu cell for $flatten\u_gng_interp.$verific$add_102$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:201$670: $auto$alumacc.cc:485:replace_alu$946
  creating $alu cell for $flatten\u_gng_interp.$verific$add_116$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:217$680: $auto$alumacc.cc:485:replace_alu$949
  creating $alu cell for $flatten\u_gng_interp.$verific$add_98$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_interp.v:197$667: $auto$alumacc.cc:485:replace_alu$952
  creating $alu cell for $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$add_14$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:69$915: $auto$alumacc.cc:485:replace_alu$955
  created 4 $alu and 0 $macc cells.

13.75. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.

13.76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

13.78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
Performed a total of 0 changes.

13.79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.80. Executing OPT_SHARE pass.

13.81. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 32 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$prod_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:67$914 ($dff) from module gng.
Setting constant 0-bit at position 33 on $flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$prod_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:67$914 ($dff) from module gng.

13.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..
Removed 0 unused cells and 60 unused wires.
<suppressed ~1 debug messages>

13.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
MAX OPT ITERATION = 1

13.84. Printing statistics.

=== gng ===

   Number of wires:                176
   Number of wire bits:           2997
   Number of public wires:         116
   Number of public wire bits:    1907
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                155
     $alu                            4
     $and                            1
     $bmux                           1
     $dff                           32
     $dffe                           3
     $eq                            16
     $mux                           47
     $ne                             1
     $not                           35
     $or                             5
     $pmux                           1
     $reduce_or                      2
     $xor                            5
     RS_DSP2_MULT                    2

13.85. Executing MEMORY pass.

13.85.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.85.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

13.85.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

13.85.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

13.85.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$memory_bmux2rom.cc:63:execute$959'[0] in module `\gng': merging output FF to cell.

13.85.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..
Removed 3 unused cells and 54 unused wires.
<suppressed ~5 debug messages>

13.85.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.85.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.85.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..

13.85.10. Executing MEMORY_COLLECT pass (generating $mem cells).

13.86. Printing statistics.

=== gng ===

   Number of wires:                175
   Number of wire bits:           2944
   Number of public wires:         115
   Number of public wire bits:    1854
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                152
     $alu                            4
     $and                            1
     $dff                           29
     $dffe                           3
     $eq                            16
     $mem_v2                         1
     $mux                           47
     $ne                             1
     $not                           35
     $or                             5
     $pmux                           1
     $reduce_or                      2
     $xor                            5
     RS_DSP2_MULT                    2

13.87. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~47 debug messages>

13.88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..

13.89. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing gng.$auto$memory_bmux2rom.cc:63:execute$959:
  Properties: ports=1 bits=13568 rports=1 wports=0 dbits=53 abits=8 words=256
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=768 dwaste=19 bwaste=32512 waste=32512 efficiency=18
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=1792 dwaste=1 bwaste=32512 waste=32512 efficiency=12
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=3840 dwaste=1 bwaste=34816 waste=34816 efficiency=6
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=7936 dwaste=3 bwaste=32512 waste=32512 efficiency=2
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=16128 dwaste=1 bwaste=32512 waste=32512 efficiency=1
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=32512 dwaste=0 bwaste=32512 waste=32512 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=768 dwaste=19 bwaste=32512 waste=32512 efficiency=18
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1) accepted.
    Mapping to bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
      Read port #0 is in clock domain \clock0.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32512 efficiency=18
      Storing for later selection.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=1792 dwaste=1 bwaste=32512 waste=32512 efficiency=12
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2) accepted.
    Mapping to bram type $__RS_FACTOR_BRAM36_SDP (variant 2):
      Read port #0 is in clock domain \clock0.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32512 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=3840 dwaste=1 bwaste=34816 waste=34816 efficiency=6
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3) accepted.
    Mapping to bram type $__RS_FACTOR_BRAM36_SDP (variant 3):
      Read port #0 is in clock domain \clock0.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=34816 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=7936 dwaste=3 bwaste=32512 waste=32512 efficiency=2
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4) accepted.
    Mapping to bram type $__RS_FACTOR_BRAM36_SDP (variant 4):
      Read port #0 is in clock domain \clock0.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32512 efficiency=2
      Storing for later selection.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=16128 dwaste=1 bwaste=32512 waste=32512 efficiency=1
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5) accepted.
    Mapping to bram type $__RS_FACTOR_BRAM36_SDP (variant 5):
      Read port #0 is in clock domain \clock0.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32512 efficiency=1
      Storing for later selection.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=32512 dwaste=0 bwaste=32512 waste=32512 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6) rejected: requirement 'min efficiency 1' not met.
  Selecting best of 5 rules:
    Efficiency for rule 2.5: efficiency=1, cells=27, acells=1
    Efficiency for rule 2.4: efficiency=2, cells=14, acells=1
    Efficiency for rule 2.3: efficiency=6, cells=6, acells=1
    Efficiency for rule 2.2: efficiency=12, cells=3, acells=1
    Efficiency for rule 2.1: efficiency=18, cells=2, acells=1
    Selected rule 2.1 with efficiency 18.
    Mapping to bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
      Read port #0 is in clock domain \clock0.
        Mapped to bram port A1.1.
      Creating $__RS_FACTOR_BRAM36_SDP cell at grid position <0 0 0>: $auto$memory_bmux2rom.cc:63:execute$959.0.0.0
      Creating $__RS_FACTOR_BRAM36_SDP cell at grid position <1 0 0>: $auto$memory_bmux2rom.cc:63:execute$959.1.0.0

13.90. Executing TECHMAP pass (map to technology primitives).

13.90.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:236: Warning: Range [2:0] select out of bounds on signal `\DOP': Setting 1 MSB bits to undef.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

13.90.2. Continuing TECHMAP pass.
Using template $paramod$5724f784f567e9e18ab8c48edc82e97fd4c57c37\$__RS_FACTOR_BRAM36_SDP for cells of type $__RS_FACTOR_BRAM36_SDP.
Using template $paramod$def00c9403a29a7c800bebef53852830188e01eb\$__RS_FACTOR_BRAM36_SDP for cells of type $__RS_FACTOR_BRAM36_SDP.
No more expansions possible.
<suppressed ~45 debug messages>

13.91. Executing PMUXTREE pass.

13.92. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting gng.$auto$pmuxtree.cc:65:recursive_mux_generator$1071 ... gng.$auto$pmuxtree.cc:65:recursive_mux_generator$1073 to a pmux with 2 cases.
Converted 2 (p)mux cells into 1 pmux cells.
<suppressed ~63 debug messages>

13.93. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.94. Printing statistics.

=== gng ===

   Number of wires:                249
   Number of wire bits:           3963
   Number of public wires:         115
   Number of public wire bits:    1854
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                180
     $alu                            4
     $and                            1
     $dff                           29
     $dffe                           3
     $eq                            16
     $mux                           61
     $ne                             1
     $not                           36
     $or                             9
     $pmux                           1
     $reduce_or                      6
     $shl                            4
     $xor                            5
     RS_DSP2_MULT                    2
     TDP36K                          2

13.95. Executing TECHMAP pass (map to technology primitives).

13.95.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.95.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

13.95.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$21a993a8c398891107be36c3a76332f0d1652884\_90_pmux for cells of type $pmux.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_90_alu for cells of type $alu.
Using template $paramod$constmap:a7eead085ec9ad087d5e1f3e47e2f483dad20349$paramod$41cbe7f1ccfc80c318dbcc7b14b92838aa80b900\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'1
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'1
  Constant input on bit 3 of port B: 1'0
  Constant input on bit 4 of port B: 1'0
  Constant input on bit 5 of port B: 1'0
  Constant input on bit 6 of port B: 1'0
  Constant input on bit 7 of port B: 1'0
  Constant input on bit 8 of port B: 1'0
  Constant input on bit 9 of port B: 1'0
  Constant input on bit 10 of port B: 1'0
  Constant input on bit 11 of port B: 1'0
  Constant input on bit 12 of port B: 1'0
  Constant input on bit 13 of port B: 1'0
  Constant input on bit 14 of port B: 1'0
  Constant input on bit 15 of port B: 1'0
  Constant input on bit 16 of port B: 1'0
  Constant input on bit 17 of port B: 1'0
  Constant input on bit 18 of port B: 1'0
  Constant input on bit 19 of port B: 1'0
  Constant input on bit 20 of port B: 1'0
  Constant input on bit 21 of port B: 1'0
  Constant input on bit 22 of port B: 1'0
  Constant input on bit 23 of port B: 1'0
  Constant input on bit 24 of port B: 1'0
  Constant input on bit 25 of port B: 1'0
  Constant input on bit 26 of port B: 1'0
  Constant input on bit 27 of port B: 1'0
  Constant input on bit 28 of port B: 1'0
  Constant input on bit 29 of port B: 1'0
  Constant input on bit 30 of port B: 1'0
  Constant input on bit 31 of port B: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
Creating constmapped module `$paramod$constmap:25329900a077e617a30c49e8ff3e823e52730c92$paramod$41cbe7f1ccfc80c318dbcc7b14b92838aa80b900\_90_shift_ops_shr_shl_sshl_sshr'.

13.95.14. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:25329900a077e617a30c49e8ff3e823e52730c92$paramod$41cbe7f1ccfc80c318dbcc7b14b92838aa80b900\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~522 debug messages>

13.95.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:25329900a077e617a30c49e8ff3e823e52730c92$paramod$41cbe7f1ccfc80c318dbcc7b14b92838aa80b900\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~191 debug messages>
Removed 0 unused cells and 20 unused wires.
Using template $paramod$constmap:25329900a077e617a30c49e8ff3e823e52730c92$paramod$41cbe7f1ccfc80c318dbcc7b14b92838aa80b900\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$6177de982a145c5b9397c76cce0d57e0a983739a\_90_alu for cells of type $alu.
Using template $paramod$ab9f392bf4eec94510db0c153202b74c14e544c4\_80_rs_alu for cells of type $alu.
Using template $paramod$c7f685413b22256ea2bbbfc71a16a94e0ecdf3fb\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
No more expansions possible.
<suppressed ~1050 debug messages>

13.96. Printing statistics.

=== gng ===

   Number of wires:                735
   Number of wire bits:          17884
   Number of public wires:         115
   Number of public wire bits:    1854
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2855
     $_AND_                        281
     $_DFFE_PP_                    192
     $_DFF_P_                      510
     $_MUX_                        900
     $_NOT_                        184
     $_OR_                         319
     $_XOR_                        447
     RS_DSP2_MULT                    2
     TDP36K                          2
     adder_carry                    18

13.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
<suppressed ~779 debug messages>

13.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
<suppressed ~468 debug messages>
Removed a total of 156 cells.

13.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
Performed a total of 0 changes.

13.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.102. Executing OPT_SHARE pass.

13.103. Executing OPT_DFF pass (perform DFF optimizations).

13.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..
Removed 194 unused cells and 497 unused wires.
<suppressed ~195 debug messages>

13.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.

13.106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.107. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
Performed a total of 0 changes.

13.108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.109. Executing OPT_SHARE pass.

13.110. Executing OPT_DFF pass (perform DFF optimizations).

13.111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..

13.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
MAX OPT ITERATION = 2

13.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
<suppressed ~498 debug messages>

13.114. Executing TECHMAP pass (map to technology primitives).

13.114.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

13.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.

13.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.118. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
Performed a total of 0 changes.

13.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.120. Executing OPT_DFF pass (perform DFF optimizations).

13.121. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

13.122. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
MAX OPT ITERATION = 1

13.123. Executing ABC pass (technology mapping using ABC).

13.123.1. Summary of detected clock domains:
  510 cells in clk=\clock0, en=$auto$opt_dff.cc:194:make_patterns_logic$927, arst={ }, srst={ }
  1193 cells in clk=\clock0, en={ }, arst={ }, srst={ }

13.123.2. Extracting gate netlist of module `\gng' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:194:make_patterns_logic$927
Extracted 510 gates and 513 wires to a netlist network with 2 inputs and 97 outputs.

13.123.2.1. Executing ABC.

13.123.3. Extracting gate netlist of module `\gng' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 1171 gates and 1365 wires to a netlist network with 193 inputs and 122 outputs.

13.123.3.1. Executing ABC.

13.124. Executing ABC pass (technology mapping using ABC).

13.124.1. Summary of detected clock domains:
  501 cells in clk=\clock0, en=$abc$5021$auto$opt_dff.cc:194:make_patterns_logic$927, arst={ }, srst={ }
  1028 cells in clk=\clock0, en={ }, arst={ }, srst={ }

13.124.2. Extracting gate netlist of module `\gng' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$5021$auto$opt_dff.cc:194:make_patterns_logic$927
Extracted 501 gates and 503 wires to a netlist network with 2 inputs and 106 outputs.

13.124.2.1. Executing ABC.

13.124.3. Extracting gate netlist of module `\gng' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 1006 gates and 1208 wires to a netlist network with 202 inputs and 122 outputs.

13.124.3.1. Executing ABC.

13.125. Executing ABC pass (technology mapping using ABC).

13.125.1. Summary of detected clock domains:
  501 cells in clk=\clock0, en=$abc$6909$abc$5021$auto$opt_dff.cc:194:make_patterns_logic$927, arst={ }, srst={ }
  1021 cells in clk=\clock0, en={ }, arst={ }, srst={ }

13.125.2. Extracting gate netlist of module `\gng' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$6909$abc$5021$auto$opt_dff.cc:194:make_patterns_logic$927
Extracted 501 gates and 503 wires to a netlist network with 2 inputs and 106 outputs.

13.125.2.1. Executing ABC.

13.125.3. Extracting gate netlist of module `\gng' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 999 gates and 1201 wires to a netlist network with 202 inputs and 122 outputs.

13.125.3.1. Executing ABC.

13.126. Executing ABC pass (technology mapping using ABC).

13.126.1. Summary of detected clock domains:
  501 cells in clk=\clock0, en=$abc$8790$abc$6909$abc$5021$auto$opt_dff.cc:194:make_patterns_logic$927, arst={ }, srst={ }
  1017 cells in clk=\clock0, en={ }, arst={ }, srst={ }

13.126.2. Extracting gate netlist of module `\gng' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$8790$abc$6909$abc$5021$auto$opt_dff.cc:194:make_patterns_logic$927
Extracted 501 gates and 503 wires to a netlist network with 2 inputs and 106 outputs.

13.126.2.1. Executing ABC.

13.126.3. Extracting gate netlist of module `\gng' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 995 gates and 1197 wires to a netlist network with 202 inputs and 122 outputs.

13.126.3.1. Executing ABC.

13.127. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

13.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.

13.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

13.130. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.131. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
Performed a total of 0 changes.

13.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.133. Executing OPT_SHARE pass.

13.134. Executing OPT_DFF pass (perform DFF optimizations).

13.135. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..
Removed 0 unused cells and 7209 unused wires.
<suppressed ~47 debug messages>

13.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
MAX OPT ITERATION = 1

13.137. Executing BMUXMAP pass.

13.138. Executing DEMUXMAP pass.

13.139. Executing ABC pass (technology mapping using ABC).

13.139.1. Extracting gate netlist of module `\gng' to `<abc-temp-dir>/input.blif'..
Extracted 931 gates and 1248 wires to a netlist network with 317 inputs and 306 outputs.

13.139.1.1. Executing ABC.
DE:   #PIs = 317  #Luts =   454  Max Lvl =   5  Avg Lvl =   1.43  [   0.05 sec. at Pass 0]
DE:   #PIs = 317  #Luts =   435  Max Lvl =   5  Avg Lvl =   1.42  [   0.65 sec. at Pass 1]
DE:   #PIs = 317  #Luts =   444  Max Lvl =   4  Avg Lvl =   1.39  [   0.34 sec. at Pass 2]
DE:   #PIs = 317  #Luts =   437  Max Lvl =   4  Avg Lvl =   1.39  [   0.32 sec. at Pass 3]
DE:   #PIs = 317  #Luts =   437  Max Lvl =   4  Avg Lvl =   1.39  [   0.41 sec. at Pass 4]
DE:   #PIs = 317  #Luts =   437  Max Lvl =   4  Avg Lvl =   1.39  [   0.42 sec. at Pass 5]
DE:   #PIs = 317  #Luts =   435  Max Lvl =   4  Avg Lvl =   1.42  [   0.45 sec. at Pass 6]
DE:   #PIs = 317  #Luts =   434  Max Lvl =   4  Avg Lvl =   1.39  [   0.40 sec. at Pass 7]
DE:   #PIs = 317  #Luts =   434  Max Lvl =   4  Avg Lvl =   1.39  [   0.44 sec. at Pass 8]
DE:   #PIs = 317  #Luts =   432  Max Lvl =   4  Avg Lvl =   1.39  [   0.42 sec. at Pass 9]
DE:   #PIs = 317  #Luts =   432  Max Lvl =   4  Avg Lvl =   1.39  [   0.48 sec. at Pass 10]
DE:   #PIs = 317  #Luts =   430  Max Lvl =   4  Avg Lvl =   1.39  [   0.41 sec. at Pass 11]
DE:   #PIs = 317  #Luts =   430  Max Lvl =   4  Avg Lvl =   1.39  [   0.46 sec. at Pass 12]
DE:   #PIs = 317  #Luts =   429  Max Lvl =   4  Avg Lvl =   1.39  [   0.40 sec. at Pass 13]
DE:   #PIs = 317  #Luts =   429  Max Lvl =   4  Avg Lvl =   1.39  [   0.46 sec. at Pass 14]
DE:   #PIs = 317  #Luts =   428  Max Lvl =   4  Avg Lvl =   1.39  [   0.38 sec. at Pass 15]
DE:   #PIs = 317  #Luts =   428  Max Lvl =   4  Avg Lvl =   1.39  [   0.43 sec. at Pass 16]
DE:   #PIs = 317  #Luts =   427  Max Lvl =   4  Avg Lvl =   1.39  [   0.40 sec. at Pass 17]
DE:   #PIs = 317  #Luts =   427  Max Lvl =   4  Avg Lvl =   1.39  [   0.44 sec. at Pass 18]
DE:   #PIs = 317  #Luts =   425  Max Lvl =   4  Avg Lvl =   1.39  [   0.39 sec. at Pass 19]
DE:   #PIs = 317  #Luts =   425  Max Lvl =   4  Avg Lvl =   1.39  [   0.46 sec. at Pass 20]
DE:   #PIs = 317  #Luts =   425  Max Lvl =   4  Avg Lvl =   1.39  [   0.38 sec. at Pass 21]
DE:   #PIs = 317  #Luts =   425  Max Lvl =   4  Avg Lvl =   1.39  [   0.44 sec. at Pass 22]
DE:   #PIs = 317  #Luts =   425  Max Lvl =   4  Avg Lvl =   1.39  [   0.00 sec. at Pass 23]
DE:   #PIs = 317  #Luts =   425  Max Lvl =   4  Avg Lvl =   1.39  [   0.00 sec. at Pass 24]

13.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.

13.141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.142. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.143. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
Performed a total of 0 changes.

13.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.145. Executing OPT_SHARE pass.

13.146. Executing OPT_DFF pass (perform DFF optimizations).

13.147. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..
Removed 0 unused cells and 1200 unused wires.
<suppressed ~1 debug messages>

13.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
MAX OPT ITERATION = 1

13.149. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

13.150. Printing statistics.

=== gng ===

   Number of wires:                945
   Number of wire bits:           2791
   Number of public wires:          69
   Number of public wire bits:    1585
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1009
     $_DFFE_PP_                    176
     $_DFF_P_                      386
     $lut                          425
     RS_DSP2_MULT                    2
     TDP36K                          2
     adder_carry                    18

13.151. Executing SHREGMAP pass (map shift registers).
Converting gng.$abc$11169$auto$blifparse.cc:362:parse_blif$11462 ... gng.$abc$11169$auto$blifparse.cc:362:parse_blif$11471 to a shift register with depth 10.
Converted 10 dff cells into 1 shift registers.

13.152. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

13.153. Printing statistics.

=== gng ===

   Number of wires:                945
   Number of wire bits:           2791
   Number of public wires:          69
   Number of public wire bits:    1585
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1000
     $_DFFE_PP0P_                  176
     $_DFF_P_                      376
     $__SHREG_DFF_P_                 1
     $lut                          425
     RS_DSP2_MULT                    2
     TDP36K                          2
     adder_carry                    18

13.154. Executing TECHMAP pass (map to technology primitives).

13.154.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.154.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

13.154.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template $paramod\$__SHREG_DFF_P_\DEPTH=32'00000000000000000000000000001010 for cells of type $__SHREG_DFF_P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~1301 debug messages>

13.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
<suppressed ~5828 debug messages>

13.156. Executing SIMPLEMAP pass (map simple cells to gate primitives).

13.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.

13.158. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
<suppressed ~4920 debug messages>
Removed a total of 1640 cells.

13.159. Executing OPT_DFF pass (perform DFF optimizations).

13.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..
Removed 0 unused cells and 2940 unused wires.
<suppressed ~1 debug messages>

13.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
<suppressed ~17 debug messages>

13.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.163. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.164. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
Performed a total of 0 changes.

13.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.166. Executing OPT_SHARE pass.

13.167. Executing OPT_DFF pass (perform DFF optimizations).

13.168. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

13.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
MAX OPT ITERATION = 1

13.170. Executing ABC pass (technology mapping using ABC).

13.170.1. Extracting gate netlist of module `\gng' to `<abc-temp-dir>/input.blif'..
Extracted 1470 gates and 1789 wires to a netlist network with 317 inputs and 306 outputs.

13.170.1.1. Executing ABC.
DE:   #PIs = 317  #Luts =   429  Max Lvl =   4  Avg Lvl =   1.39  [   0.05 sec. at Pass 0]
DE:   #PIs = 317  #Luts =   429  Max Lvl =   4  Avg Lvl =   1.39  [   0.75 sec. at Pass 1]
DE:   #PIs = 317  #Luts =   426  Max Lvl =   4  Avg Lvl =   1.39  [   0.36 sec. at Pass 2]
DE:   #PIs = 317  #Luts =   425  Max Lvl =   4  Avg Lvl =   1.39  [   0.31 sec. at Pass 3]
DE:   #PIs = 317  #Luts =   425  Max Lvl =   4  Avg Lvl =   1.39  [   0.46 sec. at Pass 4]
DE:   #PIs = 317  #Luts =   425  Max Lvl =   4  Avg Lvl =   1.39  [   0.39 sec. at Pass 5]
DE:   #PIs = 317  #Luts =   425  Max Lvl =   4  Avg Lvl =   1.39  [   0.49 sec. at Pass 6]
DE:   #PIs = 317  #Luts =   425  Max Lvl =   4  Avg Lvl =   1.39  [   0.00 sec. at Pass 7]
DE:   #PIs = 317  #Luts =   425  Max Lvl =   4  Avg Lvl =   1.39  [   0.00 sec. at Pass 8]

13.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.

13.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
Performed a total of 0 changes.

13.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Removed a total of 0 cells.

13.176. Executing OPT_SHARE pass.

13.177. Executing OPT_DFF pass (perform DFF optimizations).

13.178. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..
Removed 0 unused cells and 1486 unused wires.
<suppressed ~1 debug messages>

13.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
MAX OPT ITERATION = 1

13.180. Executing HIERARCHY pass (managing design hierarchy).

13.180.1. Analyzing design hierarchy..
Top module:  \gng

13.180.2. Analyzing design hierarchy..
Top module:  \gng
Removed 0 unused modules.
Warning: Resizing cell port gng.$auto$memory_bmux2rom.cc:63:execute$959.0.0.0.ADDR_A2_i from 15 bits to 14 bits.
Warning: Resizing cell port gng.$auto$memory_bmux2rom.cc:63:execute$959.1.0.0.ADDR_A2_i from 15 bits to 14 bits.

13.181. Printing statistics.

=== gng ===

   Number of wires:                937
   Number of wire bits:           2791
   Number of public wires:          69
   Number of public wire bits:    1585
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1009
     $lut                          425
     RS_DSP2_MULT                    2
     TDP36K                          2
     adder_carry                    18
     dffsre                        552
     sh_dff                         10

13.182. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..
Removed 0 unused cells and 55 unused wires.
<suppressed ~55 debug messages>

14. Executing BLIF backend.

15. Executing Verilog backend.
Dumping module `\gng'.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: a8c6da05e0, CPU: user 3.91s system 0.11s, MEM: 44.25 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 97% 6x abc (120 sec), 0% 39x opt_expr (1 sec), ...
Design gng is synthesized!##################################################Packing for design: gng##################################################Constraint: create_clock -period 6.8 clock0 
Constraint: set_input_delay 1 -clock clock0 [get_ports {*}] 
Constraint: set_output_delay 1 -clock clock0 [get_ports {*}] 
Constraint: set_pin_loc clock0 Bank_H_1_12 
Constraint: set_pin_loc rstn Bank_H_1_14 
Constraint: set_pin_loc ce Bank_H_1_15 
Constraint: set_pin_loc data_out[0] Bank_H_2_6 
Constraint: set_pin_loc data_out[1] Bank_H_2_7 
Constraint: set_pin_loc data_out[2] Bank_H_2_8 
Constraint: set_pin_loc data_out[3] Bank_H_2_9 
Constraint: set_pin_loc data_out[4] Bank_H_2_10 
Constraint: set_pin_loc data_out[5] Bank_H_2_11 
Constraint: set_pin_loc data_out[6] Bank_H_2_12 
Constraint: set_pin_loc data_out[7] Bank_H_2_13 
Constraint: set_pin_loc data_out[8] Bank_H_2_14 
Constraint: set_pin_loc data_out[9] Bank_H_2_15 
Constraint: set_pin_loc data_out[10] Bank_H_2_16 
Constraint: set_pin_loc data_out[11] Bank_H_2_17 
Constraint: set_pin_loc data_out[12] Bank_H_2_18 
Constraint: set_pin_loc data_out[13] Bank_H_2_19 
Constraint: set_pin_loc data_out[14] Bank_H_3_1 
Constraint: set_pin_loc data_out[15] Bank_H_3_2 
Constraint: set_pin_loc valid_out Bank_H_3_3 
Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml gng_post_synth.blif --sdc_file gng_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report gng_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --packPath: /nfs_scratch/scratch/AE/Roman/open_source_design/gngChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/gng/gngChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/gngVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml gng_post_synth.blif --sdc_file gng_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report gng_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --pack


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: gng_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 10.9 MiB, delta_rss +1.8 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.8 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 21.5 MiB, delta_rss +2.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    4 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 198
Swept block(s)      : 56
Constant Pins Marked: 4
# Clean circuit took 0.00 seconds (max_rss 21.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 21.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 21.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1032
    .input      :       3
    .output     :      17
    0-LUT       :       3
    6-LUT       :     425
    RS_DSP2_MULT:       2
    TDP36K      :       2
    adder_carry :      18
    dffsre      :     552
    sh_dff      :      10
  Nets  : 1105
    Avg Fanout:     4.3
    Max Fanout:  1568.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 5860
  Timing Graph Edges: 10508
  Timing Graph Levels: 42
# Build Timing Graph took 0.01 seconds (max_rss 22.6 MiB, delta_rss +1.1 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 566 pins (9.7%), 564 blocks (54.7%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'valid_out'
Warning 142: set_input_delay command matched but was not applied to primary output 'data_out[0]'
Warning 143: set_input_delay command matched but was not applied to primary output 'data_out[1]'
Warning 144: set_input_delay command matched but was not applied to primary output 'data_out[2]'
Warning 145: set_input_delay command matched but was not applied to primary output 'data_out[3]'
Warning 146: set_input_delay command matched but was not applied to primary output 'data_out[4]'
Warning 147: set_input_delay command matched but was not applied to primary output 'data_out[5]'
Warning 148: set_input_delay command matched but was not applied to primary output 'data_out[6]'
Warning 149: set_input_delay command matched but was not applied to primary output 'data_out[7]'
Warning 150: set_input_delay command matched but was not applied to primary output 'data_out[8]'
Warning 151: set_input_delay command matched but was not applied to primary output 'data_out[9]'
Warning 152: set_input_delay command matched but was not applied to primary output 'data_out[10]'
Warning 153: set_input_delay command matched but was not applied to primary output 'data_out[11]'
Warning 154: set_input_delay command matched but was not applied to primary output 'data_out[12]'
Warning 155: set_input_delay command matched but was not applied to primary output 'data_out[13]'
Warning 156: set_input_delay command matched but was not applied to primary output 'data_out[14]'
Warning 157: set_input_delay command matched but was not applied to primary output 'data_out[15]'
Warning 158: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 159: set_output_delay command matched but was not applied to primary input 'rstn'
Warning 160: set_output_delay command matched but was not applied to primary input 'ce'

Applied 3 SDC commands from 'gng_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 22.8 MiB, delta_rss +0.2 MiB)
Timing analysis: ON
Circuit netlist file: gng_post_synth.net
Circuit placement file: gng_post_synth.place
Circuit routing file: gng_post_synth.route
Circuit SDC file: gng_openfpga.sdc

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Warning 161: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 162: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 163: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 164: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Begin packing 'gng_post_synth.blif'.
Warning 165: All 2 clocks will be treated as global.

After removing unused inputs...
	total blocks: 1032, total nets: 1105, total inputs: 3, total outputs: 17
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/soft_adder[0]/adder[0]/adder_carry[0].cin[0]


There is one chain in this architecture called "shiftchain" with the following starting points:
	clb[0]/fle[0]/shift_reg[0]/ff[0]/DFF[0].D[0]

Finish prepacking.
Using inter-cluster delay: 1.5188e-09
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 166: 146 timing endpoints were not constrained during timing analysis
Warning 167: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 168: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 169: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 170: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Not enough resources expand FPGA size to (80 x 68)
Complex block 0: 'u_gng_interp.c2[0]' (bram) .
Complex block 1: 'u_gng_interp.c0[1]' (bram) .
Complex block 2: '$auto$alumacc.cc:485:replace_alu$952.C[0]' (clb) ...................
Complex block 3: '$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0]' (dsp) .
Complex block 4: '$techmap938$flatten\u_gng_interp.\u_gng_smul_16_18.$verific$mult_9$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18.v:60$891.Y[0]' (dsp) .
Complex block 5: '$abc$11169$auto$blifparse.cc:362:parse_blif$11462.q[0]' (clb) ..............
Complex block 6: '$abc$11169$li330_li330' (clb) ...........................
Complex block 7: '$abc$11169$li310_li310' (clb) ....................
Complex block 8: '$abc$11169$li308_li308' (clb) ..........................
Complex block 9: '$abc$24103$new_new_n827__' (clb) ......................
Complex block 10: '$abc$24103$new_new_n820__' (clb) ......................
Complex block 11: '$abc$24103$new_new_n981__' (clb) ..................
Complex block 12: '$abc$24103$new_new_n997__' (clb) ......................
Complex block 13: '$abc$24103$new_new_n979__' (clb) .........................
Complex block 14: '$abc$24103$new_new_n1018__' (clb) .............
Complex block 15: '$abc$24103$new_new_n1002__' (clb) ...................
Complex block 16: '$abc$24103$new_new_n999__' (clb) .........................
Complex block 17: '$abc$24103$new_new_n994__' (clb) .......................
Complex block 18: '$abc$11169$li381_li381' (clb) ....................
Complex block 19: '$abc$24103$new_new_n1009__' (clb) ........................
Complex block 20: '$abc$24103$new_new_n983__' (clb) ...............
Complex block 21: '$abc$24103$new_new_n960__' (clb) ..................
Complex block 22: '$abc$24103$new_new_n950__' (clb) ...............................
Complex block 23: '$abc$24103$new_new_n993__' (clb) ...........................
Complex block 24: '$abc$24103$new_new_n946__' (clb) ..............................
Complex block 25: '$abc$24103$new_new_n952__' (clb) ...............................
Complex block 26: '$abc$24103$new_new_n948__' (clb) ..........................
Complex block 27: '$abc$24103$new_new_n1038__' (clb) ..............
Complex block 28: '$abc$11169$li096_li096' (clb) .......................
Complex block 29: '$abc$24103$new_new_n970__' (clb) .........................
Complex block 30: '$abc$11169$lo385' (clb) ......................
Complex block 31: '$abc$11169$lo383' (clb) ......................
Complex block 32: '$abc$11169$lo384' (clb) .......................
Complex block 33: '$abc$11169$li282_li282' (clb) .....................
Complex block 34: '$abc$24103$new_new_n980__' (clb) .........................
Complex block 35: '$abc$11169$lo381' (clb) .........................
Complex block 36: '$abc$24103$new_new_n924__' (clb) ................................
Complex block 37: '$abc$11169$lo356' (clb) ..........................
Complex block 38: '$abc$11169$lo357' (clb) ....
Complex block 39: '$abc$11169$lo358' (clb) ....................
Complex block 40: '$abc$11169$li121_li121' (clb) ....................
Complex block 41: '$abc$11169$lo343' (clb) ....................
Complex block 42: '$abc$10667$lo106' (clb) .
Complex block 43: '$abc$11169$li001_li001' (clb) ....................
Complex block 44: '$abc$11169$li006_li006' (clb) ....................
Complex block 45: '$abc$11169$li021_li021' (clb) ....................
Complex block 46: '$abc$11169$li031_li031' (clb) ....................
Complex block 47: '$abc$11169$li104_li104' (clb) ....................
Complex block 48: '$abc$11169$li215_li215' (clb) ....................
Complex block 49: '$abc$11169$li217_li217' (clb) ....................
Complex block 50: 'out:valid_out' (io) .
Complex block 51: 'out:data_out[0]' (io) .
Complex block 52: 'out:data_out[1]' (io) .
Complex block 53: 'out:data_out[2]' (io) .
Complex block 54: 'out:data_out[3]' (io) .
Complex block 55: 'out:data_out[4]' (io) .
Complex block 56: 'out:data_out[5]' (io) .
Complex block 57: 'out:data_out[6]' (io) .
Complex block 58: 'out:data_out[7]' (io) .
Complex block 59: 'out:data_out[8]' (io) .
Complex block 60: 'out:data_out[9]' (io) .
Complex block 61: 'out:data_out[10]' (io) .
Complex block 62: 'out:data_out[11]' (io) .
Complex block 63: 'out:data_out[12]' (io) .
Complex block 64: 'out:data_out[13]' (io) .
Complex block 65: 'out:data_out[14]' (io) .
Complex block 66: 'out:data_out[15]' (io) .
Complex block 67: '$false' (clb) .
Complex block 68: '$undef' (clb) .
Complex block 69: 'clock0' (io) .
Complex block 70: 'rstn' (io) .
Complex block 71: 'ce' (io) .

Pb types usage...
  io_input     : 3
  outpad       : 17
  adder        : 18
  DFFSRE       : 552
  dsp          : 2
  bram         : 2
  ff           : 562
  flut5        : 618
  io           : 20
  ble5         : 636
  fle          : 440
  adder_carry  : 18
  clb          : 48
  inpad        : 3
  mem_36K      : 2
  ble6         : 96
  soft_adder   : 18
  io_output    : 17
  lut5inter    : 339
  lut          : 428
  RS_DSP2_MULT : 2
  shift_reg    : 5
  lut4         : 16
  DFF          : 10
  lut5         : 316
  lut6         : 96


Logic Element (fle) detailed count:
  Total number of Logic Elements used : 299
  LEs used for logic and registers    : 0
  LEs used for logic only             : 299
  LEs used for registers only         : 0

	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 20, average # input + clock pins used: 0.85, average # output pins used: 0.15
	clb: # blocks: 48, average # input + clock pins used: 22.6458, average # output pins used: 11
	dsp: # blocks: 2, average # input + clock pins used: 49, average # output pins used: 13.5
	bram: # blocks: 2, average # input + clock pins used: 151, average # output pins used: 26.5
Absorbed logical nets 494 out of 1105 nets, 611 nets not absorbed.
Warning 171: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 172: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 173: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 174: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68 (78x66)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.01 Type: clb
	Block Utilization: 0.01 Type: dsp
	Block Utilization: 0.02 Type: bram


Netlist conversion complete.

# Packing took 2.30 seconds (max_rss 33.8 MiB, delta_rss +11.0 MiB)
# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'gng_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Warning 175: Netlist connects net $true to both global and non-global pins.
Warning 176: Netlist connects net $true to both global and non-global pins.
Warning 177: Netlist connects net $true to both global and non-global pins.
Warning 178: Netlist connects net $true to both global and non-global pins.
Warning 179: Netlist connects net $true to both global and non-global pins.
Warning 180: Netlist connects net $true to both global and non-global pins.
Warning 181: Netlist connects net $true to both global and non-global pins.
Warning 182: Netlist connects net $true to both global and non-global pins.
Warning 183: Netlist connects net $true to both global and non-global pins.
Warning 184: Netlist connects net $true to both global and non-global pins.
Warning 185: Netlist connects net $true to both global and non-global pins.
Warning 186: Netlist connects net $true to both global and non-global pins.
Warning 187: Netlist connects net $true to both global and non-global pins.
Warning 188: Netlist connects net $true to both global and non-global pins.
Warning 189: Netlist connects net $true to both global and non-global pins.
Warning 190: Netlist connects net $true to both global and non-global pins.
Warning 191: Netlist connects net $true to both global and non-global pins.
Warning 192: Netlist connects net $true to both global and non-global pins.
Warning 193: Netlist connects net $true to both global and non-global pins.
Warning 194: Netlist connects net $true to both global and non-global pins.
Warning 195: Netlist connects net $true to both global and non-global pins.
Warning 196: Netlist connects net $true to both global and non-global pins.
Warning 197: Netlist connects net $true to both global and non-global pins.
Warning 198: Netlist connects net $true to both global and non-global pins.
Warning 199: Netlist connects net $true to both global and non-global pins.
Warning 200: Netlist connects net $true to both global and non-global pins.
Warning 201: Netlist connects net $true to both global and non-global pins.
Warning 202: Netlist connects net $true to both global and non-global pins.
Warning 203: Netlist connects net $true to both global and non-global pins.
Warning 204: Netlist connects net $true to both global and non-global pins.
Warning 205: Netlist connects net $true to both global and non-global pins.
Warning 206: Netlist connects net $true to both global and non-global pins.
Warning 207: Netlist connects net $true to both global and non-global pins.
Warning 208: Netlist connects net $true to both global and non-global pins.
Warning 209: Netlist connects net $true to both global and non-global pins.
Warning 210: Netlist connects net $true to both global and non-global pins.
Warning 211: Netlist connects net $true to both global and non-global pins.
Warning 212: Netlist connects net $true to both global and non-global pins.
Warning 213: Netlist connects net $true to both global and non-global pins.
Warning 214: Netlist connects net $true to both global and non-global pins.
Warning 215: Netlist connects net $true to both global and non-global pins.
Warning 216: Netlist connects net $true to both global and non-global pins.
Warning 217: Netlist connects net $true to both global and non-global pins.
Warning 218: Netlist connects net $true to both global and non-global pins.
Warning 219: Netlist connects net $true to both global and non-global pins.
Warning 220: Netlist connects net $true to both global and non-global pins.
Warning 221: Netlist connects net $true to both global and non-global pins.
Warning 222: Netlist connects net $true to both global and non-global pins.
Warning 223: Netlist connects net $true to both global and non-global pins.
Warning 224: Netlist connects net $true to both global and non-global pins.
Warning 225: Netlist connects net $true to both global and non-global pins.
Warning 226: Netlist connects net $true to both global and non-global pins.
Warning 227: Netlist connects net $true to both global and non-global pins.
Warning 228: Netlist connects net $true to both global and non-global pins.
Warning 229: Netlist connects net $true to both global and non-global pins.
Warning 230: Netlist connects net $true to both global and non-global pins.
Warning 231: Netlist connects net $true to both global and non-global pins.
Warning 232: Netlist connects net $true to both global and non-global pins.
Warning 233: Netlist connects net $true to both global and non-global pins.
Warning 234: Netlist connects net $true to both global and non-global pins.
Warning 235: Netlist connects net $true to both global and non-global pins.
Warning 236: Netlist connects net $true to both global and non-global pins.
Warning 237: Netlist connects net $true to both global and non-global pins.
Warning 238: Netlist connects net $true to both global and non-global pins.
Warning 239: Netlist connects net $true to both global and non-global pins.
Warning 240: Netlist connects net $true to both global and non-global pins.
Warning 241: Netlist connects net $true to both global and non-global pins.
Warning 242: Netlist connects net $true to both global and non-global pins.
Warning 243: Netlist connects net $true to both global and non-global pins.
Warning 244: Netlist connects net $true to both global and non-global pins.
Warning 245: Netlist connects net $true to both global and non-global pins.
Warning 246: Netlist connects net $true to both global and non-global pins.
Warning 247: Netlist connects net $true to both global and non-global pins.
Warning 248: Netlist connects net $true to both global and non-global pins.
Warning 249: Netlist connects net $true to both global and non-global pins.
Warning 250: Netlist connects net $true to both global and non-global pins.
Warning 251: Netlist connects net $true to both global and non-global pins.
Warning 252: Netlist connects net $true to both global and non-global pins.
Warning 253: Netlist connects net $true to both global and non-global pins.
Warning 254: Netlist connects net $true to both global and non-global pins.
Warning 255: Netlist connects net $true to both global and non-global pins.
Warning 256: Netlist connects net $true to both global and non-global pins.
Warning 257: Netlist connects net $true to both global and non-global pins.
Warning 258: Netlist connects net $true to both global and non-global pins.
Warning 259: Netlist connects net $true to both global and non-global pins.
Warning 260: Netlist connects net $true to both global and non-global pins.
Warning 261: Netlist connects net $true to both global and non-global pins.
Warning 262: Netlist connects net $true to both global and non-global pins.
Warning 263: Netlist connects net $true to both global and non-global pins.
Warning 264: Netlist connects net $true to both global and non-global pins.
Warning 265: Netlist connects net $true to both global and non-global pins.
Warning 266: Netlist connects net $true to both global and non-global pins.
Warning 267: Netlist connects net $true to both global and non-global pins.
Warning 268: Netlist connects net $true to both global and non-global pins.
Warning 269: Netlist connects net $true to both global and non-global pins.
Warning 270: Netlist connects net $true to both global and non-global pins.
Warning 271: Netlist connects net $true to both global and non-global pins.
Warning 272: Netlist connects net $true to both global and non-global pins.
Warning 273: Netlist connects net $true to both global and non-global pins.
Warning 274: Netlist connects net $true to both global and non-global pins.
Warning 275: Netlist connects net $true to both global and non-global pins.
Warning 276: Netlist connects net $true to both global and non-global pins.
Warning 277: Netlist connects net $true to both global and non-global pins.
Warning 278: Netlist connects net $true to both global and non-global pins.
Warning 279: Netlist connects net $true to both global and non-global pins.
Warning 280: Netlist connects net $true to both global and non-global pins.
Warning 281: Netlist connects net $true to both global and non-global pins.
Warning 282: Netlist connects net $true to both global and non-global pins.
Warning 283: Netlist connects net $true to both global and non-global pins.
Warning 284: Netlist connects net $true to both global and non-global pins.
Warning 285: Netlist connects net $true to both global and non-global pins.
Warning 286: Netlist connects net $true to both global and non-global pins.
Warning 287: Netlist connects net $true to both global and non-global pins.
Warning 288: Netlist connects net $true to both global and non-global pins.
Warning 289: Netlist connects net $true to both global and non-global pins.
Warning 290: Netlist connects net $true to both global and non-global pins.
Warning 291: Netlist connects net $true to both global and non-global pins.
Warning 292: Netlist connects net $true to both global and non-global pins.
Warning 293: Netlist connects net $true to both global and non-global pins.
Warning 294: Netlist connects net $true to both global and non-global pins.
Warning 295: Netlist connects net $true to both global and non-global pins.
Warning 296: Netlist connects net $true to both global and non-global pins.
Warning 297: Netlist connects net $true to both global and non-global pins.
Warning 298: Netlist connects net $true to both global and non-global pins.
Warning 299: Netlist connects net $true to both global and non-global pins.
Warning 300: Netlist connects net $true to both global and non-global pins.
Warning 301: Netlist connects net $true to both global and non-global pins.
Warning 302: Netlist connects net $true to both global and non-global pins.
Warning 303: Netlist connects net $true to both global and non-global pins.
Warning 304: Netlist connects net $true to both global and non-global pins.
Warning 305: Netlist connects net $true to both global and non-global pins.
Warning 306: Netlist connects net $true to both global and non-global pins.
Warning 307: Netlist connects net $true to both global and non-global pins.
Warning 308: Netlist connects net $true to both global and non-global pins.
Warning 309: Netlist connects net $true to both global and non-global pins.
Warning 310: Netlist connects net $true to both global and non-global pins.
Warning 311: Netlist connects net $true to both global and non-global pins.
Warning 312: Netlist connects net $true to both global and non-global pins.
Warning 313: Netlist connects net $true to both global and non-global pins.
Warning 314: Netlist connects net $true to both global and non-global pins.
Warning 315: Netlist connects net $true to both global and non-global pins.
Warning 316: Netlist connects net $true to both global and non-global pins.
Warning 317: Netlist connects net $true to both global and non-global pins.
Warning 318: Netlist connects net $true to both global and non-global pins.
Warning 319: Netlist connects net $true to both global and non-global pins.
Warning 320: Netlist connects net $true to both global and non-global pins.
Warning 321: Netlist connects net $true to both global and non-global pins.
Warning 322: Netlist connects net $true to both global and non-global pins.
Warning 323: Netlist connects net $true to both global and non-global pins.
Warning 324: Netlist connects net $true to both global and non-global pins.
Warning 325: Netlist connects net $true to both global and non-global pins.
Warning 326: Netlist connects net $true to both global and non-global pins.
Warning 327: Netlist connects net $true to both global and non-global pins.
Warning 328: Netlist connects net $true to both global and non-global pins.
Warning 329: Netlist connects net $true to both global and non-global pins.
Warning 330: Netlist connects net $true to both global and non-global pins.
Warning 331: Netlist connects net $true to both global and non-global pins.
Warning 332: Netlist connects net $true to both global and non-global pins.
Warning 333: Netlist connects net $true to both global and non-global pins.
Warning 334: Netlist connects net $true to both global and non-global pins.
Warning 335: Netlist connects net $true to both global and non-global pins.
Warning 336: Netlist connects net $true to both global and non-global pins.
Warning 337: Netlist connects net $true to both global and non-global pins.
Warning 338: Netlist connects net $true to both global and non-global pins.
Warning 339: Netlist connects net $true to both global and non-global pins.
Warning 340: Netlist connects net $true to both global and non-global pins.
Warning 341: Netlist connects net $true to both global and non-global pins.
Warning 342: Netlist connects net $true to both global and non-global pins.
Warning 343: Netlist connects net $true to both global and non-global pins.
Warning 344: Netlist connects net $true to both global and non-global pins.
Warning 345: Netlist connects net $true to both global and non-global pins.
Warning 346: Netlist connects net $true to both global and non-global pins.
Warning 347: Netlist connects net $true to both global and non-global pins.
Warning 348: Netlist connects net $true to both global and non-global pins.
Warning 349: Netlist connects net $true to both global and non-global pins.
Warning 350: Netlist connects net $true to both global and non-global pins.
Warning 351: Netlist connects net $true to both global and non-global pins.
Warning 352: Netlist connects net $true to both global and non-global pins.
Warning 353: Netlist connects net $true to both global and non-global pins.
Warning 354: Netlist connects net $true to both global and non-global pins.
Warning 355: Netlist connects net $true to both global and non-global pins.
Warning 356: Netlist connects net $true to both global and non-global pins.
Warning 357: Netlist connects net $true to both global and non-global pins.
Warning 358: Netlist connects net $true to both global and non-global pins.
Warning 359: Netlist connects net $true to both global and non-global pins.
Warning 360: Netlist connects net $true to both global and non-global pins.
Warning 361: Netlist connects net $true to both global and non-global pins.
Warning 362: Netlist connects net $true to both global and non-global pins.
Warning 363: Netlist connects net $true to both global and non-global pins.
Warning 364: Netlist connects net $true to both global and non-global pins.
Warning 365: Netlist connects net $true to both global and non-global pins.
Warning 366: Netlist connects net $true to both global and non-global pins.
Warning 367: Netlist connects net $true to both global and non-global pins.
Warning 368: Netlist connects net $true to both global and non-global pins.
Warning 369: Netlist connects net $true to both global and non-global pins.
Warning 370: Netlist connects net $true to both global and non-global pins.
Warning 371: Netlist connects net $true to both global and non-global pins.
Warning 372: Netlist connects net $true to both global and non-global pins.
Warning 373: Netlist connects net $true to both global and non-global pins.
Warning 374: Netlist connects net $true to both global and non-global pins.
Warning 375: Netlist connects net $true to both global and non-global pins.
Warning 376: Netlist connects net $true to both global and non-global pins.
Warning 377: Netlist connects net $true to both global and non-global pins.
Warning 378: Netlist connects net $true to both global and non-global pins.
Warning 379: Netlist connects net $undef to both global and non-global pins.
Warning 380: Netlist connects net $undef to both global and non-global pins.
Warning 381: Netlist connects net $undef to both global and non-global pins.
Warning 382: Netlist connects net $undef to both global and non-global pins.
Warning 383: Netlist connects net $undef to both global and non-global pins.
Warning 384: Netlist connects net $undef to both global and non-global pins.
Warning 385: Netlist connects net $undef to both global and non-global pins.
Warning 386: Netlist connects net $undef to both global and non-global pins.
Warning 387: Netlist connects net $undef to both global and non-global pins.
Warning 388: Netlist connects net $undef to both global and non-global pins.
Warning 389: Netlist connects net $undef to both global and non-global pins.
Warning 390: Netlist connects net $undef to both global and non-global pins.
Warning 391: Netlist connects net $undef to both global and non-global pins.
Warning 392: Netlist connects net $undef to both global and non-global pins.
Warning 393: Netlist connects net $undef to both global and non-global pins.
Warning 394: Netlist connects net $undef to both global and non-global pins.
Warning 395: Netlist connects net $undef to both global and non-global pins.
Warning 396: Netlist connects net $undef to both global and non-global pins.
Warning 397: Netlist connects net $undef to both global and non-global pins.
Warning 398: Netlist connects net $undef to both global and non-global pins.
Warning 399: Netlist connects net $undef to both global and non-global pins.
Warning 400: Netlist connects net $undef to both global and non-global pins.
Warning 401: Netlist connects net $undef to both global and non-global pins.
Warning 402: Netlist connects net $undef to both global and non-global pins.
Warning 403: Netlist connects net $undef to both global and non-global pins.
Warning 404: Netlist connects net $undef to both global and non-global pins.
Warning 405: Netlist connects net $undef to both global and non-global pins.
Warning 406: Netlist connects net $undef to both global and non-global pins.
Warning 407: Netlist connects net $undef to both global and non-global pins.
Warning 408: Netlist connects net $undef to both global and non-global pins.
Warning 409: Netlist connects net $undef to both global and non-global pins.
Warning 410: Netlist connects net $undef to both global and non-global pins.
Warning 411: Netlist connects net $undef to both global and non-global pins.
Warning 412: Netlist connects net $undef to both global and non-global pins.
Warning 413: Netlist connects net $undef to both global and non-global pins.
Warning 414: Netlist connects net $undef to both global and non-global pins.
Warning 415: Netlist connects net $undef to both global and non-global pins.
Warning 416: Netlist connects net $undef to both global and non-global pins.
Warning 417: Netlist connects net $undef to both global and non-global pins.
Warning 418: Netlist connects net $undef to both global and non-global pins.
Warning 419: Netlist connects net $undef to both global and non-global pins.
Warning 420: Netlist connects net $undef to both global and non-global pins.
Warning 421: Netlist connects net $undef to both global and non-global pins.
Warning 422: Netlist connects net $undef to both global and non-global pins.
Warning 423: Netlist connects net $undef to both global and non-global pins.
Warning 424: Netlist connects net $undef to both global and non-global pins.
Warning 425: Netlist connects net $undef to both global and non-global pins.
Warning 426: Netlist connects net $undef to both global and non-global pins.
Warning 427: Netlist connects net $undef to both global and non-global pins.
Warning 428: Netlist connects net $undef to both global and non-global pins.
Warning 429: Netlist connects net $undef to both global and non-global pins.
Warning 430: Netlist connects net $undef to both global and non-global pins.
Warning 431: Netlist connects net $undef to both global and non-global pins.
Warning 432: Netlist connects net $undef to both global and non-global pins.
Warning 433: Netlist connects net $undef to both global and non-global pins.
Warning 434: Netlist connects net $undef to both global and non-global pins.
Warning 435: Netlist connects net $undef to both global and non-global pins.
Warning 436: Netlist connects net $undef to both global and non-global pins.
Warning 437: Netlist connects net $undef to both global and non-global pins.
Warning 438: Netlist connects net $undef to both global and non-global pins.
Warning 439: Netlist connects net $undef to both global and non-global pins.
Warning 440: Netlist connects net $undef to both global and non-global pins.
Warning 441: Netlist connects net $undef to both global and non-global pins.
Warning 442: Netlist connects net $undef to both global and non-global pins.
Warning 443: Netlist connects net $undef to both global and non-global pins.
Warning 444: Netlist connects net $undef to both global and non-global pins.
Warning 445: Netlist connects net $undef to both global and non-global pins.
Warning 446: Netlist connects net $undef to both global and non-global pins.
Warning 447: Netlist connects net $undef to both global and non-global pins.
Warning 448: Netlist connects net $undef to both global and non-global pins.
Warning 449: Netlist connects net $undef to both global and non-global pins.
Warning 450: Netlist connects net $undef to both global and non-global pins.
Warning 451: Netlist connects net $undef to both global and non-global pins.
Warning 452: Netlist connects net $undef to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.18 seconds).
# Load Packing took 0.19 seconds (max_rss 33.8 MiB, delta_rss +0.0 MiB)
Warning 453: Netlist contains 280 global net to non-global architecture pin connections
Warning 454: Logic block #67 ($false) has only 1 output pin '$false.O[14]'. It may be a constant generator.
Warning 455: Logic block #68 ($undef) has only 1 output pin '$undef.O[14]'. It may be a constant generator.

Netlist num_nets: 611
Netlist num_blocks: 72
Netlist EMPTY blocks: 0.
Netlist io blocks: 20.
Netlist clb blocks: 48.
Netlist dsp blocks: 2.
Netlist bram blocks: 2.
Netlist inputs pins: 3
Netlist output pins: 17

# Create Device
## Build Device Grid
Warning 456: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 457: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 458: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 459: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		20	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		48	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		2	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		2	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.01 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.02 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 33.8 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 460: Sized nonsensical R=0 transistor to minimum width
Warning 461: Sized nonsensical R=0 transistor to minimum width
Warning 462: Sized nonsensical R=0 transistor to minimum width
Warning 463: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 53.28 seconds (max_rss 803.0 MiB, delta_rss +769.2 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 53.46 seconds (max_rss 806.0 MiB, delta_rss +772.2 MiB)


Timing analysis took 0.00278191 seconds (0.00252945 STA, 0.000252458 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 56.52 seconds (max_rss 806.0 MiB)
Design gng is packed!##################################################Placement for design: gng##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/pin_c --csv /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/Gemini_Pin_Table.csv --pcf gng_openfpga.pcf --blif gng_post_synth.blif --output gng_pin_loc.place --assign_unconstrained_pins in_define_orderPath: /nfs_scratch/scratch/AE/Roman/open_source_design/gngChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/gng/gngChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/gngCommand: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml gng_post_synth.blif --sdc_file gng_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report gng_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --place --fix_pins gng_pin_loc.placePath: /nfs_scratch/scratch/AE/Roman/open_source_design/gngChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/gng/gngChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/gngVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml gng_post_synth.blif --sdc_file gng_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report gng_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --place --fix_pins gng_pin_loc.place


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: gng_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 10.9 MiB, delta_rss +1.8 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.8 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 21.5 MiB, delta_rss +2.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    4 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 198
Swept block(s)      : 56
Constant Pins Marked: 4
# Clean circuit took 0.00 seconds (max_rss 21.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 21.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 21.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1032
    .input      :       3
    .output     :      17
    0-LUT       :       3
    6-LUT       :     425
    RS_DSP2_MULT:       2
    TDP36K      :       2
    adder_carry :      18
    dffsre      :     552
    sh_dff      :      10
  Nets  : 1105
    Avg Fanout:     4.3
    Max Fanout:  1568.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 5860
  Timing Graph Edges: 10508
  Timing Graph Levels: 42
# Build Timing Graph took 0.01 seconds (max_rss 22.6 MiB, delta_rss +1.1 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 566 pins (9.7%), 564 blocks (54.7%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'valid_out'
Warning 142: set_input_delay command matched but was not applied to primary output 'data_out[0]'
Warning 143: set_input_delay command matched but was not applied to primary output 'data_out[1]'
Warning 144: set_input_delay command matched but was not applied to primary output 'data_out[2]'
Warning 145: set_input_delay command matched but was not applied to primary output 'data_out[3]'
Warning 146: set_input_delay command matched but was not applied to primary output 'data_out[4]'
Warning 147: set_input_delay command matched but was not applied to primary output 'data_out[5]'
Warning 148: set_input_delay command matched but was not applied to primary output 'data_out[6]'
Warning 149: set_input_delay command matched but was not applied to primary output 'data_out[7]'
Warning 150: set_input_delay command matched but was not applied to primary output 'data_out[8]'
Warning 151: set_input_delay command matched but was not applied to primary output 'data_out[9]'
Warning 152: set_input_delay command matched but was not applied to primary output 'data_out[10]'
Warning 153: set_input_delay command matched but was not applied to primary output 'data_out[11]'
Warning 154: set_input_delay command matched but was not applied to primary output 'data_out[12]'
Warning 155: set_input_delay command matched but was not applied to primary output 'data_out[13]'
Warning 156: set_input_delay command matched but was not applied to primary output 'data_out[14]'
Warning 157: set_input_delay command matched but was not applied to primary output 'data_out[15]'
Warning 158: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 159: set_output_delay command matched but was not applied to primary input 'rstn'
Warning 160: set_output_delay command matched but was not applied to primary input 'ce'

Applied 3 SDC commands from 'gng_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 22.8 MiB, delta_rss +0.2 MiB)
Timing analysis: ON
Circuit netlist file: gng_post_synth.net
Circuit placement file: gng_post_synth.place
Circuit routing file: gng_post_synth.route
Circuit SDC file: gng_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: USER 'gng_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'gng_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Warning 161: Netlist connects net $true to both global and non-global pins.
Warning 162: Netlist connects net $true to both global and non-global pins.
Warning 163: Netlist connects net $true to both global and non-global pins.
Warning 164: Netlist connects net $true to both global and non-global pins.
Warning 165: Netlist connects net $true to both global and non-global pins.
Warning 166: Netlist connects net $true to both global and non-global pins.
Warning 167: Netlist connects net $true to both global and non-global pins.
Warning 168: Netlist connects net $true to both global and non-global pins.
Warning 169: Netlist connects net $true to both global and non-global pins.
Warning 170: Netlist connects net $true to both global and non-global pins.
Warning 171: Netlist connects net $true to both global and non-global pins.
Warning 172: Netlist connects net $true to both global and non-global pins.
Warning 173: Netlist connects net $true to both global and non-global pins.
Warning 174: Netlist connects net $true to both global and non-global pins.
Warning 175: Netlist connects net $true to both global and non-global pins.
Warning 176: Netlist connects net $true to both global and non-global pins.
Warning 177: Netlist connects net $true to both global and non-global pins.
Warning 178: Netlist connects net $true to both global and non-global pins.
Warning 179: Netlist connects net $true to both global and non-global pins.
Warning 180: Netlist connects net $true to both global and non-global pins.
Warning 181: Netlist connects net $true to both global and non-global pins.
Warning 182: Netlist connects net $true to both global and non-global pins.
Warning 183: Netlist connects net $true to both global and non-global pins.
Warning 184: Netlist connects net $true to both global and non-global pins.
Warning 185: Netlist connects net $true to both global and non-global pins.
Warning 186: Netlist connects net $true to both global and non-global pins.
Warning 187: Netlist connects net $true to both global and non-global pins.
Warning 188: Netlist connects net $true to both global and non-global pins.
Warning 189: Netlist connects net $true to both global and non-global pins.
Warning 190: Netlist connects net $true to both global and non-global pins.
Warning 191: Netlist connects net $true to both global and non-global pins.
Warning 192: Netlist connects net $true to both global and non-global pins.
Warning 193: Netlist connects net $true to both global and non-global pins.
Warning 194: Netlist connects net $true to both global and non-global pins.
Warning 195: Netlist connects net $true to both global and non-global pins.
Warning 196: Netlist connects net $true to both global and non-global pins.
Warning 197: Netlist connects net $true to both global and non-global pins.
Warning 198: Netlist connects net $true to both global and non-global pins.
Warning 199: Netlist connects net $true to both global and non-global pins.
Warning 200: Netlist connects net $true to both global and non-global pins.
Warning 201: Netlist connects net $true to both global and non-global pins.
Warning 202: Netlist connects net $true to both global and non-global pins.
Warning 203: Netlist connects net $true to both global and non-global pins.
Warning 204: Netlist connects net $true to both global and non-global pins.
Warning 205: Netlist connects net $true to both global and non-global pins.
Warning 206: Netlist connects net $true to both global and non-global pins.
Warning 207: Netlist connects net $true to both global and non-global pins.
Warning 208: Netlist connects net $true to both global and non-global pins.
Warning 209: Netlist connects net $true to both global and non-global pins.
Warning 210: Netlist connects net $true to both global and non-global pins.
Warning 211: Netlist connects net $true to both global and non-global pins.
Warning 212: Netlist connects net $true to both global and non-global pins.
Warning 213: Netlist connects net $true to both global and non-global pins.
Warning 214: Netlist connects net $true to both global and non-global pins.
Warning 215: Netlist connects net $true to both global and non-global pins.
Warning 216: Netlist connects net $true to both global and non-global pins.
Warning 217: Netlist connects net $true to both global and non-global pins.
Warning 218: Netlist connects net $true to both global and non-global pins.
Warning 219: Netlist connects net $true to both global and non-global pins.
Warning 220: Netlist connects net $true to both global and non-global pins.
Warning 221: Netlist connects net $true to both global and non-global pins.
Warning 222: Netlist connects net $true to both global and non-global pins.
Warning 223: Netlist connects net $true to both global and non-global pins.
Warning 224: Netlist connects net $true to both global and non-global pins.
Warning 225: Netlist connects net $true to both global and non-global pins.
Warning 226: Netlist connects net $true to both global and non-global pins.
Warning 227: Netlist connects net $true to both global and non-global pins.
Warning 228: Netlist connects net $true to both global and non-global pins.
Warning 229: Netlist connects net $true to both global and non-global pins.
Warning 230: Netlist connects net $true to both global and non-global pins.
Warning 231: Netlist connects net $true to both global and non-global pins.
Warning 232: Netlist connects net $true to both global and non-global pins.
Warning 233: Netlist connects net $true to both global and non-global pins.
Warning 234: Netlist connects net $true to both global and non-global pins.
Warning 235: Netlist connects net $true to both global and non-global pins.
Warning 236: Netlist connects net $true to both global and non-global pins.
Warning 237: Netlist connects net $true to both global and non-global pins.
Warning 238: Netlist connects net $true to both global and non-global pins.
Warning 239: Netlist connects net $true to both global and non-global pins.
Warning 240: Netlist connects net $true to both global and non-global pins.
Warning 241: Netlist connects net $true to both global and non-global pins.
Warning 242: Netlist connects net $true to both global and non-global pins.
Warning 243: Netlist connects net $true to both global and non-global pins.
Warning 244: Netlist connects net $true to both global and non-global pins.
Warning 245: Netlist connects net $true to both global and non-global pins.
Warning 246: Netlist connects net $true to both global and non-global pins.
Warning 247: Netlist connects net $true to both global and non-global pins.
Warning 248: Netlist connects net $true to both global and non-global pins.
Warning 249: Netlist connects net $true to both global and non-global pins.
Warning 250: Netlist connects net $true to both global and non-global pins.
Warning 251: Netlist connects net $true to both global and non-global pins.
Warning 252: Netlist connects net $true to both global and non-global pins.
Warning 253: Netlist connects net $true to both global and non-global pins.
Warning 254: Netlist connects net $true to both global and non-global pins.
Warning 255: Netlist connects net $true to both global and non-global pins.
Warning 256: Netlist connects net $true to both global and non-global pins.
Warning 257: Netlist connects net $true to both global and non-global pins.
Warning 258: Netlist connects net $true to both global and non-global pins.
Warning 259: Netlist connects net $true to both global and non-global pins.
Warning 260: Netlist connects net $true to both global and non-global pins.
Warning 261: Netlist connects net $true to both global and non-global pins.
Warning 262: Netlist connects net $true to both global and non-global pins.
Warning 263: Netlist connects net $true to both global and non-global pins.
Warning 264: Netlist connects net $true to both global and non-global pins.
Warning 265: Netlist connects net $true to both global and non-global pins.
Warning 266: Netlist connects net $true to both global and non-global pins.
Warning 267: Netlist connects net $true to both global and non-global pins.
Warning 268: Netlist connects net $true to both global and non-global pins.
Warning 269: Netlist connects net $true to both global and non-global pins.
Warning 270: Netlist connects net $true to both global and non-global pins.
Warning 271: Netlist connects net $true to both global and non-global pins.
Warning 272: Netlist connects net $true to both global and non-global pins.
Warning 273: Netlist connects net $true to both global and non-global pins.
Warning 274: Netlist connects net $true to both global and non-global pins.
Warning 275: Netlist connects net $true to both global and non-global pins.
Warning 276: Netlist connects net $true to both global and non-global pins.
Warning 277: Netlist connects net $true to both global and non-global pins.
Warning 278: Netlist connects net $true to both global and non-global pins.
Warning 279: Netlist connects net $true to both global and non-global pins.
Warning 280: Netlist connects net $true to both global and non-global pins.
Warning 281: Netlist connects net $true to both global and non-global pins.
Warning 282: Netlist connects net $true to both global and non-global pins.
Warning 283: Netlist connects net $true to both global and non-global pins.
Warning 284: Netlist connects net $true to both global and non-global pins.
Warning 285: Netlist connects net $true to both global and non-global pins.
Warning 286: Netlist connects net $true to both global and non-global pins.
Warning 287: Netlist connects net $true to both global and non-global pins.
Warning 288: Netlist connects net $true to both global and non-global pins.
Warning 289: Netlist connects net $true to both global and non-global pins.
Warning 290: Netlist connects net $true to both global and non-global pins.
Warning 291: Netlist connects net $true to both global and non-global pins.
Warning 292: Netlist connects net $true to both global and non-global pins.
Warning 293: Netlist connects net $true to both global and non-global pins.
Warning 294: Netlist connects net $true to both global and non-global pins.
Warning 295: Netlist connects net $true to both global and non-global pins.
Warning 296: Netlist connects net $true to both global and non-global pins.
Warning 297: Netlist connects net $true to both global and non-global pins.
Warning 298: Netlist connects net $true to both global and non-global pins.
Warning 299: Netlist connects net $true to both global and non-global pins.
Warning 300: Netlist connects net $true to both global and non-global pins.
Warning 301: Netlist connects net $true to both global and non-global pins.
Warning 302: Netlist connects net $true to both global and non-global pins.
Warning 303: Netlist connects net $true to both global and non-global pins.
Warning 304: Netlist connects net $true to both global and non-global pins.
Warning 305: Netlist connects net $true to both global and non-global pins.
Warning 306: Netlist connects net $true to both global and non-global pins.
Warning 307: Netlist connects net $true to both global and non-global pins.
Warning 308: Netlist connects net $true to both global and non-global pins.
Warning 309: Netlist connects net $true to both global and non-global pins.
Warning 310: Netlist connects net $true to both global and non-global pins.
Warning 311: Netlist connects net $true to both global and non-global pins.
Warning 312: Netlist connects net $true to both global and non-global pins.
Warning 313: Netlist connects net $true to both global and non-global pins.
Warning 314: Netlist connects net $true to both global and non-global pins.
Warning 315: Netlist connects net $true to both global and non-global pins.
Warning 316: Netlist connects net $true to both global and non-global pins.
Warning 317: Netlist connects net $true to both global and non-global pins.
Warning 318: Netlist connects net $true to both global and non-global pins.
Warning 319: Netlist connects net $true to both global and non-global pins.
Warning 320: Netlist connects net $true to both global and non-global pins.
Warning 321: Netlist connects net $true to both global and non-global pins.
Warning 322: Netlist connects net $true to both global and non-global pins.
Warning 323: Netlist connects net $true to both global and non-global pins.
Warning 324: Netlist connects net $true to both global and non-global pins.
Warning 325: Netlist connects net $true to both global and non-global pins.
Warning 326: Netlist connects net $true to both global and non-global pins.
Warning 327: Netlist connects net $true to both global and non-global pins.
Warning 328: Netlist connects net $true to both global and non-global pins.
Warning 329: Netlist connects net $true to both global and non-global pins.
Warning 330: Netlist connects net $true to both global and non-global pins.
Warning 331: Netlist connects net $true to both global and non-global pins.
Warning 332: Netlist connects net $true to both global and non-global pins.
Warning 333: Netlist connects net $true to both global and non-global pins.
Warning 334: Netlist connects net $true to both global and non-global pins.
Warning 335: Netlist connects net $true to both global and non-global pins.
Warning 336: Netlist connects net $true to both global and non-global pins.
Warning 337: Netlist connects net $true to both global and non-global pins.
Warning 338: Netlist connects net $true to both global and non-global pins.
Warning 339: Netlist connects net $true to both global and non-global pins.
Warning 340: Netlist connects net $true to both global and non-global pins.
Warning 341: Netlist connects net $true to both global and non-global pins.
Warning 342: Netlist connects net $true to both global and non-global pins.
Warning 343: Netlist connects net $true to both global and non-global pins.
Warning 344: Netlist connects net $true to both global and non-global pins.
Warning 345: Netlist connects net $true to both global and non-global pins.
Warning 346: Netlist connects net $true to both global and non-global pins.
Warning 347: Netlist connects net $true to both global and non-global pins.
Warning 348: Netlist connects net $true to both global and non-global pins.
Warning 349: Netlist connects net $true to both global and non-global pins.
Warning 350: Netlist connects net $true to both global and non-global pins.
Warning 351: Netlist connects net $true to both global and non-global pins.
Warning 352: Netlist connects net $true to both global and non-global pins.
Warning 353: Netlist connects net $true to both global and non-global pins.
Warning 354: Netlist connects net $true to both global and non-global pins.
Warning 355: Netlist connects net $true to both global and non-global pins.
Warning 356: Netlist connects net $true to both global and non-global pins.
Warning 357: Netlist connects net $true to both global and non-global pins.
Warning 358: Netlist connects net $true to both global and non-global pins.
Warning 359: Netlist connects net $true to both global and non-global pins.
Warning 360: Netlist connects net $true to both global and non-global pins.
Warning 361: Netlist connects net $true to both global and non-global pins.
Warning 362: Netlist connects net $true to both global and non-global pins.
Warning 363: Netlist connects net $true to both global and non-global pins.
Warning 364: Netlist connects net $true to both global and non-global pins.
Warning 365: Netlist connects net $undef to both global and non-global pins.
Warning 366: Netlist connects net $undef to both global and non-global pins.
Warning 367: Netlist connects net $undef to both global and non-global pins.
Warning 368: Netlist connects net $undef to both global and non-global pins.
Warning 369: Netlist connects net $undef to both global and non-global pins.
Warning 370: Netlist connects net $undef to both global and non-global pins.
Warning 371: Netlist connects net $undef to both global and non-global pins.
Warning 372: Netlist connects net $undef to both global and non-global pins.
Warning 373: Netlist connects net $undef to both global and non-global pins.
Warning 374: Netlist connects net $undef to both global and non-global pins.
Warning 375: Netlist connects net $undef to both global and non-global pins.
Warning 376: Netlist connects net $undef to both global and non-global pins.
Warning 377: Netlist connects net $undef to both global and non-global pins.
Warning 378: Netlist connects net $undef to both global and non-global pins.
Warning 379: Netlist connects net $undef to both global and non-global pins.
Warning 380: Netlist connects net $undef to both global and non-global pins.
Warning 381: Netlist connects net $undef to both global and non-global pins.
Warning 382: Netlist connects net $undef to both global and non-global pins.
Warning 383: Netlist connects net $undef to both global and non-global pins.
Warning 384: Netlist connects net $undef to both global and non-global pins.
Warning 385: Netlist connects net $undef to both global and non-global pins.
Warning 386: Netlist connects net $undef to both global and non-global pins.
Warning 387: Netlist connects net $undef to both global and non-global pins.
Warning 388: Netlist connects net $undef to both global and non-global pins.
Warning 389: Netlist connects net $undef to both global and non-global pins.
Warning 390: Netlist connects net $undef to both global and non-global pins.
Warning 391: Netlist connects net $undef to both global and non-global pins.
Warning 392: Netlist connects net $undef to both global and non-global pins.
Warning 393: Netlist connects net $undef to both global and non-global pins.
Warning 394: Netlist connects net $undef to both global and non-global pins.
Warning 395: Netlist connects net $undef to both global and non-global pins.
Warning 396: Netlist connects net $undef to both global and non-global pins.
Warning 397: Netlist connects net $undef to both global and non-global pins.
Warning 398: Netlist connects net $undef to both global and non-global pins.
Warning 399: Netlist connects net $undef to both global and non-global pins.
Warning 400: Netlist connects net $undef to both global and non-global pins.
Warning 401: Netlist connects net $undef to both global and non-global pins.
Warning 402: Netlist connects net $undef to both global and non-global pins.
Warning 403: Netlist connects net $undef to both global and non-global pins.
Warning 404: Netlist connects net $undef to both global and non-global pins.
Warning 405: Netlist connects net $undef to both global and non-global pins.
Warning 406: Netlist connects net $undef to both global and non-global pins.
Warning 407: Netlist connects net $undef to both global and non-global pins.
Warning 408: Netlist connects net $undef to both global and non-global pins.
Warning 409: Netlist connects net $undef to both global and non-global pins.
Warning 410: Netlist connects net $undef to both global and non-global pins.
Warning 411: Netlist connects net $undef to both global and non-global pins.
Warning 412: Netlist connects net $undef to both global and non-global pins.
Warning 413: Netlist connects net $undef to both global and non-global pins.
Warning 414: Netlist connects net $undef to both global and non-global pins.
Warning 415: Netlist connects net $undef to both global and non-global pins.
Warning 416: Netlist connects net $undef to both global and non-global pins.
Warning 417: Netlist connects net $undef to both global and non-global pins.
Warning 418: Netlist connects net $undef to both global and non-global pins.
Warning 419: Netlist connects net $undef to both global and non-global pins.
Warning 420: Netlist connects net $undef to both global and non-global pins.
Warning 421: Netlist connects net $undef to both global and non-global pins.
Warning 422: Netlist connects net $undef to both global and non-global pins.
Warning 423: Netlist connects net $undef to both global and non-global pins.
Warning 424: Netlist connects net $undef to both global and non-global pins.
Warning 425: Netlist connects net $undef to both global and non-global pins.
Warning 426: Netlist connects net $undef to both global and non-global pins.
Warning 427: Netlist connects net $undef to both global and non-global pins.
Warning 428: Netlist connects net $undef to both global and non-global pins.
Warning 429: Netlist connects net $undef to both global and non-global pins.
Warning 430: Netlist connects net $undef to both global and non-global pins.
Warning 431: Netlist connects net $undef to both global and non-global pins.
Warning 432: Netlist connects net $undef to both global and non-global pins.
Warning 433: Netlist connects net $undef to both global and non-global pins.
Warning 434: Netlist connects net $undef to both global and non-global pins.
Warning 435: Netlist connects net $undef to both global and non-global pins.
Warning 436: Netlist connects net $undef to both global and non-global pins.
Warning 437: Netlist connects net $undef to both global and non-global pins.
Warning 438: Netlist connects net $undef to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.19 seconds).
# Load Packing took 0.20 seconds (max_rss 30.8 MiB, delta_rss +8.0 MiB)
Warning 439: Netlist contains 280 global net to non-global architecture pin connections
Warning 440: Logic block #67 ($false) has only 1 output pin '$false.O[14]'. It may be a constant generator.
Warning 441: Logic block #68 ($undef) has only 1 output pin '$undef.O[14]'. It may be a constant generator.

Netlist num_nets: 611
Netlist num_blocks: 72
Netlist EMPTY blocks: 0.
Netlist io blocks: 20.
Netlist clb blocks: 48.
Netlist dsp blocks: 2.
Netlist bram blocks: 2.
Netlist inputs pins: 3
Netlist output pins: 17

# Create Device
## Build Device Grid
Warning 442: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 443: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 444: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 445: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		20	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		48	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		2	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		2	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.01 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.02 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 30.8 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 446: Sized nonsensical R=0 transistor to minimum width
Warning 447: Sized nonsensical R=0 transistor to minimum width
Warning 448: Sized nonsensical R=0 transistor to minimum width
Warning 449: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 56.47 seconds (max_rss 802.1 MiB, delta_rss +771.3 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 56.67 seconds (max_rss 805.1 MiB, delta_rss +774.2 MiB)

# Placement
## Computing placement delta delay look-up
### Build routing resource graph
Warning 450: Sized nonsensical R=0 transistor to minimum width
Warning 451: Sized nonsensical R=0 transistor to minimum width
Warning 452: Sized nonsensical R=0 transistor to minimum width
Warning 453: Sized nonsensical R=0 transistor to minimum width
### Build routing resource graph took 51.70 seconds (max_rss 879.6 MiB, delta_rss +74.5 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 13181287
### Computing delta delays
### Computing delta delays took 9.63 seconds (max_rss 879.6 MiB, delta_rss +0.0 MiB)
## Computing placement delta delay look-up took 61.85 seconds (max_rss 879.6 MiB, delta_rss +74.5 MiB)

Reading locations of IO pads from 'gng_pin_loc.place'.
Successfully read gng_pin_loc.place.


There are 1174 point to point connections in this circuit.

Warning 454: 146 timing endpoints were not constrained during timing analysis

BB estimate of min-dist (placement) wire length: 36564

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 203.617 td_cost: 7.9963e-07
Initial placement estimated Critical Path Delay (CPD): 14.7546 ns
Initial placement estimated setup Total Negative Slack (sTNS): -86.5448 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -7.9546 ns

Initial placement estimated setup slack histogram:
[   -8e-09: -6.4e-09)   1 ( 0.1%) |
[ -6.4e-09: -4.9e-09)   3 ( 0.4%) |
[ -4.9e-09: -3.4e-09)   6 ( 0.8%) |*
[ -3.4e-09: -1.9e-09)   3 ( 0.4%) |
[ -1.9e-09: -3.8e-10)  27 ( 3.4%) |****
[ -3.8e-10:  1.1e-09)  48 ( 6.1%) |*******
[  1.1e-09:  2.7e-09) 106 (13.5%) |*****************
[  2.7e-09:  4.2e-09) 301 (38.2%) |***********************************************
[  4.2e-09:  5.7e-09) 232 (29.5%) |************************************
[  5.7e-09:  7.2e-09)  60 ( 7.6%) |*********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
      T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
9.6e-01   1.121     208.54 8.4557e-07  12.803      -75.4   -6.003   0.997  0.0659   79.0     1.00        299  0.500
4.8e-01   0.916     206.53 7.7757e-07  15.123       -118   -8.323   0.993  0.0324   79.0     1.00        598  0.500
2.4e-01   1.123     208.81 8.2742e-07  12.833      -47.2   -6.033   0.967  0.0857   79.0     1.00        897  0.500
1.2e-01   0.984     210.82 7.8551e-07  14.689      -92.9   -7.889   0.977  0.0300   79.0     1.00       1196  0.500
6.0e-02   0.987     200.53 7.2642e-07  14.953      -64.3   -8.153   0.926  0.0395   79.0     1.00       1495  0.900
5.4e-02   1.009     199.89 8.1571e-07  13.026        -62   -6.226   0.916  0.0393   79.0     1.00       1794  0.900
4.8e-02   0.958     189.76 7.8239e-07  12.895      -60.4   -6.095   0.926  0.0607   79.0     1.00       2093  0.900
4.4e-02   1.026     185.13 7.5251e-07  12.434      -37.6   -5.634   0.883  0.0334   79.0     1.00       2392  0.900
3.9e-02   0.925     183.90 7.2196e-07  13.181      -70.3   -6.381   0.843  0.0333   79.0     1.00       2691  0.900
3.5e-02   1.010     186.64 6.4708e-07  16.233      -66.3   -9.433   0.856  0.0423   79.0     1.00       2990  0.900
3.2e-02   0.972     188.73 7.2706e-07  14.191      -56.4   -7.391   0.876  0.0275   79.0     1.00       3289  0.900
2.9e-02   0.950     195.98 7.4176e-07  15.185        -84   -8.385   0.870  0.0399   79.0     1.00       3588  0.900
2.6e-02   0.878     173.03 5.5936e-07  18.089       -143  -11.289   0.816  0.0593   79.0     1.00       3887  0.900
2.3e-02   0.996     169.33 7.1191e-07  11.987        -41   -5.187   0.823  0.0611   79.0     1.00       4186  0.900
2.1e-02   0.931     191.14 7.2312e-07  15.101      -87.3   -8.301   0.809  0.0358   79.0     1.00       4485  0.900
1.9e-02   0.956     171.01 7.4524e-07  11.535        -45   -4.735   0.779  0.0297   79.0     1.00       4784  0.950
1.8e-02   0.959     172.48 7.1171e-07  12.349        -48   -5.549   0.749  0.0428   79.0     1.00       5083  0.950
1.7e-02   0.954     169.15 6.5918e-07  14.035      -62.3   -7.235   0.656  0.0438   79.0     1.00       5382  0.950
1.6e-02   0.984     185.80 7.1598e-07  14.245      -43.7   -7.445   0.799  0.0493   79.0     1.00       5681  0.950
1.5e-02   0.973     174.52 7.2304e-07  12.652      -72.8   -5.852   0.682  0.0306   79.0     1.00       5980  0.950
1.5e-02   0.985     177.52 7.1991e-07  12.402      -59.7   -5.602   0.709  0.0821   79.0     1.00       6279  0.950
1.4e-02   1.001     156.29 6.7249e-07  11.923      -36.1   -5.123   0.632  0.0364   79.0     1.00       6578  0.950
1.3e-02   0.897     137.28 6.0774e-07  10.961      -23.7   -4.161   0.538  0.0514   79.0     1.00       6877  0.950
1.2e-02   0.975     141.15 5.827e-07   12.621      -45.4   -5.821   0.532  0.0413   79.0     1.00       7176  0.950
1.2e-02   0.974     147.26 6.7803e-07  10.111      -36.5   -3.311   0.525  0.0419   79.0     1.00       7475  0.950
1.1e-02   0.943     153.73 6.1407e-07  13.073      -48.2   -6.273   0.579  0.0380   79.0     1.00       7774  0.950
1.1e-02   0.942     141.38 5.9013e-07  12.325      -30.4   -5.525   0.582  0.0465   79.0     1.00       8073  0.950
1.0e-02   0.946     129.91 6.3235e-07  10.199      -43.3   -3.399   0.468  0.0583   79.0     1.00       8372  0.950
9.6e-03   0.997     123.73 5.4888e-07  10.929      -32.5   -4.129   0.448  0.0214   79.0     1.00       8671  0.950
9.2e-03   0.854     101.54 4.82e-07    10.356      -25.1   -3.556   0.344  0.0482   79.0     1.00       8970  0.950
8.7e-03   0.963      93.70 3.4086e-07   8.706      -5.73   -1.906   0.301  0.0186   71.5     1.68       9269  0.950
8.3e-03   1.043     100.07 2.4634e-07   8.837        -11   -2.037   0.338  0.0361   61.5     2.57       9568  0.950
7.9e-03   1.057     112.79 2.3157e-07   9.039        -19   -2.239   0.334  0.0275   55.2     3.13       9867  0.950
7.5e-03   0.955     113.44 1.711e-07    9.796      -23.7   -2.996   0.348  0.0457   49.4     3.66      10166  0.950
7.1e-03   0.931     100.60 1.328e-07    9.511      -9.82   -2.711   0.281  0.0414   44.9     4.06      10465  0.950
6.7e-03   0.941      91.93 1.409e-07    7.944      -2.65   -1.144   0.284  0.0235   37.7     4.70      10764  0.950
6.4e-03   0.941      84.75 1.1753e-07   8.029      -3.63   -1.229   0.298  0.0218   31.8     5.23      11063  0.950
6.1e-03   0.963      91.66 1.256e-07    7.925      -4.46   -1.125   0.328  0.0226   27.3     5.64      11362  0.950
5.8e-03   0.920      82.90 9.8329e-08   7.657     -0.911   -0.857   0.311  0.0297   24.2     5.91      11661  0.950
5.5e-03   0.939      74.03 8.9729e-08   7.460      -2.56   -0.660   0.278  0.0360   21.1     6.19      11960  0.950
5.2e-03   0.976      67.53 8.5498e-08   6.593          0    0.000   0.251  0.0266   17.7     6.50      12259  0.950
5.0e-03   1.033      67.08 5.799e-08    7.437      -1.24   -0.637   0.314  0.0175   14.3     6.80      12558  0.950
4.7e-03   0.952      67.50 7.8124e-08   7.101     -0.336   -0.301   0.328  0.0338   12.5     6.96      12857  0.950
4.5e-03   0.981      64.61 8.2864e-08   6.577          0    0.000   0.321  0.0302   11.1     7.09      13156  0.950
4.2e-03   0.977      59.86 7.1025e-08   6.469          0    0.000   0.328  0.0189    9.8     7.21      13455  0.950
4.0e-03   0.936      53.21 6.7709e-08   6.905     -0.105   -0.105   0.381  0.0395    8.7     7.31      13754  0.950
3.8e-03   0.969      48.50 6.3271e-08   6.667          0    0.000   0.321  0.0339    8.2     7.35      14053  0.950
3.6e-03   0.986      45.29 4.8598e-08   6.355          0    0.000   0.328  0.0145    7.2     7.44      14352  0.950
3.5e-03   0.956      42.52 4.1144e-08   6.101          0    0.000   0.361  0.0232    6.4     7.51      14651  0.950
3.3e-03   0.981      41.17 3.8634e-08   5.931          0    0.000   0.298  0.0076    5.9     7.56      14950  0.950
3.1e-03   0.955      40.44 3.972e-08    5.897          0    0.000   0.381  0.0236    5.1     7.64      15249  0.950
3.0e-03   0.986      37.13 3.3625e-08   5.983          0    0.000   0.401  0.0220    4.8     7.66      15548  0.950
2.8e-03   0.971      33.70 3.0937e-08   5.897          0    0.000   0.355  0.0189    4.6     7.68      15847  0.950
2.7e-03   0.985      31.74 2.936e-08    5.861          0    0.000   0.298  0.0059    4.2     7.71      16146  0.950
2.5e-03   0.970      30.78 2.7924e-08   5.787          0    0.000   0.328  0.0172    3.6     7.77      16445  0.950
2.4e-03   0.978      29.39 2.8527e-08   5.825          0    0.000   0.294  0.0111    3.2     7.80      16744  0.950
2.3e-03   1.004      30.08 2.4177e-08   5.597          0    0.000   0.435  0.0062    2.7     7.85      17043  0.950
2.2e-03   0.994      30.10 2.706e-08    6.053          0    0.000   0.365  0.0060    2.7     7.85      17342  0.950
2.1e-03   0.981      29.72 2.3873e-08   5.772          0    0.000   0.378  0.0154    2.5     7.86      17641  0.950
2.0e-03   0.974      28.39 2.2382e-08   5.467          0    0.000   0.358  0.0170    2.4     7.88      17940  0.950
1.9e-03   0.979      27.23 2.3131e-08   5.861          0    0.000   0.355  0.0086    2.2     7.90      18239  0.950
1.8e-03   0.984      26.47 2.2166e-08   5.705          0    0.000   0.462  0.0107    2.0     7.91      18538  0.950
1.7e-03   0.997      26.31 2.191e-08    5.801          0    0.000   0.314  0.0064    2.0     7.91      18837  0.950
1.6e-03   0.981      26.55 2.2655e-08   5.701          0    0.000   0.448  0.0096    1.8     7.93      19136  0.950
1.5e-03   0.988      25.91 2.0277e-08   5.461          0    0.000   0.452  0.0060    1.8     7.93      19435  0.950
1.4e-03   0.995      25.93 2.353e-08    5.669          0    0.000   0.368  0.0073    1.8     7.93      19734  0.950
1.4e-03   0.983      25.30 2.1487e-08   5.729          0    0.000   0.365  0.0104    1.7     7.94      20033  0.950
1.3e-03   0.989      24.83 2.2974e-08   5.633          0    0.000   0.338  0.0092    1.5     7.95      20332  0.950
1.2e-03   0.993      24.48 2.0964e-08   5.849          0    0.000   0.324  0.0036    1.4     7.97      20631  0.950
1.2e-03   0.997      24.02 2.1351e-08   5.753          0    0.000   0.284  0.0030    1.2     7.98      20930  0.950
1.1e-03   0.980      23.74 1.9105e-08   5.585          0    0.000   0.281  0.0095    1.0     8.00      21229  0.950
1.1e-03   1.009      23.75 1.9052e-08   5.467          0    0.000   0.284  0.0053    1.0     8.00      21528  0.950
1.0e-03   1.003      24.08 2.0917e-08   5.753          0    0.000   0.231  0.0032    1.0     8.00      21827  0.950
9.6e-04   0.990      24.24 1.9475e-08   5.525          0    0.000   0.274  0.0055    1.0     8.00      22126  0.950
9.1e-04   0.997      24.26 1.891e-08    5.661          0    0.000   0.281  0.0033    1.0     8.00      22425  0.950
8.7e-04   0.997      24.03 1.8939e-08   5.497          0    0.000   0.221  0.0024    1.0     8.00      22724  0.950
8.2e-04   0.985      23.77 1.7708e-08   5.424          0    0.000   0.241  0.0099    1.0     8.00      23023  0.950
7.8e-04   1.003      23.56 1.8038e-08   5.561          0    0.000   0.174  0.0024    1.0     8.00      23322  0.950
7.4e-04   0.997      23.67 1.9776e-08   5.701          0    0.000   0.231  0.0028    1.0     8.00      23621  0.950
7.1e-04   0.987      23.62 1.9206e-08   5.719          0    0.000   0.191  0.0060    1.0     8.00      23920  0.950
6.7e-04   0.998      23.86 1.8614e-08   5.661          0    0.000   0.204  0.0023    1.0     8.00      24219  0.950
6.4e-04   0.993      23.87 1.7828e-08   5.643          0    0.000   0.224  0.0030    1.0     8.00      24518  0.950
6.0e-04   0.992      23.56 1.7593e-08   5.631          0    0.000   0.167  0.0037    1.0     8.00      24817  0.950
5.7e-04   0.999      23.58 1.6977e-08   5.393          0    0.000   0.161  0.0014    1.0     8.00      25116  0.950
5.5e-04   0.997      23.61 1.695e-08    5.377          0    0.000   0.147  0.0017    1.0     8.00      25415  0.800
4.4e-04   1.000      23.70 1.6684e-08   5.377          0    0.000   0.144  0.0008    1.0     8.00      25714  0.800
3.5e-04   0.998      23.70 1.6813e-08   5.377          0    0.000   0.134  0.0011    1.0     8.00      26013  0.800
2.8e-04   0.998      23.73 1.6569e-08   5.393          0    0.000   0.077  0.0012    1.0     8.00      26312  0.800
2.2e-04   0.996      23.57 1.6546e-08   5.220          0    0.000   0.064  0.0020    1.0     8.00      26611  0.800
1.8e-04   0.996      23.41 1.6356e-08   5.208          0    0.000   0.050  0.0024    1.0     8.00      26910  0.800
1.4e-04   0.999      23.34 1.6573e-08   5.245          0    0.000   0.070  0.0012    1.0     8.00      27209  0.800
1.1e-04   0.999      23.25 1.65e-08     5.283          0    0.000   0.047  0.0014    1.0     8.00      27508  0.800
9.2e-05   0.999      23.30 1.6379e-08   5.363          0    0.000   0.070  0.0007    1.0     8.00      27807  0.800
7.3e-05   0.998      23.29 1.6502e-08   5.283          0    0.000   0.060  0.0005    1.0     8.00      28106  0.800
5.9e-05   0.999      23.30 1.6363e-08   5.363          0    0.000   0.050  0.0008    1.0     8.00      28405  0.800
4.7e-05   1.000      23.30 1.6314e-08   5.283          0    0.000   0.037  0.0001    1.0     8.00      28704  0.800
3.7e-05   0.999      23.29 1.6521e-08   5.283          0    0.000   0.043  0.0010    1.0     8.00      29003  0.800
3.0e-05   0.999      23.28 1.637e-08    5.363          0    0.000   0.033  0.0004    1.0     8.00      29302  0.800
2.4e-05   0.999      23.30 1.6296e-08   5.283          0    0.000   0.033  0.0006    1.0     8.00      29601  0.800
1.9e-05   0.999      23.27 1.6479e-08   5.239          0    0.000   0.040  0.0007    1.0     8.00      29900  0.800
1.5e-05   1.000      23.28 1.6326e-08   5.283          0    0.000   0.047  0.0000    1.0     8.00      30199  0.800
1.2e-05   0.998      23.30 1.6477e-08   5.283          0    0.000   0.030  0.0000    1.0     8.00      30498  0.800
9.8e-06   0.999      23.28 1.6305e-08   5.283          0    0.000   0.050  0.0007    1.0     8.00      30797  0.800
9.8e-06   0.997      23.29 1.645e-08    5.239          0    0.000   0.064  0.0007    1.0     8.00      31096  0.000

BB estimate of min-dist (placement) wire length: 4182

Completed placement consistency check successfully.

Swaps called: 31168

Placement estimated critical path delay: 5.28302 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns
Placement estimated setup Worst Negative Slack (sWNS): 0 ns

Placement estimated setup slack histogram:
[  1.5e-09:  2.1e-09)  22 ( 2.8%) |***
[  2.1e-09:  2.7e-09)  14 ( 1.8%) |**
[  2.7e-09:  3.4e-09)  42 ( 5.3%) |******
[  3.4e-09:    4e-09)  20 ( 2.5%) |***
[    4e-09:  4.6e-09)  69 ( 8.8%) |**********
[  4.6e-09:  5.2e-09) 335 (42.6%) |***********************************************
[  5.2e-09:  5.8e-09) 228 (29.0%) |********************************
[  5.8e-09:  6.4e-09)   4 ( 0.5%) |*
[  6.4e-09:  7.1e-09)   0 ( 0.0%) |
[  7.1e-09:  7.7e-09)  53 ( 6.7%) |*******

Placement cost: 0.996837, bb_cost: 23.2956, td_cost: 1.64255e-08, 

Placement resource usage:
  io   implemented as io_bottom: 20
  clb  implemented as clb      : 48
  dsp  implemented as dsp      : 2
  bram implemented as bram     : 2

Placement number of temperatures: 104
Placement total # of swap attempts: 31168
	Swaps accepted: 12208 (39.2 %)
	Swaps rejected: 18960 (60.8 %)
	Swaps aborted :     0 ( 0.0 %)

Aborted Move Reasons:
# Placement took 62.40 seconds (max_rss 880.2 MiB, delta_rss +75.1 MiB)

Timing analysis took 0.228198 seconds (0.206479 STA, 0.021719 slack) (106 full updates: 106 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 119.73 seconds (max_rss 880.2 MiB)
Design gng is placed!##################################################Routing for design: gng##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml gng_post_synth.blif --sdc_file gng_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report gng_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --routePath: /nfs_scratch/scratch/AE/Roman/open_source_design/gngChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/gng/gngChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/gngVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml gng_post_synth.blif --sdc_file gng_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report gng_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --route


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: gng_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 10.9 MiB, delta_rss +1.8 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.8 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.03 seconds (max_rss 21.5 MiB, delta_rss +2.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    4 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 198
Swept block(s)      : 56
Constant Pins Marked: 4
# Clean circuit took 0.00 seconds (max_rss 21.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 21.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 21.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1032
    .input      :       3
    .output     :      17
    0-LUT       :       3
    6-LUT       :     425
    RS_DSP2_MULT:       2
    TDP36K      :       2
    adder_carry :      18
    dffsre      :     552
    sh_dff      :      10
  Nets  : 1105
    Avg Fanout:     4.3
    Max Fanout:  1568.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 5860
  Timing Graph Edges: 10508
  Timing Graph Levels: 42
# Build Timing Graph took 0.01 seconds (max_rss 22.6 MiB, delta_rss +1.1 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 566 pins (9.7%), 564 blocks (54.7%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'valid_out'
Warning 142: set_input_delay command matched but was not applied to primary output 'data_out[0]'
Warning 143: set_input_delay command matched but was not applied to primary output 'data_out[1]'
Warning 144: set_input_delay command matched but was not applied to primary output 'data_out[2]'
Warning 145: set_input_delay command matched but was not applied to primary output 'data_out[3]'
Warning 146: set_input_delay command matched but was not applied to primary output 'data_out[4]'
Warning 147: set_input_delay command matched but was not applied to primary output 'data_out[5]'
Warning 148: set_input_delay command matched but was not applied to primary output 'data_out[6]'
Warning 149: set_input_delay command matched but was not applied to primary output 'data_out[7]'
Warning 150: set_input_delay command matched but was not applied to primary output 'data_out[8]'
Warning 151: set_input_delay command matched but was not applied to primary output 'data_out[9]'
Warning 152: set_input_delay command matched but was not applied to primary output 'data_out[10]'
Warning 153: set_input_delay command matched but was not applied to primary output 'data_out[11]'
Warning 154: set_input_delay command matched but was not applied to primary output 'data_out[12]'
Warning 155: set_input_delay command matched but was not applied to primary output 'data_out[13]'
Warning 156: set_input_delay command matched but was not applied to primary output 'data_out[14]'
Warning 157: set_input_delay command matched but was not applied to primary output 'data_out[15]'
Warning 158: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 159: set_output_delay command matched but was not applied to primary input 'rstn'
Warning 160: set_output_delay command matched but was not applied to primary input 'ce'

Applied 3 SDC commands from 'gng_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 22.8 MiB, delta_rss +0.2 MiB)
Timing analysis: ON
Circuit netlist file: gng_post_synth.net
Circuit placement file: gng_post_synth.place
Circuit routing file: gng_post_synth.route
Circuit SDC file: gng_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'gng_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Warning 161: Netlist connects net $true to both global and non-global pins.
Warning 162: Netlist connects net $true to both global and non-global pins.
Warning 163: Netlist connects net $true to both global and non-global pins.
Warning 164: Netlist connects net $true to both global and non-global pins.
Warning 165: Netlist connects net $true to both global and non-global pins.
Warning 166: Netlist connects net $true to both global and non-global pins.
Warning 167: Netlist connects net $true to both global and non-global pins.
Warning 168: Netlist connects net $true to both global and non-global pins.
Warning 169: Netlist connects net $true to both global and non-global pins.
Warning 170: Netlist connects net $true to both global and non-global pins.
Warning 171: Netlist connects net $true to both global and non-global pins.
Warning 172: Netlist connects net $true to both global and non-global pins.
Warning 173: Netlist connects net $true to both global and non-global pins.
Warning 174: Netlist connects net $true to both global and non-global pins.
Warning 175: Netlist connects net $true to both global and non-global pins.
Warning 176: Netlist connects net $true to both global and non-global pins.
Warning 177: Netlist connects net $true to both global and non-global pins.
Warning 178: Netlist connects net $true to both global and non-global pins.
Warning 179: Netlist connects net $true to both global and non-global pins.
Warning 180: Netlist connects net $true to both global and non-global pins.
Warning 181: Netlist connects net $true to both global and non-global pins.
Warning 182: Netlist connects net $true to both global and non-global pins.
Warning 183: Netlist connects net $true to both global and non-global pins.
Warning 184: Netlist connects net $true to both global and non-global pins.
Warning 185: Netlist connects net $true to both global and non-global pins.
Warning 186: Netlist connects net $true to both global and non-global pins.
Warning 187: Netlist connects net $true to both global and non-global pins.
Warning 188: Netlist connects net $true to both global and non-global pins.
Warning 189: Netlist connects net $true to both global and non-global pins.
Warning 190: Netlist connects net $true to both global and non-global pins.
Warning 191: Netlist connects net $true to both global and non-global pins.
Warning 192: Netlist connects net $true to both global and non-global pins.
Warning 193: Netlist connects net $true to both global and non-global pins.
Warning 194: Netlist connects net $true to both global and non-global pins.
Warning 195: Netlist connects net $true to both global and non-global pins.
Warning 196: Netlist connects net $true to both global and non-global pins.
Warning 197: Netlist connects net $true to both global and non-global pins.
Warning 198: Netlist connects net $true to both global and non-global pins.
Warning 199: Netlist connects net $true to both global and non-global pins.
Warning 200: Netlist connects net $true to both global and non-global pins.
Warning 201: Netlist connects net $true to both global and non-global pins.
Warning 202: Netlist connects net $true to both global and non-global pins.
Warning 203: Netlist connects net $true to both global and non-global pins.
Warning 204: Netlist connects net $true to both global and non-global pins.
Warning 205: Netlist connects net $true to both global and non-global pins.
Warning 206: Netlist connects net $true to both global and non-global pins.
Warning 207: Netlist connects net $true to both global and non-global pins.
Warning 208: Netlist connects net $true to both global and non-global pins.
Warning 209: Netlist connects net $true to both global and non-global pins.
Warning 210: Netlist connects net $true to both global and non-global pins.
Warning 211: Netlist connects net $true to both global and non-global pins.
Warning 212: Netlist connects net $true to both global and non-global pins.
Warning 213: Netlist connects net $true to both global and non-global pins.
Warning 214: Netlist connects net $true to both global and non-global pins.
Warning 215: Netlist connects net $true to both global and non-global pins.
Warning 216: Netlist connects net $true to both global and non-global pins.
Warning 217: Netlist connects net $true to both global and non-global pins.
Warning 218: Netlist connects net $true to both global and non-global pins.
Warning 219: Netlist connects net $true to both global and non-global pins.
Warning 220: Netlist connects net $true to both global and non-global pins.
Warning 221: Netlist connects net $true to both global and non-global pins.
Warning 222: Netlist connects net $true to both global and non-global pins.
Warning 223: Netlist connects net $true to both global and non-global pins.
Warning 224: Netlist connects net $true to both global and non-global pins.
Warning 225: Netlist connects net $true to both global and non-global pins.
Warning 226: Netlist connects net $true to both global and non-global pins.
Warning 227: Netlist connects net $true to both global and non-global pins.
Warning 228: Netlist connects net $true to both global and non-global pins.
Warning 229: Netlist connects net $true to both global and non-global pins.
Warning 230: Netlist connects net $true to both global and non-global pins.
Warning 231: Netlist connects net $true to both global and non-global pins.
Warning 232: Netlist connects net $true to both global and non-global pins.
Warning 233: Netlist connects net $true to both global and non-global pins.
Warning 234: Netlist connects net $true to both global and non-global pins.
Warning 235: Netlist connects net $true to both global and non-global pins.
Warning 236: Netlist connects net $true to both global and non-global pins.
Warning 237: Netlist connects net $true to both global and non-global pins.
Warning 238: Netlist connects net $true to both global and non-global pins.
Warning 239: Netlist connects net $true to both global and non-global pins.
Warning 240: Netlist connects net $true to both global and non-global pins.
Warning 241: Netlist connects net $true to both global and non-global pins.
Warning 242: Netlist connects net $true to both global and non-global pins.
Warning 243: Netlist connects net $true to both global and non-global pins.
Warning 244: Netlist connects net $true to both global and non-global pins.
Warning 245: Netlist connects net $true to both global and non-global pins.
Warning 246: Netlist connects net $true to both global and non-global pins.
Warning 247: Netlist connects net $true to both global and non-global pins.
Warning 248: Netlist connects net $true to both global and non-global pins.
Warning 249: Netlist connects net $true to both global and non-global pins.
Warning 250: Netlist connects net $true to both global and non-global pins.
Warning 251: Netlist connects net $true to both global and non-global pins.
Warning 252: Netlist connects net $true to both global and non-global pins.
Warning 253: Netlist connects net $true to both global and non-global pins.
Warning 254: Netlist connects net $true to both global and non-global pins.
Warning 255: Netlist connects net $true to both global and non-global pins.
Warning 256: Netlist connects net $true to both global and non-global pins.
Warning 257: Netlist connects net $true to both global and non-global pins.
Warning 258: Netlist connects net $true to both global and non-global pins.
Warning 259: Netlist connects net $true to both global and non-global pins.
Warning 260: Netlist connects net $true to both global and non-global pins.
Warning 261: Netlist connects net $true to both global and non-global pins.
Warning 262: Netlist connects net $true to both global and non-global pins.
Warning 263: Netlist connects net $true to both global and non-global pins.
Warning 264: Netlist connects net $true to both global and non-global pins.
Warning 265: Netlist connects net $true to both global and non-global pins.
Warning 266: Netlist connects net $true to both global and non-global pins.
Warning 267: Netlist connects net $true to both global and non-global pins.
Warning 268: Netlist connects net $true to both global and non-global pins.
Warning 269: Netlist connects net $true to both global and non-global pins.
Warning 270: Netlist connects net $true to both global and non-global pins.
Warning 271: Netlist connects net $true to both global and non-global pins.
Warning 272: Netlist connects net $true to both global and non-global pins.
Warning 273: Netlist connects net $true to both global and non-global pins.
Warning 274: Netlist connects net $true to both global and non-global pins.
Warning 275: Netlist connects net $true to both global and non-global pins.
Warning 276: Netlist connects net $true to both global and non-global pins.
Warning 277: Netlist connects net $true to both global and non-global pins.
Warning 278: Netlist connects net $true to both global and non-global pins.
Warning 279: Netlist connects net $true to both global and non-global pins.
Warning 280: Netlist connects net $true to both global and non-global pins.
Warning 281: Netlist connects net $true to both global and non-global pins.
Warning 282: Netlist connects net $true to both global and non-global pins.
Warning 283: Netlist connects net $true to both global and non-global pins.
Warning 284: Netlist connects net $true to both global and non-global pins.
Warning 285: Netlist connects net $true to both global and non-global pins.
Warning 286: Netlist connects net $true to both global and non-global pins.
Warning 287: Netlist connects net $true to both global and non-global pins.
Warning 288: Netlist connects net $true to both global and non-global pins.
Warning 289: Netlist connects net $true to both global and non-global pins.
Warning 290: Netlist connects net $true to both global and non-global pins.
Warning 291: Netlist connects net $true to both global and non-global pins.
Warning 292: Netlist connects net $true to both global and non-global pins.
Warning 293: Netlist connects net $true to both global and non-global pins.
Warning 294: Netlist connects net $true to both global and non-global pins.
Warning 295: Netlist connects net $true to both global and non-global pins.
Warning 296: Netlist connects net $true to both global and non-global pins.
Warning 297: Netlist connects net $true to both global and non-global pins.
Warning 298: Netlist connects net $true to both global and non-global pins.
Warning 299: Netlist connects net $true to both global and non-global pins.
Warning 300: Netlist connects net $true to both global and non-global pins.
Warning 301: Netlist connects net $true to both global and non-global pins.
Warning 302: Netlist connects net $true to both global and non-global pins.
Warning 303: Netlist connects net $true to both global and non-global pins.
Warning 304: Netlist connects net $true to both global and non-global pins.
Warning 305: Netlist connects net $true to both global and non-global pins.
Warning 306: Netlist connects net $true to both global and non-global pins.
Warning 307: Netlist connects net $true to both global and non-global pins.
Warning 308: Netlist connects net $true to both global and non-global pins.
Warning 309: Netlist connects net $true to both global and non-global pins.
Warning 310: Netlist connects net $true to both global and non-global pins.
Warning 311: Netlist connects net $true to both global and non-global pins.
Warning 312: Netlist connects net $true to both global and non-global pins.
Warning 313: Netlist connects net $true to both global and non-global pins.
Warning 314: Netlist connects net $true to both global and non-global pins.
Warning 315: Netlist connects net $true to both global and non-global pins.
Warning 316: Netlist connects net $true to both global and non-global pins.
Warning 317: Netlist connects net $true to both global and non-global pins.
Warning 318: Netlist connects net $true to both global and non-global pins.
Warning 319: Netlist connects net $true to both global and non-global pins.
Warning 320: Netlist connects net $true to both global and non-global pins.
Warning 321: Netlist connects net $true to both global and non-global pins.
Warning 322: Netlist connects net $true to both global and non-global pins.
Warning 323: Netlist connects net $true to both global and non-global pins.
Warning 324: Netlist connects net $true to both global and non-global pins.
Warning 325: Netlist connects net $true to both global and non-global pins.
Warning 326: Netlist connects net $true to both global and non-global pins.
Warning 327: Netlist connects net $true to both global and non-global pins.
Warning 328: Netlist connects net $true to both global and non-global pins.
Warning 329: Netlist connects net $true to both global and non-global pins.
Warning 330: Netlist connects net $true to both global and non-global pins.
Warning 331: Netlist connects net $true to both global and non-global pins.
Warning 332: Netlist connects net $true to both global and non-global pins.
Warning 333: Netlist connects net $true to both global and non-global pins.
Warning 334: Netlist connects net $true to both global and non-global pins.
Warning 335: Netlist connects net $true to both global and non-global pins.
Warning 336: Netlist connects net $true to both global and non-global pins.
Warning 337: Netlist connects net $true to both global and non-global pins.
Warning 338: Netlist connects net $true to both global and non-global pins.
Warning 339: Netlist connects net $true to both global and non-global pins.
Warning 340: Netlist connects net $true to both global and non-global pins.
Warning 341: Netlist connects net $true to both global and non-global pins.
Warning 342: Netlist connects net $true to both global and non-global pins.
Warning 343: Netlist connects net $true to both global and non-global pins.
Warning 344: Netlist connects net $true to both global and non-global pins.
Warning 345: Netlist connects net $true to both global and non-global pins.
Warning 346: Netlist connects net $true to both global and non-global pins.
Warning 347: Netlist connects net $true to both global and non-global pins.
Warning 348: Netlist connects net $true to both global and non-global pins.
Warning 349: Netlist connects net $true to both global and non-global pins.
Warning 350: Netlist connects net $true to both global and non-global pins.
Warning 351: Netlist connects net $true to both global and non-global pins.
Warning 352: Netlist connects net $true to both global and non-global pins.
Warning 353: Netlist connects net $true to both global and non-global pins.
Warning 354: Netlist connects net $true to both global and non-global pins.
Warning 355: Netlist connects net $true to both global and non-global pins.
Warning 356: Netlist connects net $true to both global and non-global pins.
Warning 357: Netlist connects net $true to both global and non-global pins.
Warning 358: Netlist connects net $true to both global and non-global pins.
Warning 359: Netlist connects net $true to both global and non-global pins.
Warning 360: Netlist connects net $true to both global and non-global pins.
Warning 361: Netlist connects net $true to both global and non-global pins.
Warning 362: Netlist connects net $true to both global and non-global pins.
Warning 363: Netlist connects net $true to both global and non-global pins.
Warning 364: Netlist connects net $true to both global and non-global pins.
Warning 365: Netlist connects net $undef to both global and non-global pins.
Warning 366: Netlist connects net $undef to both global and non-global pins.
Warning 367: Netlist connects net $undef to both global and non-global pins.
Warning 368: Netlist connects net $undef to both global and non-global pins.
Warning 369: Netlist connects net $undef to both global and non-global pins.
Warning 370: Netlist connects net $undef to both global and non-global pins.
Warning 371: Netlist connects net $undef to both global and non-global pins.
Warning 372: Netlist connects net $undef to both global and non-global pins.
Warning 373: Netlist connects net $undef to both global and non-global pins.
Warning 374: Netlist connects net $undef to both global and non-global pins.
Warning 375: Netlist connects net $undef to both global and non-global pins.
Warning 376: Netlist connects net $undef to both global and non-global pins.
Warning 377: Netlist connects net $undef to both global and non-global pins.
Warning 378: Netlist connects net $undef to both global and non-global pins.
Warning 379: Netlist connects net $undef to both global and non-global pins.
Warning 380: Netlist connects net $undef to both global and non-global pins.
Warning 381: Netlist connects net $undef to both global and non-global pins.
Warning 382: Netlist connects net $undef to both global and non-global pins.
Warning 383: Netlist connects net $undef to both global and non-global pins.
Warning 384: Netlist connects net $undef to both global and non-global pins.
Warning 385: Netlist connects net $undef to both global and non-global pins.
Warning 386: Netlist connects net $undef to both global and non-global pins.
Warning 387: Netlist connects net $undef to both global and non-global pins.
Warning 388: Netlist connects net $undef to both global and non-global pins.
Warning 389: Netlist connects net $undef to both global and non-global pins.
Warning 390: Netlist connects net $undef to both global and non-global pins.
Warning 391: Netlist connects net $undef to both global and non-global pins.
Warning 392: Netlist connects net $undef to both global and non-global pins.
Warning 393: Netlist connects net $undef to both global and non-global pins.
Warning 394: Netlist connects net $undef to both global and non-global pins.
Warning 395: Netlist connects net $undef to both global and non-global pins.
Warning 396: Netlist connects net $undef to both global and non-global pins.
Warning 397: Netlist connects net $undef to both global and non-global pins.
Warning 398: Netlist connects net $undef to both global and non-global pins.
Warning 399: Netlist connects net $undef to both global and non-global pins.
Warning 400: Netlist connects net $undef to both global and non-global pins.
Warning 401: Netlist connects net $undef to both global and non-global pins.
Warning 402: Netlist connects net $undef to both global and non-global pins.
Warning 403: Netlist connects net $undef to both global and non-global pins.
Warning 404: Netlist connects net $undef to both global and non-global pins.
Warning 405: Netlist connects net $undef to both global and non-global pins.
Warning 406: Netlist connects net $undef to both global and non-global pins.
Warning 407: Netlist connects net $undef to both global and non-global pins.
Warning 408: Netlist connects net $undef to both global and non-global pins.
Warning 409: Netlist connects net $undef to both global and non-global pins.
Warning 410: Netlist connects net $undef to both global and non-global pins.
Warning 411: Netlist connects net $undef to both global and non-global pins.
Warning 412: Netlist connects net $undef to both global and non-global pins.
Warning 413: Netlist connects net $undef to both global and non-global pins.
Warning 414: Netlist connects net $undef to both global and non-global pins.
Warning 415: Netlist connects net $undef to both global and non-global pins.
Warning 416: Netlist connects net $undef to both global and non-global pins.
Warning 417: Netlist connects net $undef to both global and non-global pins.
Warning 418: Netlist connects net $undef to both global and non-global pins.
Warning 419: Netlist connects net $undef to both global and non-global pins.
Warning 420: Netlist connects net $undef to both global and non-global pins.
Warning 421: Netlist connects net $undef to both global and non-global pins.
Warning 422: Netlist connects net $undef to both global and non-global pins.
Warning 423: Netlist connects net $undef to both global and non-global pins.
Warning 424: Netlist connects net $undef to both global and non-global pins.
Warning 425: Netlist connects net $undef to both global and non-global pins.
Warning 426: Netlist connects net $undef to both global and non-global pins.
Warning 427: Netlist connects net $undef to both global and non-global pins.
Warning 428: Netlist connects net $undef to both global and non-global pins.
Warning 429: Netlist connects net $undef to both global and non-global pins.
Warning 430: Netlist connects net $undef to both global and non-global pins.
Warning 431: Netlist connects net $undef to both global and non-global pins.
Warning 432: Netlist connects net $undef to both global and non-global pins.
Warning 433: Netlist connects net $undef to both global and non-global pins.
Warning 434: Netlist connects net $undef to both global and non-global pins.
Warning 435: Netlist connects net $undef to both global and non-global pins.
Warning 436: Netlist connects net $undef to both global and non-global pins.
Warning 437: Netlist connects net $undef to both global and non-global pins.
Warning 438: Netlist connects net $undef to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.19 seconds).
# Load Packing took 0.21 seconds (max_rss 30.8 MiB, delta_rss +8.0 MiB)
Warning 439: Netlist contains 280 global net to non-global architecture pin connections
Warning 440: Logic block #67 ($false) has only 1 output pin '$false.O[14]'. It may be a constant generator.
Warning 441: Logic block #68 ($undef) has only 1 output pin '$undef.O[14]'. It may be a constant generator.

Netlist num_nets: 611
Netlist num_blocks: 72
Netlist EMPTY blocks: 0.
Netlist io blocks: 20.
Netlist clb blocks: 48.
Netlist dsp blocks: 2.
Netlist bram blocks: 2.
Netlist inputs pins: 3
Netlist output pins: 17

# Create Device
## Build Device Grid
Warning 442: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 443: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 444: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 445: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		20	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		48	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		2	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		2	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.01 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.02 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 30.8 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 446: Sized nonsensical R=0 transistor to minimum width
Warning 447: Sized nonsensical R=0 transistor to minimum width
Warning 448: Sized nonsensical R=0 transistor to minimum width
Warning 449: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 55.41 seconds (max_rss 802.1 MiB, delta_rss +771.3 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 55.60 seconds (max_rss 805.1 MiB, delta_rss +774.3 MiB)

# Load Placement
# Load Placement took 0.09 seconds (max_rss 805.1 MiB, delta_rss +0.0 MiB)

# Routing
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 450: Sized nonsensical R=0 transistor to minimum width
Warning 451: Sized nonsensical R=0 transistor to minimum width
Warning 452: Sized nonsensical R=0 transistor to minimum width
Warning 453: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 72.33 seconds (max_rss 811.5 MiB, delta_rss +6.4 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
Confirming router algorithm: TIMING_DRIVEN.
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 454: 146 timing endpoints were not constrained during timing analysis
   1    0.7     0.0    0 1874613     608    1174     581 ( 0.039%)    9105 ( 0.5%)    5.755      0.000      0.000     -39.29     -0.934      N/A
   2    0.2     0.5   17  395488     443     908     322 ( 0.022%)    8254 ( 0.4%)    5.743      0.000      0.000     -36.89     -0.934      N/A
   3    0.1     0.6    2  231957     355     717     256 ( 0.017%)    8339 ( 0.4%)    5.743      0.000      0.000     -37.00     -0.934      N/A
   4    0.1     0.8    3  191354     287     615     179 ( 0.012%)    8416 ( 0.4%)    5.743      0.000      0.000     -36.56     -0.884      N/A
   5    0.1     1.1    2  122405     233     525     138 ( 0.009%)    8503 ( 0.5%)    5.743      0.000      0.000     -36.75     -0.884      N/A
   6    0.1     1.4    2   98125     200     455     108 ( 0.007%)    8560 ( 0.5%)    5.743      0.000      0.000     -36.64     -0.884      N/A
   7    0.1     1.9    2   58209     155     362      75 ( 0.005%)    8632 ( 0.5%)    5.753      0.000      0.000     -36.53     -0.884      N/A
   8    0.0     2.4    0   40162     101     238      48 ( 0.003%)    8697 ( 0.5%)    5.743      0.000      0.000     -36.52     -0.884      N/A
   9    0.0     3.1    2   33650      74     178      32 ( 0.002%)    8755 ( 0.5%)    5.743      0.000      0.000     -36.52     -0.884      N/A
  10    0.0     4.1    2   23921      46     126      21 ( 0.001%)    8784 ( 0.5%)    5.743      0.000      0.000     -36.52     -0.884       18
  11    0.0     5.3    2   17698      28      83       9 ( 0.001%)    8813 ( 0.5%)    5.971      0.000      0.000     -36.52     -0.884       17
  12    0.0     6.9    0    6439      12      37       5 ( 0.000%)    8829 ( 0.5%)    5.971      0.000      0.000     -36.52     -0.884       16
  13    0.0     9.0    0    9582       6      23       0 ( 0.000%)    8868 ( 0.5%)    5.971      0.000      0.000     -36.52     -0.884       15
Restoring best routing
Critical path: 5.97102 ns
Successfully routed after 13 routing iterations.
Router Stats: total_nets_routed: 2548 total_connections_routed: 5441 total_heap_pushes: 3103603 total_heap_pops: 553599
# Routing took 74.38 seconds (max_rss 851.5 MiB, delta_rss +46.4 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1972014381
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 3.26645  Maximum # of bends: 156

Number of global nets: 3
Number of routed nets (nonglobal): 608
Wire length results (in units of 1 clb segments)...
	Total wirelength: 8868, average net length: 14.5855
	Maximum net length: 490

Wire length results in terms of physical segments...
	Total wiring segments used: 3022, average wire segments per net: 4.97039
	Maximum segments used by a net: 196
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)    14 ( 0.1%) |
[      0.3:      0.4)    14 ( 0.1%) |
[      0.2:      0.3)    42 ( 0.4%) |
[      0.1:      0.2)    90 ( 0.9%) |
[        0:      0.1) 10426 (98.5%) |*********************************************
Maximum routing channel utilization:      0.49 at (38,16)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      13   1.438      180
                         1       5   0.338      180
                         2       2   0.262      180
                         3       3   0.213      180
                         4       2   0.213      180
                         5       1   0.062      180
                         6       3   0.262      180
                         7       2   0.200      180
                         8       3   0.200      180
                         9       2   0.300      180
                        10       1   0.050      180
                        11      17   0.775      180
                        12      22   1.362      180
                        13      45   3.188      180
                        14      73   5.125      180
                        15      77   5.838      180
                        16      88   6.863      180
                        17      76   6.188      180
                        18      51   4.975      180
                        19      34   3.188      180
                        20      45   3.812      180
                        21      36   4.075      180
                        22      42   3.287      180
                        23      34   2.100      180
                        24       5   0.287      180
                        25       4   0.188      180
                        26       1   0.013      180
                        27       1   0.050      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       0   0.000      180
                         4       0   0.000      180
                         5       0   0.000      180
                         6       1   0.015      180
                         7       0   0.000      180
                         8       0   0.000      180
                         9       1   0.015      180
                        10       0   0.000      180
                        11       1   0.059      180
                        12       1   0.015      180
                        13       2   0.074      180
                        14       3   0.191      180
                        15       2   0.059      180
                        16       4   0.368      180
                        17       3   0.265      180
                        18       4   0.515      180
                        19       4   0.426      180
                        20       4   0.382      180
                        21       3   0.338      180
                        22       4   0.382      180
                        23      31   3.412      180
                        24       5   0.809      180
                        25       6   0.500      180
                        26      15   1.162      180
                        27       1   0.118      180
                        28       6   0.529      180
                        29      38   2.882      180
                        30      36   2.941      180
                        31      16   1.456      180
                        32      18   1.603      180
                        33      65   5.809      180
                        34      52   5.235      180
                        35      69   8.691      180
                        36      46   5.500      180
                        37      87   7.397      180
                        38      84   7.338      180
                        39      25   1.735      180
                        40      60   4.559      180
                        41      20   0.985      180
                        42       0   0.000      180
                        43       2   0.118      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
                        67       0   0.000      180
                        68       0   0.000      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       0   0.000      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       0   0.000      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 4.77891e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0     0.00283
                                  1       0.005

Segment usage by length: length utilization
                         ------ -----------
                              1     0.00283
                              4       0.005

Warning 455: 146 timing endpoints were not constrained during timing analysis

Hold Worst Negative Slack (hWNS): -0.884032 ns
Hold Total Negative Slack (hTNS): -36.5216 ns

Hold slack histogram:
[ -8.8e-10: -2.6e-10)  51 ( 6.5%) |***********
[ -2.6e-10:  3.6e-10)   2 ( 0.3%) |
[  3.6e-10:  9.8e-10) 218 (27.7%) |***********************************************
[  9.8e-10:  1.6e-09) 198 (25.2%) |*******************************************
[  1.6e-09:  2.2e-09) 103 (13.1%) |**********************
[  2.2e-09:  2.8e-09) 188 (23.9%) |*****************************************
[  2.8e-09:  3.5e-09)  10 ( 1.3%) |**
[  3.5e-09:  4.1e-09)   0 ( 0.0%) |
[  4.1e-09:  4.7e-09)   1 ( 0.1%) |
[  4.7e-09:  5.3e-09)  16 ( 2.0%) |***

Final critical path: 5.97102 ns, Fmax: 167.476 MHz
Setup Worst Negative Slack (sWNS): 0 ns
Setup Total Negative Slack (sTNS): 0 ns

Setup slack histogram:
[  8.3e-10:  1.5e-09)  16 ( 2.0%) |***
[  1.5e-09:  2.2e-09)  20 ( 2.5%) |****
[  2.2e-09:  2.8e-09)  36 ( 4.6%) |*******
[  2.8e-09:  3.5e-09)  24 ( 3.0%) |*****
[  3.5e-09:  4.2e-09) 196 (24.9%) |***************************************
[  4.2e-09:  4.8e-09) 198 (25.2%) |****************************************
[  4.8e-09:  5.5e-09) 235 (29.9%) |***********************************************
[  5.5e-09:  6.2e-09)   9 ( 1.1%) |**
[  6.2e-09:  6.8e-09)   2 ( 0.3%) |
[  6.8e-09:  7.5e-09)  51 ( 6.5%) |**********

Timing analysis took 0.216707 seconds (0.204821 STA, 0.0118855 slack) (14 full updates: 0 setup, 0 hold, 14 combined).
VPR suceeded
The entire flow of VPR took 131.46 seconds (max_rss 857.3 MiB)
Design gng is routed!##################################################Timing Analysis for design: gng##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml gng_post_synth.blif --sdc_file gng_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report gng_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --analysisPath: /nfs_scratch/scratch/AE/Roman/open_source_design/gngChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/gng/gngChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/gngVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml gng_post_synth.blif --sdc_file gng_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report gng_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --analysis


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: gng_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 10.9 MiB, delta_rss +1.8 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.8 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 21.5 MiB, delta_rss +2.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    4 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 198
Swept block(s)      : 56
Constant Pins Marked: 4
# Clean circuit took 0.00 seconds (max_rss 21.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 21.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 21.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1032
    .input      :       3
    .output     :      17
    0-LUT       :       3
    6-LUT       :     425
    RS_DSP2_MULT:       2
    TDP36K      :       2
    adder_carry :      18
    dffsre      :     552
    sh_dff      :      10
  Nets  : 1105
    Avg Fanout:     4.3
    Max Fanout:  1568.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 5860
  Timing Graph Edges: 10508
  Timing Graph Levels: 42
# Build Timing Graph took 0.01 seconds (max_rss 22.6 MiB, delta_rss +1.1 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 566 pins (9.7%), 564 blocks (54.7%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'valid_out'
Warning 142: set_input_delay command matched but was not applied to primary output 'data_out[0]'
Warning 143: set_input_delay command matched but was not applied to primary output 'data_out[1]'
Warning 144: set_input_delay command matched but was not applied to primary output 'data_out[2]'
Warning 145: set_input_delay command matched but was not applied to primary output 'data_out[3]'
Warning 146: set_input_delay command matched but was not applied to primary output 'data_out[4]'
Warning 147: set_input_delay command matched but was not applied to primary output 'data_out[5]'
Warning 148: set_input_delay command matched but was not applied to primary output 'data_out[6]'
Warning 149: set_input_delay command matched but was not applied to primary output 'data_out[7]'
Warning 150: set_input_delay command matched but was not applied to primary output 'data_out[8]'
Warning 151: set_input_delay command matched but was not applied to primary output 'data_out[9]'
Warning 152: set_input_delay command matched but was not applied to primary output 'data_out[10]'
Warning 153: set_input_delay command matched but was not applied to primary output 'data_out[11]'
Warning 154: set_input_delay command matched but was not applied to primary output 'data_out[12]'
Warning 155: set_input_delay command matched but was not applied to primary output 'data_out[13]'
Warning 156: set_input_delay command matched but was not applied to primary output 'data_out[14]'
Warning 157: set_input_delay command matched but was not applied to primary output 'data_out[15]'
Warning 158: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 159: set_output_delay command matched but was not applied to primary input 'rstn'
Warning 160: set_output_delay command matched but was not applied to primary input 'ce'

Applied 3 SDC commands from 'gng_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 22.8 MiB, delta_rss +0.2 MiB)
Timing analysis: ON
Circuit netlist file: gng_post_synth.net
Circuit placement file: gng_post_synth.place
Circuit routing file: gng_post_synth.route
Circuit SDC file: gng_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'gng_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Warning 161: Netlist connects net $true to both global and non-global pins.
Warning 162: Netlist connects net $true to both global and non-global pins.
Warning 163: Netlist connects net $true to both global and non-global pins.
Warning 164: Netlist connects net $true to both global and non-global pins.
Warning 165: Netlist connects net $true to both global and non-global pins.
Warning 166: Netlist connects net $true to both global and non-global pins.
Warning 167: Netlist connects net $true to both global and non-global pins.
Warning 168: Netlist connects net $true to both global and non-global pins.
Warning 169: Netlist connects net $true to both global and non-global pins.
Warning 170: Netlist connects net $true to both global and non-global pins.
Warning 171: Netlist connects net $true to both global and non-global pins.
Warning 172: Netlist connects net $true to both global and non-global pins.
Warning 173: Netlist connects net $true to both global and non-global pins.
Warning 174: Netlist connects net $true to both global and non-global pins.
Warning 175: Netlist connects net $true to both global and non-global pins.
Warning 176: Netlist connects net $true to both global and non-global pins.
Warning 177: Netlist connects net $true to both global and non-global pins.
Warning 178: Netlist connects net $true to both global and non-global pins.
Warning 179: Netlist connects net $true to both global and non-global pins.
Warning 180: Netlist connects net $true to both global and non-global pins.
Warning 181: Netlist connects net $true to both global and non-global pins.
Warning 182: Netlist connects net $true to both global and non-global pins.
Warning 183: Netlist connects net $true to both global and non-global pins.
Warning 184: Netlist connects net $true to both global and non-global pins.
Warning 185: Netlist connects net $true to both global and non-global pins.
Warning 186: Netlist connects net $true to both global and non-global pins.
Warning 187: Netlist connects net $true to both global and non-global pins.
Warning 188: Netlist connects net $true to both global and non-global pins.
Warning 189: Netlist connects net $true to both global and non-global pins.
Warning 190: Netlist connects net $true to both global and non-global pins.
Warning 191: Netlist connects net $true to both global and non-global pins.
Warning 192: Netlist connects net $true to both global and non-global pins.
Warning 193: Netlist connects net $true to both global and non-global pins.
Warning 194: Netlist connects net $true to both global and non-global pins.
Warning 195: Netlist connects net $true to both global and non-global pins.
Warning 196: Netlist connects net $true to both global and non-global pins.
Warning 197: Netlist connects net $true to both global and non-global pins.
Warning 198: Netlist connects net $true to both global and non-global pins.
Warning 199: Netlist connects net $true to both global and non-global pins.
Warning 200: Netlist connects net $true to both global and non-global pins.
Warning 201: Netlist connects net $true to both global and non-global pins.
Warning 202: Netlist connects net $true to both global and non-global pins.
Warning 203: Netlist connects net $true to both global and non-global pins.
Warning 204: Netlist connects net $true to both global and non-global pins.
Warning 205: Netlist connects net $true to both global and non-global pins.
Warning 206: Netlist connects net $true to both global and non-global pins.
Warning 207: Netlist connects net $true to both global and non-global pins.
Warning 208: Netlist connects net $true to both global and non-global pins.
Warning 209: Netlist connects net $true to both global and non-global pins.
Warning 210: Netlist connects net $true to both global and non-global pins.
Warning 211: Netlist connects net $true to both global and non-global pins.
Warning 212: Netlist connects net $true to both global and non-global pins.
Warning 213: Netlist connects net $true to both global and non-global pins.
Warning 214: Netlist connects net $true to both global and non-global pins.
Warning 215: Netlist connects net $true to both global and non-global pins.
Warning 216: Netlist connects net $true to both global and non-global pins.
Warning 217: Netlist connects net $true to both global and non-global pins.
Warning 218: Netlist connects net $true to both global and non-global pins.
Warning 219: Netlist connects net $true to both global and non-global pins.
Warning 220: Netlist connects net $true to both global and non-global pins.
Warning 221: Netlist connects net $true to both global and non-global pins.
Warning 222: Netlist connects net $true to both global and non-global pins.
Warning 223: Netlist connects net $true to both global and non-global pins.
Warning 224: Netlist connects net $true to both global and non-global pins.
Warning 225: Netlist connects net $true to both global and non-global pins.
Warning 226: Netlist connects net $true to both global and non-global pins.
Warning 227: Netlist connects net $true to both global and non-global pins.
Warning 228: Netlist connects net $true to both global and non-global pins.
Warning 229: Netlist connects net $true to both global and non-global pins.
Warning 230: Netlist connects net $true to both global and non-global pins.
Warning 231: Netlist connects net $true to both global and non-global pins.
Warning 232: Netlist connects net $true to both global and non-global pins.
Warning 233: Netlist connects net $true to both global and non-global pins.
Warning 234: Netlist connects net $true to both global and non-global pins.
Warning 235: Netlist connects net $true to both global and non-global pins.
Warning 236: Netlist connects net $true to both global and non-global pins.
Warning 237: Netlist connects net $true to both global and non-global pins.
Warning 238: Netlist connects net $true to both global and non-global pins.
Warning 239: Netlist connects net $true to both global and non-global pins.
Warning 240: Netlist connects net $true to both global and non-global pins.
Warning 241: Netlist connects net $true to both global and non-global pins.
Warning 242: Netlist connects net $true to both global and non-global pins.
Warning 243: Netlist connects net $true to both global and non-global pins.
Warning 244: Netlist connects net $true to both global and non-global pins.
Warning 245: Netlist connects net $true to both global and non-global pins.
Warning 246: Netlist connects net $true to both global and non-global pins.
Warning 247: Netlist connects net $true to both global and non-global pins.
Warning 248: Netlist connects net $true to both global and non-global pins.
Warning 249: Netlist connects net $true to both global and non-global pins.
Warning 250: Netlist connects net $true to both global and non-global pins.
Warning 251: Netlist connects net $true to both global and non-global pins.
Warning 252: Netlist connects net $true to both global and non-global pins.
Warning 253: Netlist connects net $true to both global and non-global pins.
Warning 254: Netlist connects net $true to both global and non-global pins.
Warning 255: Netlist connects net $true to both global and non-global pins.
Warning 256: Netlist connects net $true to both global and non-global pins.
Warning 257: Netlist connects net $true to both global and non-global pins.
Warning 258: Netlist connects net $true to both global and non-global pins.
Warning 259: Netlist connects net $true to both global and non-global pins.
Warning 260: Netlist connects net $true to both global and non-global pins.
Warning 261: Netlist connects net $true to both global and non-global pins.
Warning 262: Netlist connects net $true to both global and non-global pins.
Warning 263: Netlist connects net $true to both global and non-global pins.
Warning 264: Netlist connects net $true to both global and non-global pins.
Warning 265: Netlist connects net $true to both global and non-global pins.
Warning 266: Netlist connects net $true to both global and non-global pins.
Warning 267: Netlist connects net $true to both global and non-global pins.
Warning 268: Netlist connects net $true to both global and non-global pins.
Warning 269: Netlist connects net $true to both global and non-global pins.
Warning 270: Netlist connects net $true to both global and non-global pins.
Warning 271: Netlist connects net $true to both global and non-global pins.
Warning 272: Netlist connects net $true to both global and non-global pins.
Warning 273: Netlist connects net $true to both global and non-global pins.
Warning 274: Netlist connects net $true to both global and non-global pins.
Warning 275: Netlist connects net $true to both global and non-global pins.
Warning 276: Netlist connects net $true to both global and non-global pins.
Warning 277: Netlist connects net $true to both global and non-global pins.
Warning 278: Netlist connects net $true to both global and non-global pins.
Warning 279: Netlist connects net $true to both global and non-global pins.
Warning 280: Netlist connects net $true to both global and non-global pins.
Warning 281: Netlist connects net $true to both global and non-global pins.
Warning 282: Netlist connects net $true to both global and non-global pins.
Warning 283: Netlist connects net $true to both global and non-global pins.
Warning 284: Netlist connects net $true to both global and non-global pins.
Warning 285: Netlist connects net $true to both global and non-global pins.
Warning 286: Netlist connects net $true to both global and non-global pins.
Warning 287: Netlist connects net $true to both global and non-global pins.
Warning 288: Netlist connects net $true to both global and non-global pins.
Warning 289: Netlist connects net $true to both global and non-global pins.
Warning 290: Netlist connects net $true to both global and non-global pins.
Warning 291: Netlist connects net $true to both global and non-global pins.
Warning 292: Netlist connects net $true to both global and non-global pins.
Warning 293: Netlist connects net $true to both global and non-global pins.
Warning 294: Netlist connects net $true to both global and non-global pins.
Warning 295: Netlist connects net $true to both global and non-global pins.
Warning 296: Netlist connects net $true to both global and non-global pins.
Warning 297: Netlist connects net $true to both global and non-global pins.
Warning 298: Netlist connects net $true to both global and non-global pins.
Warning 299: Netlist connects net $true to both global and non-global pins.
Warning 300: Netlist connects net $true to both global and non-global pins.
Warning 301: Netlist connects net $true to both global and non-global pins.
Warning 302: Netlist connects net $true to both global and non-global pins.
Warning 303: Netlist connects net $true to both global and non-global pins.
Warning 304: Netlist connects net $true to both global and non-global pins.
Warning 305: Netlist connects net $true to both global and non-global pins.
Warning 306: Netlist connects net $true to both global and non-global pins.
Warning 307: Netlist connects net $true to both global and non-global pins.
Warning 308: Netlist connects net $true to both global and non-global pins.
Warning 309: Netlist connects net $true to both global and non-global pins.
Warning 310: Netlist connects net $true to both global and non-global pins.
Warning 311: Netlist connects net $true to both global and non-global pins.
Warning 312: Netlist connects net $true to both global and non-global pins.
Warning 313: Netlist connects net $true to both global and non-global pins.
Warning 314: Netlist connects net $true to both global and non-global pins.
Warning 315: Netlist connects net $true to both global and non-global pins.
Warning 316: Netlist connects net $true to both global and non-global pins.
Warning 317: Netlist connects net $true to both global and non-global pins.
Warning 318: Netlist connects net $true to both global and non-global pins.
Warning 319: Netlist connects net $true to both global and non-global pins.
Warning 320: Netlist connects net $true to both global and non-global pins.
Warning 321: Netlist connects net $true to both global and non-global pins.
Warning 322: Netlist connects net $true to both global and non-global pins.
Warning 323: Netlist connects net $true to both global and non-global pins.
Warning 324: Netlist connects net $true to both global and non-global pins.
Warning 325: Netlist connects net $true to both global and non-global pins.
Warning 326: Netlist connects net $true to both global and non-global pins.
Warning 327: Netlist connects net $true to both global and non-global pins.
Warning 328: Netlist connects net $true to both global and non-global pins.
Warning 329: Netlist connects net $true to both global and non-global pins.
Warning 330: Netlist connects net $true to both global and non-global pins.
Warning 331: Netlist connects net $true to both global and non-global pins.
Warning 332: Netlist connects net $true to both global and non-global pins.
Warning 333: Netlist connects net $true to both global and non-global pins.
Warning 334: Netlist connects net $true to both global and non-global pins.
Warning 335: Netlist connects net $true to both global and non-global pins.
Warning 336: Netlist connects net $true to both global and non-global pins.
Warning 337: Netlist connects net $true to both global and non-global pins.
Warning 338: Netlist connects net $true to both global and non-global pins.
Warning 339: Netlist connects net $true to both global and non-global pins.
Warning 340: Netlist connects net $true to both global and non-global pins.
Warning 341: Netlist connects net $true to both global and non-global pins.
Warning 342: Netlist connects net $true to both global and non-global pins.
Warning 343: Netlist connects net $true to both global and non-global pins.
Warning 344: Netlist connects net $true to both global and non-global pins.
Warning 345: Netlist connects net $true to both global and non-global pins.
Warning 346: Netlist connects net $true to both global and non-global pins.
Warning 347: Netlist connects net $true to both global and non-global pins.
Warning 348: Netlist connects net $true to both global and non-global pins.
Warning 349: Netlist connects net $true to both global and non-global pins.
Warning 350: Netlist connects net $true to both global and non-global pins.
Warning 351: Netlist connects net $true to both global and non-global pins.
Warning 352: Netlist connects net $true to both global and non-global pins.
Warning 353: Netlist connects net $true to both global and non-global pins.
Warning 354: Netlist connects net $true to both global and non-global pins.
Warning 355: Netlist connects net $true to both global and non-global pins.
Warning 356: Netlist connects net $true to both global and non-global pins.
Warning 357: Netlist connects net $true to both global and non-global pins.
Warning 358: Netlist connects net $true to both global and non-global pins.
Warning 359: Netlist connects net $true to both global and non-global pins.
Warning 360: Netlist connects net $true to both global and non-global pins.
Warning 361: Netlist connects net $true to both global and non-global pins.
Warning 362: Netlist connects net $true to both global and non-global pins.
Warning 363: Netlist connects net $true to both global and non-global pins.
Warning 364: Netlist connects net $true to both global and non-global pins.
Warning 365: Netlist connects net $undef to both global and non-global pins.
Warning 366: Netlist connects net $undef to both global and non-global pins.
Warning 367: Netlist connects net $undef to both global and non-global pins.
Warning 368: Netlist connects net $undef to both global and non-global pins.
Warning 369: Netlist connects net $undef to both global and non-global pins.
Warning 370: Netlist connects net $undef to both global and non-global pins.
Warning 371: Netlist connects net $undef to both global and non-global pins.
Warning 372: Netlist connects net $undef to both global and non-global pins.
Warning 373: Netlist connects net $undef to both global and non-global pins.
Warning 374: Netlist connects net $undef to both global and non-global pins.
Warning 375: Netlist connects net $undef to both global and non-global pins.
Warning 376: Netlist connects net $undef to both global and non-global pins.
Warning 377: Netlist connects net $undef to both global and non-global pins.
Warning 378: Netlist connects net $undef to both global and non-global pins.
Warning 379: Netlist connects net $undef to both global and non-global pins.
Warning 380: Netlist connects net $undef to both global and non-global pins.
Warning 381: Netlist connects net $undef to both global and non-global pins.
Warning 382: Netlist connects net $undef to both global and non-global pins.
Warning 383: Netlist connects net $undef to both global and non-global pins.
Warning 384: Netlist connects net $undef to both global and non-global pins.
Warning 385: Netlist connects net $undef to both global and non-global pins.
Warning 386: Netlist connects net $undef to both global and non-global pins.
Warning 387: Netlist connects net $undef to both global and non-global pins.
Warning 388: Netlist connects net $undef to both global and non-global pins.
Warning 389: Netlist connects net $undef to both global and non-global pins.
Warning 390: Netlist connects net $undef to both global and non-global pins.
Warning 391: Netlist connects net $undef to both global and non-global pins.
Warning 392: Netlist connects net $undef to both global and non-global pins.
Warning 393: Netlist connects net $undef to both global and non-global pins.
Warning 394: Netlist connects net $undef to both global and non-global pins.
Warning 395: Netlist connects net $undef to both global and non-global pins.
Warning 396: Netlist connects net $undef to both global and non-global pins.
Warning 397: Netlist connects net $undef to both global and non-global pins.
Warning 398: Netlist connects net $undef to both global and non-global pins.
Warning 399: Netlist connects net $undef to both global and non-global pins.
Warning 400: Netlist connects net $undef to both global and non-global pins.
Warning 401: Netlist connects net $undef to both global and non-global pins.
Warning 402: Netlist connects net $undef to both global and non-global pins.
Warning 403: Netlist connects net $undef to both global and non-global pins.
Warning 404: Netlist connects net $undef to both global and non-global pins.
Warning 405: Netlist connects net $undef to both global and non-global pins.
Warning 406: Netlist connects net $undef to both global and non-global pins.
Warning 407: Netlist connects net $undef to both global and non-global pins.
Warning 408: Netlist connects net $undef to both global and non-global pins.
Warning 409: Netlist connects net $undef to both global and non-global pins.
Warning 410: Netlist connects net $undef to both global and non-global pins.
Warning 411: Netlist connects net $undef to both global and non-global pins.
Warning 412: Netlist connects net $undef to both global and non-global pins.
Warning 413: Netlist connects net $undef to both global and non-global pins.
Warning 414: Netlist connects net $undef to both global and non-global pins.
Warning 415: Netlist connects net $undef to both global and non-global pins.
Warning 416: Netlist connects net $undef to both global and non-global pins.
Warning 417: Netlist connects net $undef to both global and non-global pins.
Warning 418: Netlist connects net $undef to both global and non-global pins.
Warning 419: Netlist connects net $undef to both global and non-global pins.
Warning 420: Netlist connects net $undef to both global and non-global pins.
Warning 421: Netlist connects net $undef to both global and non-global pins.
Warning 422: Netlist connects net $undef to both global and non-global pins.
Warning 423: Netlist connects net $undef to both global and non-global pins.
Warning 424: Netlist connects net $undef to both global and non-global pins.
Warning 425: Netlist connects net $undef to both global and non-global pins.
Warning 426: Netlist connects net $undef to both global and non-global pins.
Warning 427: Netlist connects net $undef to both global and non-global pins.
Warning 428: Netlist connects net $undef to both global and non-global pins.
Warning 429: Netlist connects net $undef to both global and non-global pins.
Warning 430: Netlist connects net $undef to both global and non-global pins.
Warning 431: Netlist connects net $undef to both global and non-global pins.
Warning 432: Netlist connects net $undef to both global and non-global pins.
Warning 433: Netlist connects net $undef to both global and non-global pins.
Warning 434: Netlist connects net $undef to both global and non-global pins.
Warning 435: Netlist connects net $undef to both global and non-global pins.
Warning 436: Netlist connects net $undef to both global and non-global pins.
Warning 437: Netlist connects net $undef to both global and non-global pins.
Warning 438: Netlist connects net $undef to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.19 seconds).
# Load Packing took 0.20 seconds (max_rss 30.8 MiB, delta_rss +8.0 MiB)
Warning 439: Netlist contains 280 global net to non-global architecture pin connections
Warning 440: Logic block #67 ($false) has only 1 output pin '$false.O[14]'. It may be a constant generator.
Warning 441: Logic block #68 ($undef) has only 1 output pin '$undef.O[14]'. It may be a constant generator.

Netlist num_nets: 611
Netlist num_blocks: 72
Netlist EMPTY blocks: 0.
Netlist io blocks: 20.
Netlist clb blocks: 48.
Netlist dsp blocks: 2.
Netlist bram blocks: 2.
Netlist inputs pins: 3
Netlist output pins: 17

# Create Device
## Build Device Grid
Warning 442: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 443: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 444: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 445: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		20	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		48	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		2	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		2	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.01 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.02 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 30.8 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 446: Sized nonsensical R=0 transistor to minimum width
Warning 447: Sized nonsensical R=0 transistor to minimum width
Warning 448: Sized nonsensical R=0 transistor to minimum width
Warning 449: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 55.74 seconds (max_rss 802.1 MiB, delta_rss +771.3 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 55.94 seconds (max_rss 805.1 MiB, delta_rss +774.3 MiB)

# Load Placement
# Load Placement took 0.10 seconds (max_rss 805.1 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
Warning 450: 146 timing endpoints were not constrained during timing analysis
# Load Routing took 0.19 seconds (max_rss 844.8 MiB, delta_rss +39.7 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1972014381
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 3.26645  Maximum # of bends: 156

Number of global nets: 3
Number of routed nets (nonglobal): 608
Wire length results (in units of 1 clb segments)...
	Total wirelength: 8868, average net length: 14.5855
	Maximum net length: 490

Wire length results in terms of physical segments...
	Total wiring segments used: 3022, average wire segments per net: 4.97039
	Maximum segments used by a net: 196
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)    14 ( 0.1%) |
[      0.3:      0.4)    14 ( 0.1%) |
[      0.2:      0.3)    42 ( 0.4%) |
[      0.1:      0.2)    90 ( 0.9%) |
[        0:      0.1) 10426 (98.5%) |*********************************************
Maximum routing channel utilization:      0.49 at (38,16)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      13   1.438      180
                         1       5   0.338      180
                         2       2   0.262      180
                         3       3   0.213      180
                         4       2   0.213      180
                         5       1   0.062      180
                         6       3   0.262      180
                         7       2   0.200      180
                         8       3   0.200      180
                         9       2   0.300      180
                        10       1   0.050      180
                        11      17   0.775      180
                        12      22   1.362      180
                        13      45   3.188      180
                        14      73   5.125      180
                        15      77   5.838      180
                        16      88   6.863      180
                        17      76   6.188      180
                        18      51   4.975      180
                        19      34   3.188      180
                        20      45   3.812      180
                        21      36   4.075      180
                        22      42   3.287      180
                        23      34   2.100      180
                        24       5   0.287      180
                        25       4   0.188      180
                        26       1   0.013      180
                        27       1   0.050      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       0   0.000      180
                         4       0   0.000      180
                         5       0   0.000      180
                         6       1   0.015      180
                         7       0   0.000      180
                         8       0   0.000      180
                         9       1   0.015      180
                        10       0   0.000      180
                        11       1   0.059      180
                        12       1   0.015      180
                        13       2   0.074      180
                        14       3   0.191      180
                        15       2   0.059      180
                        16       4   0.368      180
                        17       3   0.265      180
                        18       4   0.515      180
                        19       4   0.426      180
                        20       4   0.382      180
                        21       3   0.338      180
                        22       4   0.382      180
                        23      31   3.412      180
                        24       5   0.809      180
                        25       6   0.500      180
                        26      15   1.162      180
                        27       1   0.118      180
                        28       6   0.529      180
                        29      38   2.882      180
                        30      36   2.941      180
                        31      16   1.456      180
                        32      18   1.603      180
                        33      65   5.809      180
                        34      52   5.235      180
                        35      69   8.691      180
                        36      46   5.500      180
                        37      87   7.397      180
                        38      84   7.338      180
                        39      25   1.735      180
                        40      60   4.559      180
                        41      20   0.985      180
                        42       0   0.000      180
                        43       2   0.118      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
                        67       0   0.000      180
                        68       0   0.000      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       0   0.000      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       0   0.000      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 4.77891e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0     0.00283
                                  1       0.005

Segment usage by length: length utilization
                         ------ -----------
                              1     0.00283
                              4       0.005

Warning 451: 146 timing endpoints were not constrained during timing analysis

Hold Worst Negative Slack (hWNS): -0.884032 ns
Hold Total Negative Slack (hTNS): -36.5216 ns

Hold slack histogram:
[ -8.8e-10: -2.6e-10)  51 ( 6.5%) |***********
[ -2.6e-10:  3.6e-10)   2 ( 0.3%) |
[  3.6e-10:  9.8e-10) 218 (27.7%) |***********************************************
[  9.8e-10:  1.6e-09) 198 (25.2%) |*******************************************
[  1.6e-09:  2.2e-09) 103 (13.1%) |**********************
[  2.2e-09:  2.8e-09) 188 (23.9%) |*****************************************
[  2.8e-09:  3.5e-09)  10 ( 1.3%) |**
[  3.5e-09:  4.1e-09)   0 ( 0.0%) |
[  4.1e-09:  4.7e-09)   1 ( 0.1%) |
[  4.7e-09:  5.3e-09)  16 ( 2.0%) |***

Final critical path: 5.97102 ns, Fmax: 167.476 MHz
Setup Worst Negative Slack (sWNS): 0 ns
Setup Total Negative Slack (sTNS): 0 ns

Setup slack histogram:
[  8.3e-10:  1.5e-09)  16 ( 2.0%) |***
[  1.5e-09:  2.2e-09)  20 ( 2.5%) |****
[  2.2e-09:  2.8e-09)  36 ( 4.6%) |*******
[  2.8e-09:  3.5e-09)  24 ( 3.0%) |*****
[  3.5e-09:  4.2e-09) 196 (24.9%) |***************************************
[  4.2e-09:  4.8e-09) 198 (25.2%) |****************************************
[  4.8e-09:  5.5e-09) 235 (29.9%) |***********************************************
[  5.5e-09:  6.2e-09)   9 ( 1.1%) |**
[  6.2e-09:  6.8e-09)   2 ( 0.3%) |
[  6.8e-09:  7.5e-09)  51 ( 6.5%) |**********

Timing analysis took 0.0950579 seconds (0.0932168 STA, 0.00184113 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 57.59 seconds (max_rss 845.0 MiB)
Design gng is timing analysed!