// Seed: 1925057598
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_15 = 1;
  int  id_27 = 1;
  wire id_28 = id_21;
  assign id_18 = id_28;
  wire id_29;
  always @(id_15) id_28 = id_1;
  assign id_19 = id_8;
  id_30(
      1, id_27
  );
  wire id_31, id_32;
  assign id_3  = (id_28);
  assign id_19 = id_15;
endmodule
module module_1 (
    output wand id_0
    , id_7,
    output wand id_1,
    output tri  id_2,
    input  wand id_3,
    output wand id_4,
    output wire id_5
);
  wor id_8 = 1;
  module_0(
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8,
      id_7,
      id_8,
      id_7,
      id_8,
      id_8,
      id_8,
      id_8,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
