# Generated by Yosys 0.47+56 (git sha1 bbb6bbd12, g++ 9.4.0-1ubuntu1~20.04.2 -fPIC -O3)
autoidx 5226
attribute \keep 1
attribute \hdlname "picorv32"
attribute \dynports 1
attribute \dont_touch "yes"
attribute \src "opdb_pico.v:2391.1-4546.10"
module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32
  parameter \ENABLE_COUNTERS 1'1
  parameter \ENABLE_COUNTERS64 1'1
  parameter \ENABLE_REGS_16_31 1'1
  parameter \ENABLE_REGS_DUALPORT 1'1
  parameter \LATCHED_MEM_RDATA 1'0
  parameter \TWO_STAGE_SHIFT 1'1
  parameter \BARREL_SHIFTER 1'0
  parameter \TWO_CYCLE_COMPARE 1'0
  parameter \TWO_CYCLE_ALU 1'0
  parameter \COMPRESSED_ISA 1'0
  parameter \CATCH_MISALIGN 1'1
  parameter \CATCH_ILLINSN 1'1
  parameter \ENABLE_PCPI 1'0
  parameter \ENABLE_MUL 1'0
  parameter \ENABLE_FAST_MUL 1'0
  parameter \ENABLE_DIV 1'0
  parameter \ENABLE_IRQ 1'0
  parameter \ENABLE_IRQ_QREGS 1'1
  parameter \ENABLE_IRQ_TIMER 1'1
  parameter \ENABLE_TRACE 1'0
  parameter \REGS_INIT_ZERO 1'0
  parameter \MASKED_IRQ 0
  parameter \LATCHED_IRQ 32'11111111111111111111111111111111
  parameter \PROGADDR_RESET 0
  parameter \PROGADDR_IRQ 16
  parameter \STACKADDR 32'11111111111111111111111111111111
  attribute \src "opdb_pico.v:3735.2-3738.5"
  wire width 5 $0$memwr$\cpuregs$opdb_pico.v:3737$893_ADDR[4:0]$1367
  attribute \src "opdb_pico.v:3735.2-3738.5"
  wire width 32 $0$memwr$\cpuregs$opdb_pico.v:3737$893_DATA[31:0]$1368
  attribute \src "opdb_pico.v:3735.2-3738.5"
  wire width 32 $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire $0\decoder_trigger[0:0]
  attribute \src "opdb_pico.v:3216.2-3563.5"
  wire $0\is_lbu_lhu_lw[0:0]
  attribute \src "opdb_pico.v:3216.2-3563.5"
  wire $0\is_lui_auipc_jal[0:0]
  attribute \src "opdb_pico.v:3216.2-3563.5"
  wire $0\is_slti_blt_slt[0:0]
  attribute \src "opdb_pico.v:3216.2-3563.5"
  wire $0\is_sltiu_bltu_sltu[0:0]
  attribute \src "opdb_pico.v:2914.2-2998.5"
  wire width 2 $0\mem_state[1:0]
  attribute \src "opdb_pico.v:2914.2-2998.5"
  wire $0\mem_valid[0:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire width 32 $0\reg_out[31:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire width 5 $0\reg_sh[4:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire $0\set_mem_do_rdata[0:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire $0\set_mem_do_rinst[0:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire $0\set_mem_do_wdata[0:0]
  attribute \src "opdb_pico.v:3707.2-3732.5"
  wire width 32 $2\cpuregs_wrdata[31:0]
  attribute \src "opdb_pico.v:3707.2-3732.5"
  wire $2\cpuregs_write[0:0]
  attribute \src "opdb_pico.v:2749.2-2777.5"
  wire width 32 $2\mem_rdata_word[31:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire $2\set_mem_do_rdata[0:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire $2\set_mem_do_rinst[0:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire $2\set_mem_do_wdata[0:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire width 32 $3\current_pc[31:0]
  attribute \src "opdb_pico.v:2749.2-2777.5"
  wire width 32 $3\mem_rdata_word[31:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire $3\set_mem_do_rdata[0:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire $3\set_mem_do_rinst[0:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire $3\set_mem_do_wdata[0:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire $4\set_mem_do_rdata[0:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire $4\set_mem_do_wdata[0:0]
  attribute \src "opdb_pico.v:3794.2-4397.5"
  wire $5\set_mem_do_rinst[0:0]
  attribute \src "opdb_pico.v:3638.50-3638.67"
  wire width 32 $add$opdb_pico.v:3638$1569_Y
  attribute \src "opdb_pico.v:3715.23-3715.55"
  wire width 32 $add$opdb_pico.v:3715$1357_Y
  attribute \src "opdb_pico.v:3826.28-3826.43"
  wire width 64 $add$opdb_pico.v:3826$1393_Y
  attribute \src "opdb_pico.v:3953.22-3953.61"
  wire width 32 $add$opdb_pico.v:3953$1445_Y
  attribute \src "opdb_pico.v:3965.22-3965.37"
  wire width 64 $add$opdb_pico.v:3965$1448_Y
  attribute \src "opdb_pico.v:3970.22-3970.49"
  wire width 32 $add$opdb_pico.v:3970$1449_Y
  attribute \src "opdb_pico.v:4211.16-4211.36"
  wire width 32 $add$opdb_pico.v:4211$1494_Y
  attribute \src "opdb_pico.v:4274.18-4274.39"
  wire width 32 $add$opdb_pico.v:4274$1519_Y
  attribute \src "opdb_pico.v:2535.18-2535.62"
  wire $and$opdb_pico.v:2535$897_Y
  attribute \src "opdb_pico.v:2925.18-2925.50"
  wire width 4 $and$opdb_pico.v:2925$1025_Y
  attribute \src "opdb_pico.v:3677.15-3677.32"
  wire width 32 $and$opdb_pico.v:3677$1341_Y
  attribute \src "opdb_pico.v:3901.36-3901.78"
  wire width 32 $and$opdb_pico.v:3901$1406_Y
  wire $auto$opt_dff.cc:194:make_patterns_logic$4880
  wire $auto$opt_dff.cc:194:make_patterns_logic$4882
  wire $auto$opt_dff.cc:194:make_patterns_logic$4884
  wire $auto$opt_dff.cc:194:make_patterns_logic$4889
  wire $auto$opt_dff.cc:194:make_patterns_logic$4916
  wire $auto$opt_dff.cc:194:make_patterns_logic$4918
  wire $auto$opt_dff.cc:194:make_patterns_logic$4920
  wire $auto$opt_dff.cc:194:make_patterns_logic$4922
  wire $auto$opt_dff.cc:194:make_patterns_logic$4924
  wire $auto$opt_dff.cc:194:make_patterns_logic$4926
  wire $auto$opt_dff.cc:194:make_patterns_logic$4980
  wire $auto$opt_dff.cc:194:make_patterns_logic$4982
  wire $auto$opt_dff.cc:194:make_patterns_logic$4984
  wire $auto$opt_dff.cc:194:make_patterns_logic$5000
  wire $auto$opt_dff.cc:194:make_patterns_logic$5002
  wire $auto$opt_dff.cc:194:make_patterns_logic$5011
  wire $auto$opt_dff.cc:194:make_patterns_logic$5025
  wire $auto$opt_dff.cc:194:make_patterns_logic$5037
  wire $auto$opt_dff.cc:194:make_patterns_logic$5039
  wire $auto$opt_dff.cc:194:make_patterns_logic$5041
  wire $auto$opt_dff.cc:194:make_patterns_logic$5043
  wire $auto$opt_dff.cc:194:make_patterns_logic$5045
  wire $auto$opt_dff.cc:194:make_patterns_logic$5047
  wire $auto$opt_dff.cc:194:make_patterns_logic$5049
  wire $auto$opt_dff.cc:194:make_patterns_logic$5051
  wire $auto$opt_dff.cc:194:make_patterns_logic$5087
  wire $auto$opt_dff.cc:194:make_patterns_logic$5103
  wire $auto$opt_dff.cc:194:make_patterns_logic$5107
  wire $auto$opt_dff.cc:194:make_patterns_logic$5109
  wire $auto$opt_dff.cc:194:make_patterns_logic$5113
  wire $auto$opt_dff.cc:194:make_patterns_logic$5115
  wire $auto$opt_dff.cc:194:make_patterns_logic$5155
  wire $auto$opt_dff.cc:194:make_patterns_logic$5157
  wire $auto$opt_dff.cc:194:make_patterns_logic$5161
  wire $auto$opt_dff.cc:194:make_patterns_logic$5163
  wire $auto$opt_dff.cc:194:make_patterns_logic$5165
  wire $auto$opt_dff.cc:194:make_patterns_logic$5182
  wire $auto$opt_dff.cc:194:make_patterns_logic$5222
  wire $auto$opt_dff.cc:219:make_patterns_logic$4893
  wire $auto$opt_dff.cc:219:make_patterns_logic$4928
  wire $auto$opt_dff.cc:219:make_patterns_logic$4953
  wire $auto$opt_dff.cc:219:make_patterns_logic$4986
  wire $auto$opt_dff.cc:219:make_patterns_logic$5004
  wire $auto$opt_dff.cc:219:make_patterns_logic$5027
  wire $auto$opt_dff.cc:219:make_patterns_logic$5032
  wire $auto$opt_dff.cc:219:make_patterns_logic$5055
  wire $auto$opt_dff.cc:219:make_patterns_logic$5074
  wire $auto$opt_dff.cc:219:make_patterns_logic$5091
  wire $auto$opt_dff.cc:219:make_patterns_logic$5121
  wire $auto$opt_dff.cc:219:make_patterns_logic$5167
  wire $auto$opt_dff.cc:219:make_patterns_logic$5186
  wire $auto$opt_dff.cc:219:make_patterns_logic$5214
  wire $auto$opt_dff.cc:219:make_patterns_logic$5219
  wire $auto$opt_dff.cc:219:make_patterns_logic$5224
  wire $auto$opt_dff.cc:253:combine_resets$4943
  wire $auto$opt_dff.cc:253:combine_resets$5193
  wire $auto$opt_dff.cc:253:combine_resets$5211
  wire $auto$opt_reduce.cc:134:opt_pmux$4746
  wire $auto$opt_reduce.cc:134:opt_pmux$4748
  wire $auto$opt_reduce.cc:134:opt_pmux$4750
  wire $auto$opt_reduce.cc:134:opt_pmux$4752
  wire $auto$opt_reduce.cc:134:opt_pmux$4756
  wire $auto$opt_reduce.cc:134:opt_pmux$4760
  wire $auto$opt_reduce.cc:134:opt_pmux$4762
  wire $auto$opt_reduce.cc:134:opt_pmux$4766
  wire $auto$opt_reduce.cc:134:opt_pmux$4768
  wire $auto$opt_reduce.cc:134:opt_pmux$4776
  wire $auto$opt_reduce.cc:134:opt_pmux$4778
  wire $auto$opt_reduce.cc:134:opt_pmux$5199
  wire $auto$opt_reduce.cc:134:opt_pmux$5201
  wire $auto$opt_reduce.cc:134:opt_pmux$5207
  wire width 4 $auto$proc_rom.cc:154:do_switch$1579
  wire $auto$rtlil.cc:2724:Not$4892
  wire $auto$rtlil.cc:2724:Not$4942
  wire $auto$rtlil.cc:2724:Not$5192
  wire $auto$rtlil.cc:2724:Not$5218
  attribute \src "opdb_pico.v:3809.25-3809.94"
  wire $display$opdb_pico.v:3809$1392_EN
  attribute \src "opdb_pico.v:2535.34-2535.61"
  wire $eq$opdb_pico.v:2535$896_Y
  attribute \src "opdb_pico.v:2909.8-2909.22"
  wire $eq$opdb_pico.v:2909$1015_Y
  attribute \src "opdb_pico.v:2909.26-2909.40"
  wire $eq$opdb_pico.v:2909$1016_Y
  attribute \src "opdb_pico.v:3225.21-3225.57"
  wire $eq$opdb_pico.v:3225$1060_Y
  attribute \src "opdb_pico.v:3226.21-3226.57"
  wire $eq$opdb_pico.v:3226$1061_Y
  attribute \src "opdb_pico.v:3227.21-3227.57"
  wire $eq$opdb_pico.v:3227$1062_Y
  attribute \src "opdb_pico.v:3228.21-3228.57"
  wire $eq$opdb_pico.v:3228$1063_Y
  attribute \src "opdb_pico.v:3228.61-3228.95"
  wire $eq$opdb_pico.v:3228$1064_Y
  attribute \src "opdb_pico.v:3232.36-3232.72"
  wire $eq$opdb_pico.v:3232$1074_Y
  attribute \src "opdb_pico.v:3233.36-3233.72"
  wire $eq$opdb_pico.v:3233$1075_Y
  attribute \src "opdb_pico.v:3234.36-3234.72"
  wire $eq$opdb_pico.v:3234$1076_Y
  attribute \src "opdb_pico.v:3235.36-3235.72"
  wire $eq$opdb_pico.v:3235$1077_Y
  attribute \src "opdb_pico.v:3236.36-3236.72"
  wire $eq$opdb_pico.v:3236$1078_Y
  attribute \src "opdb_pico.v:3237.45-3237.81"
  wire $eq$opdb_pico.v:3237$1079_Y
  attribute \src "opdb_pico.v:3399.51-3399.79"
  wire $eq$opdb_pico.v:3399$1133_Y
  attribute \src "opdb_pico.v:3400.51-3400.79"
  wire $eq$opdb_pico.v:3400$1135_Y
  attribute \src "opdb_pico.v:3401.51-3401.79"
  wire $eq$opdb_pico.v:3401$1137_Y
  attribute \src "opdb_pico.v:3402.51-3402.79"
  wire $eq$opdb_pico.v:3402$1139_Y
  attribute \src "opdb_pico.v:3403.51-3403.79"
  wire $eq$opdb_pico.v:3403$1141_Y
  attribute \src "opdb_pico.v:3404.51-3404.79"
  wire $eq$opdb_pico.v:3404$1143_Y
  attribute \src "opdb_pico.v:3408.42-3408.70"
  wire $eq$opdb_pico.v:3408$1149_Y
  attribute \src "opdb_pico.v:3456.37-3456.65"
  wire $eq$opdb_pico.v:3456$1165_Y
  attribute \src "opdb_pico.v:3461.69-3461.101"
  wire $eq$opdb_pico.v:3461$1175_Y
  attribute \src "opdb_pico.v:3463.69-3463.101"
  wire $eq$opdb_pico.v:3463$1183_Y
  attribute \src "opdb_pico.v:3476.24-3476.54"
  wire $eq$opdb_pico.v:3476$1225_Y
  attribute \src "opdb_pico.v:3476.58-3476.102"
  wire $eq$opdb_pico.v:3476$1226_Y
  attribute \src "opdb_pico.v:3477.58-3477.102"
  wire $eq$opdb_pico.v:3477$1229_Y
  attribute \src "opdb_pico.v:3478.58-3478.102"
  wire $eq$opdb_pico.v:3478$1234_Y
  attribute \src "opdb_pico.v:3479.58-3479.102"
  wire $eq$opdb_pico.v:3479$1237_Y
  attribute \src "opdb_pico.v:3480.58-3480.102"
  wire $eq$opdb_pico.v:3480$1243_Y
  attribute \src "opdb_pico.v:3481.58-3481.102"
  wire $eq$opdb_pico.v:3481$1247_Y
  attribute \src "opdb_pico.v:3586.7-3586.35"
  wire $eq$opdb_pico.v:3586$1315_Y
  attribute \src "opdb_pico.v:4236.9-4236.20"
  wire $eq$opdb_pico.v:4236$1499_Y
  attribute \src "opdb_pico.v:4345.8-4345.25"
  wire $eq$opdb_pico.v:4345$1538_Y
  attribute \src "opdb_pico.v:4352.8-4352.25"
  wire $eq$opdb_pico.v:4352$1545_Y
  attribute \src "opdb_pico.v:4240.37-4240.48"
  wire $ge$opdb_pico.v:4240$1500_Y
  attribute \src "opdb_pico.v:2724.30-2724.52"
  wire $logic_and$opdb_pico.v:2724$928_Y
  attribute \src "opdb_pico.v:2724.30-2724.102"
  wire $logic_and$opdb_pico.v:2724$931_Y
  attribute \src "opdb_pico.v:2724.108-2724.134"
  wire $logic_and$opdb_pico.v:2724$933_Y
  attribute \src "opdb_pico.v:2727.24-2727.44"
  wire $logic_and$opdb_pico.v:2727$943_Y
  attribute \src "opdb_pico.v:2728.35-2728.81"
  wire $logic_and$opdb_pico.v:2728$947_Y
  attribute \src "opdb_pico.v:2728.35-2728.134"
  wire $logic_and$opdb_pico.v:2728$950_Y
  attribute \src "opdb_pico.v:3224.7-3224.31"
  wire $logic_and$opdb_pico.v:3224$1059_Y
  attribute \src "opdb_pico.v:3228.21-3228.95"
  wire $logic_and$opdb_pico.v:3228$1065_Y
  attribute \src "opdb_pico.v:3396.7-3396.49"
  wire $logic_and$opdb_pico.v:3396$1132_Y
  attribute \src "opdb_pico.v:3399.19-3399.79"
  wire $logic_and$opdb_pico.v:3399$1134_Y
  attribute \src "opdb_pico.v:3400.19-3400.79"
  wire $logic_and$opdb_pico.v:3400$1136_Y
  attribute \src "opdb_pico.v:3401.19-3401.79"
  wire $logic_and$opdb_pico.v:3401$1138_Y
  attribute \src "opdb_pico.v:3402.19-3402.79"
  wire $logic_and$opdb_pico.v:3402$1140_Y
  attribute \src "opdb_pico.v:3403.19-3403.79"
  wire $logic_and$opdb_pico.v:3403$1142_Y
  attribute \src "opdb_pico.v:3404.19-3404.79"
  wire $logic_and$opdb_pico.v:3404$1144_Y
  attribute \src "opdb_pico.v:3406.19-3406.70"
  wire $logic_and$opdb_pico.v:3406$1146_Y
  attribute \src "opdb_pico.v:3407.19-3407.70"
  wire $logic_and$opdb_pico.v:3407$1148_Y
  attribute \src "opdb_pico.v:3408.19-3408.70"
  wire $logic_and$opdb_pico.v:3408$1150_Y
  attribute \src "opdb_pico.v:3409.19-3409.70"
  wire $logic_and$opdb_pico.v:3409$1152_Y
  attribute \src "opdb_pico.v:3410.19-3410.70"
  wire $logic_and$opdb_pico.v:3410$1154_Y
  attribute \src "opdb_pico.v:3412.19-3412.62"
  wire $logic_and$opdb_pico.v:3412$1156_Y
  attribute \src "opdb_pico.v:3413.19-3413.62"
  wire $logic_and$opdb_pico.v:3413$1158_Y
  attribute \src "opdb_pico.v:3414.19-3414.62"
  wire $logic_and$opdb_pico.v:3414$1160_Y
  attribute \src "opdb_pico.v:3454.19-3454.65"
  wire $logic_and$opdb_pico.v:3454$1162_Y
  attribute \src "opdb_pico.v:3455.19-3455.65"
  wire $logic_and$opdb_pico.v:3455$1164_Y
  attribute \src "opdb_pico.v:3456.19-3456.65"
  wire $logic_and$opdb_pico.v:3456$1166_Y
  attribute \src "opdb_pico.v:3457.19-3457.65"
  wire $logic_and$opdb_pico.v:3457$1168_Y
  attribute \src "opdb_pico.v:3458.19-3458.65"
  wire $logic_and$opdb_pico.v:3458$1170_Y
  attribute \src "opdb_pico.v:3459.19-3459.65"
  wire $logic_and$opdb_pico.v:3459$1172_Y
  attribute \src "opdb_pico.v:3461.19-3461.65"
  wire $logic_and$opdb_pico.v:3461$1174_Y
  attribute \src "opdb_pico.v:3461.19-3461.101"
  wire $logic_and$opdb_pico.v:3461$1176_Y
  attribute \src "opdb_pico.v:3462.19-3462.65"
  wire $logic_and$opdb_pico.v:3462$1178_Y
  attribute \src "opdb_pico.v:3462.19-3462.101"
  wire $logic_and$opdb_pico.v:3462$1180_Y
  attribute \src "opdb_pico.v:3463.19-3463.101"
  wire $logic_and$opdb_pico.v:3463$1184_Y
  attribute \src "opdb_pico.v:3465.19-3465.65"
  wire $logic_and$opdb_pico.v:3465$1186_Y
  attribute \src "opdb_pico.v:3465.19-3465.101"
  wire $logic_and$opdb_pico.v:3465$1188_Y
  attribute \src "opdb_pico.v:3466.19-3466.101"
  wire $logic_and$opdb_pico.v:3466$1192_Y
  attribute \src "opdb_pico.v:3467.19-3467.65"
  wire $logic_and$opdb_pico.v:3467$1194_Y
  attribute \src "opdb_pico.v:3467.19-3467.101"
  wire $logic_and$opdb_pico.v:3467$1196_Y
  attribute \src "opdb_pico.v:3468.19-3468.65"
  wire $logic_and$opdb_pico.v:3468$1198_Y
  attribute \src "opdb_pico.v:3468.19-3468.101"
  wire $logic_and$opdb_pico.v:3468$1200_Y
  attribute \src "opdb_pico.v:3469.19-3469.65"
  wire $logic_and$opdb_pico.v:3469$1202_Y
  attribute \src "opdb_pico.v:3469.19-3469.101"
  wire $logic_and$opdb_pico.v:3469$1204_Y
  attribute \src "opdb_pico.v:3470.19-3470.65"
  wire $logic_and$opdb_pico.v:3470$1206_Y
  attribute \src "opdb_pico.v:3470.19-3470.101"
  wire $logic_and$opdb_pico.v:3470$1208_Y
  attribute \src "opdb_pico.v:3471.19-3471.65"
  wire $logic_and$opdb_pico.v:3471$1210_Y
  attribute \src "opdb_pico.v:3471.19-3471.101"
  wire $logic_and$opdb_pico.v:3471$1212_Y
  attribute \src "opdb_pico.v:3472.19-3472.101"
  wire $logic_and$opdb_pico.v:3472$1216_Y
  attribute \src "opdb_pico.v:3473.19-3473.65"
  wire $logic_and$opdb_pico.v:3473$1218_Y
  attribute \src "opdb_pico.v:3473.19-3473.101"
  wire $logic_and$opdb_pico.v:3473$1220_Y
  attribute \src "opdb_pico.v:3474.19-3474.65"
  wire $logic_and$opdb_pico.v:3474$1222_Y
  attribute \src "opdb_pico.v:3474.19-3474.101"
  wire $logic_and$opdb_pico.v:3474$1224_Y
  attribute \src "opdb_pico.v:3476.24-3476.102"
  wire $logic_and$opdb_pico.v:3476$1227_Y
  attribute \src "opdb_pico.v:3476.22-3477.123"
  wire $logic_and$opdb_pico.v:3476$1232_Y
  attribute \src "opdb_pico.v:3477.24-3477.102"
  wire $logic_and$opdb_pico.v:3477$1230_Y
  attribute \src "opdb_pico.v:3478.24-3478.102"
  wire $logic_and$opdb_pico.v:3478$1235_Y
  attribute \src "opdb_pico.v:3478.22-3479.123"
  wire $logic_and$opdb_pico.v:3478$1240_Y
  attribute \src "opdb_pico.v:3479.24-3479.102"
  wire $logic_and$opdb_pico.v:3479$1238_Y
  attribute \src "opdb_pico.v:3480.24-3480.102"
  wire $logic_and$opdb_pico.v:3480$1244_Y
  attribute \src "opdb_pico.v:3481.24-3481.102"
  wire $logic_and$opdb_pico.v:3481$1248_Y
  attribute \src "opdb_pico.v:3491.25-3495.5"
  wire $logic_and$opdb_pico.v:3491$1288_Y
  attribute \src "opdb_pico.v:3492.5-3492.69"
  wire $logic_and$opdb_pico.v:3492$1286_Y
  attribute \src "opdb_pico.v:3493.5-3493.69"
  wire $logic_and$opdb_pico.v:3493$1283_Y
  attribute \src "opdb_pico.v:3494.5-3494.69"
  wire $logic_and$opdb_pico.v:3494$1280_Y
  attribute \src "opdb_pico.v:3497.59-3504.5"
  wire $logic_and$opdb_pico.v:3497$1296_Y
  attribute \src "opdb_pico.v:3506.22-3510.5"
  wire $logic_and$opdb_pico.v:3506$1308_Y
  attribute \src "opdb_pico.v:3611.19-3611.50"
  wire $logic_and$opdb_pico.v:3611$1323_Y
  attribute \src "opdb_pico.v:3718.5-3718.37"
  wire $logic_and$opdb_pico.v:3718$1359_Y
  attribute \src "opdb_pico.v:3736.7-3736.30"
  wire $logic_and$opdb_pico.v:3736$1370_Y
  attribute \src "opdb_pico.v:3736.7-3736.44"
  wire $logic_and$opdb_pico.v:3736$1371_Y
  attribute \src "opdb_pico.v:3893.21-3893.52"
  wire $logic_and$opdb_pico.v:3893$1404_Y
  attribute \src "opdb_pico.v:3974.26-3974.54"
  wire $logic_and$opdb_pico.v:3974$1452_Y
  attribute \src "opdb_pico.v:4097.6-4097.40"
  wire $logic_and$opdb_pico.v:4097$1471_Y
  attribute \src "opdb_pico.v:4277.10-4277.38"
  wire $logic_and$opdb_pico.v:4277$1521_Y
  attribute \src "opdb_pico.v:4344.7-4344.65"
  wire $logic_and$opdb_pico.v:4344$1537_Y
  attribute \src "opdb_pico.v:4345.8-4345.46"
  wire $logic_and$opdb_pico.v:4345$1540_Y
  attribute \src "opdb_pico.v:4352.8-4352.44"
  wire $logic_and$opdb_pico.v:4352$1547_Y
  attribute \src "opdb_pico.v:4360.7-4360.47"
  wire $logic_and$opdb_pico.v:4360$1553_Y
  attribute \src "opdb_pico.v:4360.7-4360.94"
  wire $logic_and$opdb_pico.v:4360$1555_Y
  attribute \src "opdb_pico.v:2739.7-2739.14"
  wire $logic_not$opdb_pico.v:2739$973_Y
  attribute \src "opdb_pico.v:3396.26-3396.49"
  wire $logic_not$opdb_pico.v:3396$1131_Y
  attribute \src "opdb_pico.v:3654.17-3654.24"
  wire $logic_not$opdb_pico.v:3654$1327_Y
  attribute \src "opdb_pico.v:3656.17-3656.25"
  wire $logic_not$opdb_pico.v:3656$1328_Y
  attribute \src "opdb_pico.v:3658.17-3658.25"
  wire $logic_not$opdb_pico.v:3658$1329_Y
  attribute \src "opdb_pico.v:3718.22-3718.37"
  wire $logic_not$opdb_pico.v:3718$1358_Y
  attribute \src "opdb_pico.v:4097.29-4097.40"
  wire $logic_not$opdb_pico.v:4097$1470_Y
  attribute \src "opdb_pico.v:4262.9-4262.25"
  wire $logic_not$opdb_pico.v:4262$1516_Y
  attribute \src "opdb_pico.v:2710.45-2710.76"
  wire $logic_or$opdb_pico.v:2710$910_Y
  attribute \src "opdb_pico.v:2724.57-2724.85"
  wire $logic_or$opdb_pico.v:2724$929_Y
  attribute \src "opdb_pico.v:2724.57-2724.101"
  wire $logic_or$opdb_pico.v:2724$930_Y
  attribute \src "opdb_pico.v:2724.29-2724.135"
  wire $logic_or$opdb_pico.v:2724$934_Y
  attribute \src "opdb_pico.v:2728.86-2728.133"
  wire $logic_or$opdb_pico.v:2728$949_Y
  attribute \src "opdb_pico.v:2915.7-2915.22"
  wire $logic_or$opdb_pico.v:2915$1020_Y
  attribute \src "opdb_pico.v:2918.8-2918.28"
  wire $logic_or$opdb_pico.v:2918$1023_Y
  attribute \src "opdb_pico.v:2923.8-2923.35"
  wire $logic_or$opdb_pico.v:2923$1024_Y
  attribute \src "opdb_pico.v:3497.45-3504.5"
  wire $logic_or$opdb_pico.v:3497$1297_Y
  attribute \src "opdb_pico.v:3643.23-3643.46"
  wire $logic_or$opdb_pico.v:3643$1575_Y
  attribute \src "opdb_pico.v:3672.4-3672.27"
  wire $logic_or$opdb_pico.v:3672$1336_Y
  attribute \src "opdb_pico.v:3674.4-3674.25"
  wire $logic_or$opdb_pico.v:3674$1338_Y
  attribute \src "opdb_pico.v:3676.4-3676.27"
  wire $logic_or$opdb_pico.v:3676$1340_Y
  attribute \src "opdb_pico.v:3678.23-3678.46"
  wire $logic_or$opdb_pico.v:3678$1342_Y
  attribute \src "opdb_pico.v:3680.23-3680.46"
  wire $logic_or$opdb_pico.v:3680$1344_Y
  attribute \src "opdb_pico.v:4262.9-4262.37"
  wire $logic_or$opdb_pico.v:4262$1517_Y
  attribute \src "opdb_pico.v:4315.8-4315.29"
  wire $logic_or$opdb_pico.v:4315$1530_Y
  attribute \src "opdb_pico.v:4316.8-4316.29"
  wire $logic_or$opdb_pico.v:4316$1531_Y
  attribute \src "opdb_pico.v:4344.36-4344.64"
  wire $logic_or$opdb_pico.v:4344$1536_Y
  attribute \src "opdb_pico.v:4371.7-4371.26"
  wire $logic_or$opdb_pico.v:4371$1565_Y
  attribute \src "opdb_pico.v:3744.32-3744.39"
  wire width 32 $memrd$\cpuregs$opdb_pico.v:3744$1376_DATA
  attribute \src "opdb_pico.v:3745.32-3745.39"
  wire width 32 $memrd$\cpuregs$opdb_pico.v:3745$1379_DATA
  attribute \src "opdb_pico.v:4345.29-4345.46"
  wire $ne$opdb_pico.v:4345$1539_Y
  attribute \src "opdb_pico.v:3675.15-3675.32"
  wire width 32 $or$opdb_pico.v:3675$1339_Y
  wire $procmux$1741_CMP
  wire $procmux$1750_CMP
  wire $procmux$1761_CMP
  wire $procmux$1762_CMP
  wire $procmux$1773_CMP
  wire $procmux$1781_CMP
  wire $procmux$1782_CMP
  wire $procmux$1783_CMP
  wire $procmux$1787_CMP
  wire width 32 $procmux$2075_Y
  wire width 32 $procmux$2078_Y
  wire $procmux$2222_Y
  wire $procmux$2245_Y
  wire $procmux$2247_Y
  wire $procmux$2249_Y
  wire $procmux$2265_Y
  wire $procmux$2267_Y
  wire width 32 $procmux$2366_Y
  wire width 32 $procmux$2370_Y
  wire width 32 $procmux$2372_Y
  wire width 32 $procmux$2374_Y
  wire width 32 $procmux$2377_Y
  wire width 32 $procmux$2379_Y
  wire width 32 $procmux$2383_Y
  wire width 32 $procmux$2400_Y
  wire width 32 $procmux$2407_Y
  wire width 5 $procmux$2432_Y
  wire width 5 $procmux$2435_Y
  wire width 5 $procmux$2437_Y
  wire width 5 $procmux$2441_Y
  wire $procmux$2466_Y
  wire width 5 $procmux$2480_Y
  wire width 5 $procmux$2485_Y
  wire $procmux$2507_Y
  wire $procmux$2509_Y
  wire $procmux$2511_Y
  wire $procmux$2520_Y
  wire $procmux$2522_Y
  wire $procmux$2524_Y
  wire $procmux$2533_Y
  wire $procmux$2535_Y
  wire $procmux$2537_Y
  wire $procmux$2580_Y
  wire $procmux$2585_Y
  wire $procmux$2597_Y
  wire $procmux$2599_Y
  wire $procmux$2617_Y
  wire $procmux$2622_Y
  wire $procmux$2629_Y
  wire $procmux$2634_Y
  wire $procmux$2653_Y
  wire width 10 $procmux$2692_Y
  wire width 10 $procmux$2694_Y
  wire width 10 $procmux$2696_Y
  wire width 10 $procmux$2711_Y
  wire width 10 $procmux$2715_Y
  wire width 10 $procmux$2717_Y
  wire width 10 $procmux$2724_Y
  wire width 10 $procmux$2739_Y
  wire width 10 $procmux$2744_Y
  wire width 10 $procmux$2761_Y
  wire width 10 $procmux$2763_Y
  wire width 10 $procmux$2773_Y
  wire width 10 $procmux$2780_Y
  wire width 10 $procmux$2786_Y
  wire width 10 $procmux$2788_Y
  wire $procmux$2919_Y
  wire $procmux$2921_Y
  wire $procmux$2931_Y
  wire $procmux$2943_Y
  wire $procmux$2948_Y
  wire $procmux$2968_Y
  wire $procmux$2981_Y
  wire $procmux$2983_Y
  wire width 2 $procmux$3017_Y
  wire width 2 $procmux$3021_Y
  wire width 2 $procmux$3023_Y
  wire width 2 $procmux$3025_Y
  wire width 2 $procmux$3029_Y
  wire width 2 $procmux$3031_Y
  wire width 2 $procmux$3037_Y
  wire width 2 $procmux$3041_Y
  wire width 2 $procmux$3043_Y
  wire width 32 $procmux$3142_Y
  wire width 32 $procmux$3145_Y
  wire width 32 $procmux$3164_Y
  wire width 32 $procmux$3166_Y
  wire width 32 $procmux$3168_Y
  wire width 32 $procmux$3176_Y
  wire width 32 $procmux$3178_Y
  wire width 32 $procmux$3182_Y
  wire width 32 $procmux$3188_Y
  wire width 32 $procmux$3192_Y
  wire width 32 $procmux$3195_Y
  wire width 32 $procmux$3202_Y
  wire width 32 $procmux$3224_Y
  wire width 32 $procmux$3226_Y
  wire width 32 $procmux$3654_Y
  wire $procmux$3657_CMP
  wire $procmux$3658_CMP
  wire width 4 $procmux$3921_Y
  wire $procmux$4173_CMP
  wire width 2 $procmux$4208_Y
  wire width 2 $procmux$4210_Y
  wire width 2 $procmux$4212_Y
  wire width 2 $procmux$4216_Y
  wire width 2 $procmux$4218_Y
  wire width 2 $procmux$4221_Y
  wire width 2 $procmux$4224_Y
  wire width 2 $procmux$4226_Y
  wire width 2 $procmux$4230_Y
  wire width 4 $procmux$4239_Y
  wire width 4 $procmux$4244_Y
  wire width 4 $procmux$4246_Y
  wire $procmux$4264_Y
  wire $procmux$4276_Y
  wire $procmux$4278_Y
  wire $procmux$4286_Y
  wire $procmux$4289_Y
  wire $procmux$4291_Y
  wire $procmux$4295_Y
  wire $procmux$4518_CMP
  wire $procmux$4519_CMP
  wire $procmux$4520_CMP
  wire $procmux$4521_CMP
  wire $procmux$4523_CMP
  wire $procmux$4528_CMP
  attribute \src "opdb_pico.v:2724.108-2724.118"
  wire $reduce_and$opdb_pico.v:2724$932_Y
  attribute \src "opdb_pico.v:3744.18-3744.56"
  wire $reduce_bool$opdb_pico.v:3744$1377_Y
  attribute \src "opdb_pico.v:3745.18-3745.56"
  wire $reduce_bool$opdb_pico.v:3745$1380_Y
  attribute \src "opdb_pico.v:2724.42-2724.52"
  wire $reduce_or$opdb_pico.v:2724$927_Y
  attribute \src "opdb_pico.v:3042.85-3042.98"
  wire $reduce_or$opdb_pico.v:3042$1040_Y
  attribute \src "opdb_pico.v:3218.41-3218.123"
  wire $reduce_or$opdb_pico.v:3218$1054_Y
  attribute \src "opdb_pico.v:3222.17-3222.96"
  wire $reduce_or$opdb_pico.v:3222$1058_Y
  attribute \src "opdb_pico.v:3491.43-3495.5"
  wire $reduce_or$opdb_pico.v:3491$1287_Y
  attribute \src "opdb_pico.v:3497.77-3504.5"
  wire $reduce_or$opdb_pico.v:3497$1295_Y
  attribute \src "opdb_pico.v:4360.81-4360.93"
  wire $reduce_or$opdb_pico.v:4360$1554_Y
  attribute \src "opdb_pico.v:2768.20-2768.43"
  wire width 4 $shl$opdb_pico.v:2768$979_Y
  attribute \src "opdb_pico.v:3638.30-3638.47"
  wire width 32 $sub$opdb_pico.v:3638$1568_Y
  attribute \src "opdb_pico.v:4247.16-4247.26"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$opdb_pico.v:4247$1508_Y
  attribute \src "opdb_pico.v:4255.16-4255.26"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$opdb_pico.v:4255$1515_Y
  attribute \src "opdb_pico.v:2760.20-2760.50"
  wire width 4 $ternary$opdb_pico.v:2760$978_Y
  attribute \src "opdb_pico.v:2974.21-2974.57"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 signed $ternary$opdb_pico.v:2974$1039_Y
  attribute \src "opdb_pico.v:3719.23-3719.58"
  wire width 32 $ternary$opdb_pico.v:3719$1360_Y
  attribute \src "opdb_pico.v:3901.20-3901.92"
  wire width 32 $ternary$opdb_pico.v:3901$1407_Y
  attribute \src "opdb_pico.v:4043.18-4043.40"
  wire width 32 $ternary$opdb_pico.v:4043$1461_Y
  attribute \src "opdb_pico.v:3673.15-3673.32"
  wire width 32 $xor$opdb_pico.v:3673$1337_Y
  attribute \src "opdb_pico.v:3623.13-3623.24"
  wire width 32 \alu_add_sub
  attribute \src "opdb_pico.v:3625.6-3625.12"
  wire \alu_eq
  attribute \src "opdb_pico.v:3625.23-3625.30"
  wire \alu_lts
  attribute \src "opdb_pico.v:3625.14-3625.21"
  wire \alu_ltu
  attribute \src "opdb_pico.v:3619.13-3619.20"
  wire width 32 \alu_out
  attribute \src "opdb_pico.v:3620.6-3620.15"
  wire \alu_out_0
  attribute \src "opdb_pico.v:3619.22-3619.31"
  wire width 32 \alu_out_q
  attribute \src "opdb_pico.v:2431.8-2431.11"
  wire input 1 \clk
  attribute \src "opdb_pico.v:2507.13-2507.24"
  wire width 64 \count_cycle
  attribute \src "opdb_pico.v:2507.26-2507.37"
  wire width 64 \count_instr
  attribute \src "opdb_pico.v:3578.12-3578.21"
  wire width 10 \cpu_state
  attribute \src "opdb_pico.v:3703.13-3703.24"
  wire width 32 \cpuregs_rs1
  attribute \src "opdb_pico.v:3704.13-3704.24"
  wire width 32 \cpuregs_rs2
  attribute \src "opdb_pico.v:3702.13-3702.27"
  wire width 32 \cpuregs_wrdata
  attribute \src "opdb_pico.v:3701.6-3701.19"
  wire \cpuregs_write
  attribute \src "opdb_pico.v:3013.13-3013.24"
  wire width 32 \decoded_imm
  attribute \src "opdb_pico.v:3013.26-3013.40"
  wire width 32 \decoded_imm_uj
  attribute \src "opdb_pico.v:3012.26-3012.36"
  wire width 5 \decoded_rd
  attribute \src "opdb_pico.v:3012.38-3012.49"
  wire width 5 \decoded_rs1
  attribute \src "opdb_pico.v:3012.51-3012.62"
  wire width 5 \decoded_rs2
  attribute \src "opdb_pico.v:3016.6-3016.28"
  wire \decoder_pseudo_trigger
  attribute \src "opdb_pico.v:3014.6-3014.21"
  wire \decoder_trigger
  attribute \src "opdb_pico.v:2465.20-2465.23"
  wire width 32 output 28 \eoi
  attribute \src "opdb_pico.v:3007.6-3007.15"
  wire \instr_add
  attribute \src "opdb_pico.v:3006.6-3006.16"
  wire \instr_addi
  attribute \src "opdb_pico.v:3007.105-3007.114"
  wire \instr_and
  attribute \src "opdb_pico.v:3006.66-3006.76"
  wire \instr_andi
  attribute \src "opdb_pico.v:3003.17-3003.28"
  wire \instr_auipc
  attribute \src "opdb_pico.v:3004.6-3004.15"
  wire \instr_beq
  attribute \src "opdb_pico.v:3004.39-3004.48"
  wire \instr_bge
  attribute \src "opdb_pico.v:3004.62-3004.72"
  wire \instr_bgeu
  attribute \src "opdb_pico.v:3004.28-3004.37"
  wire \instr_blt
  attribute \src "opdb_pico.v:3004.50-3004.60"
  wire \instr_bltu
  attribute \src "opdb_pico.v:3004.17-3004.26"
  wire \instr_bne
  attribute \src "opdb_pico.v:3003.30-3003.39"
  wire \instr_jal
  attribute \src "opdb_pico.v:3003.41-3003.51"
  wire \instr_jalr
  attribute \src "opdb_pico.v:3005.6-3005.14"
  wire \instr_lb
  attribute \src "opdb_pico.v:3005.36-3005.45"
  wire \instr_lbu
  attribute \src "opdb_pico.v:3005.16-3005.24"
  wire \instr_lh
  attribute \src "opdb_pico.v:3005.47-3005.56"
  wire \instr_lhu
  attribute \src "opdb_pico.v:3003.6-3003.15"
  wire \instr_lui
  attribute \src "opdb_pico.v:3005.26-3005.34"
  wire \instr_lw
  attribute \src "opdb_pico.v:3007.95-3007.103"
  wire \instr_or
  attribute \src "opdb_pico.v:3006.55-3006.64"
  wire \instr_ori
  attribute \src "opdb_pico.v:3008.6-3008.19"
  wire \instr_rdcycle
  attribute \src "opdb_pico.v:3008.21-3008.35"
  wire \instr_rdcycleh
  attribute \src "opdb_pico.v:3008.37-3008.50"
  wire \instr_rdinstr
  attribute \src "opdb_pico.v:3008.52-3008.66"
  wire \instr_rdinstrh
  attribute \src "opdb_pico.v:3005.58-3005.66"
  wire \instr_sb
  attribute \src "opdb_pico.v:3005.68-3005.76"
  wire \instr_sh
  attribute \src "opdb_pico.v:3007.28-3007.37"
  wire \instr_sll
  attribute \src "opdb_pico.v:3006.78-3006.88"
  wire \instr_slli
  attribute \src "opdb_pico.v:3007.39-3007.48"
  wire \instr_slt
  attribute \src "opdb_pico.v:3006.18-3006.28"
  wire \instr_slti
  attribute \src "opdb_pico.v:3006.30-3006.41"
  wire \instr_sltiu
  attribute \src "opdb_pico.v:3007.50-3007.60"
  wire \instr_sltu
  attribute \src "opdb_pico.v:3007.84-3007.93"
  wire \instr_sra
  attribute \src "opdb_pico.v:3006.102-3006.112"
  wire \instr_srai
  attribute \src "opdb_pico.v:3007.73-3007.82"
  wire \instr_srl
  attribute \src "opdb_pico.v:3006.90-3006.100"
  wire \instr_srli
  attribute \src "opdb_pico.v:3007.17-3007.26"
  wire \instr_sub
  attribute \src "opdb_pico.v:3005.78-3005.86"
  wire \instr_sw
  attribute \src "opdb_pico.v:3010.7-3010.17"
  wire \instr_trap
  attribute \src "opdb_pico.v:3007.62-3007.71"
  wire \instr_xor
  attribute \src "opdb_pico.v:3006.43-3006.53"
  wire \instr_xori
  attribute \src "opdb_pico.v:2464.20-2464.23"
  wire width 32 input 27 \irq
  attribute \src "opdb_pico.v:3031.6-3031.20"
  wire \is_alu_reg_imm
  attribute \src "opdb_pico.v:3032.6-3032.20"
  wire \is_alu_reg_reg
  attribute \src "opdb_pico.v:3034.9-3034.15"
  wire \is_amo
  attribute \src "opdb_pico.v:3029.6-3029.34"
  wire \is_beq_bne_blt_bge_bltu_bgeu
  attribute \src "opdb_pico.v:3033.6-3033.16"
  wire \is_compare
  attribute \src "opdb_pico.v:3023.6-3023.43"
  wire \is_jalr_addi_slti_sltiu_xori_ori_andi
  attribute \src "opdb_pico.v:3021.6-3021.25"
  wire \is_lb_lh_lw_lbu_lhu
  attribute \src "opdb_pico.v:3030.6-3030.19"
  wire \is_lbu_lhu_lw
  attribute \src "opdb_pico.v:3020.6-3020.22"
  wire \is_lui_auipc_jal
  attribute \src "opdb_pico.v:3026.6-3026.40"
  wire \is_lui_auipc_jal_jalr_addi_add_sub
  attribute \src "opdb_pico.v:3044.7-3044.43"
  wire \is_rdcycle_rdcycleh_rdinstr_rdinstrh
  attribute \src "opdb_pico.v:3024.6-3024.17"
  wire \is_sb_sh_sw
  attribute \src "opdb_pico.v:3025.6-3025.20"
  wire \is_sll_srl_sra
  attribute \src "opdb_pico.v:3022.6-3022.23"
  wire \is_slli_srli_srai
  attribute \src "opdb_pico.v:3027.6-3027.21"
  wire \is_slti_blt_slt
  attribute \src "opdb_pico.v:3028.6-3028.24"
  wire \is_sltiu_bltu_sltu
  attribute \src "opdb_pico.v:3602.6-3602.20"
  wire \latched_branch
  attribute \src "opdb_pico.v:3607.6-3607.19"
  wire \latched_is_lb
  attribute \src "opdb_pico.v:3606.6-3606.19"
  wire \latched_is_lh
  attribute \src "opdb_pico.v:3605.6-3605.19"
  wire \latched_is_lu
  attribute \src "opdb_pico.v:3608.26-3608.36"
  wire width 5 \latched_rd
  attribute \src "opdb_pico.v:3601.6-3601.19"
  wire \latched_stalu
  attribute \src "opdb_pico.v:3600.6-3600.19"
  wire \latched_store
  attribute \src "opdb_pico.v:3126.7-3126.23"
  wire \launch_next_insn
  attribute \src "opdb_pico.v:2438.20-2438.28"
  wire width 32 output 7 \mem_addr
  attribute \src "opdb_pico.v:2441.24-2441.34"
  wire width 4 output 10 \mem_amo_op
  attribute \src "opdb_pico.v:2702.6-2702.21"
  wire \mem_do_prefetch
  attribute \src "opdb_pico.v:2704.6-2704.18"
  wire \mem_do_rdata
  attribute \src "opdb_pico.v:2703.6-2703.18"
  wire \mem_do_rinst
  attribute \src "opdb_pico.v:2705.6-2705.18"
  wire \mem_do_wdata
  attribute \src "opdb_pico.v:2724.7-2724.15"
  wire \mem_done
  attribute \src "opdb_pico.v:2435.20-2435.29"
  wire output 5 \mem_instr
  attribute \src "opdb_pico.v:2448.20-2448.31"
  wire width 32 output 15 \mem_la_addr
  attribute \src "opdb_pico.v:2451.24-2451.37"
  wire width 4 output 18 \mem_la_amo_op
  attribute \src "opdb_pico.v:2446.20-2446.31"
  wire output 13 \mem_la_read
  attribute \src "opdb_pico.v:2449.20-2449.32"
  wire width 32 output 16 \mem_la_wdata
  attribute \src "opdb_pico.v:2447.20-2447.32"
  wire output 14 \mem_la_write
  attribute \src "opdb_pico.v:2450.20-2450.32"
  wire width 4 output 17 \mem_la_wstrb
  attribute \src "opdb_pico.v:2442.20-2442.29"
  wire width 32 input 11 \mem_rdata
  attribute \src "opdb_pico.v:2718.14-2718.31"
  wire width 32 \mem_rdata_latched
  attribute \src "opdb_pico.v:2701.13-2701.24"
  wire width 32 \mem_rdata_q
  attribute \src "opdb_pico.v:2700.13-2700.27"
  wire width 32 \mem_rdata_word
  attribute \src "opdb_pico.v:2436.20-2436.29"
  wire input 6 \mem_ready
  attribute \src "opdb_pico.v:2698.12-2698.21"
  wire width 2 \mem_state
  attribute \src "opdb_pico.v:2434.20-2434.29"
  wire output 4 \mem_valid
  attribute \src "opdb_pico.v:2439.20-2439.29"
  wire width 32 output 8 \mem_wdata
  attribute \src "opdb_pico.v:2699.12-2699.24"
  wire width 2 \mem_wordsize
  attribute \src "opdb_pico.v:2440.20-2440.29"
  wire width 4 output 9 \mem_wstrb
  attribute \src "opdb_pico.v:2708.7-2708.15"
  wire \mem_xfer
  attribute \src "opdb_pico.v:2527.14-2527.21"
  attribute \unused_bits "0 1"
  wire width 32 \next_pc
  attribute \src "opdb_pico.v:2455.20-2455.29"
  wire width 32 output 20 \pcpi_insn
  attribute \src "opdb_pico.v:2459.20-2459.27"
  wire width 32 input 24 \pcpi_rd
  attribute \src "opdb_pico.v:2461.20-2461.30"
  wire input 26 \pcpi_ready
  attribute \src "opdb_pico.v:2456.20-2456.28"
  wire width 32 output 21 \pcpi_rs1
  attribute \src "opdb_pico.v:2457.20-2457.28"
  wire width 32 output 22 \pcpi_rs2
  attribute \src "opdb_pico.v:2454.20-2454.30"
  wire output 19 \pcpi_valid
  attribute \src "opdb_pico.v:2460.20-2460.29"
  wire input 25 \pcpi_wait
  attribute \src "opdb_pico.v:2458.20-2458.27"
  wire input 23 \pcpi_wr
  attribute \src "opdb_pico.v:2444.23-2444.31"
  wire input 12 \pico_int
  attribute \src "opdb_pico.v:2509.13-2509.24"
  wire width 32 \reg_next_pc
  attribute \src "opdb_pico.v:2509.44-2509.51"
  wire width 32 \reg_out
  attribute \src "opdb_pico.v:2508.13-2508.19"
  wire width 32 \reg_pc
  attribute \src "opdb_pico.v:2510.12-2510.18"
  wire width 5 \reg_sh
  attribute \src "opdb_pico.v:2431.13-2431.20"
  wire input 2 \reset_l
  attribute \src "opdb_pico.v:2529.16-2529.22"
  wire \resetn
  attribute \src "opdb_pico.v:2491.20-2491.30"
  wire width 36 output 30 \trace_data
  attribute \src "opdb_pico.v:2490.20-2490.31"
  wire output 29 \trace_valid
  attribute \src "opdb_pico.v:2432.13-2432.17"
  wire output 3 \trap
  attribute \full_case 1
  attribute \src "opdb_pico.v:3417.17-3448.24"
  memory width 4 size 32 $auto$proc_rom.cc:155:do_switch$1580
  attribute \src "opdb_pico.v:2550.13-2550.20"
  memory width 32 size 32 \cpuregs
  attribute \src "opdb_pico.v:3638.50-3638.67"
  cell $add $add$opdb_pico.v:3638$1569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y $add$opdb_pico.v:3638$1569_Y
  end
  attribute \src "opdb_pico.v:3715.23-3715.55"
  cell $add $add$opdb_pico.v:3715$1357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_pc
    connect \B 4
    connect \Y $add$opdb_pico.v:3715$1357_Y
  end
  attribute \src "opdb_pico.v:3826.28-3826.43"
  cell $add $add$opdb_pico.v:3826$1393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \count_cycle
    connect \B 1
    connect \Y $add$opdb_pico.v:3826$1393_Y
  end
  attribute \src "opdb_pico.v:3961.21-3961.60"
  cell $add $add$opdb_pico.v:3961$1447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $3\current_pc[31:0]
    connect \B 4
    connect \Y $add$opdb_pico.v:3953$1445_Y
  end
  attribute \src "opdb_pico.v:3965.22-3965.37"
  cell $add $add$opdb_pico.v:3965$1448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \count_instr
    connect \B 1
    connect \Y $add$opdb_pico.v:3965$1448_Y
  end
  attribute \src "opdb_pico.v:3970.22-3970.49"
  cell $add $add$opdb_pico.v:3970$1449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $3\current_pc[31:0]
    connect \B { \decoded_imm_uj [31:1] 1'0 }
    connect \Y $add$opdb_pico.v:3970$1449_Y
  end
  attribute \src "opdb_pico.v:4211.16-4211.36"
  cell $add $add$opdb_pico.v:4211$1494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_pc
    connect \B \decoded_imm
    connect \Y $add$opdb_pico.v:4211$1494_Y
  end
  attribute \src "opdb_pico.v:4326.18-4326.39"
  cell $add $add$opdb_pico.v:4326$1532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pcpi_rs1
    connect \B \decoded_imm
    connect \Y $add$opdb_pico.v:4274$1519_Y
  end
  attribute \src "opdb_pico.v:2535.18-2535.62"
  cell $and $and$opdb_pico.v:2535$897
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_la_write
    connect \B $eq$opdb_pico.v:2535$896_Y
    connect \Y $and$opdb_pico.v:2535$897_Y
  end
  attribute \src "opdb_pico.v:2925.18-2925.50"
  cell $and $and$opdb_pico.v:2925$1025
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \mem_la_wstrb
    connect \B { \mem_la_write \mem_la_write \mem_la_write \mem_la_write }
    connect \Y $and$opdb_pico.v:2925$1025_Y
  end
  attribute \src "opdb_pico.v:3677.15-3677.32"
  cell $and $and$opdb_pico.v:3677$1341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y $and$opdb_pico.v:3677$1341_Y
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4839
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mem_rdata_latched [30]
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \decoded_imm_uj [10]
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4840
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mem_rdata_latched [27]
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \decoded_imm_uj [7]
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4841
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mem_rdata_latched [26]
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \decoded_imm_uj [6]
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4842
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \mem_rdata_latched [23:21]
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \decoded_imm_uj [3:1]
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4843
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mem_rdata_latched [25]
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \decoded_imm_uj [5]
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4844
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \mem_rdata_latched [29:28]
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \decoded_imm_uj [9:8]
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4845
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 12
    connect \CLK \clk
    connect \D { \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] \mem_rdata_latched [31] }
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \decoded_imm_uj [31:20]
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4846
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mem_rdata_latched [24]
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \decoded_imm_uj [4]
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4847
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mem_rdata_latched [20]
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \decoded_imm_uj [11]
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4849
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \mem_rdata_latched [19:12]
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \decoded_imm_uj [19:12]
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4850
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D \mem_rdata_latched [24:20]
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \decoded_rs2
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4851
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mem_rdata_latched [19]
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \decoded_rs1 [4]
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4852
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \mem_rdata_latched [18:15]
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \decoded_rs1 [3:0]
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4853
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D \mem_rdata_latched [11:7]
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \decoded_rd
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4860
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3473$1220_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_or
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4862
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3472$1216_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_sra
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4864
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3455$1164_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_slti
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4866
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3456$1166_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_sltiu
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4869
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3481$1248_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_rdinstrh
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4870
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3480$1244_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_rdinstr
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4871
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3478$1240_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_rdcycleh
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4872
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3476$1232_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_rdcycle
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4874
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3474$1224_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_and
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4876
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3457$1168_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_xori
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:2914.2-2998.5"
  cell $sdffce $auto$ff.cc:266:slice$4895
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$4264_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4893
    connect \Q \mem_instr
    connect \SRST \mem_do_wdata
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4898
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $procmux$3654_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \decoded_imm
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4900
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3468$1200_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_slt
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4902
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3467$1196_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_sll
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4904
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3471$1212_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_srl
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4906
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3470$1208_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_xor
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdffe $auto$ff.cc:266:slice$4913
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $procmux$3226_Y
    connect \EN $procmux$1741_CMP
    connect \Q \reg_next_pc
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdffe $auto$ff.cc:266:slice$4915
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2983_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4928
    connect \Q \mem_do_rinst
    connect \SRST $0\set_mem_do_rinst[0:0]
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4937
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3404$1144_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_bgeu
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4938
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3408$1150_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_lw
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4939
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3407$1148_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_lh
  end
  attribute \src "opdb_pico.v:2531.5-2541.8"
  cell $sdffe $auto$ff.cc:266:slice$4945
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN \pico_int
    connect \Q \resetn
    connect \SRST $auto$opt_dff.cc:253:combine_resets$4943
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4947
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3401$1138_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_blt
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4949
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3400$1136_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_bne
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:2914.2-2998.5"
  cell $dffe $auto$ff.cc:266:slice$4950
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \mem_la_wdata
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4953
    connect \Q \mem_wdata
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4958
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$opdb_pico.v:3232$1074_Y
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \is_beq_bne_blt_bge_bltu_bgeu
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4959
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3506$1308_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \is_sll_srl_sra
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$4960
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_or$opdb_pico.v:3497$1297_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \is_jalr_addi_slti_sltiu_xori_ori_andi
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$4977
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3459$1172_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_andi
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdffe $auto$ff.cc:266:slice$4979
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2524_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4986
    connect \Q \latched_is_lh
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdffe $auto$ff.cc:266:slice$4989
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2537_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4986
    connect \Q \latched_is_lu
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdffe $auto$ff.cc:266:slice$4999
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2629_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5004
    connect \Q \latched_store
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdffe $auto$ff.cc:266:slice$5010
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2585_Y
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$5011
    connect \Q \latched_branch
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5013
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$opdb_pico.v:3233$1075_Y
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \is_lb_lh_lw_lbu_lhu
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$5015
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3469$1204_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_sltu
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$5017
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3466$1192_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_sub
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$5019
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3465$1188_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_add
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5020
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3463$1184_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_srai
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5021
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3462$1180_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_srli
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5022
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3461$1176_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_slli
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5023
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3412$1156_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_sb
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $dffe $auto$ff.cc:266:slice$5024
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $procmux$3142_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5027
    connect \Q \pcpi_rs2
  end
  attribute \src "opdb_pico.v:2914.2-2998.5"
  cell $dffe $auto$ff.cc:266:slice$5029
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \mem_la_addr
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5032
    connect \Q \mem_addr
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $dffe $auto$ff.cc:266:slice$5034
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$3168_Y [31]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5055
    connect \Q \pcpi_rs1 [31]
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $dffe $auto$ff.cc:266:slice$5057
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 31
    connect \CLK \clk
    connect \D $procmux$3168_Y [30:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5074
    connect \Q \pcpi_rs1 [30:0]
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdffe $auto$ff.cc:266:slice$5077
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2511_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4986
    connect \Q \latched_is_lb
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $dffe $auto$ff.cc:266:slice$5086
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $procmux$2485_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5091
    connect \Q \latched_rd
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdffe $auto$ff.cc:266:slice$5095
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3\current_pc[31:0]
    connect \EN $procmux$1741_CMP
    connect \Q \reg_pc
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdff $auto$ff.cc:266:slice$5097
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2466_Y
    connect \Q \trap
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdff $auto$ff.cc:266:slice$5099
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clk
    connect \D $add$opdb_pico.v:3826$1393_Y
    connect \Q \count_cycle
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $dffe $auto$ff.cc:266:slice$5102
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $procmux$3025_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5121
    connect \Q \mem_wordsize
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$5125
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D $procmux$3921_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \mem_la_amo_op
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5126
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$opdb_pico.v:3225$1060_Y
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \instr_lui
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5127
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$opdb_pico.v:3226$1061_Y
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \instr_auipc
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5128
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$opdb_pico.v:3227$1062_Y
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \instr_jal
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5129
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3228$1065_Y
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \instr_jalr
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$5131
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3399$1134_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_beq
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$5135
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3402$1140_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_bge
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdffe $auto$ff.cc:266:slice$5137
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_or$opdb_pico.v:4371$1565_Y
    connect \Q \mem_do_wdata
    connect \SRST $0\set_mem_do_wdata[0:0]
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdffe $auto$ff.cc:266:slice$5139
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_or$opdb_pico.v:4371$1565_Y
    connect \Q \mem_do_rdata
    connect \SRST $0\set_mem_do_rdata[0:0]
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5141
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3406$1146_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_lb
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5142
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3413$1158_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_sh
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$5144
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3403$1142_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_bltu
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5145
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3414$1160_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_sw
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$5147
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3458$1170_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_ori
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5148
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$opdb_pico.v:3237$1079_Y
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \is_amo
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdffe $auto$ff.cc:266:slice$5151
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3454$1162_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_addi
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:2914.2-2998.5"
  cell $dffe $auto$ff.cc:266:slice$5154
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $0\mem_state[1:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5167
    connect \Q \mem_state
  end
  attribute \src "opdb_pico.v:2779.2-2893.5"
  cell $dffe $auto$ff.cc:266:slice$5169
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 7
    connect \CLK \clk
    connect \D \mem_rdata [6:0]
    connect \EN \mem_xfer
    connect \Q \mem_rdata_q [6:0]
  end
  attribute \src "opdb_pico.v:2914.2-2998.5"
  cell $dffe $auto$ff.cc:266:slice$5171
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D $procmux$4246_Y
    connect \EN $logic_or$opdb_pico.v:2915$1020_Y
    connect \Q \mem_wstrb
  end
  attribute \src "opdb_pico.v:2914.2-2998.5"
  cell $dffe $auto$ff.cc:266:slice$5172
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \mem_la_amo_op
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4953
    connect \Q \mem_amo_op
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5177
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3491$1288_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \is_slli_srli_srai
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5178
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$opdb_pico.v:3234$1076_Y
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \is_sb_sh_sw
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdff $auto$ff.cc:266:slice$5179
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $reduce_or$opdb_pico.v:3218$1054_Y
    connect \Q \is_lui_auipc_jal_jalr_addi_add_sub
    connect \SRST $logic_and$opdb_pico.v:3396$1132_Y
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdffe $auto$ff.cc:266:slice$5181
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2622_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5186
    connect \Q \latched_stalu
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5188
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$opdb_pico.v:3235$1077_Y
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \is_alu_reg_imm
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5189
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $eq$opdb_pico.v:3236$1078_Y
    connect \EN $logic_and$opdb_pico.v:3224$1059_Y
    connect \Q \is_alu_reg_reg
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $sdff $auto$ff.cc:266:slice$5190
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $reduce_or$opdb_pico.v:3222$1058_Y
    connect \Q \is_compare
    connect \SRST $auto$opt_dff.cc:253:combine_resets$5193
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5196
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3409$1152_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_lbu
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dffe $auto$ff.cc:266:slice$5197
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3410$1154_Y
    connect \EN $logic_and$opdb_pico.v:3396$1132_Y
    connect \Q \instr_lhu
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdff $auto$ff.cc:266:slice$5208
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 10'0100000000
    parameter \WIDTH 10
    connect \CLK \clk
    connect \D $procmux$2788_Y
    connect \Q \cpu_state
    connect \SRST $logic_and$opdb_pico.v:4360$1555_Y
  end
  attribute \src "opdb_pico.v:2779.2-2893.5"
  cell $dffe $auto$ff.cc:266:slice$5209
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 25
    connect \CLK \clk
    connect \D \mem_rdata [31:7]
    connect \EN \mem_xfer
    connect \Q \mem_rdata_q [31:7]
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdff $auto$ff.cc:266:slice$5210
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$2222_Y
    connect \Q \decoder_pseudo_trigger
    connect \SRST $auto$opt_dff.cc:253:combine_resets$5211
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdffe $auto$ff.cc:266:slice$5213
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clk
    connect \D $add$opdb_pico.v:3965$1448_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5214
    connect \Q \count_instr
    connect \SRST \resetn
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $sdffe $auto$ff.cc:266:slice$5216
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $logic_and$opdb_pico.v:3974$1452_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5219
    connect \Q \mem_do_prefetch
    connect \SRST $logic_or$opdb_pico.v:4371$1565_Y
  end
  attribute \src "opdb_pico.v:2914.2-2998.5"
  cell $dffe $auto$ff.cc:266:slice$5221
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\mem_valid[0:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$5224
    connect \Q \mem_valid
  end
  attribute \src "opdb_pico.v:3417.17-3448.24"
  cell $memrd_v2 $auto$mem.cc:282:emit$1581
    parameter \ABITS 5
    parameter \ARST_VALUE 4'x
    parameter \CE_OVER_SRST 0
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 1
    parameter \COLLISION_X_MASK 0'x
    parameter \INIT_VALUE 4'x
    parameter \MEMID "$auto$proc_rom.cc:155:do_switch$1580"
    parameter \SRST_VALUE 4'x
    parameter \TRANSPARENCY_MASK 0'x
    parameter \WIDTH 4
    connect \ADDR \mem_rdata_q [31:27]
    connect \ARST 1'0
    connect \CLK 1'x
    connect \DATA $auto$proc_rom.cc:154:do_switch$1579
    connect \EN 1'1
    connect \SRST 1'0
  end
  attribute \src "opdb_pico.v:3417.17-3448.24"
  cell $meminit $auto$mem.cc:328:emit$1582
    parameter \ABITS 32
    parameter \MEMID "$auto$proc_rom.cc:155:do_switch$1580"
    parameter \PRIORITY 0
    parameter \WIDTH 4
    parameter \WORDS 32
    connect \ADDR 0
    connect \DATA 128'xxxxxxxxxxxx1001xxxxxxxxxxxx1011xxxxxxxxxxxx1000xxxxxxxxxxxx1010xxxxxxxxxxxx0101xxxxxxxxxxxx0110xxxxxxxxxxxx0111xxxxxxxx00110100
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4881
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $logic_and$opdb_pico.v:2728$947_Y $logic_or$opdb_pico.v:2915$1020_Y $logic_or$opdb_pico.v:2728$949_Y \mem_do_wdata }
    connect \B 4'1000
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4880
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4883
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:2915$1020_Y $logic_or$opdb_pico.v:2918$1023_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4882
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$4885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$4173_CMP $eq$opdb_pico.v:2909$1015_Y $logic_and$opdb_pico.v:2728$947_Y $logic_or$opdb_pico.v:2915$1020_Y }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4884
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$4890
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:2728$949_Y \mem_do_wdata }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4889
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$4917
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:4371$1565_Y \resetn }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4916
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4919
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_pmux$4752 $auto$opt_reduce.cc:134:opt_pmux$4776 $logic_or$opdb_pico.v:4371$1565_Y $logic_and$opdb_pico.v:4097$1471_Y $procmux$1762_CMP \is_sll_srl_sra \resetn }
    connect \B 7'0000111
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4918
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4921
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:4371$1565_Y $procmux$1761_CMP \is_sll_srl_sra \resetn }
    connect \B 4'0111
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4920
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4923
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:4371$1565_Y $procmux$1741_CMP $procmux$1761_CMP $procmux$1762_CMP $procmux$1782_CMP \resetn }
    connect \B 6'000001
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4922
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4925
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:4371$1565_Y $eq$opdb_pico.v:4236$1499_Y $procmux$1782_CMP \resetn }
    connect \B 4'0011
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4924
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4927
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_pmux$4776 $logic_or$opdb_pico.v:4371$1565_Y $procmux$1762_CMP \resetn }
    connect \B 4'1011
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4926
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4981
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:4262$1517_Y $procmux$1750_CMP \mem_do_rdata }
    connect \B 3'111
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4980
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$4983
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1741_CMP $procmux$1750_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4982
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4985
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:4262$1517_Y $procmux$1750_CMP }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4984
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$5001
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$1741_CMP $procmux$1762_CMP $procmux$1783_CMP $auto$opt_reduce.cc:134:opt_pmux$4756 }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5000
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5003
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_rdcycle_rdcycleh_rdinstr_rdinstrh $procmux$1762_CMP }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5002
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$5012
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1741_CMP $procmux$1783_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5011
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$5026
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1761_CMP $procmux$1762_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5025
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5038
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:4262$1517_Y $procmux$1781_CMP \mem_do_wdata }
    connect \B 3'111
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5037
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$5040
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$1762_CMP $procmux$1750_CMP $procmux$1781_CMP $procmux$1782_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5039
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5042
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:3643$1575_Y $logic_or$opdb_pico.v:3680$1344_Y $logic_or$opdb_pico.v:3678$1342_Y $ge$opdb_pico.v:4240$1500_Y $eq$opdb_pico.v:4236$1499_Y $procmux$1782_CMP }
    connect \B 6'000001
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5041
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5044
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:3643$1575_Y $ge$opdb_pico.v:4240$1500_Y $eq$opdb_pico.v:4236$1499_Y $procmux$1782_CMP }
    connect \B 4'1001
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5043
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5046
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:3643$1575_Y $logic_or$opdb_pico.v:3680$1344_Y $logic_or$opdb_pico.v:3678$1342_Y $ge$opdb_pico.v:4240$1500_Y $eq$opdb_pico.v:4236$1499_Y $procmux$1782_CMP }
    connect \B 6'000101
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5045
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5048
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:3643$1575_Y $ge$opdb_pico.v:4240$1500_Y $eq$opdb_pico.v:4236$1499_Y $procmux$1782_CMP }
    connect \B 4'1101
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5047
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5050
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$opdb_pico.v:4236$1499_Y $procmux$1782_CMP }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5049
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5052
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:4262$1517_Y $procmux$1781_CMP }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5051
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1783_CMP \is_beq_bne_blt_bge_bltu_bgeu }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5087
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:4316$1531_Y $logic_or$opdb_pico.v:4315$1530_Y $logic_or$opdb_pico.v:4262$1517_Y $procmux$1750_CMP \instr_lw \mem_do_rdata }
    connect \B 6'001100
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5103
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:4262$1517_Y $procmux$1781_CMP \instr_sw \instr_sh \instr_sb \mem_do_wdata }
    connect \B 6'110000
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5107
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:4262$1517_Y $procmux$1773_CMP \mem_do_wdata }
    connect \B 3'111
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5109
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$5114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$1741_CMP $procmux$1750_CMP $procmux$1781_CMP $procmux$1773_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5113
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:4262$1517_Y $procmux$1773_CMP }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5115
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:2915$1020_Y \resetn }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5155
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$opdb_pico.v:2909$1016_Y $logic_or$opdb_pico.v:2915$1020_Y \mem_do_rinst }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5157
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$opdb_pico.v:2909$1015_Y $logic_or$opdb_pico.v:2915$1020_Y \mem_xfer }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5161
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$4173_CMP $logic_or$opdb_pico.v:2915$1020_Y \mem_xfer }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5163
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$5166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$4173_CMP $eq$opdb_pico.v:2909$1015_Y $logic_and$opdb_pico.v:2728$947_Y $eq$opdb_pico.v:2909$1016_Y $logic_or$opdb_pico.v:2915$1020_Y }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5165
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1783_CMP \is_beq_bne_blt_bge_bltu_bgeu }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5182
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$5223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_pmux$5207 $logic_or$opdb_pico.v:2915$1020_Y \mem_xfer }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$5222
  end
  cell $not $auto$opt_dff.cc:210:make_patterns_logic$4891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$opdb_pico.v:2915$1020_Y
    connect \Y $auto$rtlil.cc:2724:Not$4892
  end
  cell $not $auto$opt_dff.cc:210:make_patterns_logic$5217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_jal
    connect \Y $auto$rtlil.cc:2724:Not$5218
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4894
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4889 $auto$rtlil.cc:2724:Not$4892 $logic_and$opdb_pico.v:2728$947_Y }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4893
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4929
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4926 $auto$opt_dff.cc:194:make_patterns_logic$4916 $auto$opt_dff.cc:194:make_patterns_logic$4922 $auto$opt_dff.cc:194:make_patterns_logic$4920 $auto$opt_dff.cc:194:make_patterns_logic$4924 $auto$opt_dff.cc:194:make_patterns_logic$4918 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4928
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4954
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2724:Not$4892 \mem_la_write }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4953
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4987
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4980 $auto$opt_dff.cc:194:make_patterns_logic$4982 $auto$opt_dff.cc:194:make_patterns_logic$4984 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4986
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5005
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$5000 $auto$opt_dff.cc:194:make_patterns_logic$5002 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5004
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5028
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$5025 \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5027
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5033
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2724:Not$4892 $logic_or$opdb_pico.v:2923$1024_Y }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5032
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5056
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4980 $auto$opt_dff.cc:194:make_patterns_logic$4984 $auto$opt_dff.cc:194:make_patterns_logic$5047 $auto$opt_dff.cc:194:make_patterns_logic$5037 $auto$opt_dff.cc:194:make_patterns_logic$5039 $auto$opt_dff.cc:194:make_patterns_logic$5041 $auto$opt_dff.cc:194:make_patterns_logic$5043 $auto$opt_dff.cc:194:make_patterns_logic$5045 $auto$opt_dff.cc:194:make_patterns_logic$5049 $auto$opt_dff.cc:194:make_patterns_logic$5051 \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5055
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5075
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4980 $auto$opt_dff.cc:194:make_patterns_logic$4984 $auto$opt_dff.cc:194:make_patterns_logic$5037 $auto$opt_dff.cc:194:make_patterns_logic$5039 $auto$opt_dff.cc:194:make_patterns_logic$5041 $auto$opt_dff.cc:194:make_patterns_logic$5045 $auto$opt_dff.cc:194:make_patterns_logic$5049 $auto$opt_dff.cc:194:make_patterns_logic$5051 \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5074
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5092
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$5087 $auto$opt_dff.cc:194:make_patterns_logic$5011 \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5091
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$5115 $auto$opt_dff.cc:194:make_patterns_logic$5109 $auto$opt_dff.cc:194:make_patterns_logic$5107 $auto$opt_dff.cc:194:make_patterns_logic$4980 $auto$opt_dff.cc:194:make_patterns_logic$4984 $auto$opt_dff.cc:194:make_patterns_logic$5113 $auto$opt_dff.cc:194:make_patterns_logic$5103 $auto$opt_dff.cc:194:make_patterns_logic$5037 $auto$opt_dff.cc:194:make_patterns_logic$5051 \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5121
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4880 $auto$opt_dff.cc:194:make_patterns_logic$5165 $auto$opt_dff.cc:194:make_patterns_logic$5163 $auto$opt_dff.cc:194:make_patterns_logic$5161 $auto$opt_dff.cc:194:make_patterns_logic$5157 $auto$opt_dff.cc:194:make_patterns_logic$5155 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5167
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$5011 $auto$opt_dff.cc:194:make_patterns_logic$5182 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5186
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1741_CMP \decoder_trigger }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5214
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2724:Not$5218 $procmux$1741_CMP \decoder_trigger \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5219
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$5225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4880 $auto$opt_dff.cc:194:make_patterns_logic$4882 $auto$opt_dff.cc:194:make_patterns_logic$4884 $auto$opt_dff.cc:194:make_patterns_logic$5222 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$5224
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$4941
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset_l
    connect \Y $auto$rtlil.cc:2724:Not$4942
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$5191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \Y $auto$rtlil.cc:2724:Not$5192
  end
  cell $reduce_or $auto$opt_dff.cc:254:combine_resets$4944
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2724:Not$4942 $and$opdb_pico.v:2535$897_Y }
    connect \Y $auto$opt_dff.cc:253:combine_resets$4943
  end
  cell $reduce_or $auto$opt_dff.cc:254:combine_resets$5194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$opdb_pico.v:3396$1132_Y $auto$rtlil.cc:2724:Not$5192 }
    connect \Y $auto$opt_dff.cc:253:combine_resets$5193
  end
  cell $reduce_and $auto$opt_dff.cc:254:combine_resets$5212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_or$opdb_pico.v:4262$1517_Y $auto$opt_reduce.cc:134:opt_pmux$5201 \resetn }
    connect \Y $auto$opt_dff.cc:253:combine_resets$5211
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { $procmux$1741_CMP $procmux$1750_CMP $procmux$1761_CMP $procmux$1762_CMP $procmux$1773_CMP $procmux$1781_CMP $procmux$1782_CMP $procmux$1787_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4746
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4747
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { $procmux$1741_CMP $procmux$1761_CMP $procmux$1762_CMP $procmux$1773_CMP $procmux$1781_CMP $procmux$1782_CMP $procmux$1783_CMP $procmux$1787_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4748
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$1741_CMP $procmux$1750_CMP $procmux$1761_CMP $procmux$1762_CMP $procmux$1782_CMP $procmux$1783_CMP $procmux$1787_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4750
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1750_CMP $procmux$1773_CMP $procmux$1782_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4756
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$opdb_pico.v:3718$1359_Y \latched_branch }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4760
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4762
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_jalr_addi_slti_sltiu_xori_ori_andi \is_lui_auipc_jal }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4752
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $logic_and$opdb_pico.v:4097$1471_Y \is_slli_srli_srai \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4766
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { $logic_and$opdb_pico.v:4097$1471_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_lui_auipc_jal \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4768
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { \is_slli_srli_srai \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4776
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$4777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_amo \is_sb_sh_sw }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$4778
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$5198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1773_CMP $procmux$1781_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$5199
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$5204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1750_CMP $procmux$1773_CMP $procmux$1781_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$5201
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$5206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$4173_CMP $eq$opdb_pico.v:2909$1015_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$5207
  end
  attribute \src "opdb_pico.v:3737.4-3737.41"
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$4738
    parameter \ABITS 5
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\cpuregs"
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \WIDTH 32
    connect \ADDR $0$memwr$\cpuregs$opdb_pico.v:3737$893_ADDR[4:0]$1367
    connect \CLK \clk
    connect \DATA $0$memwr$\cpuregs$opdb_pico.v:3737$893_DATA[31:0]$1368
    connect \EN { $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] }
  end
  attribute \src "opdb_pico.v:3809.25-3809.94"
  cell $print $display$opdb_pico.v:3809$1392
    parameter \ARGS_WIDTH 64
    parameter \FORMAT "Current PC: 0x{32:=08h-u}, Next PC: 0x{32:=08h-u}\n"
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 1
    parameter \TRG_POLARITY 1'1
    parameter \TRG_WIDTH 1
    connect \ARGS { \reg_next_pc \reg_pc }
    connect \EN $display$opdb_pico.v:3809$1392_EN
    connect \TRG \clk
  end
  attribute \src "opdb_pico.v:2940.29-2940.56"
  cell $eq $eq$opdb_pico.v:2940$1030
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mem_la_addr
    connect \B 32'11111111111111111111111111111111
    connect \Y $eq$opdb_pico.v:2535$896_Y
  end
  attribute \src "opdb_pico.v:3225.21-3225.57"
  cell $eq $eq$opdb_pico.v:3225$1060
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'0110111
    connect \Y $eq$opdb_pico.v:3225$1060_Y
  end
  attribute \src "opdb_pico.v:3226.21-3226.57"
  cell $eq $eq$opdb_pico.v:3226$1061
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'0010111
    connect \Y $eq$opdb_pico.v:3226$1061_Y
  end
  attribute \src "opdb_pico.v:3227.21-3227.57"
  cell $eq $eq$opdb_pico.v:3227$1062
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'1101111
    connect \Y $eq$opdb_pico.v:3227$1062_Y
  end
  attribute \src "opdb_pico.v:3228.21-3228.57"
  cell $eq $eq$opdb_pico.v:3228$1063
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'1100111
    connect \Y $eq$opdb_pico.v:3228$1063_Y
  end
  attribute \src "opdb_pico.v:3228.61-3228.95"
  cell $logic_not $eq$opdb_pico.v:3228$1064
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [14:12]
    connect \Y $eq$opdb_pico.v:3228$1064_Y
  end
  attribute \src "opdb_pico.v:3232.36-3232.72"
  cell $eq $eq$opdb_pico.v:3232$1074
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'1100011
    connect \Y $eq$opdb_pico.v:3232$1074_Y
  end
  attribute \src "opdb_pico.v:3233.36-3233.72"
  cell $eq $eq$opdb_pico.v:3233$1075
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'0000011
    connect \Y $eq$opdb_pico.v:3233$1075_Y
  end
  attribute \src "opdb_pico.v:3234.36-3234.72"
  cell $eq $eq$opdb_pico.v:3234$1076
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'0100011
    connect \Y $eq$opdb_pico.v:3234$1076_Y
  end
  attribute \src "opdb_pico.v:3235.36-3235.72"
  cell $eq $eq$opdb_pico.v:3235$1077
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'0010011
    connect \Y $eq$opdb_pico.v:3235$1077_Y
  end
  attribute \src "opdb_pico.v:3236.36-3236.72"
  cell $eq $eq$opdb_pico.v:3236$1078
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'0110011
    connect \Y $eq$opdb_pico.v:3236$1078_Y
  end
  attribute \src "opdb_pico.v:3237.45-3237.81"
  cell $eq $eq$opdb_pico.v:3237$1079
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_latched [6:0]
    connect \B 7'0101111
    connect \Y $eq$opdb_pico.v:3237$1079_Y
  end
  attribute \src "opdb_pico.v:3476.58-3476.102"
  cell $eq $eq$opdb_pico.v:3476$1226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11000000000000000010
    connect \Y $eq$opdb_pico.v:3476$1226_Y
  end
  attribute \src "opdb_pico.v:3477.58-3477.102"
  cell $eq $eq$opdb_pico.v:3477$1229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11000000000100000010
    connect \Y $eq$opdb_pico.v:3477$1229_Y
  end
  attribute \src "opdb_pico.v:3478.58-3478.102"
  cell $eq $eq$opdb_pico.v:3478$1234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11001000000000000010
    connect \Y $eq$opdb_pico.v:3478$1234_Y
  end
  attribute \src "opdb_pico.v:3479.58-3479.102"
  cell $eq $eq$opdb_pico.v:3479$1237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11001000000100000010
    connect \Y $eq$opdb_pico.v:3479$1237_Y
  end
  attribute \src "opdb_pico.v:3480.58-3480.102"
  cell $eq $eq$opdb_pico.v:3480$1243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11000000001000000010
    connect \Y $eq$opdb_pico.v:3480$1243_Y
  end
  attribute \src "opdb_pico.v:3481.58-3481.102"
  cell $eq $eq$opdb_pico.v:3481$1247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:12]
    connect \B 20'11001000001000000010
    connect \Y $eq$opdb_pico.v:3481$1247_Y
  end
  attribute \src "opdb_pico.v:3483.28-3483.58"
  cell $eq $eq$opdb_pico.v:3483$1251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [6:0]
    connect \B 7'1110011
    connect \Y $eq$opdb_pico.v:3476$1225_Y
  end
  attribute \src "opdb_pico.v:3498.5-3498.33"
  cell $logic_not $eq$opdb_pico.v:3498$1294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \Y $eq$opdb_pico.v:3399$1133_Y
  end
  attribute \src "opdb_pico.v:3499.5-3499.33"
  cell $eq $eq$opdb_pico.v:3499$1293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'010
    connect \Y $eq$opdb_pico.v:3408$1149_Y
  end
  attribute \src "opdb_pico.v:3500.5-3500.33"
  cell $eq $eq$opdb_pico.v:3500$1292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'011
    connect \Y $eq$opdb_pico.v:3456$1165_Y
  end
  attribute \src "opdb_pico.v:3501.5-3501.33"
  cell $eq $eq$opdb_pico.v:3501$1291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'100
    connect \Y $eq$opdb_pico.v:3401$1137_Y
  end
  attribute \src "opdb_pico.v:3502.5-3502.33"
  cell $eq $eq$opdb_pico.v:3502$1290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'110
    connect \Y $eq$opdb_pico.v:3403$1141_Y
  end
  attribute \src "opdb_pico.v:3503.5-3503.33"
  cell $eq $eq$opdb_pico.v:3503$1289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'111
    connect \Y $eq$opdb_pico.v:3404$1143_Y
  end
  attribute \src "opdb_pico.v:3507.5-3507.33"
  cell $eq $eq$opdb_pico.v:3507$1304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'001
    connect \Y $eq$opdb_pico.v:3400$1135_Y
  end
  attribute \src "opdb_pico.v:3507.37-3507.69"
  cell $logic_not $eq$opdb_pico.v:3507$1305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:25]
    connect \Y $eq$opdb_pico.v:3461$1175_Y
  end
  attribute \src "opdb_pico.v:3508.5-3508.33"
  cell $eq $eq$opdb_pico.v:3508$1301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [14:12]
    connect \B 3'101
    connect \Y $eq$opdb_pico.v:3402$1139_Y
  end
  attribute \src "opdb_pico.v:3509.37-3509.69"
  cell $eq $eq$opdb_pico.v:3509$1299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem_rdata_q [31:25]
    connect \B 7'0100000
    connect \Y $eq$opdb_pico.v:3463$1183_Y
  end
  attribute \src "opdb_pico.v:3639.13-3639.31"
  cell $eq $eq$opdb_pico.v:3639$1571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y \alu_eq
  end
  attribute \src "opdb_pico.v:3792.28-3792.56"
  cell $eq $eq$opdb_pico.v:3792$1382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 9'010000000
    connect \Y $eq$opdb_pico.v:3586$1315_Y
  end
  attribute \src "opdb_pico.v:4236.9-4236.20"
  cell $logic_not $eq$opdb_pico.v:4236$1499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \reg_sh
    connect \Y $eq$opdb_pico.v:4236$1499_Y
  end
  attribute \src "opdb_pico.v:4240.37-4240.48"
  cell $ge $ge$opdb_pico.v:4240$1500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \reg_sh
    connect \B 4
    connect \Y $ge$opdb_pico.v:4240$1500_Y
  end
  attribute \src "opdb_pico.v:2721.21-2721.43"
  cell $logic_and $logic_and$opdb_pico.v:2721$923
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_valid
    connect \B \mem_ready
    connect \Y \mem_xfer
  end
  attribute \src "opdb_pico.v:2724.30-2724.52"
  cell $logic_and $logic_and$opdb_pico.v:2724$928
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_xfer
    connect \B $reduce_or$opdb_pico.v:2724$927_Y
    connect \Y $logic_and$opdb_pico.v:2724$928_Y
  end
  attribute \src "opdb_pico.v:2724.30-2724.102"
  cell $logic_and $logic_and$opdb_pico.v:2724$931
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:2724$928_Y
    connect \B $logic_or$opdb_pico.v:2724$930_Y
    connect \Y $logic_and$opdb_pico.v:2724$931_Y
  end
  attribute \src "opdb_pico.v:2724.108-2724.134"
  cell $logic_and $logic_and$opdb_pico.v:2724$933
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_and$opdb_pico.v:2724$932_Y
    connect \B \mem_do_rinst
    connect \Y $logic_and$opdb_pico.v:2724$933_Y
  end
  attribute \src "opdb_pico.v:2724.18-2724.136"
  cell $logic_and $logic_and$opdb_pico.v:2724$935
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B $logic_or$opdb_pico.v:2724$934_Y
    connect \Y \mem_done
  end
  attribute \src "opdb_pico.v:2727.24-2727.44"
  cell $logic_and $logic_and$opdb_pico.v:2727$943
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B $logic_and$opdb_pico.v:2728$947_Y
    connect \Y $logic_and$opdb_pico.v:2727$943_Y
  end
  attribute \src "opdb_pico.v:2727.24-2727.60"
  cell $logic_and $logic_and$opdb_pico.v:2727$944
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:2727$943_Y
    connect \B \mem_do_wdata
    connect \Y \mem_la_write
  end
  attribute \src "opdb_pico.v:2728.35-2728.134"
  cell $logic_and $logic_and$opdb_pico.v:2728$950
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:2728$947_Y
    connect \B $logic_or$opdb_pico.v:2728$949_Y
    connect \Y $logic_and$opdb_pico.v:2728$950_Y
  end
  attribute \src "opdb_pico.v:2728.23-2729.145"
  cell $logic_and $logic_and$opdb_pico.v:2728$960
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B $logic_and$opdb_pico.v:2728$950_Y
    connect \Y \mem_la_read
  end
  attribute \src "opdb_pico.v:3228.21-3228.95"
  cell $logic_and $logic_and$opdb_pico.v:3228$1065
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$opdb_pico.v:3228$1063_Y
    connect \B $eq$opdb_pico.v:3228$1064_Y
    connect \Y $logic_and$opdb_pico.v:3228$1065_Y
  end
  attribute \src "opdb_pico.v:3396.7-3396.49"
  cell $logic_and $logic_and$opdb_pico.v:3396$1132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_trigger
    connect \B $logic_not$opdb_pico.v:3396$1131_Y
    connect \Y $logic_and$opdb_pico.v:3396$1132_Y
  end
  attribute \src "opdb_pico.v:3399.19-3399.79"
  cell $logic_and $logic_and$opdb_pico.v:3399$1134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$opdb_pico.v:3399$1133_Y
    connect \Y $logic_and$opdb_pico.v:3399$1134_Y
  end
  attribute \src "opdb_pico.v:3400.19-3400.79"
  cell $logic_and $logic_and$opdb_pico.v:3400$1136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$opdb_pico.v:3400$1135_Y
    connect \Y $logic_and$opdb_pico.v:3400$1136_Y
  end
  attribute \src "opdb_pico.v:3401.19-3401.79"
  cell $logic_and $logic_and$opdb_pico.v:3401$1138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$opdb_pico.v:3401$1137_Y
    connect \Y $logic_and$opdb_pico.v:3401$1138_Y
  end
  attribute \src "opdb_pico.v:3402.19-3402.79"
  cell $logic_and $logic_and$opdb_pico.v:3402$1140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$opdb_pico.v:3402$1139_Y
    connect \Y $logic_and$opdb_pico.v:3402$1140_Y
  end
  attribute \src "opdb_pico.v:3403.19-3403.79"
  cell $logic_and $logic_and$opdb_pico.v:3403$1142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$opdb_pico.v:3403$1141_Y
    connect \Y $logic_and$opdb_pico.v:3403$1142_Y
  end
  attribute \src "opdb_pico.v:3404.19-3404.79"
  cell $logic_and $logic_and$opdb_pico.v:3404$1144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_beq_bne_blt_bge_bltu_bgeu
    connect \B $eq$opdb_pico.v:3404$1143_Y
    connect \Y $logic_and$opdb_pico.v:3404$1144_Y
  end
  attribute \src "opdb_pico.v:3406.19-3406.70"
  cell $logic_and $logic_and$opdb_pico.v:3406$1146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$opdb_pico.v:3399$1133_Y
    connect \Y $logic_and$opdb_pico.v:3406$1146_Y
  end
  attribute \src "opdb_pico.v:3407.19-3407.70"
  cell $logic_and $logic_and$opdb_pico.v:3407$1148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$opdb_pico.v:3400$1135_Y
    connect \Y $logic_and$opdb_pico.v:3407$1148_Y
  end
  attribute \src "opdb_pico.v:3408.19-3408.70"
  cell $logic_and $logic_and$opdb_pico.v:3408$1150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$opdb_pico.v:3408$1149_Y
    connect \Y $logic_and$opdb_pico.v:3408$1150_Y
  end
  attribute \src "opdb_pico.v:3409.19-3409.70"
  cell $logic_and $logic_and$opdb_pico.v:3409$1152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$opdb_pico.v:3401$1137_Y
    connect \Y $logic_and$opdb_pico.v:3409$1152_Y
  end
  attribute \src "opdb_pico.v:3410.19-3410.70"
  cell $logic_and $logic_and$opdb_pico.v:3410$1154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $eq$opdb_pico.v:3402$1139_Y
    connect \Y $logic_and$opdb_pico.v:3410$1154_Y
  end
  attribute \src "opdb_pico.v:3412.19-3412.62"
  cell $logic_and $logic_and$opdb_pico.v:3412$1156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_sb_sh_sw
    connect \B $eq$opdb_pico.v:3399$1133_Y
    connect \Y $logic_and$opdb_pico.v:3412$1156_Y
  end
  attribute \src "opdb_pico.v:3413.19-3413.62"
  cell $logic_and $logic_and$opdb_pico.v:3413$1158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_sb_sh_sw
    connect \B $eq$opdb_pico.v:3400$1135_Y
    connect \Y $logic_and$opdb_pico.v:3413$1158_Y
  end
  attribute \src "opdb_pico.v:3414.19-3414.62"
  cell $logic_and $logic_and$opdb_pico.v:3414$1160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_sb_sh_sw
    connect \B $eq$opdb_pico.v:3408$1149_Y
    connect \Y $logic_and$opdb_pico.v:3414$1160_Y
  end
  attribute \src "opdb_pico.v:3454.19-3454.65"
  cell $logic_and $logic_and$opdb_pico.v:3454$1162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$opdb_pico.v:3399$1133_Y
    connect \Y $logic_and$opdb_pico.v:3454$1162_Y
  end
  attribute \src "opdb_pico.v:3455.19-3455.65"
  cell $logic_and $logic_and$opdb_pico.v:3455$1164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$opdb_pico.v:3408$1149_Y
    connect \Y $logic_and$opdb_pico.v:3455$1164_Y
  end
  attribute \src "opdb_pico.v:3456.19-3456.65"
  cell $logic_and $logic_and$opdb_pico.v:3456$1166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$opdb_pico.v:3456$1165_Y
    connect \Y $logic_and$opdb_pico.v:3456$1166_Y
  end
  attribute \src "opdb_pico.v:3457.19-3457.65"
  cell $logic_and $logic_and$opdb_pico.v:3457$1168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$opdb_pico.v:3401$1137_Y
    connect \Y $logic_and$opdb_pico.v:3457$1168_Y
  end
  attribute \src "opdb_pico.v:3458.19-3458.65"
  cell $logic_and $logic_and$opdb_pico.v:3458$1170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$opdb_pico.v:3403$1141_Y
    connect \Y $logic_and$opdb_pico.v:3458$1170_Y
  end
  attribute \src "opdb_pico.v:3459.19-3459.65"
  cell $logic_and $logic_and$opdb_pico.v:3459$1172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$opdb_pico.v:3404$1143_Y
    connect \Y $logic_and$opdb_pico.v:3459$1172_Y
  end
  attribute \src "opdb_pico.v:3461.19-3461.65"
  cell $logic_and $logic_and$opdb_pico.v:3461$1174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$opdb_pico.v:3400$1135_Y
    connect \Y $logic_and$opdb_pico.v:3461$1174_Y
  end
  attribute \src "opdb_pico.v:3461.19-3461.101"
  cell $logic_and $logic_and$opdb_pico.v:3461$1176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3461$1174_Y
    connect \B $eq$opdb_pico.v:3461$1175_Y
    connect \Y $logic_and$opdb_pico.v:3461$1176_Y
  end
  attribute \src "opdb_pico.v:3462.19-3462.101"
  cell $logic_and $logic_and$opdb_pico.v:3462$1180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3462$1178_Y
    connect \B $eq$opdb_pico.v:3461$1175_Y
    connect \Y $logic_and$opdb_pico.v:3462$1180_Y
  end
  attribute \src "opdb_pico.v:3463.19-3463.65"
  cell $logic_and $logic_and$opdb_pico.v:3463$1182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $eq$opdb_pico.v:3402$1139_Y
    connect \Y $logic_and$opdb_pico.v:3462$1178_Y
  end
  attribute \src "opdb_pico.v:3463.19-3463.101"
  cell $logic_and $logic_and$opdb_pico.v:3463$1184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3462$1178_Y
    connect \B $eq$opdb_pico.v:3463$1183_Y
    connect \Y $logic_and$opdb_pico.v:3463$1184_Y
  end
  attribute \src "opdb_pico.v:3465.19-3465.101"
  cell $logic_and $logic_and$opdb_pico.v:3465$1188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3465$1186_Y
    connect \B $eq$opdb_pico.v:3461$1175_Y
    connect \Y $logic_and$opdb_pico.v:3465$1188_Y
  end
  attribute \src "opdb_pico.v:3466.19-3466.65"
  cell $logic_and $logic_and$opdb_pico.v:3466$1190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$opdb_pico.v:3399$1133_Y
    connect \Y $logic_and$opdb_pico.v:3465$1186_Y
  end
  attribute \src "opdb_pico.v:3466.19-3466.101"
  cell $logic_and $logic_and$opdb_pico.v:3466$1192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3465$1186_Y
    connect \B $eq$opdb_pico.v:3463$1183_Y
    connect \Y $logic_and$opdb_pico.v:3466$1192_Y
  end
  attribute \src "opdb_pico.v:3467.19-3467.65"
  cell $logic_and $logic_and$opdb_pico.v:3467$1194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$opdb_pico.v:3400$1135_Y
    connect \Y $logic_and$opdb_pico.v:3467$1194_Y
  end
  attribute \src "opdb_pico.v:3467.19-3467.101"
  cell $logic_and $logic_and$opdb_pico.v:3467$1196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3467$1194_Y
    connect \B $eq$opdb_pico.v:3461$1175_Y
    connect \Y $logic_and$opdb_pico.v:3467$1196_Y
  end
  attribute \src "opdb_pico.v:3468.19-3468.65"
  cell $logic_and $logic_and$opdb_pico.v:3468$1198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$opdb_pico.v:3408$1149_Y
    connect \Y $logic_and$opdb_pico.v:3468$1198_Y
  end
  attribute \src "opdb_pico.v:3468.19-3468.101"
  cell $logic_and $logic_and$opdb_pico.v:3468$1200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3468$1198_Y
    connect \B $eq$opdb_pico.v:3461$1175_Y
    connect \Y $logic_and$opdb_pico.v:3468$1200_Y
  end
  attribute \src "opdb_pico.v:3469.19-3469.65"
  cell $logic_and $logic_and$opdb_pico.v:3469$1202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$opdb_pico.v:3456$1165_Y
    connect \Y $logic_and$opdb_pico.v:3469$1202_Y
  end
  attribute \src "opdb_pico.v:3469.19-3469.101"
  cell $logic_and $logic_and$opdb_pico.v:3469$1204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3469$1202_Y
    connect \B $eq$opdb_pico.v:3461$1175_Y
    connect \Y $logic_and$opdb_pico.v:3469$1204_Y
  end
  attribute \src "opdb_pico.v:3470.19-3470.65"
  cell $logic_and $logic_and$opdb_pico.v:3470$1206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$opdb_pico.v:3401$1137_Y
    connect \Y $logic_and$opdb_pico.v:3470$1206_Y
  end
  attribute \src "opdb_pico.v:3470.19-3470.101"
  cell $logic_and $logic_and$opdb_pico.v:3470$1208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3470$1206_Y
    connect \B $eq$opdb_pico.v:3461$1175_Y
    connect \Y $logic_and$opdb_pico.v:3470$1208_Y
  end
  attribute \src "opdb_pico.v:3471.19-3471.101"
  cell $logic_and $logic_and$opdb_pico.v:3471$1212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3471$1210_Y
    connect \B $eq$opdb_pico.v:3461$1175_Y
    connect \Y $logic_and$opdb_pico.v:3471$1212_Y
  end
  attribute \src "opdb_pico.v:3472.19-3472.65"
  cell $logic_and $logic_and$opdb_pico.v:3472$1214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$opdb_pico.v:3402$1139_Y
    connect \Y $logic_and$opdb_pico.v:3471$1210_Y
  end
  attribute \src "opdb_pico.v:3472.19-3472.101"
  cell $logic_and $logic_and$opdb_pico.v:3472$1216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3471$1210_Y
    connect \B $eq$opdb_pico.v:3463$1183_Y
    connect \Y $logic_and$opdb_pico.v:3472$1216_Y
  end
  attribute \src "opdb_pico.v:3473.19-3473.65"
  cell $logic_and $logic_and$opdb_pico.v:3473$1218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$opdb_pico.v:3403$1141_Y
    connect \Y $logic_and$opdb_pico.v:3473$1218_Y
  end
  attribute \src "opdb_pico.v:3473.19-3473.101"
  cell $logic_and $logic_and$opdb_pico.v:3473$1220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3473$1218_Y
    connect \B $eq$opdb_pico.v:3461$1175_Y
    connect \Y $logic_and$opdb_pico.v:3473$1220_Y
  end
  attribute \src "opdb_pico.v:3474.19-3474.65"
  cell $logic_and $logic_and$opdb_pico.v:3474$1222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $eq$opdb_pico.v:3404$1143_Y
    connect \Y $logic_and$opdb_pico.v:3474$1222_Y
  end
  attribute \src "opdb_pico.v:3474.19-3474.101"
  cell $logic_and $logic_and$opdb_pico.v:3474$1224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3474$1222_Y
    connect \B $eq$opdb_pico.v:3461$1175_Y
    connect \Y $logic_and$opdb_pico.v:3474$1224_Y
  end
  attribute \src "opdb_pico.v:3476.24-3476.102"
  cell $logic_and $logic_and$opdb_pico.v:3476$1227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$opdb_pico.v:3476$1225_Y
    connect \B $eq$opdb_pico.v:3476$1226_Y
    connect \Y $logic_and$opdb_pico.v:3476$1227_Y
  end
  attribute \src "opdb_pico.v:3477.24-3477.102"
  cell $logic_and $logic_and$opdb_pico.v:3477$1230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$opdb_pico.v:3476$1225_Y
    connect \B $eq$opdb_pico.v:3477$1229_Y
    connect \Y $logic_and$opdb_pico.v:3477$1230_Y
  end
  attribute \src "opdb_pico.v:3478.24-3478.102"
  cell $logic_and $logic_and$opdb_pico.v:3478$1235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$opdb_pico.v:3476$1225_Y
    connect \B $eq$opdb_pico.v:3478$1234_Y
    connect \Y $logic_and$opdb_pico.v:3478$1235_Y
  end
  attribute \src "opdb_pico.v:3479.24-3479.102"
  cell $logic_and $logic_and$opdb_pico.v:3479$1238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$opdb_pico.v:3476$1225_Y
    connect \B $eq$opdb_pico.v:3479$1237_Y
    connect \Y $logic_and$opdb_pico.v:3479$1238_Y
  end
  attribute \src "opdb_pico.v:3480.24-3480.102"
  cell $logic_and $logic_and$opdb_pico.v:3480$1244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$opdb_pico.v:3476$1225_Y
    connect \B $eq$opdb_pico.v:3480$1243_Y
    connect \Y $logic_and$opdb_pico.v:3480$1244_Y
  end
  attribute \src "opdb_pico.v:3481.24-3481.102"
  cell $logic_and $logic_and$opdb_pico.v:3481$1248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$opdb_pico.v:3476$1225_Y
    connect \B $eq$opdb_pico.v:3481$1247_Y
    connect \Y $logic_and$opdb_pico.v:3481$1248_Y
  end
  attribute \src "opdb_pico.v:3491.25-3495.5"
  cell $logic_and $logic_and$opdb_pico.v:3491$1288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $reduce_or$opdb_pico.v:3491$1287_Y
    connect \Y $logic_and$opdb_pico.v:3491$1288_Y
  end
  attribute \src "opdb_pico.v:3497.59-3504.5"
  cell $logic_and $logic_and$opdb_pico.v:3497$1296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_imm
    connect \B $reduce_or$opdb_pico.v:3497$1295_Y
    connect \Y $logic_and$opdb_pico.v:3497$1296_Y
  end
  attribute \src "opdb_pico.v:3506.22-3510.5"
  cell $logic_and $logic_and$opdb_pico.v:3506$1308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_alu_reg_reg
    connect \B $reduce_or$opdb_pico.v:3491$1287_Y
    connect \Y $logic_and$opdb_pico.v:3506$1308_Y
  end
  attribute \src "opdb_pico.v:3507.5-3507.69"
  cell $logic_and $logic_and$opdb_pico.v:3507$1306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$opdb_pico.v:3400$1135_Y
    connect \B $eq$opdb_pico.v:3461$1175_Y
    connect \Y $logic_and$opdb_pico.v:3492$1286_Y
  end
  attribute \src "opdb_pico.v:3508.5-3508.69"
  cell $logic_and $logic_and$opdb_pico.v:3508$1303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$opdb_pico.v:3402$1139_Y
    connect \B $eq$opdb_pico.v:3461$1175_Y
    connect \Y $logic_and$opdb_pico.v:3493$1283_Y
  end
  attribute \src "opdb_pico.v:3509.5-3509.69"
  cell $logic_and $logic_and$opdb_pico.v:3509$1300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$opdb_pico.v:3402$1139_Y
    connect \B $eq$opdb_pico.v:3463$1183_Y
    connect \Y $logic_and$opdb_pico.v:3494$1280_Y
  end
  attribute \src "opdb_pico.v:3611.19-3611.50"
  cell $logic_and $logic_and$opdb_pico.v:3611$1323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \latched_store
    connect \B \latched_branch
    connect \Y $logic_and$opdb_pico.v:3611$1323_Y
  end
  attribute \src "opdb_pico.v:3736.7-3736.30"
  cell $logic_and $logic_and$opdb_pico.v:3736$1370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B \cpuregs_write
    connect \Y $logic_and$opdb_pico.v:3736$1370_Y
  end
  attribute \src "opdb_pico.v:3736.7-3736.44"
  cell $logic_and $logic_and$opdb_pico.v:3736$1371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3736$1370_Y
    connect \B \latched_rd
    connect \Y $logic_and$opdb_pico.v:3736$1371_Y
  end
  attribute \src "opdb_pico.v:3792.28-3792.75"
  cell $logic_and $logic_and$opdb_pico.v:3792$1383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$opdb_pico.v:3586$1315_Y
    connect \B \decoder_trigger
    connect \Y \launch_next_insn
  end
  attribute \src "opdb_pico.v:3845.22-3845.46"
  cell $logic_and $logic_and$opdb_pico.v:3845$1400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_rinst
    connect \B \mem_done
    connect \Y $logic_and$opdb_pico.v:3224$1059_Y
  end
  attribute \src "opdb_pico.v:3904.6-3904.38"
  cell $logic_and $logic_and$opdb_pico.v:3904$1409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \latched_store
    connect \B $logic_not$opdb_pico.v:3718$1358_Y
    connect \Y $logic_and$opdb_pico.v:3718$1359_Y
  end
  attribute \src "opdb_pico.v:4097.6-4097.40"
  cell $logic_and $logic_and$opdb_pico.v:4097$1471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_lb_lh_lw_lbu_lhu
    connect \B $logic_not$opdb_pico.v:4097$1470_Y
    connect \Y $logic_and$opdb_pico.v:4097$1471_Y
  end
  attribute \src "opdb_pico.v:4329.10-4329.38"
  cell $logic_and $logic_and$opdb_pico.v:4329$1534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$opdb_pico.v:4262$1516_Y
    connect \B \mem_done
    connect \Y $logic_and$opdb_pico.v:4277$1521_Y
  end
  attribute \src "opdb_pico.v:4344.7-4344.65"
  cell $logic_and $logic_and$opdb_pico.v:4344$1537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B $logic_or$opdb_pico.v:4344$1536_Y
    connect \Y $logic_and$opdb_pico.v:4344$1537_Y
  end
  attribute \src "opdb_pico.v:4345.8-4345.46"
  cell $logic_and $logic_and$opdb_pico.v:4345$1540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$opdb_pico.v:4345$1538_Y
    connect \B $ne$opdb_pico.v:4345$1539_Y
    connect \Y $logic_and$opdb_pico.v:4345$1540_Y
  end
  attribute \src "opdb_pico.v:4352.8-4352.44"
  cell $logic_and $logic_and$opdb_pico.v:4352$1547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$opdb_pico.v:4352$1545_Y
    connect \B \pcpi_rs1 [0]
    connect \Y $logic_and$opdb_pico.v:4352$1547_Y
  end
  attribute \src "opdb_pico.v:4360.7-4360.47"
  cell $logic_and $logic_and$opdb_pico.v:4360$1553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \B \mem_do_rinst
    connect \Y $logic_and$opdb_pico.v:4360$1553_Y
  end
  attribute \src "opdb_pico.v:4360.7-4360.94"
  cell $logic_and $logic_and$opdb_pico.v:4360$1555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:4360$1553_Y
    connect \B $reduce_or$opdb_pico.v:4360$1554_Y
    connect \Y $logic_and$opdb_pico.v:4360$1555_Y
  end
  attribute \src "opdb_pico.v:3036.54-3042.99"
  cell $logic_not $logic_not$opdb_pico.v:3036$1041
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \Y_WIDTH 1
    connect \A { \instr_lui \instr_auipc \instr_jal \instr_jalr \instr_beq \instr_bne \instr_blt \instr_bge \instr_bltu \instr_bgeu \instr_lb \instr_lh \instr_lw \instr_lbu \instr_lhu \instr_sb \instr_sh \instr_sw \instr_addi \instr_slti \instr_sltiu \instr_xori \instr_ori \instr_andi \instr_slli \instr_srli \instr_srai \instr_add \instr_sub \instr_sll \instr_slt \instr_sltu \instr_xor \instr_srl \instr_sra \instr_or \instr_and \instr_rdcycle \instr_rdcycleh \instr_rdinstr \instr_rdinstrh 6'000000 $reduce_or$opdb_pico.v:3042$1040_Y }
    connect \Y \instr_trap
  end
  attribute \src "opdb_pico.v:3396.26-3396.49"
  cell $logic_not $logic_not$opdb_pico.v:3396$1131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_pseudo_trigger
    connect \Y $logic_not$opdb_pico.v:3396$1131_Y
  end
  attribute \src "opdb_pico.v:3654.17-3654.24"
  cell $logic_not $logic_not$opdb_pico.v:3654$1327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_eq
    connect \Y $logic_not$opdb_pico.v:3654$1327_Y
  end
  attribute \src "opdb_pico.v:3656.17-3656.25"
  cell $logic_not $logic_not$opdb_pico.v:3656$1328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_lts
    connect \Y $logic_not$opdb_pico.v:3656$1328_Y
  end
  attribute \src "opdb_pico.v:3658.17-3658.25"
  cell $logic_not $logic_not$opdb_pico.v:3658$1329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_ltu
    connect \Y $logic_not$opdb_pico.v:3658$1329_Y
  end
  attribute \src "opdb_pico.v:3893.21-3893.37"
  cell $logic_not $logic_not$opdb_pico.v:3893$1402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_trigger
    connect \Y $logic_and$opdb_pico.v:3893$1404_Y
  end
  attribute \src "opdb_pico.v:3904.23-3904.38"
  cell $logic_not $logic_not$opdb_pico.v:3904$1408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \latched_branch
    connect \Y $logic_not$opdb_pico.v:3718$1358_Y
  end
  attribute \src "opdb_pico.v:3974.26-3974.37"
  cell $logic_not $logic_not$opdb_pico.v:3974$1450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_jalr
    connect \Y $logic_and$opdb_pico.v:3974$1452_Y
  end
  attribute \src "opdb_pico.v:4097.29-4097.40"
  cell $logic_not $logic_not$opdb_pico.v:4097$1470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_trap
    connect \Y $logic_not$opdb_pico.v:4097$1470_Y
  end
  attribute \src "opdb_pico.v:4329.10-4329.26"
  cell $logic_not $logic_not$opdb_pico.v:4329$1533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_prefetch
    connect \Y $logic_not$opdb_pico.v:4262$1516_Y
  end
  attribute \src "opdb_pico.v:4371.7-4371.14"
  cell $logic_not $logic_not$opdb_pico.v:4371$1564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resetn
    connect \Y $logic_not$opdb_pico.v:2739$973_Y
  end
  attribute \src "opdb_pico.v:2724.57-2724.101"
  cell $logic_or $logic_or$opdb_pico.v:2724$930
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$opdb_pico.v:2724$929_Y
    connect \B \mem_do_wdata
    connect \Y $logic_or$opdb_pico.v:2724$930_Y
  end
  attribute \src "opdb_pico.v:2724.29-2724.135"
  cell $logic_or $logic_or$opdb_pico.v:2724$934
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:2724$931_Y
    connect \B $logic_and$opdb_pico.v:2724$933_Y
    connect \Y $logic_or$opdb_pico.v:2724$934_Y
  end
  attribute \src "opdb_pico.v:2918.8-2918.28"
  cell $logic_or $logic_or$opdb_pico.v:2918$1023
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$opdb_pico.v:2739$973_Y
    connect \B \mem_ready
    connect \Y $logic_or$opdb_pico.v:2918$1023_Y
  end
  attribute \src "opdb_pico.v:2923.8-2923.35"
  cell $logic_or $logic_or$opdb_pico.v:2923$1024
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_la_read
    connect \B \mem_la_write
    connect \Y $logic_or$opdb_pico.v:2923$1024_Y
  end
  attribute \src "opdb_pico.v:2933.10-2933.57"
  cell $logic_or $logic_or$opdb_pico.v:2933$1027
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$opdb_pico.v:2710$910_Y
    connect \B \mem_do_rdata
    connect \Y $logic_or$opdb_pico.v:2728$949_Y
  end
  attribute \src "opdb_pico.v:2935.20-2935.51"
  cell $logic_or $logic_or$opdb_pico.v:2935$1029
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_prefetch
    connect \B \mem_do_rinst
    connect \Y $logic_or$opdb_pico.v:2710$910_Y
  end
  attribute \src "opdb_pico.v:2974.21-2974.49"
  cell $logic_or $logic_or$opdb_pico.v:2974$1038
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_rinst
    connect \B \mem_do_rdata
    connect \Y $logic_or$opdb_pico.v:2724$929_Y
  end
  attribute \src "opdb_pico.v:3145.7-3145.22"
  cell $logic_or $logic_or$opdb_pico.v:3145$1048
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$opdb_pico.v:2739$973_Y
    connect \B \trap
    connect \Y $logic_or$opdb_pico.v:2915$1020_Y
  end
  attribute \src "opdb_pico.v:3476.23-3477.103"
  cell $logic_or $logic_or$opdb_pico.v:3476$1231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3476$1227_Y
    connect \B $logic_and$opdb_pico.v:3477$1230_Y
    connect \Y $logic_and$opdb_pico.v:3476$1232_Y
  end
  attribute \src "opdb_pico.v:3478.23-3479.103"
  cell $logic_or $logic_or$opdb_pico.v:3478$1239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$opdb_pico.v:3478$1235_Y
    connect \B $logic_and$opdb_pico.v:3479$1238_Y
    connect \Y $logic_and$opdb_pico.v:3478$1240_Y
  end
  attribute \src "opdb_pico.v:3497.45-3504.5"
  cell $logic_or $logic_or$opdb_pico.v:3497$1297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_jalr
    connect \B $logic_and$opdb_pico.v:3497$1296_Y
    connect \Y $logic_or$opdb_pico.v:3497$1297_Y
  end
  attribute \src "opdb_pico.v:3643.23-3643.46"
  cell $logic_or $logic_or$opdb_pico.v:3643$1575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_sra
    connect \B \instr_srai
    connect \Y $logic_or$opdb_pico.v:3643$1575_Y
  end
  attribute \src "opdb_pico.v:3672.4-3672.27"
  cell $logic_or $logic_or$opdb_pico.v:3672$1336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_xori
    connect \B \instr_xor
    connect \Y $logic_or$opdb_pico.v:3672$1336_Y
  end
  attribute \src "opdb_pico.v:3674.4-3674.25"
  cell $logic_or $logic_or$opdb_pico.v:3674$1338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_ori
    connect \B \instr_or
    connect \Y $logic_or$opdb_pico.v:3674$1338_Y
  end
  attribute \src "opdb_pico.v:3676.4-3676.27"
  cell $logic_or $logic_or$opdb_pico.v:3676$1340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_andi
    connect \B \instr_and
    connect \Y $logic_or$opdb_pico.v:3676$1340_Y
  end
  attribute \src "opdb_pico.v:4251.7-4251.30"
  cell $logic_or $logic_or$opdb_pico.v:4251$1509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_slli
    connect \B \instr_sll
    connect \Y $logic_or$opdb_pico.v:3678$1342_Y
  end
  attribute \src "opdb_pico.v:4252.7-4252.30"
  cell $logic_or $logic_or$opdb_pico.v:4252$1511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_srli
    connect \B \instr_srl
    connect \Y $logic_or$opdb_pico.v:3680$1344_Y
  end
  attribute \src "opdb_pico.v:4311.9-4311.37"
  cell $logic_or $logic_or$opdb_pico.v:4311$1528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$opdb_pico.v:4262$1516_Y
    connect \B \mem_done
    connect \Y $logic_or$opdb_pico.v:4262$1517_Y
  end
  attribute \src "opdb_pico.v:4315.8-4315.29"
  cell $logic_or $logic_or$opdb_pico.v:4315$1530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_lb
    connect \B \instr_lbu
    connect \Y $logic_or$opdb_pico.v:4315$1530_Y
  end
  attribute \src "opdb_pico.v:4316.8-4316.29"
  cell $logic_or $logic_or$opdb_pico.v:4316$1531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_lh
    connect \B \instr_lhu
    connect \Y $logic_or$opdb_pico.v:4316$1531_Y
  end
  attribute \src "opdb_pico.v:4344.36-4344.64"
  cell $logic_or $logic_or$opdb_pico.v:4344$1536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_do_rdata
    connect \B \mem_do_wdata
    connect \Y $logic_or$opdb_pico.v:4344$1536_Y
  end
  attribute \src "opdb_pico.v:4371.7-4371.26"
  cell $logic_or $logic_or$opdb_pico.v:4371$1565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$opdb_pico.v:2739$973_Y
    connect \B \mem_done
    connect \Y $logic_or$opdb_pico.v:4371$1565_Y
  end
  attribute \src "opdb_pico.v:3640.14-3640.49"
  cell $lt $lt$opdb_pico.v:3640$1572
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y \alu_lts
  end
  attribute \src "opdb_pico.v:3641.14-3641.31"
  cell $lt $lt$opdb_pico.v:3641$1573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y \alu_ltu
  end
  attribute \src "opdb_pico.v:3744.32-3744.39"
  cell $memrd $memrd$\cpuregs$opdb_pico.v:3744$1376
    parameter \ABITS 5
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\cpuregs"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR \decoded_rs1
    connect \CLK 1'x
    connect \DATA $memrd$\cpuregs$opdb_pico.v:3744$1376_DATA
    connect \EN 1'x
  end
  attribute \src "opdb_pico.v:3745.32-3745.39"
  cell $memrd $memrd$\cpuregs$opdb_pico.v:3745$1379
    parameter \ABITS 5
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\cpuregs"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR \decoded_rs2
    connect \CLK 1'x
    connect \DATA $memrd$\cpuregs$opdb_pico.v:3745$1379_DATA
    connect \EN 1'x
  end
  attribute \src "opdb_pico.v:4345.29-4345.46"
  cell $reduce_bool $ne$opdb_pico.v:4345$1539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1 [1:0]
    connect \Y $ne$opdb_pico.v:4345$1539_Y
  end
  attribute \src "opdb_pico.v:3675.15-3675.32"
  cell $or $or$opdb_pico.v:3675$1339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y $or$opdb_pico.v:3675$1339_Y
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $dff $procdff$4591
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $0\reg_out[31:0]
    connect \Q \reg_out
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $dff $procdff$4592
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $0\reg_sh[4:0]
    connect \Q \reg_sh
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $dff $procdff$4603
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\decoder_trigger[0:0]
    connect \Q \decoder_trigger
  end
  attribute \src "opdb_pico.v:3794.2-4397.5"
  cell $dff $procdff$4629
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \alu_out
    connect \Q \alu_out_q
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dff $procdff$4693
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_lui_auipc_jal[0:0]
    connect \Q \is_lui_auipc_jal
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dff $procdff$4700
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_slti_blt_slt[0:0]
    connect \Q \is_slti_blt_slt
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dff $procdff$4701
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_sltiu_bltu_sltu[0:0]
    connect \Q \is_sltiu_bltu_sltu
  end
  attribute \src "opdb_pico.v:3216.2-3563.5"
  cell $dff $procdff$4703
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\is_lbu_lhu_lw[0:0]
    connect \Q \is_lbu_lhu_lw
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4311.9-4311.37|opdb_pico.v:4311.5-4340.8"
  cell $mux $procmux$1747
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\set_mem_do_rdata[0:0]
    connect \S $logic_or$opdb_pico.v:4262$1517_Y
    connect \Y $3\set_mem_do_rdata[0:0]
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4262.9-4262.37|opdb_pico.v:4262.5-4282.8"
  cell $mux $procmux$1795
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\set_mem_do_wdata[0:0]
    connect \S $logic_or$opdb_pico.v:4262$1517_Y
    connect \Y $3\set_mem_do_wdata[0:0]
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4312.10-4312.23|opdb_pico.v:4312.6-4328.9"
  cell $mux $procmux$1805
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \mem_do_rdata
    connect \Y $4\set_mem_do_rdata[0:0]
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4216.9-4216.37|opdb_pico.v:4216.5-4231.8"
  cell $mux $procmux$1820
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $5\set_mem_do_rinst[0:0]
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $3\set_mem_do_rinst[0:0]
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4291.25-4291.38|opdb_pico.v:4291.21-4299.24"
  cell $mux $procmux$1918
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \mem_do_wdata
    connect \Y $4\set_mem_do_wdata[0:0]
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4222.10-4222.53|opdb_pico.v:4222.6-4225.9"
  cell $mux $procmux$2009
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \alu_out_0
    connect \Y $5\set_mem_do_rinst[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3899.5-3916.12"
  cell $mux $procmux$2075
    parameter \WIDTH 32
    connect \A \reg_next_pc
    connect \B $ternary$opdb_pico.v:3901$1407_Y
    connect \S \latched_branch
    connect \Y $procmux$2075_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $mux $procmux$2078
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$2075_Y
    connect \S $procmux$1741_CMP
    connect \Y $procmux$2078_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3856.7-3856.14|opdb_pico.v:3856.3-4342.10"
  cell $mux $procmux$2081
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$2078_Y
    connect \S \resetn
    connect \Y $3\current_pc[31:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2098
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $3\set_mem_do_wdata[0:0] 1'0 }
    connect \S { $auto$opt_reduce.cc:134:opt_pmux$5199 $auto$opt_reduce.cc:134:opt_pmux$4750 }
    connect \Y $2\set_mem_do_wdata[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2112
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $3\set_mem_do_rdata[0:0] }
    connect \S { $auto$opt_reduce.cc:134:opt_pmux$4748 $procmux$1750_CMP }
    connect \Y $2\set_mem_do_rdata[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2126
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $3\set_mem_do_rinst[0:0] 1'0 }
    connect \S { $procmux$1783_CMP $auto$opt_reduce.cc:134:opt_pmux$4746 }
    connect \Y $2\set_mem_do_rinst[0:0]
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3856.7-3856.14|opdb_pico.v:3856.3-4342.10"
  cell $mux $procmux$2146
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\set_mem_do_wdata[0:0]
    connect \S \resetn
    connect \Y $0\set_mem_do_wdata[0:0]
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3856.7-3856.14|opdb_pico.v:3856.3-4342.10"
  cell $mux $procmux$2149
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\set_mem_do_rdata[0:0]
    connect \S \resetn
    connect \Y $0\set_mem_do_rdata[0:0]
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3856.7-3856.14|opdb_pico.v:3856.3-4342.10"
  cell $mux $procmux$2152
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\set_mem_do_rinst[0:0]
    connect \S \resetn
    connect \Y $0\set_mem_do_rinst[0:0]
  end
  attribute \src "opdb_pico.v:4277.10-4277.38|opdb_pico.v:4277.6-4281.9"
  cell $mux $procmux$2235
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$opdb_pico.v:4277$1521_Y
    connect \Y $procmux$2222_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2249
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $logic_and$opdb_pico.v:3224$1059_Y
    connect \B { $procmux$2267_Y $procmux$2247_Y }
    connect \S { $procmux$1783_CMP $auto$opt_reduce.cc:134:opt_pmux$5201 }
    connect \Y $procmux$2249_Y
  end
  attribute \src "opdb_pico.v:4277.10-4277.38|opdb_pico.v:4277.6-4281.9"
  cell $mux $procmux$2258
    parameter \WIDTH 1
    connect \A $logic_and$opdb_pico.v:3224$1059_Y
    connect \B 1'1
    connect \S $logic_and$opdb_pico.v:4277$1521_Y
    connect \Y $procmux$2245_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4262.9-4262.37|opdb_pico.v:4262.5-4282.8"
  cell $mux $procmux$2260
    parameter \WIDTH 1
    connect \A $logic_and$opdb_pico.v:3224$1059_Y
    connect \B $procmux$2245_Y
    connect \S $logic_or$opdb_pico.v:4262$1517_Y
    connect \Y $procmux$2247_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4222.10-4222.53|opdb_pico.v:4222.6-4225.9"
  cell $mux $procmux$2265
    parameter \WIDTH 1
    connect \A $logic_and$opdb_pico.v:3224$1059_Y
    connect \B 1'0
    connect \S \alu_out_0
    connect \Y $procmux$2265_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4216.9-4216.37|opdb_pico.v:4216.5-4231.8"
  cell $mux $procmux$2267
    parameter \WIDTH 1
    connect \A $logic_and$opdb_pico.v:3224$1059_Y
    connect \B $procmux$2265_Y
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$2267_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3856.7-3856.14|opdb_pico.v:3856.3-4342.10"
  cell $mux $procmux$2274
    parameter \WIDTH 1
    connect \A $logic_and$opdb_pico.v:3224$1059_Y
    connect \B $procmux$2249_Y
    connect \S \resetn
    connect \Y $0\decoder_trigger[0:0]
  end
  attribute \src "opdb_pico.v:3808.7-3808.23|opdb_pico.v:3808.3-3814.6"
  cell $mux $procmux$2276
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \launch_next_insn
    connect \Y $display$opdb_pico.v:3809$1392_EN
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:4331.7-4335.14"
  cell $pmux $procmux$2366
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \mem_rdata_word \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15] \mem_rdata_word [15:0] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7] \mem_rdata_word [7:0] }
    connect \S { \latched_is_lu \latched_is_lh \latched_is_lb }
    connect \Y $procmux$2366_Y
  end
  attribute \src "opdb_pico.v:4329.10-4329.38|opdb_pico.v:4329.6-4339.9"
  cell $mux $procmux$2370
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$2366_Y
    connect \S $logic_and$opdb_pico.v:4277$1521_Y
    connect \Y $procmux$2370_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4311.9-4311.37|opdb_pico.v:4311.5-4340.8"
  cell $mux $procmux$2372
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$2370_Y
    connect \S $logic_or$opdb_pico.v:4262$1517_Y
    connect \Y $procmux$2372_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2374
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { $procmux$2400_Y $add$opdb_pico.v:4211$1494_Y $procmux$2383_Y $procmux$2379_Y $procmux$2372_Y }
    connect \S { $procmux$1762_CMP $procmux$1783_CMP $procmux$1782_CMP $procmux$1773_CMP $procmux$1750_CMP }
    connect \Y $procmux$2374_Y
  end
  attribute \src "opdb_pico.v:4300.10-4300.38|opdb_pico.v:4300.6-4305.9"
  cell $mux $procmux$2377
    parameter \WIDTH 32
    connect \A 32'x
    connect \B \mem_rdata_word
    connect \S $logic_and$opdb_pico.v:4277$1521_Y
    connect \Y $procmux$2377_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4290.21-4290.49|opdb_pico.v:4290.17-4306.20"
  cell $mux $procmux$2379
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$2377_Y
    connect \S $logic_or$opdb_pico.v:4262$1517_Y
    connect \Y $procmux$2379_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4236.9-4236.20|opdb_pico.v:4236.5-4256.8"
  cell $mux $procmux$2383
    parameter \WIDTH 32
    connect \A 32'x
    connect \B \pcpi_rs1
    connect \S $eq$opdb_pico.v:4236$1499_Y
    connect \Y $procmux$2383_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3985.5-4161.12"
  cell $mux $procmux$2400
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$2407_Y
    connect \S \is_rdcycle_rdcycleh_rdinstr_rdinstrh
    connect \Y $procmux$2400_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:4029.7-4038.14"
  cell $pmux $procmux$2407
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \count_cycle [31:0] \count_cycle [63:32] \count_instr [31:0] \count_instr [63:32] }
    connect \S { \instr_rdcycle \instr_rdcycleh \instr_rdinstr \instr_rdinstrh }
    connect \Y $procmux$2407_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3856.7-3856.14|opdb_pico.v:3856.3-4342.10"
  cell $mux $procmux$2425
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$2374_Y
    connect \S \resetn
    connect \Y $0\reg_out[31:0]
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4240.18-4240.48|opdb_pico.v:4240.14-4256.8"
  cell $mux $procmux$2432
    parameter \WIDTH 5
    connect \A $sub$opdb_pico.v:4255$1515_Y [4:0]
    connect \B $sub$opdb_pico.v:4247$1508_Y [4:0]
    connect \S $ge$opdb_pico.v:4240$1500_Y
    connect \Y $procmux$2432_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4236.9-4236.20|opdb_pico.v:4236.5-4256.8"
  cell $mux $procmux$2435
    parameter \WIDTH 5
    connect \A $procmux$2432_Y
    connect \B 5'x
    connect \S $eq$opdb_pico.v:4236$1499_Y
    connect \Y $procmux$2435_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2437
    parameter \S_WIDTH 3
    parameter \WIDTH 5
    connect \A 5'x
    connect \B { $procmux$2441_Y \cpuregs_rs2 [4:0] $procmux$2435_Y }
    connect \S { $procmux$1762_CMP $procmux$1761_CMP $procmux$1782_CMP }
    connect \Y $procmux$2437_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3985.5-4161.12"
  cell $pmux $procmux$2441
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A \cpuregs_rs2 [4:0]
    connect \B { \decoded_rs2 5'x }
    connect \S { \is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$4768 }
    connect \Y $procmux$2441_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3856.7-3856.14|opdb_pico.v:3856.3-4342.10"
  cell $mux $procmux$2455
    parameter \WIDTH 5
    connect \A 5'x
    connect \B $procmux$2437_Y
    connect \S \resetn
    connect \Y $0\reg_sh[4:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $mux $procmux$2466
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$1787_CMP
    connect \Y $procmux$2466_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $eq $procmux$2467_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0100000000
    connect \Y $procmux$1787_CMP
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4216.9-4216.37|opdb_pico.v:4216.5-4231.8"
  cell $mux $procmux$2480
    parameter \WIDTH 5
    connect \A 5'x
    connect \B 5'00000
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$2480_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2485
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A 5'x
    connect \B { \decoded_rd $procmux$2480_Y }
    connect \S { $procmux$1741_CMP $procmux$1783_CMP }
    connect \Y $procmux$2485_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4312.10-4312.23|opdb_pico.v:4312.6-4328.9"
  cell $mux $procmux$2507
    parameter \WIDTH 1
    connect \A \instr_lb
    connect \B 1'x
    connect \S \mem_do_rdata
    connect \Y $procmux$2507_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4311.9-4311.37|opdb_pico.v:4311.5-4340.8"
  cell $mux $procmux$2509
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$2507_Y
    connect \S $logic_or$opdb_pico.v:4262$1517_Y
    connect \Y $procmux$2509_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2511
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $procmux$2509_Y }
    connect \S { $procmux$1741_CMP $procmux$1750_CMP }
    connect \Y $procmux$2511_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4312.10-4312.23|opdb_pico.v:4312.6-4328.9"
  cell $mux $procmux$2520
    parameter \WIDTH 1
    connect \A \instr_lh
    connect \B 1'x
    connect \S \mem_do_rdata
    connect \Y $procmux$2520_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4311.9-4311.37|opdb_pico.v:4311.5-4340.8"
  cell $mux $procmux$2522
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$2520_Y
    connect \S $logic_or$opdb_pico.v:4262$1517_Y
    connect \Y $procmux$2522_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2524
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $procmux$2522_Y }
    connect \S { $procmux$1741_CMP $procmux$1750_CMP }
    connect \Y $procmux$2524_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4312.10-4312.23|opdb_pico.v:4312.6-4328.9"
  cell $mux $procmux$2533
    parameter \WIDTH 1
    connect \A \is_lbu_lhu_lw
    connect \B 1'x
    connect \S \mem_do_rdata
    connect \Y $procmux$2533_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4311.9-4311.37|opdb_pico.v:4311.5-4340.8"
  cell $mux $procmux$2535
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$2533_Y
    connect \S $logic_or$opdb_pico.v:4262$1517_Y
    connect \Y $procmux$2535_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2537
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $procmux$2535_Y }
    connect \S { $procmux$1741_CMP $procmux$1750_CMP }
    connect \Y $procmux$2537_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4216.9-4216.37|opdb_pico.v:4216.5-4231.8"
  cell $mux $procmux$2580
    parameter \WIDTH 1
    connect \A \instr_jalr
    connect \B \alu_out_0
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$2580_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2585
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$2599_Y $procmux$2580_Y }
    connect \S { $procmux$1741_CMP $procmux$1783_CMP }
    connect \Y $procmux$2585_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3968.10-3968.19|opdb_pico.v:3968.6-3976.9"
  cell $mux $procmux$2597
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instr_jal
    connect \Y $procmux$2597_Y
  end
  attribute \src "opdb_pico.v:3958.9-3958.24|opdb_pico.v:3958.5-3977.8"
  cell $mux $procmux$2599
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2597_Y
    connect \S \decoder_trigger
    connect \Y $procmux$2599_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4216.9-4216.37|opdb_pico.v:4216.5-4231.8"
  cell $mux $procmux$2617
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'x
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$2617_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2622
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $procmux$2617_Y }
    connect \S { $procmux$1741_CMP $procmux$1783_CMP }
    connect \Y $procmux$2622_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2629
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $procmux$2653_Y $procmux$2634_Y 1'1 }
    connect \S { $procmux$1741_CMP $procmux$1762_CMP $procmux$1783_CMP $auto$opt_reduce.cc:134:opt_pmux$4756 }
    connect \Y $procmux$2629_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4216.9-4216.37|opdb_pico.v:4216.5-4231.8"
  cell $mux $procmux$2634
    parameter \WIDTH 1
    connect \A 1'1
    connect \B \alu_out_0
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$2634_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3985.5-4161.12"
  cell $mux $procmux$2653
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S \is_rdcycle_rdcycleh_rdinstr_rdinstrh
    connect \Y $procmux$2653_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2696
    parameter \S_WIDTH 6
    parameter \WIDTH 10
    connect \A \cpu_state
    connect \B { $procmux$2763_Y $procmux$2744_Y $procmux$2724_Y $procmux$2717_Y $procmux$2711_Y $procmux$2694_Y }
    connect \S { $procmux$1741_CMP $procmux$1762_CMP $procmux$1761_CMP $procmux$1783_CMP $procmux$1782_CMP $auto$opt_reduce.cc:134:opt_pmux$5201 }
    connect \Y $procmux$2696_Y
  end
  attribute \src "opdb_pico.v:4277.10-4277.38|opdb_pico.v:4277.6-4281.9"
  cell $mux $procmux$2705
    parameter \WIDTH 10
    connect \A \cpu_state
    connect \B 10'0010000000
    connect \S $logic_and$opdb_pico.v:4277$1521_Y
    connect \Y $procmux$2692_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4262.9-4262.37|opdb_pico.v:4262.5-4282.8"
  cell $mux $procmux$2707
    parameter \WIDTH 10
    connect \A \cpu_state
    connect \B $procmux$2692_Y
    connect \S $logic_or$opdb_pico.v:4262$1517_Y
    connect \Y $procmux$2694_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4236.9-4236.20|opdb_pico.v:4236.5-4256.8"
  cell $mux $procmux$2711
    parameter \WIDTH 10
    connect \A \cpu_state
    connect \B 10'0010000000
    connect \S $eq$opdb_pico.v:4236$1499_Y
    connect \Y $procmux$2711_Y
  end
  attribute \src "opdb_pico.v:4220.10-4220.18|opdb_pico.v:4220.6-4221.36"
  cell $mux $procmux$2715
    parameter \WIDTH 10
    connect \A \cpu_state
    connect \B 10'0010000000
    connect \S \mem_done
    connect \Y $procmux$2715_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4216.9-4216.37|opdb_pico.v:4216.5-4231.8"
  cell $mux $procmux$2717
    parameter \WIDTH 10
    connect \A 10'0010000000
    connect \B $procmux$2715_Y
    connect \S \is_beq_bne_blt_bge_bltu_bgeu
    connect \Y $procmux$2717_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:4172.5-4207.12"
  cell $pmux $procmux$2724
    parameter \S_WIDTH 2
    parameter \WIDTH 10
    connect \A 10'0000010000
    connect \B 20'00000001000000001000
    connect \S { \is_sb_sh_sw \is_sll_srl_sra }
    connect \Y $procmux$2724_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:4137.8-4157.15"
  cell $pmux $procmux$2739
    parameter \S_WIDTH 3
    parameter \WIDTH 10
    connect \A 10'0000010000
    connect \B 30'000000010000000000010000001000
    connect \S { \is_sb_sh_sw \is_amo \is_sll_srl_sra }
    connect \Y $procmux$2739_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3985.5-4161.12"
  cell $pmux $procmux$2744
    parameter \S_WIDTH 5
    parameter \WIDTH 10
    connect \A $procmux$2739_Y
    connect \B 50'01000000000010000000000000001000000010000000010000
    connect \S { \instr_trap \is_rdcycle_rdcycleh_rdinstr_rdinstrh $logic_and$opdb_pico.v:4097$1471_Y \is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$4752 }
    connect \Y $procmux$2744_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3968.10-3968.19|opdb_pico.v:3968.6-3976.9"
  cell $mux $procmux$2761
    parameter \WIDTH 10
    connect \A 10'0001000000
    connect \B \cpu_state
    connect \S \instr_jal
    connect \Y $procmux$2761_Y
  end
  attribute \src "opdb_pico.v:3958.9-3958.24|opdb_pico.v:3958.5-3977.8"
  cell $mux $procmux$2763
    parameter \WIDTH 10
    connect \A \cpu_state
    connect \B $procmux$2761_Y
    connect \S \decoder_trigger
    connect \Y $procmux$2763_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3856.7-3856.14|opdb_pico.v:3856.3-4342.10"
  cell $mux $procmux$2773
    parameter \WIDTH 10
    connect \A 10'0010000000
    connect \B $procmux$2696_Y
    connect \S \resetn
    connect \Y $procmux$2773_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4345.8-4345.46|opdb_pico.v:4345.4-4351.7"
  cell $mux $procmux$2780
    parameter \WIDTH 10
    connect \A $procmux$2773_Y
    connect \B 10'0100000000
    connect \S $logic_and$opdb_pico.v:4345$1540_Y
    connect \Y $procmux$2780_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4352.8-4352.44|opdb_pico.v:4352.4-4358.7"
  cell $mux $procmux$2786
    parameter \WIDTH 10
    connect \A $procmux$2780_Y
    connect \B 10'0100000000
    connect \S $logic_and$opdb_pico.v:4352$1547_Y
    connect \Y $procmux$2786_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4344.7-4344.65|opdb_pico.v:4344.3-4359.6"
  cell $mux $procmux$2788
    parameter \WIDTH 10
    connect \A $procmux$2773_Y
    connect \B $procmux$2786_Y
    connect \S $logic_and$opdb_pico.v:4344$1537_Y
    connect \Y $procmux$2788_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4236.9-4236.20|opdb_pico.v:4236.5-4256.8"
  cell $mux $procmux$2919
    parameter \WIDTH 1
    connect \A 1'x
    connect \B \mem_do_prefetch
    connect \S $eq$opdb_pico.v:4236$1499_Y
    connect \Y $procmux$2919_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$2921
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$2968_Y $procmux$2948_Y $procmux$2931_Y $procmux$2919_Y }
    connect \S { $procmux$1741_CMP $procmux$1762_CMP $procmux$1761_CMP $procmux$1782_CMP }
    connect \Y $procmux$2921_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $eq $procmux$2926_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0000010000
    connect \Y $procmux$1783_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:4172.5-4207.12"
  cell $pmux $procmux$2931
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \mem_do_prefetch
    connect \B 2'1x
    connect \S { \is_sb_sh_sw \is_sll_srl_sra }
    connect \Y $procmux$2931_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:4137.8-4157.15"
  cell $pmux $procmux$2943
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \mem_do_prefetch
    connect \B 2'1x
    connect \S { $auto$opt_reduce.cc:134:opt_pmux$4778 \is_sll_srl_sra }
    connect \Y $procmux$2943_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3985.5-4161.12"
  cell $pmux $procmux$2948
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $procmux$2943_Y
    connect \B { 2'1x \mem_do_prefetch }
    connect \S { $logic_and$opdb_pico.v:4097$1471_Y $auto$opt_reduce.cc:134:opt_pmux$4776 $auto$opt_reduce.cc:134:opt_pmux$4752 }
    connect \Y $procmux$2948_Y
  end
  attribute \src "opdb_pico.v:3958.9-3958.24|opdb_pico.v:3958.5-3977.8"
  cell $mux $procmux$2968
    parameter \WIDTH 1
    connect \A $logic_and$opdb_pico.v:3893$1404_Y
    connect \B $procmux$2597_Y
    connect \S \decoder_trigger
    connect \Y $procmux$2968_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3856.7-3856.14|opdb_pico.v:3856.3-4342.10"
  cell $mux $procmux$2981
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$2921_Y
    connect \S \resetn
    connect \Y $procmux$2981_Y
  end
  attribute \src "opdb_pico.v:4371.7-4371.26|opdb_pico.v:4371.3-4376.6"
  cell $mux $procmux$2983
    parameter \WIDTH 1
    connect \A $procmux$2981_Y
    connect \B 1'0
    connect \S $logic_or$opdb_pico.v:4371$1565_Y
    connect \Y $procmux$2983_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:4314.7-4318.14"
  cell $pmux $procmux$3017
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 6'100100
    connect \S { $logic_or$opdb_pico.v:4315$1530_Y $logic_or$opdb_pico.v:4316$1531_Y \instr_lw }
    connect \Y $procmux$3017_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4312.10-4312.23|opdb_pico.v:4312.6-4328.9"
  cell $mux $procmux$3021
    parameter \WIDTH 2
    connect \A $procmux$3017_Y
    connect \B 2'x
    connect \S \mem_do_rdata
    connect \Y $procmux$3021_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4311.9-4311.37|opdb_pico.v:4311.5-4340.8"
  cell $mux $procmux$3023
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$3021_Y
    connect \S $logic_or$opdb_pico.v:4262$1517_Y
    connect \Y $procmux$3023_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$3025
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A 2'x
    connect \B { 2'00 $procmux$3043_Y $procmux$3031_Y $procmux$3023_Y }
    connect \S { $procmux$1741_CMP $procmux$1781_CMP $procmux$1773_CMP $procmux$1750_CMP }
    connect \Y $procmux$3025_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4291.25-4291.38|opdb_pico.v:4291.21-4299.24"
  cell $mux $procmux$3029
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'x
    connect \S \mem_do_wdata
    connect \Y $procmux$3029_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4290.21-4290.49|opdb_pico.v:4290.17-4306.20"
  cell $mux $procmux$3031
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$3029_Y
    connect \S $logic_or$opdb_pico.v:4262$1517_Y
    connect \Y $procmux$3031_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $eq $procmux$3033_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0000000001
    connect \Y $procmux$1773_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:4265.7-4269.14"
  cell $pmux $procmux$3037
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 6'100100
    connect \S { \instr_sb \instr_sh \instr_sw }
    connect \Y $procmux$3037_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4263.10-4263.23|opdb_pico.v:4263.6-4276.9"
  cell $mux $procmux$3041
    parameter \WIDTH 2
    connect \A $procmux$3037_Y
    connect \B 2'x
    connect \S \mem_do_wdata
    connect \Y $procmux$3041_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4262.9-4262.37|opdb_pico.v:4262.5-4282.8"
  cell $mux $procmux$3043
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$3041_Y
    connect \S $logic_or$opdb_pico.v:4262$1517_Y
    connect \Y $procmux$3043_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$3142
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { $procmux$3145_Y \cpuregs_rs2 }
    connect \S { $procmux$1762_CMP $procmux$1761_CMP }
    connect \Y $procmux$3142_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3985.5-4161.12"
  cell $pmux $procmux$3145
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \cpuregs_rs2
    connect \B { 32'x \decoded_imm }
    connect \S { $auto$opt_reduce.cc:134:opt_pmux$4766 $auto$opt_reduce.cc:134:opt_pmux$4752 }
    connect \Y $procmux$3145_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4312.10-4312.23|opdb_pico.v:4312.6-4328.9"
  cell $mux $procmux$3164
    parameter \WIDTH 32
    connect \A $add$opdb_pico.v:4274$1519_Y
    connect \B 32'x
    connect \S \mem_do_rdata
    connect \Y $procmux$3164_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4311.9-4311.37|opdb_pico.v:4311.5-4340.8"
  cell $mux $procmux$3166
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$3164_Y
    connect \S $logic_or$opdb_pico.v:4262$1517_Y
    connect \Y $procmux$3166_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $pmux $procmux$3168
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { $procmux$3202_Y $procmux$3195_Y $procmux$3178_Y $procmux$3166_Y }
    connect \S { $procmux$1762_CMP $procmux$1782_CMP $procmux$1781_CMP $procmux$1750_CMP }
    connect \Y $procmux$3168_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $eq $procmux$3169_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0000000010
    connect \Y $procmux$1750_CMP
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4263.10-4263.23|opdb_pico.v:4263.6-4276.9"
  cell $mux $procmux$3176
    parameter \WIDTH 32
    connect \A $add$opdb_pico.v:4274$1519_Y
    connect \B 32'x
    connect \S \mem_do_wdata
    connect \Y $procmux$3176_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4262.9-4262.37|opdb_pico.v:4262.5-4282.8"
  cell $mux $procmux$3178
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$3176_Y
    connect \S $logic_or$opdb_pico.v:4262$1517_Y
    connect \Y $procmux$3178_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $eq $procmux$3180_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0000000100
    connect \Y $procmux$1781_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:4250.6-4254.13"
  cell $pmux $procmux$3182
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \pcpi_rs1 [30:0] 2'00 \pcpi_rs1 [31:1] 1'x \pcpi_rs1 [31:1] }
    connect \S { $logic_or$opdb_pico.v:3678$1342_Y $logic_or$opdb_pico.v:3680$1344_Y $logic_or$opdb_pico.v:3643$1575_Y }
    connect \Y $procmux$3182_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:4242.6-4246.13"
  cell $pmux $procmux$3188
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \pcpi_rs1 [27:0] 8'00000000 \pcpi_rs1 [31:4] 1'x \pcpi_rs1 [31] \pcpi_rs1 [31] \pcpi_rs1 [31] \pcpi_rs1 [31:4] }
    connect \S { $logic_or$opdb_pico.v:3678$1342_Y $logic_or$opdb_pico.v:3680$1344_Y $logic_or$opdb_pico.v:3643$1575_Y }
    connect \Y $procmux$3188_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4240.18-4240.48|opdb_pico.v:4240.14-4256.8"
  cell $mux $procmux$3192
    parameter \WIDTH 32
    connect \A $procmux$3182_Y
    connect \B $procmux$3188_Y
    connect \S $ge$opdb_pico.v:4240$1500_Y
    connect \Y $procmux$3192_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:4236.9-4236.20|opdb_pico.v:4236.5-4256.8"
  cell $mux $procmux$3195
    parameter \WIDTH 32
    connect \A $procmux$3192_Y
    connect \B 32'x
    connect \S $eq$opdb_pico.v:4236$1499_Y
    connect \Y $procmux$3195_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $eq $procmux$3197_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0000001000
    connect \Y $procmux$1782_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3985.5-4161.12"
  cell $pmux $procmux$3202
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \cpuregs_rs1
    connect \B { 32'x $ternary$opdb_pico.v:4043$1461_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_pmux$4762 \is_lui_auipc_jal }
    connect \Y $procmux$3202_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3968.10-3968.19|opdb_pico.v:3968.6-3976.9"
  cell $mux $procmux$3224
    parameter \WIDTH 32
    connect \A $add$opdb_pico.v:3953$1445_Y
    connect \B $add$opdb_pico.v:3970$1449_Y
    connect \S \instr_jal
    connect \Y $procmux$3224_Y
  end
  attribute \src "opdb_pico.v:3958.9-3958.24|opdb_pico.v:3958.5-3977.8"
  cell $mux $procmux$3226
    parameter \WIDTH 32
    connect \A $3\current_pc[31:0]
    connect \B $procmux$3224_Y
    connect \S \decoder_trigger
    connect \Y $procmux$3226_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $eq $procmux$3292_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0001000000
    connect \Y $procmux$1762_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $eq $procmux$3296_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0010000000
    connect \Y $procmux$1741_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3887.3-4342.10"
  cell $eq $procmux$3318_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \cpu_state
    connect \B 10'0000100000
    connect \Y $procmux$1761_CMP
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3736.7-3736.44|opdb_pico.v:3736.3-3737.42"
  cell $mux $procmux$3323
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$opdb_pico.v:3736$1371_Y
    connect \Y $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31]
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3736.7-3736.44|opdb_pico.v:3736.3-3737.42"
  cell $mux $procmux$3326
    parameter \WIDTH 32
    connect \A 32'x
    connect \B \cpuregs_wrdata
    connect \S $logic_and$opdb_pico.v:3736$1371_Y
    connect \Y $0$memwr$\cpuregs$opdb_pico.v:3737$893_DATA[31:0]$1368
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3736.7-3736.44|opdb_pico.v:3736.3-3737.42"
  cell $mux $procmux$3329
    parameter \WIDTH 5
    connect \A 5'x
    connect \B \latched_rd
    connect \S $logic_and$opdb_pico.v:3736$1371_Y
    connect \Y $0$memwr$\cpuregs$opdb_pico.v:3737$893_ADDR[4:0]$1367
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3713.4-3730.11"
  cell $mux $procmux$3333
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$opt_reduce.cc:134:opt_pmux$4760
    connect \Y $2\cpuregs_write[0:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3713.4-3730.11"
  cell $pmux $procmux$3342
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { $add$opdb_pico.v:3715$1357_Y $and$opdb_pico.v:3901$1406_Y [31:1] $ternary$opdb_pico.v:3719$1360_Y [0] }
    connect \S { \latched_branch $logic_and$opdb_pico.v:3718$1359_Y }
    connect \Y $2\cpuregs_wrdata[31:0]
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3711.7-3711.35|opdb_pico.v:3711.3-3731.6"
  cell $mux $procmux$3350
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $2\cpuregs_wrdata[31:0]
    connect \S $eq$opdb_pico.v:3586$1315_Y
    connect \Y \cpuregs_wrdata
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3711.7-3711.35|opdb_pico.v:3711.3-3731.6"
  cell $mux $procmux$3353
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\cpuregs_write[0:0]
    connect \S $eq$opdb_pico.v:3586$1315_Y
    connect \Y \cpuregs_write
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3667.3-3682.10"
  cell $pmux $procmux$3362
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \alu_add_sub 31'0000000000000000000000000000000 \alu_out_0 $xor$opdb_pico.v:3673$1337_Y $or$opdb_pico.v:3675$1339_Y $and$opdb_pico.v:3677$1341_Y }
    connect \S { \is_lui_auipc_jal_jalr_addi_add_sub \is_compare $logic_or$opdb_pico.v:3672$1336_Y $logic_or$opdb_pico.v:3674$1338_Y $logic_or$opdb_pico.v:3676$1340_Y }
    connect \Y \alu_out
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3650.3-3663.10"
  cell $pmux $procmux$3371
    parameter \S_WIDTH 6
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { \alu_eq $logic_not$opdb_pico.v:3654$1327_Y $logic_not$opdb_pico.v:3656$1328_Y $logic_not$opdb_pico.v:3658$1329_Y \alu_lts \alu_ltu }
    connect \S { \instr_beq \instr_bne \instr_bge \instr_bgeu \is_slti_blt_slt \is_sltiu_bltu_sltu }
    connect \Y \alu_out_0
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:3516.4-3529.11"
  cell $pmux $procmux$3654
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A 32'0000000000000000000000000000000x
    connect \B { \decoded_imm_uj [31:1] 1'0 \mem_rdata_q [31:12] 12'000000000000 \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31:20] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [7] \mem_rdata_q [30:25] \mem_rdata_q [11:8] 1'0 \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31] \mem_rdata_q [31:25] \mem_rdata_q [11:7] }
    connect \S { \instr_jal $procmux$3658_CMP $procmux$3657_CMP \is_beq_bne_blt_bge_bltu_bgeu \is_sb_sh_sw }
    connect \Y $procmux$3654_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:3416.17-3416.23|opdb_pico.v:3416.13-3452.16"
  cell $mux $procmux$3921
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$proc_rom.cc:154:do_switch$1579
    connect \S \is_amo
    connect \Y $procmux$3921_Y
  end
  attribute \src "opdb_pico.v:2989.10-2989.22|opdb_pico.v:2989.6-2991.9"
  cell $mux $procmux$4208
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'00
    connect \S \mem_do_rinst
    connect \Y $procmux$4208_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2931.4-2993.11"
  cell $pmux $procmux$4210
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A 2'x
    connect \B { $procmux$4226_Y $procmux$4218_Y $procmux$4212_Y $procmux$4208_Y }
    connect \S { $logic_and$opdb_pico.v:2728$947_Y $procmux$4173_CMP $eq$opdb_pico.v:2909$1015_Y $eq$opdb_pico.v:2909$1016_Y }
    connect \Y $procmux$4210_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2931.4-2993.11"
  cell $eq $procmux$4211_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \B 2'11
    connect \Y $eq$opdb_pico.v:2909$1016_Y
  end
  attribute \src "opdb_pico.v:2981.10-2981.18|opdb_pico.v:2981.6-2984.9"
  cell $mux $procmux$4212
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'00
    connect \S \mem_xfer
    connect \Y $procmux$4212_Y
  end
  attribute \src "opdb_pico.v:2957.10-2957.18|opdb_pico.v:2957.6-2976.9"
  cell $mux $procmux$4218
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$4216_Y
    connect \S \mem_xfer
    connect \Y $procmux$4218_Y
  end
  attribute \src "opdb_pico.v:2933.10-2933.57|opdb_pico.v:2933.6-2938.9"
  cell $mux $procmux$4221
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'01
    connect \S $logic_or$opdb_pico.v:2728$949_Y
    connect \Y $procmux$4221_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:2940.29-2940.56|opdb_pico.v:2940.25-2949.28"
  cell $mux $procmux$4224
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'00
    connect \S $eq$opdb_pico.v:2535$896_Y
    connect \Y $procmux$4224_Y
  end
  attribute \src "opdb_pico.v:2939.10-2939.22|opdb_pico.v:2939.6-2950.9"
  cell $mux $procmux$4226
    parameter \WIDTH 2
    connect \A $procmux$4221_Y
    connect \B $procmux$4224_Y
    connect \S \mem_do_wdata
    connect \Y $procmux$4226_Y
  end
  attribute \src "opdb_pico.v:2916.8-2916.15|opdb_pico.v:2916.4-2917.20"
  cell $mux $procmux$4230
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'x
    connect \S \resetn
    connect \Y $procmux$4230_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:2915.7-2915.22|opdb_pico.v:2915.3-2994.6"
  cell $mux $procmux$4232
    parameter \WIDTH 2
    connect \A $procmux$4210_Y
    connect \B $procmux$4230_Y
    connect \S $logic_or$opdb_pico.v:2915$1020_Y
    connect \Y $0\mem_state[1:0]
  end
  attribute \src "opdb_pico.v:2923.8-2923.35|opdb_pico.v:2923.4-2926.7"
  cell $mux $procmux$4239
    parameter \WIDTH 4
    connect \A \mem_wstrb
    connect \B $and$opdb_pico.v:2925$1025_Y
    connect \S $logic_or$opdb_pico.v:2923$1024_Y
    connect \Y $procmux$4239_Y
  end
  attribute \src "opdb_pico.v:2933.10-2933.57|opdb_pico.v:2933.6-2938.9"
  cell $mux $procmux$4244
    parameter \WIDTH 4
    connect \A $procmux$4239_Y
    connect \B 4'0000
    connect \S $logic_or$opdb_pico.v:2728$949_Y
    connect \Y $procmux$4244_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2931.4-2993.11"
  cell $mux $procmux$4246
    parameter \WIDTH 4
    connect \A $procmux$4239_Y
    connect \B $procmux$4244_Y
    connect \S $logic_and$opdb_pico.v:2728$947_Y
    connect \Y $procmux$4246_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2931.4-2993.11"
  cell $logic_not $procmux$4247_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \Y $logic_and$opdb_pico.v:2728$947_Y
  end
  attribute \src "opdb_pico.v:2933.10-2933.57|opdb_pico.v:2933.6-2938.9"
  cell $mux $procmux$4264
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $logic_or$opdb_pico.v:2710$910_Y
    connect \S $logic_or$opdb_pico.v:2728$949_Y
    connect \Y $procmux$4264_Y
  end
  attribute \src "opdb_pico.v:2981.10-2981.18|opdb_pico.v:2981.6-2984.9"
  cell $mux $procmux$4276
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \mem_xfer
    connect \Y $procmux$4276_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2931.4-2993.11"
  cell $pmux $procmux$4278
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$4291_Y $procmux$4276_Y }
    connect \S { $logic_and$opdb_pico.v:2728$947_Y $auto$opt_reduce.cc:134:opt_pmux$5207 }
    connect \Y $procmux$4278_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2931.4-2993.11"
  cell $eq $procmux$4279_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \B 2'10
    connect \Y $eq$opdb_pico.v:2909$1015_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2931.4-2993.11"
  cell $eq $procmux$4285_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \B 2'01
    connect \Y $procmux$4173_CMP
  end
  attribute \src "opdb_pico.v:2933.10-2933.57|opdb_pico.v:2933.6-2938.9"
  cell $mux $procmux$4286
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_or$opdb_pico.v:2728$949_Y
    connect \Y $procmux$4286_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:2940.29-2940.56|opdb_pico.v:2940.25-2949.28"
  cell $mux $procmux$4289
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $eq$opdb_pico.v:2535$896_Y
    connect \Y $procmux$4289_Y
  end
  attribute \src "opdb_pico.v:2939.10-2939.22|opdb_pico.v:2939.6-2950.9"
  cell $mux $procmux$4291
    parameter \WIDTH 1
    connect \A $procmux$4286_Y
    connect \B $procmux$4289_Y
    connect \S \mem_do_wdata
    connect \Y $procmux$4291_Y
  end
  attribute \src "opdb_pico.v:2918.8-2918.28|opdb_pico.v:2918.4-2919.20"
  cell $mux $procmux$4295
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_or$opdb_pico.v:2918$1023_Y
    connect \Y $procmux$4295_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:2915.7-2915.22|opdb_pico.v:2915.3-2994.6"
  cell $mux $procmux$4297
    parameter \WIDTH 1
    connect \A $procmux$4278_Y
    connect \B $procmux$4295_Y
    connect \S $logic_or$opdb_pico.v:2915$1020_Y
    connect \Y $0\mem_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2769.5-2774.12"
  cell $pmux $procmux$4517
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { 24'000000000000000000000000 \mem_rdata [7:0] 24'000000000000000000000000 \mem_rdata [15:8] 24'000000000000000000000000 \mem_rdata [23:16] 24'000000000000000000000000 \mem_rdata [31:24] }
    connect \S { $procmux$4521_CMP $procmux$4520_CMP $procmux$4519_CMP $procmux$4518_CMP }
    connect \Y $3\mem_rdata_word[31:0]
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2769.5-2774.12"
  cell $eq $procmux$4518_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1 [1:0]
    connect \B 2'11
    connect \Y $procmux$4518_CMP
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2769.5-2774.12"
  cell $eq $procmux$4519_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1 [1:0]
    connect \B 2'10
    connect \Y $procmux$4519_CMP
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2769.5-2774.12"
  cell $eq $procmux$4520_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1 [1:0]
    connect \B 2'01
    connect \Y $procmux$4520_CMP
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2769.5-2774.12"
  cell $logic_not $procmux$4521_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1 [1:0]
    connect \Y $procmux$4521_CMP
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2761.5-2764.12"
  cell $pmux $procmux$4526
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { 16'0000000000000000 \mem_rdata [15:0] 16'0000000000000000 \mem_rdata [31:16] }
    connect \S { $procmux$4528_CMP \pcpi_rs1 [1] }
    connect \Y $2\mem_rdata_word[31:0]
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2761.5-2764.12"
  cell $not $procmux$4528_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pcpi_rs1 [1]
    connect \Y $procmux$4528_CMP
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2752.3-2776.10"
  cell $pmux $procmux$4532
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \mem_rdata $2\mem_rdata_word[31:0] $3\mem_rdata_word[31:0] }
    connect \S { $eq$opdb_pico.v:4345$1538_Y $eq$opdb_pico.v:4352$1545_Y $procmux$4523_CMP }
    connect \Y \mem_rdata_word
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2752.3-2776.10"
  cell $pmux $procmux$4537
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A 4'x
    connect \B { 4'1111 $ternary$opdb_pico.v:2760$978_Y $shl$opdb_pico.v:2768$979_Y }
    connect \S { $eq$opdb_pico.v:4345$1538_Y $eq$opdb_pico.v:4352$1545_Y $procmux$4523_CMP }
    connect \Y \mem_la_wstrb
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2752.3-2776.10"
  cell $pmux $procmux$4542
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \pcpi_rs2 \pcpi_rs2 [15:0] \pcpi_rs2 [15:0] \pcpi_rs2 [7:0] \pcpi_rs2 [7:0] \pcpi_rs2 [7:0] \pcpi_rs2 [7:0] }
    connect \S { $eq$opdb_pico.v:4345$1538_Y $eq$opdb_pico.v:4352$1545_Y $procmux$4523_CMP }
    connect \Y \mem_la_wdata
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2752.3-2776.10"
  cell $eq $procmux$4543_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_wordsize
    connect \B 2'10
    connect \Y $procmux$4523_CMP
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2752.3-2776.10"
  cell $eq $procmux$4544_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_wordsize
    connect \B 2'01
    connect \Y $eq$opdb_pico.v:4352$1545_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:2752.3-2776.10"
  cell $logic_not $procmux$4545_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_wordsize
    connect \Y $eq$opdb_pico.v:4345$1538_Y
  end
  attribute \src "opdb_pico.v:2724.108-2724.118"
  cell $reduce_and $reduce_and$opdb_pico.v:2724$932
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \Y $reduce_and$opdb_pico.v:2724$932_Y
  end
  attribute \src "opdb_pico.v:3744.18-3744.56"
  cell $reduce_bool $reduce_bool$opdb_pico.v:3744$1377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \decoded_rs1
    connect \Y $reduce_bool$opdb_pico.v:3744$1377_Y
  end
  attribute \src "opdb_pico.v:3745.18-3745.56"
  cell $reduce_bool $reduce_bool$opdb_pico.v:3745$1380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \decoded_rs2
    connect \Y $reduce_bool$opdb_pico.v:3745$1380_Y
  end
  attribute \src "opdb_pico.v:2724.42-2724.52"
  cell $reduce_or $reduce_or$opdb_pico.v:2724$927
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_state
    connect \Y $reduce_or$opdb_pico.v:2724$927_Y
  end
  attribute \src "opdb_pico.v:3042.85-3042.98"
  cell $reduce_or $reduce_or$opdb_pico.v:3042$1040
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem_la_amo_op
    connect \Y $reduce_or$opdb_pico.v:3042$1040_Y
  end
  attribute \src "opdb_pico.v:3045.48-3045.111"
  cell $reduce_or $reduce_or$opdb_pico.v:3045$1043
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    connect \Y \is_rdcycle_rdcycleh_rdinstr_rdinstrh
  end
  attribute \src "opdb_pico.v:3217.23-3217.59"
  cell $reduce_or $reduce_or$opdb_pico.v:3217$1053
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_jal \instr_auipc \instr_lui }
    connect \Y $0\is_lui_auipc_jal[0:0]
  end
  attribute \src "opdb_pico.v:3218.41-3218.123"
  cell $reduce_or $reduce_or$opdb_pico.v:3218$1054
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { \instr_sub \instr_add \instr_addi \instr_jalr \instr_jal \instr_auipc \instr_lui }
    connect \Y $reduce_or$opdb_pico.v:3218$1054_Y
  end
  attribute \src "opdb_pico.v:3219.22-3219.57"
  cell $reduce_or $reduce_or$opdb_pico.v:3219$1055
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_slt \instr_slti \instr_blt }
    connect \Y $0\is_slti_blt_slt[0:0]
  end
  attribute \src "opdb_pico.v:3220.25-3220.63"
  cell $reduce_or $reduce_or$opdb_pico.v:3220$1056
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_sltu \instr_sltiu \instr_bltu }
    connect \Y $0\is_sltiu_bltu_sltu[0:0]
  end
  attribute \src "opdb_pico.v:3221.20-3221.53"
  cell $reduce_or $reduce_or$opdb_pico.v:3221$1057
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_lhu \instr_lbu \instr_lw }
    connect \Y $0\is_lbu_lhu_lw[0:0]
  end
  attribute \src "opdb_pico.v:3222.17-3222.96"
  cell $reduce_or $reduce_or$opdb_pico.v:3222$1058
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \is_beq_bne_blt_bge_bltu_bgeu \instr_sltu \instr_slt \instr_sltiu \instr_slti }
    connect \Y $reduce_or$opdb_pico.v:3222$1058_Y
  end
  attribute \src "opdb_pico.v:3497.77-3504.5"
  cell $reduce_or $reduce_or$opdb_pico.v:3497$1295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $eq$opdb_pico.v:3456$1165_Y $eq$opdb_pico.v:3408$1149_Y $eq$opdb_pico.v:3404$1143_Y $eq$opdb_pico.v:3403$1141_Y $eq$opdb_pico.v:3401$1137_Y $eq$opdb_pico.v:3399$1133_Y }
    connect \Y $reduce_or$opdb_pico.v:3497$1295_Y
  end
  attribute \src "opdb_pico.v:3506.40-3510.5"
  cell $reduce_or $reduce_or$opdb_pico.v:3506$1307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$opdb_pico.v:3492$1286_Y $logic_and$opdb_pico.v:3493$1283_Y $logic_and$opdb_pico.v:3494$1280_Y }
    connect \Y $reduce_or$opdb_pico.v:3491$1287_Y
  end
  attribute \src "opdb_pico.v:3519.5-3519.30"
  cell $reduce_or $reduce_or$opdb_pico.v:3519$1309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \instr_auipc \instr_lui }
    connect \Y $procmux$3658_CMP
  end
  attribute \src "opdb_pico.v:3521.5-3521.55"
  cell $reduce_or $reduce_or$opdb_pico.v:3521$1311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \is_alu_reg_imm \is_lb_lh_lw_lbu_lhu \instr_jalr }
    connect \Y $procmux$3657_CMP
  end
  attribute \src "opdb_pico.v:4360.81-4360.93"
  cell $reduce_or $reduce_or$opdb_pico.v:4360$1554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \reg_pc [1:0]
    connect \Y $reduce_or$opdb_pico.v:4360$1554_Y
  end
  attribute \src "opdb_pico.v:2768.20-2768.43"
  cell $shl $shl$opdb_pico.v:2768$979
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 4'0001
    connect \B \pcpi_rs1 [1:0]
    connect \Y $shl$opdb_pico.v:2768$979_Y
  end
  attribute \src "opdb_pico.v:3638.30-3638.47"
  cell $sub $sub$opdb_pico.v:3638$1568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y $sub$opdb_pico.v:3638$1568_Y
  end
  attribute \src "opdb_pico.v:4247.16-4247.26"
  cell $sub $sub$opdb_pico.v:4247$1508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_sh
    connect \B 4
    connect \Y $sub$opdb_pico.v:4247$1508_Y
  end
  attribute \src "opdb_pico.v:4255.16-4255.26"
  cell $sub $sub$opdb_pico.v:4255$1515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \reg_sh
    connect \B 1
    connect \Y $sub$opdb_pico.v:4255$1515_Y
  end
  attribute \src "opdb_pico.v:2730.23-2730.121"
  cell $mux $ternary$opdb_pico.v:2730$963
    parameter \WIDTH 32
    connect \A \pcpi_rs1
    connect \B { \next_pc [31:2] 2'00 }
    connect \S $logic_or$opdb_pico.v:2710$910_Y
    connect \Y \mem_la_addr
  end
  attribute \src "opdb_pico.v:2732.39-2732.96"
  cell $mux $ternary$opdb_pico.v:2732$965
    parameter \WIDTH 32
    connect \A \mem_rdata_q
    connect \B \mem_rdata
    connect \S \mem_xfer
    connect \Y \mem_rdata_latched
  end
  attribute \src "opdb_pico.v:2760.20-2760.50"
  cell $mux $ternary$opdb_pico.v:2760$978
    parameter \WIDTH 4
    connect \A 4'0011
    connect \B 4'1100
    connect \S \pcpi_rs1 [1]
    connect \Y $ternary$opdb_pico.v:2760$978_Y
  end
  attribute \src "opdb_pico.v:2974.21-2974.57"
  cell $mux $ternary$opdb_pico.v:2974$1039
    parameter \WIDTH 32
    connect \A 3
    connect \B 0
    connect \S $logic_or$opdb_pico.v:2724$929_Y
    connect \Y { $ternary$opdb_pico.v:2974$1039_Y [31:2] $procmux$4216_Y }
  end
  attribute \src "opdb_pico.v:3611.19-3611.79"
  cell $mux $ternary$opdb_pico.v:3611$1325
    parameter \WIDTH 32
    connect \A \reg_next_pc
    connect \B { \reg_out [31:1] 1'0 }
    connect \S $logic_and$opdb_pico.v:3611$1323_Y
    connect \Y \next_pc
  end
  attribute \src "opdb_pico.v:3638.18-3638.67"
  cell $mux $ternary$opdb_pico.v:3638$1570
    parameter \WIDTH 32
    connect \A $add$opdb_pico.v:3638$1569_Y
    connect \B $sub$opdb_pico.v:3638$1568_Y
    connect \S \instr_sub
    connect \Y \alu_add_sub
  end
  attribute \src "opdb_pico.v:3744.18-3744.56"
  cell $mux $ternary$opdb_pico.v:3744$1378
    parameter \WIDTH 32
    connect \A 0
    connect \B $memrd$\cpuregs$opdb_pico.v:3744$1376_DATA
    connect \S $reduce_bool$opdb_pico.v:3744$1377_Y
    connect \Y \cpuregs_rs1
  end
  attribute \src "opdb_pico.v:3745.18-3745.56"
  cell $mux $ternary$opdb_pico.v:3745$1381
    parameter \WIDTH 32
    connect \A 0
    connect \B $memrd$\cpuregs$opdb_pico.v:3745$1379_DATA
    connect \S $reduce_bool$opdb_pico.v:3745$1380_Y
    connect \Y \cpuregs_rs2
  end
  attribute \src "opdb_pico.v:3901.20-3901.92"
  cell $mux $ternary$opdb_pico.v:3901$1407
    parameter \WIDTH 32
    connect \A \reg_next_pc
    connect \B { $and$opdb_pico.v:3901$1406_Y [31:1] 1'0 }
    connect \S \latched_store
    connect \Y $ternary$opdb_pico.v:3901$1407_Y
  end
  attribute \src "opdb_pico.v:3924.53-3924.88"
  cell $mux $ternary$opdb_pico.v:3924$1423
    parameter \WIDTH 32
    connect \A \reg_out
    connect \B \alu_out_q
    connect \S \latched_stalu
    connect \Y { $and$opdb_pico.v:3901$1406_Y [31:1] $ternary$opdb_pico.v:3719$1360_Y [0] }
  end
  attribute \src "opdb_pico.v:4043.18-4043.40"
  cell $mux $ternary$opdb_pico.v:4043$1461
    parameter \WIDTH 32
    connect \A \reg_pc
    connect \B 0
    connect \S \instr_lui
    connect \Y $ternary$opdb_pico.v:4043$1461_Y
  end
  attribute \src "opdb_pico.v:3673.15-3673.32"
  cell $xor $xor$opdb_pico.v:3673$1337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pcpi_rs1
    connect \B \pcpi_rs2
    connect \Y $xor$opdb_pico.v:3673$1337_Y
  end
  connect $ternary$opdb_pico.v:2974$1039_Y [1:0] $procmux$4216_Y
  connect $ternary$opdb_pico.v:3719$1360_Y [31:1] $and$opdb_pico.v:3901$1406_Y [31:1]
  connect $and$opdb_pico.v:3901$1406_Y [0] 1'0
  connect \decoded_imm_uj [0] 1'0
  connect \eoi 0
  connect \pcpi_insn 32'x
  connect $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [30:0] { $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] $0$memwr$\cpuregs$opdb_pico.v:3737$893_EN[31:0]$1369 [31] }
  connect \pcpi_valid 1'0
  connect \trace_data 36'x
  connect \trace_valid 1'0
end
attribute \keep 1
attribute \dont_touch "yes"
attribute \top 1
attribute \src "opdb_pico.v:5201.1-5435.10"
module \picorv32_wb
  parameter \ENABLE_COUNTERS 1'1
  parameter \ENABLE_COUNTERS64 1'1
  parameter \ENABLE_REGS_16_31 1'1
  parameter \ENABLE_REGS_DUALPORT 1'1
  parameter \TWO_STAGE_SHIFT 1'1
  parameter \BARREL_SHIFTER 1'0
  parameter \TWO_CYCLE_COMPARE 1'0
  parameter \TWO_CYCLE_ALU 1'0
  parameter \COMPRESSED_ISA 1'0
  parameter \CATCH_MISALIGN 1'1
  parameter \CATCH_ILLINSN 1'1
  parameter \ENABLE_PCPI 1'0
  parameter \ENABLE_MUL 1'0
  parameter \ENABLE_FAST_MUL 1'0
  parameter \ENABLE_DIV 1'0
  parameter \ENABLE_IRQ 1'0
  parameter \ENABLE_IRQ_QREGS 1'1
  parameter \ENABLE_IRQ_TIMER 1'1
  parameter \ENABLE_TRACE 1'0
  parameter \REGS_INIT_ZERO 1'0
  parameter \MASKED_IRQ 0
  parameter \LATCHED_IRQ 32'11111111111111111111111111111111
  parameter \PROGADDR_RESET 0
  parameter \PROGADDR_IRQ 16
  parameter \STACKADDR 32'11111111111111111111111111111111
  wire $auto$opt_dff.cc:194:make_patterns_logic$4780
  wire $auto$opt_dff.cc:194:make_patterns_logic$4782
  wire $auto$opt_dff.cc:194:make_patterns_logic$4784
  wire $auto$opt_dff.cc:194:make_patterns_logic$4805
  wire $auto$opt_dff.cc:194:make_patterns_logic$4833
  wire $auto$opt_dff.cc:219:make_patterns_logic$4788
  wire $auto$opt_dff.cc:219:make_patterns_logic$4793
  wire $auto$opt_dff.cc:219:make_patterns_logic$4797
  wire $auto$opt_dff.cc:219:make_patterns_logic$4809
  wire $auto$opt_dff.cc:219:make_patterns_logic$4837
  attribute \src "opdb_pico.v:5382.15-5382.42"
  wire $or$opdb_pico.v:5382$875_Y
  attribute \src "opdb_pico.v:5382.15-5382.57"
  wire $or$opdb_pico.v:5382$876_Y
  wire width 2 $procmux$1585_Y
  wire width 2 $procmux$1587_Y
  wire $procmux$1588_CMP
  wire width 2 $procmux$1590_Y
  wire $procmux$1592_CMP
  wire $procmux$1598_Y
  wire $procmux$1600_Y
  wire $procmux$1603_Y
  wire $procmux$1637_Y
  wire $procmux$1640_Y
  wire $procmux$1678_Y
  wire $procmux$1679_CMP
  wire $procmux$1680_Y
  wire $procmux$1684_Y
  attribute \src "opdb_pico.v:5255.16-5255.19"
  wire width 32 output 21 \eoi
  attribute \src "opdb_pico.v:5254.16-5254.19"
  wire width 32 input 20 \irq
  attribute \src "opdb_pico.v:5286.14-5286.22"
  wire width 32 \mem_addr
  attribute \src "opdb_pico.v:5283.9-5283.18"
  wire output 24 \mem_instr
  attribute \src "opdb_pico.v:5290.13-5290.22"
  wire width 32 \mem_rdata
  attribute \src "opdb_pico.v:5289.14-5289.23"
  wire \mem_ready
  attribute \src "opdb_pico.v:5285.14-5285.23"
  wire \mem_valid
  attribute \src "opdb_pico.v:5287.14-5287.23"
  wire width 32 \mem_wdata
  attribute \src "opdb_pico.v:5288.14-5288.23"
  wire width 4 \mem_wstrb
  attribute \src "opdb_pico.v:5245.16-5245.25"
  wire width 32 output 13 \pcpi_insn
  attribute \src "opdb_pico.v:5249.16-5249.23"
  wire width 32 input 17 \pcpi_rd
  attribute \src "opdb_pico.v:5251.16-5251.26"
  wire input 19 \pcpi_ready
  attribute \src "opdb_pico.v:5246.16-5246.24"
  wire width 32 output 14 \pcpi_rs1
  attribute \src "opdb_pico.v:5247.16-5247.24"
  wire width 32 output 15 \pcpi_rs2
  attribute \src "opdb_pico.v:5244.16-5244.26"
  wire output 12 \pcpi_valid
  attribute \src "opdb_pico.v:5250.16-5250.25"
  wire input 18 \pcpi_wait
  attribute \src "opdb_pico.v:5248.16-5248.23"
  wire input 16 \pcpi_wr
  attribute \src "opdb_pico.v:5293.7-5293.13"
  wire \resetn
  attribute \src "opdb_pico.v:5379.12-5379.17"
  wire width 2 \state
  attribute \src "opdb_pico.v:5281.16-5281.26"
  wire width 36 output 23 \trace_data
  attribute \src "opdb_pico.v:5280.16-5280.27"
  wire output 22 \trace_valid
  attribute \src "opdb_pico.v:5228.9-5228.13"
  wire output 1 \trap
  attribute \src "opdb_pico.v:5232.8-5232.16"
  wire input 3 \wb_clk_i
  attribute \src "opdb_pico.v:5231.8-5231.16"
  wire input 2 \wb_rst_i
  attribute \src "opdb_pico.v:5240.8-5240.17"
  wire input 10 \wbm_ack_i
  attribute \src "opdb_pico.v:5234.20-5234.29"
  wire width 32 output 4 \wbm_adr_o
  attribute \src "opdb_pico.v:5241.13-5241.22"
  wire output 11 \wbm_cyc_o
  attribute \src "opdb_pico.v:5236.15-5236.24"
  wire width 32 input 6 \wbm_dat_i
  attribute \src "opdb_pico.v:5235.20-5235.29"
  wire width 32 output 5 \wbm_dat_o
  attribute \src "opdb_pico.v:5238.19-5238.28"
  wire width 4 output 8 \wbm_sel_o
  attribute \src "opdb_pico.v:5239.13-5239.22"
  wire output 9 \wbm_stb_o
  attribute \src "opdb_pico.v:5237.13-5237.21"
  wire output 7 \wbm_we_o
  attribute \src "opdb_pico.v:5381.7-5381.9"
  wire \we
  attribute \src "opdb_pico.v:5384.2-5434.5"
  cell $dffe $auto$ff.cc:266:slice$4779
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \wb_clk_i
    connect \D $procmux$1678_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4788
    connect \Q \mem_ready
  end
  attribute \src "opdb_pico.v:5384.2-5434.5"
  cell $dffe $auto$ff.cc:266:slice$4790
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \wb_clk_i
    connect \D \wbm_dat_i
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4793
    connect \Q \mem_rdata
  end
  attribute \src "opdb_pico.v:5384.2-5434.5"
  cell $sdffe $auto$ff.cc:266:slice$4796
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \wb_clk_i
    connect \D \mem_addr
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4797
    connect \Q \wbm_adr_o
    connect \SRST \wb_rst_i
  end
  attribute \src "opdb_pico.v:5384.2-5434.5"
  cell $sdffe $auto$ff.cc:266:slice$4800
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \wb_clk_i
    connect \D \mem_wdata
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4797
    connect \Q \wbm_dat_o
    connect \SRST \wb_rst_i
  end
  attribute \src "opdb_pico.v:5384.2-5434.5"
  cell $sdffe $auto$ff.cc:266:slice$4804
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \wb_clk_i
    connect \D $procmux$1637_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4809
    connect \Q \wbm_we_o
    connect \SRST \wb_rst_i
  end
  attribute \src "opdb_pico.v:5384.2-5434.5"
  cell $sdffe $auto$ff.cc:266:slice$4812
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \wb_clk_i
    connect \D \mem_wstrb
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4797
    connect \Q \wbm_sel_o
    connect \SRST \wb_rst_i
  end
  attribute \src "opdb_pico.v:5384.2-5434.5"
  cell $sdffe $auto$ff.cc:266:slice$4816
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \wb_clk_i
    connect \D $procmux$1600_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4809
    connect \Q \wbm_cyc_o
    connect \SRST \wb_rst_i
  end
  attribute \src "opdb_pico.v:5384.2-5434.5"
  cell $sdffe $auto$ff.cc:266:slice$4832
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \wb_clk_i
    connect \D $procmux$1587_Y
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$4837
    connect \Q \state
    connect \SRST \wb_rst_i
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1592_CMP \mem_valid }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4780
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$4783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1679_CMP $procmux$1588_CMP $procmux$1592_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4782
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4785
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \wbm_ack_i $procmux$1588_CMP }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4784
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$4806
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1588_CMP $procmux$1592_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4805
  end
  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$4834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1592_CMP \mem_valid }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$4833
  end
  cell $not $auto$opt_dff.cc:210:make_patterns_logic$4786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_rst_i
    connect \Y \resetn
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4789
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4780 $auto$opt_dff.cc:194:make_patterns_logic$4782 $auto$opt_dff.cc:194:make_patterns_logic$4784 \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4788
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \wbm_ack_i $procmux$1588_CMP \resetn }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4793
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1592_CMP \mem_valid }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4797
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4810
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4805 $auto$opt_dff.cc:194:make_patterns_logic$4784 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4809
  end
  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$4838
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$4833 $auto$opt_dff.cc:194:make_patterns_logic$4784 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$4837
  end
  attribute \src "opdb_pico.v:5382.15-5382.42"
  cell $or $or$opdb_pico.v:5382$875
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_wstrb [0]
    connect \B \mem_wstrb [1]
    connect \Y $or$opdb_pico.v:5382$875_Y
  end
  attribute \src "opdb_pico.v:5382.15-5382.57"
  cell $or $or$opdb_pico.v:5382$876
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$opdb_pico.v:5382$875_Y
    connect \B \mem_wstrb [2]
    connect \Y $or$opdb_pico.v:5382$876_Y
  end
  attribute \src "opdb_pico.v:5382.15-5382.72"
  cell $or $or$opdb_pico.v:5382$877
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$opdb_pico.v:5382$876_Y
    connect \B \mem_wstrb [3]
    connect \Y \we
  end
  attribute \src "opdb_pico.v:5414.10-5414.19|opdb_pico.v:5414.6-5423.9"
  cell $mux $procmux$1585
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'10
    connect \S \wbm_ack_i
    connect \Y $procmux$1585_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:5394.4-5432.11"
  cell $pmux $procmux$1587
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { $procmux$1590_Y $procmux$1585_Y }
    connect \S { $procmux$1592_CMP $procmux$1588_CMP }
    connect \Y $procmux$1587_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:5396.10-5396.19|opdb_pico.v:5396.6-5411.9"
  cell $mux $procmux$1590
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'01
    connect \S \mem_valid
    connect \Y $procmux$1590_Y
  end
  attribute \src "opdb_pico.v:5414.10-5414.19|opdb_pico.v:5414.6-5423.9"
  cell $mux $procmux$1598
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \wbm_ack_i
    connect \Y $procmux$1598_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:5394.4-5432.11"
  cell $pmux $procmux$1600
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$1603_Y $procmux$1598_Y }
    connect \S { $procmux$1592_CMP $procmux$1588_CMP }
    connect \Y $procmux$1600_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:5396.10-5396.19|opdb_pico.v:5396.6-5411.9"
  cell $mux $procmux$1616
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \mem_valid
    connect \Y $procmux$1603_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:5394.4-5432.11"
  cell $pmux $procmux$1637
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$1640_Y $procmux$1598_Y }
    connect \S { $procmux$1592_CMP $procmux$1588_CMP }
    connect \Y $procmux$1637_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:5396.10-5396.19|opdb_pico.v:5396.6-5411.9"
  cell $mux $procmux$1640
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we
    connect \S \mem_valid
    connect \Y $procmux$1640_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:5394.4-5432.11"
  cell $pmux $procmux$1678
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$1684_Y $procmux$1680_Y 1'0 }
    connect \S { $procmux$1592_CMP $procmux$1588_CMP $procmux$1679_CMP }
    connect \Y $procmux$1678_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:5394.4-5432.11"
  cell $eq $procmux$1679_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'10
    connect \Y $procmux$1679_CMP
  end
  attribute \src "opdb_pico.v:5414.10-5414.19|opdb_pico.v:5414.6-5423.9"
  cell $mux $procmux$1680
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S \wbm_ack_i
    connect \Y $procmux$1680_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:5394.4-5432.11"
  cell $eq $procmux$1682_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'01
    connect \Y $procmux$1588_CMP
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:5396.10-5396.19|opdb_pico.v:5396.6-5411.9"
  cell $mux $procmux$1684
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'x
    connect \S \mem_valid
    connect \Y $procmux$1684_Y
  end
  attribute \full_case 1
  attribute \src "opdb_pico.v:0.0-0.0|opdb_pico.v:5394.4-5432.11"
  cell $logic_not $procmux$1686_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \Y $procmux$1592_CMP
  end
  attribute \src "opdb_pico.v:5324.4-5373.3"
  cell $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32 \picorv32_core
    connect \clk \wb_clk_i
    connect \eoi \eoi
    connect \irq \irq
    connect \mem_addr \mem_addr
    connect \mem_instr \mem_instr
    connect \mem_rdata \mem_rdata
    connect \mem_ready \mem_ready
    connect \mem_valid \mem_valid
    connect \mem_wdata \mem_wdata
    connect \mem_wstrb \mem_wstrb
    connect \pcpi_insn \pcpi_insn
    connect \pcpi_rd \pcpi_rd
    connect \pcpi_ready \pcpi_ready
    connect \pcpi_rs1 \pcpi_rs1
    connect \pcpi_rs2 \pcpi_rs2
    connect \pcpi_valid \pcpi_valid
    connect \pcpi_wait \pcpi_wait
    connect \pcpi_wr \pcpi_wr
    connect \reset_l \resetn
    connect \trace_data \trace_data
    connect \trace_valid \trace_valid
    connect \trap \trap
  end
  connect \wbm_stb_o \wbm_cyc_o
end

6. Printing statistics.

=== $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32 ===

   Number of wires:                546
   Number of wire bits:           3504
   Number of public wires:         134
   Number of public wire bits:    1144
   Number of ports:                 30
   Number of port bits:            418
   Number of memories:               2
   Number of memory bits:         1152
   Number of processes:              0
   Number of cells:                544
     $add_32                         6
     $add_64                         2
     $and_1                          1
     $and_32                         1
     $and_4                          1
     $dff_1                          5
     $dff_32                         2
     $dff_5                          1
     $dffe_1                        36
     $dffe_12                        1
     $dffe_2                         3
     $dffe_25                        1
     $dffe_3                         1
     $dffe_31                        1
     $dffe_32                        4
     $dffe_4                         3
     $dffe_5                         3
     $dffe_7                         1
     $dffe_8                         1
     $eq_10                         10
     $eq_2                           8
     $eq_20                          6
     $eq_3                           7
     $eq_32                          2
     $eq_7                          12
     $ge_32                          1
     $logic_and_1                   78
     $logic_and_5                    1
     $logic_not_1                   10
     $logic_not_2                    3
     $logic_not_3                    2
     $logic_not_48                   1
     $logic_not_5                    1
     $logic_not_7                    1
     $logic_or_1                    22
     $lt_32                          2
     $meminit                        1
     $memrd                          2
     $memrd_v2                       1
     $memwr_v2                       1
     $mux_1                         43
     $mux_10                        11
     $mux_2                         14
     $mux_32                        30
     $mux_4                          5
     $mux_5                          5
     $ne_2                           9
     $ne_3                           7
     $ne_4                           6
     $ne_6                           5
     $ne_7                           1
     $not_1                          5
     $or_32                          1
     $pmux_1                        16
     $pmux_10                        4
     $pmux_2                         4
     $pmux_32                       16
     $pmux_4                         1
     $pmux_5                         3
     $print                          1
     $reduce_and_10                  1
     $reduce_and_11                  1
     $reduce_and_2                   7
     $reduce_and_3                   4
     $reduce_and_4                   2
     $reduce_and_6                   2
     $reduce_and_9                   1
     $reduce_bool_2                  6
     $reduce_bool_4                  4
     $reduce_bool_5                  3
     $reduce_or_2                   10
     $reduce_or_3                    8
     $reduce_or_4                    2
     $reduce_or_5                    2
     $reduce_or_6                    2
     $reduce_or_7                    3
     $reduce_or_8                    3
     $sdff_1                         4
     $sdff_10                        1
     $sdff_64                        1
     $sdffce_1                       1
     $sdffe_1                       34
     $sdffe_32                       2
     $sdffe_4                        1
     $sdffe_64                       1
     $shl_4                          1
     $sub_32                         3
     $xor_32                         1

=== picorv32_wb ===

   Number of wires:                 59
   Number of wire bits:            476
   Number of public wires:          33
   Number of public wire bits:     447
   Number of ports:                 24
   Number of port bits:            341
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $dffe_1                         1
     $dffe_32                        1
     $eq_2                           2
     $logic_not_2                    1
     $mux_1                          5
     $mux_2                          2
     $ne_2                           3
     $not_1                          1
     $or_1                           3
     $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32      1
     $pmux_1                         3
     $pmux_2                         1
     $reduce_and_2                   3
     $reduce_and_3                   1
     $reduce_and_4                   1
     $reduce_bool_2                  1
     $reduce_bool_3                  1
     $sdffe_1                        2
     $sdffe_2                        1
     $sdffe_32                       2
     $sdffe_4                        1

=== design hierarchy ===

   picorv32_wb                       1
     $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32      1

   Number of wires:                605
   Number of wire bits:           3980
   Number of public wires:         167
   Number of public wire bits:    1591
   Number of ports:                 54
   Number of port bits:            759
   Number of memories:               2
   Number of memory bits:         1152
   Number of processes:              0
   Number of cells:                580
     $add_32                         6
     $add_64                         2
     $and_1                          1
     $and_32                         1
     $and_4                          1
     $dff_1                          5
     $dff_32                         2
     $dff_5                          1
     $dffe_1                        37
     $dffe_12                        1
     $dffe_2                         3
     $dffe_25                        1
     $dffe_3                         1
     $dffe_31                        1
     $dffe_32                        5
     $dffe_4                         3
     $dffe_5                         3
     $dffe_7                         1
     $dffe_8                         1
     $eq_10                         10
     $eq_2                          10
     $eq_20                          6
     $eq_3                           7
     $eq_32                          2
     $eq_7                          12
     $ge_32                          1
     $logic_and_1                   78
     $logic_and_5                    1
     $logic_not_1                   10
     $logic_not_2                    4
     $logic_not_3                    2
     $logic_not_48                   1
     $logic_not_5                    1
     $logic_not_7                    1
     $logic_or_1                    22
     $lt_32                          2
     $meminit                        1
     $memrd                          2
     $memrd_v2                       1
     $memwr_v2                       1
     $mux_1                         48
     $mux_10                        11
     $mux_2                         16
     $mux_32                        30
     $mux_4                          5
     $mux_5                          5
     $ne_2                          12
     $ne_3                           7
     $ne_4                           6
     $ne_6                           5
     $ne_7                           1
     $not_1                          6
     $or_1                           3
     $or_32                          1
     $pmux_1                        19
     $pmux_10                        4
     $pmux_2                         5
     $pmux_32                       16
     $pmux_4                         1
     $pmux_5                         3
     $print                          1
     $reduce_and_10                  1
     $reduce_and_11                  1
     $reduce_and_2                  10
     $reduce_and_3                   5
     $reduce_and_4                   3
     $reduce_and_6                   2
     $reduce_and_9                   1
     $reduce_bool_2                  7
     $reduce_bool_3                  1
     $reduce_bool_4                  4
     $reduce_bool_5                  3
     $reduce_or_2                   10
     $reduce_or_3                    8
     $reduce_or_4                    2
     $reduce_or_5                    2
     $reduce_or_6                    2
     $reduce_or_7                    3
     $reduce_or_8                    3
     $sdff_1                         4
     $sdff_10                        1
     $sdff_64                        1
     $sdffce_1                       1
     $sdffe_1                       36
     $sdffe_2                        1
     $sdffe_32                       4
     $sdffe_4                        2
     $sdffe_64                       1
     $shl_4                          1
     $sub_32                         3
     $xor_32                         1

