
---------- Begin Simulation Statistics ----------
final_tick                                95204894000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189415                       # Simulator instruction rate (inst/s)
host_mem_usage                                 652524                       # Number of bytes of host memory used
host_op_rate                                   207279                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   527.94                       # Real time elapsed on the host
host_tick_rate                              180331832                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431273                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.095205                       # Number of seconds simulated
sim_ticks                                 95204894000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431273                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.904098                       # CPI: cycles per instruction
system.cpu.discardedOps                        368025                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        54906072                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.525183                       # IPC: instructions per cycle
system.cpu.numCycles                        190409788                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954995     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645995     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534327     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431273                       # Class of committed instruction
system.cpu.tickCycles                       135503716                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38420                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85102                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        14327                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3580836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          453                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7162303                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            468                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20261372                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16202450                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53350                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8732785                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8731452                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984736                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1048866                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                313                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434016                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300031                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133985                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1050                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35563728                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35563728                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35566973                       # number of overall hits
system.cpu.dcache.overall_hits::total        35566973                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122278                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122278                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122394                       # number of overall misses
system.cpu.dcache.overall_misses::total        122394                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5799699500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5799699500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5799699500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5799699500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686006                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686006                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689367                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689367                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003426                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003426                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003429                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003429                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47430.441290                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47430.441290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47385.488668                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47385.488668                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72153                       # number of writebacks
system.cpu.dcache.writebacks::total             72153                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31997                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31997                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31997                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31997                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90392                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90392                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4429600500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4429600500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4432224000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4432224000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002530                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002530                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49064.592771                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49064.592771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49033.365785                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49033.365785                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89909                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21379471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21379471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52279                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52279                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1320784000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1320784000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002439                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002439                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25264.140477                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25264.140477                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9477                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9477                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42802                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42802                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1120408000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1120408000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26176.533807                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26176.533807                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14184257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14184257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        69999                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69999                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4478915500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4478915500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004911                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004911                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63985.421220                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63985.421220                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22520                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22520                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3309192500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3309192500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69698.024390                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69698.024390                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2623500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2623500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 23635.135135                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 23635.135135                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89071                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89071                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       598000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       598000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000325                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000325                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 20620.689655                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20620.689655                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       569000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       569000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000325                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000325                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 19620.689655                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19620.689655                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  95204894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.097291                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35835545                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90421                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            396.318831                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.097291                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998237                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998237                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          188                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35957968                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35957968                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95204894000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  95204894000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  95204894000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48936879                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17058442                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9717292                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     23943817                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23943817                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23943817                       # number of overall hits
system.cpu.icache.overall_hits::total        23943817                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3491050                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3491050                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3491050                       # number of overall misses
system.cpu.icache.overall_misses::total       3491050                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  45442573000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  45442573000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  45442573000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  45442573000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27434867                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27434867                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27434867                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27434867                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.127249                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.127249                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.127249                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.127249                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13016.878303                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13016.878303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13016.878303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13016.878303                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3490923                       # number of writebacks
system.cpu.icache.writebacks::total           3490923                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3491050                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3491050                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3491050                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3491050                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  41951523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  41951523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  41951523000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  41951523000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.127249                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.127249                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.127249                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.127249                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12016.878303                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12016.878303                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12016.878303                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12016.878303                       # average overall mshr miss latency
system.cpu.icache.replacements                3490923                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     23943817                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23943817                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3491050                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3491050                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  45442573000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  45442573000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27434867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27434867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.127249                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.127249                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13016.878303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13016.878303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3491050                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3491050                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  41951523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  41951523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.127249                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.127249                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12016.878303                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12016.878303                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  95204894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           126.980973                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27434867                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3491050                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.858629                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   126.980973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30925917                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30925917                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95204894000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  95204894000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  95204894000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  95204894000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431273                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3490497                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                44272                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3534769                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3490497                       # number of overall hits
system.l2.overall_hits::.cpu.data               44272                       # number of overall hits
system.l2.overall_hits::total                 3534769                       # number of overall hits
system.l2.demand_misses::.cpu.inst                553                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46149                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46702                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               553                       # number of overall misses
system.l2.overall_misses::.cpu.data             46149                       # number of overall misses
system.l2.overall_misses::total                 46702                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3793710500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3836530000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42819500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3793710500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3836530000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3491050                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90421                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3581471                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3491050                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90421                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3581471                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000158                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.510379                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013040                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000158                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.510379                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013040                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77431.283906                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82205.692431                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82149.158494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77431.283906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82205.692431                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82149.158494                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37791                       # number of writebacks
system.l2.writebacks::total                     37791                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46697                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46697                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37289500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3331945000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3369234500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37289500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3331945000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3369234500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.510324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.510324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.013038                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67431.283906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72207.545943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72150.984003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67431.283906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72207.545943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72150.984003                       # average overall mshr miss latency
system.l2.replacements                          38759                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72153                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72153                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72153                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72153                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3478626                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3478626                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3478626                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3478626                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          114                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           114                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8669                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8669                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3130144000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3130144000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.817414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.817414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80653.027570                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80653.027570                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2742044000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2742044000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.817414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.817414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70653.027570                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70653.027570                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3490497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3490497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          553                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              553                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42819500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42819500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3491050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3491050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77431.283906                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77431.283906                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          553                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          553                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37289500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37289500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000158                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000158                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67431.283906                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67431.283906                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         35603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    663566500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    663566500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.170905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.170905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90416.473634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90416.473634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    589901000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    589901000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.170789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.170789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80433.733297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80433.733297                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  95204894000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7995.403352                       # Cycle average of tags in use
system.l2.tags.total_refs                     7147857                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46951                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    152.240783                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.071660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       105.896318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7858.435374                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.959282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976001                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2926                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4952                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14342903                       # Number of tag accesses
system.l2.tags.data_accesses                 14342903                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95204894000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003323236500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2119                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2119                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154929                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35728                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46697                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37791                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46697                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37791                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     24                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46697                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37791                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.025484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.235151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    144.130558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2116     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2119                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.826805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.809530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.768058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              275     12.98%     12.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.66%     13.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1634     77.11%     90.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              195      9.20%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2119                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2988608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2418624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     31.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   95200986000                       # Total gap between requests
system.mem_ctrls.avgGap                    1126798.91                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        35392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2951680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2417600                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 371745.595347230788                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 31003448.205089122057                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 25393652.557398993522                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          553                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        46144                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37791                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14635500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1435263750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2154577217000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26465.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31104.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  57012971.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        35392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2953216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2988608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        35392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        35392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2418624                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2418624                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          553                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        46144                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46697                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37791                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37791                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       371746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     31019582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         31391327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       371746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       371746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     25404408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        25404408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     25404408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       371746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     31019582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        56795736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46673                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37775                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3033                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2331                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               574780500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             233365000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1449899250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12315.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31065.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23513                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27324                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.33                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        33611                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   160.800690                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.480477                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   189.185115                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        17091     50.85%     50.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11182     33.27%     84.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1644      4.89%     89.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1248      3.71%     92.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          884      2.63%     95.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          465      1.38%     96.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          291      0.87%     97.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          254      0.76%     98.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          552      1.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        33611                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2987072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2417600                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               31.375194                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               25.393653                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  95204894000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       123243540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        65505495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      167390160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      98976420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7515203280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21399528240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18538024320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   47907871455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   503.208075                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  47984688250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3179020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44041185750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       116739000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        62048250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      165855060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      98209080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7515203280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21374327970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18559245600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   47891628240                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   503.037462                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  48038548500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3179020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  43987325500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  95204894000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7887                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37791                       # Transaction distribution
system.membus.trans_dist::CleanEvict              614                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7887                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       131799                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 131799                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5407232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5407232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46697                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46697    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46697                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  95204894000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           247039500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          251018500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           3533992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       109944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3490923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18724                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47479                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3491050                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42942                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10473023                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270751                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              10743774                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    446846272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10404736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              457251008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38759                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2418624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3620230                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004092                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063903                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3605431     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14784      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3620230                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  95204894000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7144227500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5236594960                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135772218                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
