{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587842654609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587842654618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 25 12:24:14 2020 " "Processing started: Sat Apr 25 12:24:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587842654618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587842654618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mux4to1_8Bit -c Mux4to1_8Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mux4to1_8Bit -c Mux4to1_8Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587842654618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587842655842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587842655842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_8Bit " "Found entity 1: Mux4to1_8Bit" {  } { { "Mux4to1_8Bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/Mux4to1_8Bit/Mux4to1_8Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587842675153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587842675153 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mux4to1_8Bit.v(7) " "Verilog HDL Instantiation warning at Mux4to1_8Bit.v(7): instance has no name" {  } { { "Mux4to1_8Bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/Mux4to1_8Bit/Mux4to1_8Bit.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587842675154 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mux4to1_8Bit.v(8) " "Verilog HDL Instantiation warning at Mux4to1_8Bit.v(8): instance has no name" {  } { { "Mux4to1_8Bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/Mux4to1_8Bit/Mux4to1_8Bit.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587842675154 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mux4to1_8Bit.v(9) " "Verilog HDL Instantiation warning at Mux4to1_8Bit.v(9): instance has no name" {  } { { "Mux4to1_8Bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/Mux4to1_8Bit/Mux4to1_8Bit.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587842675155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mux4to1_8Bit.v(10) " "Verilog HDL Instantiation warning at Mux4to1_8Bit.v(10): instance has no name" {  } { { "Mux4to1_8Bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/Mux4to1_8Bit/Mux4to1_8Bit.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587842675155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mux4to1_8Bit.v(11) " "Verilog HDL Instantiation warning at Mux4to1_8Bit.v(11): instance has no name" {  } { { "Mux4to1_8Bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/Mux4to1_8Bit/Mux4to1_8Bit.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587842675155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mux4to1_8Bit.v(12) " "Verilog HDL Instantiation warning at Mux4to1_8Bit.v(12): instance has no name" {  } { { "Mux4to1_8Bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/Mux4to1_8Bit/Mux4to1_8Bit.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587842675155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mux4to1_8Bit.v(13) " "Verilog HDL Instantiation warning at Mux4to1_8Bit.v(13): instance has no name" {  } { { "Mux4to1_8Bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/Mux4to1_8Bit/Mux4to1_8Bit.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587842675155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mux4to1_8Bit.v(14) " "Verilog HDL Instantiation warning at Mux4to1_8Bit.v(14): instance has no name" {  } { { "Mux4to1_8Bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/Mux4to1_8Bit/Mux4to1_8Bit.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587842675155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mux4to1_8Bit " "Elaborating entity \"Mux4to1_8Bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587842675423 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab12/mux4to1/mux4to1.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab12/mux4to1/mux4to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "mux4to1.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab12/mux4to1/mux4to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587842675561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587842675561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:comb_3 " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:comb_3\"" {  } { { "Mux4to1_8Bit.v" "comb_3" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab12/Mux4to1_8Bit/Mux4to1_8Bit.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587842675563 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587842677024 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587842677610 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587842677610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587842677744 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587842677744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587842677744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587842677744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587842677839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 25 12:24:37 2020 " "Processing ended: Sat Apr 25 12:24:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587842677839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587842677839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587842677839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587842677839 ""}
