==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'jacobi-2d-imper.cpp' ... 
WARNING: [HLS 200-40] In file included from jacobi-2d-imper.cpp:1:
jacobi-2d-imper.cpp:1355:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 258 ; free virtual = 9803
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 258 ; free virtual = 9803
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 210 ; free virtual = 9779
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 202 ; free virtual = 9772
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 175 ; free virtual = 9744
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 173 ; free virtual = 9741
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_jacobi_2d_imper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_jacobi_2d_imper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.29 seconds; current allocated memory: 96.336 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 96.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_jacobi_2d_imper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d_imper/tsteps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d_imper/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d_imper/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d_imper/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_jacobi_2d_imper' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_2d_imper_dadd_64ns_64ns_64_5_full_dsp_1' to 'kernel_jacobi_2d_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_2d_imper_ddiv_64ns_64ns_64_22_1' to 'kernel_jacobi_2d_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_2d_imper_mul_mul_10ns_11ns_20_1_1' to 'kernel_jacobi_2d_dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d_imper/tsteps' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d_imper/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_2d_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_2d_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_2d_dEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_jacobi_2d_imper'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 97.890 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 164 ; free virtual = 9740
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_jacobi_2d_imper.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_jacobi_2d_imper.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_jacobi_2d_imper.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj'.
INFO: [HLS 200-10] Adding design file 'jacobi-2d-imper.cpp' to the project
INFO: [HLS 200-10] Adding design file 'jacobi-2d-imper.h' to the project
INFO: [HLS 200-10] Adding design file 'polybench.h' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'jacobi-2d-imper.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2714 ; free virtual = 7753
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2714 ; free virtual = 7753
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2693 ; free virtual = 7738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 501.051 ; gain = 128.449 ; free physical = 2686 ; free virtual = 7731
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (jacobi-2d-imper.cpp:283) in function 'kernel_jacobi_2d_imper' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (jacobi-2d-imper.cpp:285) in function 'kernel_jacobi_2d_imper' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 501.051 ; gain = 128.449 ; free physical = 2648 ; free virtual = 7690
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (jacobi-2d-imper.cpp:275:7) in function 'kernel_jacobi_2d_imper' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 948.602 ; gain = 576.000 ; free physical = 2042 ; free virtual = 7264
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_jacobi_2d_imper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_jacobi_2d_imper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (3.17ns) of 'ddiv' operation ('tmp_13', jacobi-2d-imper.cpp:286) exceeds the target cycle time (target cycle time: 2.5ns, clock uncertainty: 0.312ns, effective cycle time: 2.19ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('B_load_2', jacobi-2d-imper.cpp:286) on array 'B' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'B'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
WARNING: [SCHED 204-21] Estimated clock period (3.171ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'ddiv' operation ('tmp_13', jacobi-2d-imper.cpp:286) (3.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 119.18 seconds; current allocated memory: 612.671 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 134.33 seconds; current allocated memory: 733.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_jacobi_2d_imper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d_imper/tsteps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d_imper/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d_imper/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d_imper/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_jacobi_2d_imper' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_2d_imper_dadd_64ns_64ns_64_14_no_dsp_1' to 'kernel_jacobi_2d_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_2d_imper_ddiv_64ns_64ns_64_59_1' to 'kernel_jacobi_2d_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_2d_imper_mul_mul_10ns_11ns_20_4_1' to 'kernel_jacobi_2d_dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d_imper/tsteps' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d_imper/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_2d_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_2d_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_2d_dEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_jacobi_2d_imper'.
INFO: [HLS 200-111]  Elapsed time: 151.49 seconds; current allocated memory: 810.047 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:16 ; elapsed = 00:08:47 . Memory (MB): peak = 1364.613 ; gain = 992.012 ; free physical = 493 ; free virtual = 7438
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_jacobi_2d_imper.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_jacobi_2d_imper.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_jacobi_2d_imper.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj'.
INFO: [HLS 200-10] Adding design file 'jacobi-2d-imper.cpp' to the project
INFO: [HLS 200-10] Adding design file 'jacobi-2d-imper.h' to the project
INFO: [HLS 200-10] Adding design file 'polybench.h' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'jacobi-2d-imper.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 4318 ; free virtual = 10235
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 4318 ; free virtual = 10235
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 4299 ; free virtual = 10220
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 501.055 ; gain = 128.449 ; free physical = 4291 ; free virtual = 10212
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 501.055 ; gain = 128.449 ; free physical = 4262 ; free virtual = 10185
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 501.055 ; gain = 128.449 ; free physical = 4259 ; free virtual = 10182
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_jacobi_2d_imper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_jacobi_2d_imper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (3.17ns) of 'ddiv' operation ('tmp_13', jacobi-2d-imper.cpp:285) exceeds the target cycle time (target cycle time: 2.5ns, clock uncertainty: 0.312ns, effective cycle time: 2.19ns).
WARNING: [SCHED 204-21] Estimated clock period (3.171ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'ddiv' operation ('tmp_13', jacobi-2d-imper.cpp:285) (3.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.33 seconds; current allocated memory: 95.693 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 96.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_jacobi_2d_imper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d_imper/tsteps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d_imper/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d_imper/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d_imper/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_jacobi_2d_imper' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_2d_imper_dadd_64ns_64ns_64_14_no_dsp_1' to 'kernel_jacobi_2d_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_2d_imper_ddiv_64ns_64ns_64_59_1' to 'kernel_jacobi_2d_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_2d_imper_mul_mul_10ns_11ns_20_4_1' to 'kernel_jacobi_2d_dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d_imper/tsteps' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d_imper/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_2d_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_2d_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_2d_dEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_jacobi_2d_imper'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 98.184 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 501.055 ; gain = 128.449 ; free physical = 4239 ; free virtual = 10172
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_jacobi_2d_imper.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_jacobi_2d_imper.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_jacobi_2d_imper.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj'.
INFO: [HLS 200-10] Adding design file 'jacobi-2d-imper.cpp' to the project
INFO: [HLS 200-10] Adding design file 'jacobi-2d-imper.h' to the project
INFO: [HLS 200-10] Adding design file 'polybench.h' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version'.
INFO: [HLS 200-10] Cleaning up the solution database.
