# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../isa_controller_0812_tb.srcs/sources_1/imports/sources_1/new/ISA_Controller.v" \
"../../../../isa_controller_0812_tb.srcs/sim_1/imports/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
