{
    "design_name": "mul", 
    "filelist": [
        "basejump_stl/bsg_misc/mul.v"
    ], 
    "run_config": [
        {
            "constraints": {
                "clk_port_name": "virtual", 
                "clock_period": "13.3", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_75MHz_0", 
            "parameters": [
                "reg_num_p=0"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "6.65", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_150MHz_2", 
            "parameters": [
                "reg_num_p=1"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "5.71", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_175MHz_2", 
            "parameters": [
                "reg_num_p=1"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "5", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_200MHz_2", 
            "parameters": [
                "reg_num_p=1"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "4.44", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_225MHz_2", 
            "parameters": [
                "reg_num_p=1"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "3.33", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_300MHz_4", 
            "parameters": [
                "reg_num_p=3"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "2.5", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_400MHz_4", 
            "parameters": [
                "reg_num_p=3"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "2.22", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_450MHz_4", 
            "parameters": [
                "reg_num_p=3"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "2.22", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_450MHz_8", 
            "parameters": [
                "reg_num_p=7"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "2", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_500MHz_8", 
            "parameters": [
                "reg_num_p=7"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "1.81", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_550MHz_8", 
            "parameters": [
                "reg_num_p=7"
            ]
        }
    ]
}