#ifndef _IRQ_VECTORS_H
#define _IRQ_VECTORS_H
/* AUTO GENERATED - DO NOT MODIFY */
/* This MUST be sync across full system or system could break! */

#define HIRQ 32
#define XIRQ 33
#define VMM_IPI_SCHEDULE 34
#define VMM_PERF_CTR_IRQ 101
#define VMM_SOCWATCH_IRQ 102
#define LINUX_OS_LOCAL_TIMER 110
#define LINUX_OS_REBOOT_IPI 111
#define LINUX_OS_CALL_FUNC_SINGLE 112
#define LINUX_OS_CALL_FUNC 113
#define LINUX_OS_RESCHEDULE_IPI 114
#define VMM_LAPIC_SPURIOUS 255
#define I2C3_WK 0
#define I2C4_WK 0
#define I2C5_WK 0
#define NSEC2 0
#define SEC_CEU1_EOP_IRQ 0
#define NSEC_CEU1_EOP_IRQ 0
#define NSEC_CEU1_RX_IRQ 0
#define NSEC_CEU1_TX_IRQ 0
#define NSEC_CEU1_GLOBAL_IRQ 0
#define SEC_CEU1_RX_IRQ 0
#define SEC_CEU1_TX_IRQ 0
#define SEC_CEU1_GLOBAL_IRQ 0
#define SEC_INT 0
#define SWDT_INT0 0
#define SWDT_INT1 0
#define SWDT_INT2 0
#define VM_ID_VIOLATION 0
#define OCP_DATA_ABORT 0
#define PROF_INT0_SHARED 0
#define PROF_INT1_SHARED 0
#define PROF_INT3_SHARED 0
#define PROF_INT2_SHARED 0
#define PROF_INT4_SHARED 0
#define PROF_INT5_SHARED 0
#define MC_CONTROLLER_INT 0
#define MC_INT 0
#define CORE0_C6_ENTRY_INT 0
#define CORE0_C6_EXIT_INT 0
#define CORE1_C6_ENTRY_INT 0
#define CORE1_C6_EXIT_INT 0
#define CORE2_C6_ENTRY 0
#define CORE2_C6_EXIT 0
#define CORE3_C6_ENTRY 0
#define CORE3_C6_EXIT 0
#define U2USPC 0
#define _3G2USPC 0
#define I2C2_WK 35
#define EXI15 36
#define EXI14 37
#define EXI13 38
#define EXI12 39
#define EXI11 41
#define EXI10 42
#define EXI9 43
#define EXI8 44
#define EXI5 45
#define EXI4 46
#define EXI6 47
#define USIF3_WK 48
#define USIF4_WK 49
#define USIF1_WK 50
#define USIF2_WK 51
#define DIF_RX_XREQ_INT 52
#define DIF_TX_XREQ_INT 53
#define NOC_ERR_APS_MAC 54
#define NOC_ERR_APS_USPC 55
#define NOC_ERR_APS_L1 56
#define NOC_ERR_APS_L2 57
#define CIF_ISP_INT 58
#define CIF_JPEG_ERR_INT 59
#define CIF_JPEG_STAT_INT 60
#define CIF_MI_INT 61
#define CIF_MIPI_INT 62
#define NOC_TRACEALARM 63
#define USIF2_INT 64
#define USIF1_INT 65
#define DIF_ERR_INT 66
#define DCC_CMD_INT 67
#define DCC_FRAME_INT 68
#define I2C2_INT 69
#define VID_HINT_ENC 70
#define VID_HINT_DEC 71
#define I2C3_INT 72
#define USB_INT 73
#define USB_HS_RESUME 74
#define SDMMC_DETECT 75
#define USIF4 76
#define KPD_INT 77
#define EXI7 78
#define I2C4 79
#define I2C5 80
#define USB_VBUSDETECT 81
#define EXI3 82
#define EXI2 83
#define EXI1 84
#define USIF3_INT 85
#define DIF_RX_BREQ_INT 86
#define USIF7_INT 87
#define FBADSP_INT3 88
#define SBADSP_INT3 89
#define SBADSP_INT2 90
#define SBADSP_INT1 91
#define SBADSP_INT0 92
#define SDIO_INT 93
#define SDIO_DAT1 94
#define SDIO_DAT3 95
#define SDMMC_INT 96
#define EMMC_INT 97
#define OCT_INT 98
#define NOC_STATALARM 99
#define GPU_INT 100
#define DMA1_ERR_INT 103
#define DMA1_CH0_7_INT 104
#define FBADSP_INT2 105
#define FBADSP_INT1 106
#define FBADSP_INT0 107
#define STM_INT1 108
#define STM_INT0 109
#define COMMTX 134
#define COMMRX 135
#define CGU_INT 136
#define PROF_ENV_INT 137
#define RTC_INT 138
#define RTC_INT1 139
#define CC0_T0INT 140
#define CC0_T1INT 141
#define CC0_CCINT0_7 142
#define I2C1_INT 143
#define EXI0 144
#define RESET_CORE0 145
#define RESET_CORE1 146
#define RESET_CORE2 147
#define RESET_CORE3 148
#define IC_INT0 149
#define IC_INT1 150
#define IC_INT2 151
#define IC_INT3 152
#define DAP_WK 153
#define I2C1_WK 154
#define SPCU_INT0 155
#define SPCU_INT1 156
#define SPCU_INT2 157
#define SPCU_INT3 158
#define WDT0 159
#define LC_SP_CHANGE_RESP_INT 164
#define LC_RESERVED_INT2 165
#define LC_RESERVED_INT 166
#define ZSP_CFG_WR_INT 167
#define ZSP_CFG_RD_INT 168
#define GUC_ERR_INT 169
#define GC_EVENT_INT 170
#define ODRF_RXSTAT2G_V4_MAIN 171
#define ODRF_ERR2G_V4_MAIN 172
#define ODRF_LPINT2G_V4_MAIN 173
#define ODRF_RXSTAT2G_V4_AUX 174
#define ODRF_ERR2G_V4_AUX 175
#define ODRF_LPINT2G_V4_AUX 176
#define DMA2_ERR_INT 177
#define DMA2_CH_1_INT 178
#define DMA2_CH_0_INT 179
#define DMA2_2_INT 180
#define CC2_T1INT 181
#define CC2_T0INT 182
#define CC1_T1INT 183
#define CC2_CCINT 184
#define CC1_T0INT 185
#define CC1_CCINT 186
#define USIM2_IN_INT 187
#define USIM_IN_INT 188
#define USIM2_ERR_INT 189
#define USIM_ERR_INT 190
#define USIM2_OK_INT 191
#define USIM2_FIFO_INT 192
#define USIM_OK_INT 193
#define USIM_FIFO_INT 194
#define TDIP_HWUP_PREW 195
#define _3GCU_HWUP_PREW 196
#define U2H2 197
#define U2H 198
#define U2H1 199
#define G3FP 200
#define GUC_INT0 201
#define GUC_INT1 202
#define GT0_INT0 203
#define GT0_INT1 204
#define GT0_INT2 205
#define GT0_INT3 206
#define GT0_INT4 207
#define GT0_INT5 208
#define GT0_INT6 209
#define GT0_INT7 210
#define GT1_INT0 211
#define GT1_INT1 212
#define GT1_INT2 213
#define GT1_INT3 214
#define GT1_INT4 215
#define GT1_INT5 216
#define GT1_INT6 217
#define GT1_INT7 218
#define EMP_T5_SHARED_IRQ 219
#define LTE_HWUP_PREW 220
#define PDBSYS_ERROR 222
#define PDBSYS_DONE_HOST 223
#define EMP_T6_SHARED_IRQ 224
#define LTE_HOST_WAKEUP 225
#define LTE_CU_INT 226
#define LTE_CRASH_DETECTED_OUT 227
#define EMP_T4_SHARED_IRQ 228
#define EMP_T3_SHARED_IRQ 229
#define EMP_T2_SHARED_IRQ 230
#define EMP_T1_SHARED_IRQ 231
#define EMP_T0_SHARED_IRQ 232
#define LTE_TOP_IRQ1 233
#define LTE_TOP_IRQ0 234
#define IRXDSP_INT0 235
#define IRXDSP_INT1 236
#define IRXDSP_INT2 237
#define IRXDSP_INT3 238
#define DSP_INT8 239
#define DSP_INT9 240
#define DSP_INT10 241
#define DSP_INT11 242
#define ORXDSP_INT4 243
#define ORXDSP_INT5 244
#define ORXDSP_INT6 245
#define ORXDSP_INT7 246
#define GSI_GP2_INT 247
#define GSI_GP3_INT 248
#define GSI_GP4_INT 249
#define GSI_TLINT 250
#define GSI_GP1_INT 251
#define GSI_T_INT1 252
#define GSI_T_INT2 253
#define GSI_GP0_INT 254

#endif /* _IRQ_VECTORS_H */
