,type,name,author,event,year
0,j,Reconfiguration algorithms for synchronous communication on switch based degradable arrays.,"['Yalan Wu', 'Jigang Wu', 'Peng Liu', 'Yinhe Han', 'Thambipillai Srikanthan']",Parallel Comput.,2022
1,j,Longevity Framework: Leveraging Online Integrated Aging-Aware Hierarchical Mapping and VF-Selection for Lifetime Reliability Optimization in Manycore Processors.,"['Vijeta Rathore', 'Vivek Chaturvedi', 'Amit Kumar Singh', 'Thambipillai Srikanthan', 'Muhammad Shafique']",IEEE Trans. Computers,2021
2,j,Power-Efficient Mapping of Large Applications on Modern Heterogeneous FPGAs.,"['Kalindu Herath', 'Alok Prakash', 'Suhaib A. Fahmy', 'Thambipillai Srikanthan']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2021
3,j,Blockchain-based public auditing for big data in cloud storage.,"['Jiaxing Li', 'Jigang Wu', 'Guiyuan Jiang', 'Thambipillai Srikanthan']",Inf. Process. Manag.,2020
4,j,Improving accuracy of HPC-based malware classification for embedded platforms using gradient descent optimization.,"['Manaar Alam', 'Debdeep Mukhopadhyay', 'Sai Praveen Kadiyala', 'Siew-Kei Lam', 'Thambipillai Srikanthan']",J. Cryptogr. Eng.,2020
5,j,LAMBDA: Lightweight Assessment of Malware for emBeddeD Architectures.,"['Sai Praveen Kadiyala', 'Manaar Alam', 'Yash Shrivastava', 'Sikhar Patranabis', 'Muhamed Fauzi Bin Abbas', 'Arnab Kumar Biswas', 'Debdeep Mukhopadhyay', 'Thambipillai Srikanthan']",ACM Trans. Embed. Comput. Syst.,2020
6,j,Hardware Performance Counter-Based Fine-Grained Malware Detection.,"['Sai Praveen Kadiyala', 'Pranav Jadhav', 'Siew-Kei Lam', 'Thambipillai Srikanthan']",ACM Trans. Embed. Comput. Syst.,2020
7,j,Rapid and Robust Background Modeling Technique for Low-Cost Road Traffic Surveillance Systems.,"['Kratika Garg', 'Nirmala Ramakrishnan', 'Alok Prakash', 'Thambipillai Srikanthan']",IEEE Trans. Intell. Transp. Syst.,2020
8,j,Fast Computation of Clustered Many-to-many Shortest Paths and Its Application to Map Matching.,"['George Rosario Jagadeesh', 'Thambipillai Srikanthan']",ACM Trans. Spatial Algorithms Syst.,2019
9,j,Algorithms for Replica Placement and Update in Tree Network.,"['Jigang Wu', 'Long Chen', 'Xu Wang', 'Guiyuan Jiang', 'Siew-Kei Lam', 'Thambipillai Srikanthan']",Comput. J.,2018
10,j,Vision-based patient monitoring: a comprehensive review of algorithms and technologies.,"['Supriya Sathyanarayana', 'Ravi Kumar Satzoda', 'Suchitra Sathyanarayana', 'Thambipillai Srikanthan']",J. Ambient Intell. Humaniz. Comput.,2018
11,j,Framework for Rapid Performance Estimation of Embedded Soft Core Processors.,"['Deshya Wijesundera', 'Alok Prakash', 'Thambipillai Srikanthan', 'Achintha Ihalage']",ACM Trans. Reconfigurable Technol. Syst.,2018
12,j,Rapid Memory-Aware Selection of Hardware Accelerators in Programmable SoC Design.,"['Alok Prakash', 'Christopher T. Clarke', 'Siew-Kei Lam', 'Thambipillai Srikanthan']",IEEE Trans. Very Large Scale Integr. Syst.,2018
13,j,Online Map-Matching of Noisy and Sparse Location Data With Hidden Markov and Route Choice Models.,"['George Rosario Jagadeesh', 'Thambipillai Srikanthan']",IEEE Trans. Intell. Transp. Syst.,2017
14,j,A Framework for Fast and Robust Visual Odometry.,"['Meiqing Wu', 'Siew-Kei Lam', 'Thambipillai Srikanthan']",IEEE Trans. Intell. Transp. Syst.,2017
15,j,Algorithms for bi-objective multiple-choice hardware/software partitioning.,"['Wenjun Shi', 'Jigang Wu', 'Siew Kei Lam', 'Thambipillai Srikanthan']",Comput. Electr. Eng.,2016
16,j,Enhanced low-complexity pruning for corner detection.,"['Nirmala Ramakrishnan', 'Meiqing Wu', 'Siew Kei Lam', 'Thambipillai Srikanthan']",J. Real Time Image Process.,2016
17,j,Cost-efficient Acceleration of Hardware Trojan Detection Through Fan-Out Cone Analysis and Weighted Random Pattern Technique.,"['Bin Zhou', 'Wei Zhang', 'Thambipillai Srikanthan', 'Jason Teo Kian Jin', 'Vivek Chaturvedi', 'Tao Luo']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2016
18,j,Efficient VLSI Architecture for Decimation-in-Time Fast Fourier Transform of Real-Valued Data.,"['Pramod Kumar Meher', 'Basant Kumar Mohanty', 'Sujit Kumar Patel', 'Soumya Ganguly', 'Thambipillai Srikanthan']",IEEE Trans. Circuits Syst. I Regul. Pap.,2015
19,j,Nonparametric Technique Based High-Speed Road Surface Detection.,"['Meiqing Wu', 'Siew Kei Lam', 'Thambipillai Srikanthan']",IEEE Trans. Intell. Transp. Syst.,2015
20,j,Algorithmic aspects of graph reduction for hardware/software partitioning.,"['Guiyuan Jiang', 'Jigang Wu', 'Siew Kei Lam', 'Thambipillai Srikanthan', 'Jizhou Sun']",J. Supercomput.,2015
21,j,IP-Enabled C/C++ Based High Level Synthesis: A Step towards Better Designer Productivity and Design Performance.,"['Sharad Sinha', 'Thambipillai Srikanthan']",Int. J. Reconfigurable Comput.,2014
22,j,Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis.,"['Sharad Sinha', 'Thambipillai Srikanthan']",Int. J. Reconfigurable Comput.,2014
23,j,Constructing Low-temperature sub-Arrays on Reconfigurable VLSI Arrays.,"['Jigang Wu', 'Yuanbo Zhu', 'Zhipeng Niu', 'Thambipillai Srikanthan']",J. Circuits Syst. Comput.,2014
24,j,Extended Compatibility Path Based Hardware binding: an Adaptive Algorithm for High Level synthesis of Area-Time Efficient Designs.,"['Sharad Sinha', 'Udit Dhawan', 'Thambipillai Srikanthan']",J. Circuits Syst. Comput.,2014
25,j,Addressing Productivity Challenges in Domain-Specific Reconfigurable Platforms: A Case Study on Extended Kalman Filter-Based Motor Control.,"['Yan Lin Aung', 'Siew Kei Lam', 'Thambipillai Srikanthan']",J. Low Power Electron.,2014
26,j,Rapid evaluation of custom instruction selection approaches with FPGA estimation.,"['Siew Kei Lam', 'Thambipillai Srikanthan', 'Christopher T. Clarke']",ACM Trans. Embed. Comput. Syst.,2014
27,j,Parallel reconfiguration algorithms for mesh-connected processor arrays.,"['Jigang Wu', 'Guiyuan Jiang', 'Yuze Shen', 'Siew Kei Lam', 'Jizhou Sun', 'Thambipillai Srikanthan']",J. Supercomput.,2014
28,j,Dataflow Graph Partitioning for Area-Efficient High-Level Synthesis with Systems Perspective.,"['Sharad Sinha', 'Thambipillai Srikanthan']",ACM Trans. Design Autom. Electr. Syst.,2014
29,j,Constructing Sub-Arrays with ShortInterconnects from Degradable VLSI Arrays.,"['Jigang Wu', 'Thambipillai Srikanthan', 'Guiyuan Jiang', 'Kai Wang']",IEEE Trans. Parallel Distributed Syst.,2014
30,j,Exploiting FPGA-Aware Merging of Custom Instructions for Runtime Reconfiguration.,"['Siew Kei Lam', 'Christopher T. Clarke', 'Thambipillai Srikanthan']",ACM Trans. Reconfigurable Technol. Syst.,2014
31,j,CADSE: communication aware design space exploration for efficient run-time MPSoC management.,"['Amit Kumar Singh', 'Akash Kumar', 'Jigang Wu', 'Thambipillai Srikanthan']",Frontiers Comput. Sci.,2013
32,j,Iris Recognition Using Stable Dark Features.,"['Bo Liu', 'Siew Kei Lam', 'Thambipillai Srikanthan', 'Weiqi Yuan']",J. Comput.,2013
33,j,FPGA-aware techniques for rapid generation of profitable custom instructions.,"['Alok Prakash', 'Siew Kei Lam', 'Christopher T. Clarke', 'Thambipillai Srikanthan']",Microprocess. Microsystems,2013
34,j,Perceptual Full-Reference Quality Assessment of Stereoscopic Images by Considering Binocular Visual Characteristics.,"['Feng Shao', 'Weisi Lin', 'Shanbo Gu', 'Gangyi Jiang', 'Thambipillai Srikanthan']",IEEE Trans. Image Process.,2013
35,j,Efficient heuristic and tabu search for hardware/software partitioning.,"['Jigang Wu', 'Pu Wang', 'Siew Kei Lam', 'Thambipillai Srikanthan']",J. Supercomput.,2013
36,j,Algorithmic aspects for multiple-choice hardware/software partitioning.,"['Jigang Wu', 'Qiqiang Sun', 'Thambipillai Srikanthan']",Comput. Oper. Res.,2012
37,j,Iris Recognition of Defocused Images for Mobile phones.,"['Bo Liu', 'Siew Kei Lam', 'Thambipillai Srikanthan', 'Weiqi Yuan']",Int. J. Pattern Recognit. Artif. Intell.,2012
38,j,Psychoacoustic Model Compensation for Robust Speaker Verification in Environmental Noise.,"['Ashish Panda', 'Thambipillai Srikanthan']",IEEE Trans. Speech Audio Process.,2012
39,j,Accelerating throughput-aware runtime mapping for heterogeneous MPSoCs.,"['Amit Kumar Singh', 'Akash Kumar', 'Thambipillai Srikanthan']",ACM Trans. Design Autom. Electr. Syst.,2012
40,j,Accelerating identification of custom instructions for extensible processors.,"['Tao Li', 'Jigang Wu', 'Yun Deng', 'Thambipillai Srikanthan', 'Xicheng Lu']",IET Circuits Devices Syst.,2011
41,j,Field programmable gate array-based acceleration of shortest-path computation.,"['George Rosario Jagadeesh', 'Thambipillai Srikanthan', 'C. M. Lim']",IET Comput. Digit. Tech.,2011
42,j,Architecture-Aware Technique for Mapping Area-Time Efficient Custom Instructions onto FPGAs.,"['Siew Kei Lam', 'Thambipillai Srikanthan', 'Christopher T. Clarke']",IEEE Trans. Computers,2011
43,j,A Modular Simulator Framework for Network-on-Chip Based Manycore Chips Using UNISIM.,"['Xiongfei Liao', 'Wu Jigang', 'Thambipillai Srikanthan']",Trans. High Perform. Embed. Archit. Compil.,2011
44,j,Accelerating UNISIM-Based Cycle-Level Microarchitectural Simulations on Multicore Platforms.,"['Xiongfei Liao', 'Thambipillai Srikanthan']",ACM Trans. Design Autom. Electr. Syst.,2011
45,j,Rapid Techniques for Performance Estimation of Processors.,"['Abhijit Ray', 'Thambipillai Srikanthan', 'Wu Jigang']",J. Res. Pract. Inf. Technol.,2010
46,j,Hierarchical Additive Hough Transform for Lane Detection.,"['Ravi Kumar Satzoda', 'Suchitra Sathyanarayana', 'Thambipillai Srikanthan', 'Supriya Sathyanarayana']",IEEE Embed. Syst. Lett.,2010
47,j,Instruction cache tuning for embedded multitasking applications.,"['Santanu Kumar Dash', 'Thambipillai Srikanthan']",IET Comput. Digit. Tech.,2010
48,j,Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms.,"['Amit Kumar Singh', 'Thambipillai Srikanthan', 'Akash Kumar', 'Wu Jigang']",J. Syst. Archit.,2010
49,j,Selecting profitable custom instructions for reconfigurable processors.,"['Tao Li', 'Wu Jigang', 'Siew Kei Lam', 'Thambipillai Srikanthan', 'Xicheng Lu']",J. Syst. Archit.,2010
50,j,Efficient heuristic algorithms for path-based hardware/software partitioning.,"['Jigang Wu', 'Thambipillai Srikanthan', 'Ting Lei']",Math. Comput. Model.,2010
51,j,Algorithmic Aspects of Hardware/Software Partitioning: 1D Search Algorithms.,"['Wu Jigang', 'Thambipillai Srikanthan', 'Guang Chen']",IEEE Trans. Computers,2010
52,j,Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays.,"['Jigang Wu', 'Thambipillai Srikanthan', 'Xiaogang Han']",IEEE Trans. Very Large Scale Integr. Syst.,2010
53,j,Minimizing interconnect length on reconfigurable meshes.,"['Jigang Wu', 'Thambipillai Srikanthan', 'Kai Wang']",Frontiers Comput. Sci. China,2009
54,j,Run-time management of custom instructions on a partially reconfigurable architecture.,"['Siew Kei Lam', 'Huang Fan', 'Thambipillai Srikanthan', 'Wu Jigang']",Int. J. Inf. Commun. Technol.,2009
55,j,Rapid design of area-efficient custom instructions for reconfigurable embedded processing.,"['Siew Kei Lam', 'Thambipillai Srikanthan']",J. Syst. Archit.,2009
56,j,Selecting Profitable Custom Instructions for Area-Time-Efficient Realization on Reconfigurable Architectures.,"['Siew Kei Lam', 'Thambipillai Srikanthan', 'Christopher T. Clarke']",IEEE Trans. Ind. Electron.,2009
57,j,Exploiting Inherent Parallelisms for Accelerating Linear Hough Transform.,"['Suchitra Sathyanarayana', 'Ravi Kumar Satzoda', 'Thambipillai Srikanthan']",IEEE Trans. Image Process.,2009
58,j,Algorithmic aspects for functional partitioning and scheduling in hardware/software co-design.,"['Wu Jigang', 'Thambipillai Srikanthan', 'Tao Jiao']",Des. Autom. Embed. Syst.,2008
59,j,Energy-efficient cluster-based scheme for failure management in sensor networks.,"['Gayathri Venkataraman', 'Sabu Emmanuel', 'Thambipillai Srikanthan']",IET Commun.,2008
60,j,Compiler Back End Design for Translating Multi-radio Descriptions to Operating System-less Asynchronous Processor Datapaths.,"['Dipnarayan Guha', 'Thambipillai Srikanthan']",J. Comput.,2008
61,j,New Model and Algorithm for Hardware/Software Partitioning.,"['Jigang Wu', 'Thambipillai Srikanthan', 'Guang-Wei Zou']",J. Comput. Sci. Technol.,2008
62,j,Algorithmic aspects for power-efficient hardware/software partitioning.,"['Jigang Wu', 'Thambipillai Srikanthan', 'Chengbin Yan']",Math. Comput. Simul.,2008
63,j,Parallelizing the Hough Transform Computation.,"['Ravi Kumar Satzoda', 'Suchitra Sathyanarayana', 'Thambipillai Srikanthan']",IEEE Signal Process. Lett.,2008
64,j,Size-restricted cluster formation and cluster maintenance technique for mobile ad hoc networks.,"['Gayathri Venkataraman', 'Sabu Emmanuel', 'Thambipillai Srikanthan']",Int. J. Netw. Manag.,2007
65,j,Rapid Area-Time Estimation Technique for Porting C-based Applications onto FPGA platforms.,"['Lieu My Chuong', 'Siew Kei Lam', 'Thambipillai Srikanthan']",Scalable Comput. Pract. Exp.,2007
66,j,Integrated Row and Column Rerouting for Reconfiguration of VLSI Arrays with Four-Port Switches.,"['Wu Jigang', 'Thambipillai Srikanthan', 'Xiaodong Wang']",IEEE Trans. Computers,2007
67,j,A Residue-to-Binary Converter for a New Five-Moduli Set.,"['Bin Cao', 'Chip-Hong Chang', 'Thambipillai Srikanthan']",IEEE Trans. Circuits Syst. I Regul. Pap.,2007
68,j,Efficient Architectures for Segmentation of Endoscopic Images in Micro-Robotic Auto Navigation Systems.,"['C. S. Lim', 'Siew Kei Lam', 'Hui Tian', 'Thambipillai Srikanthan']",Int. J. Humanoid Robotics,2006
69,j,Low-complex dynamic programming algorithm for hardware/software partitioning.,"['Wu Jigang', 'Thambipillai Srikanthan']",Inf. Process. Lett.,2006
70,j,An efficient algorithm for the collapsing knapsack problem.,"['Wu Jigang', 'Thambipillai Srikanthan']",Inf. Sci.,2006
71,j,Rapid generation of custom instructions using predefined dataflow structures.,"['Siew Kei Lam', 'Thambipillai Srikanthan', 'Christopher T. Clarke']",Microprocess. Microsystems,2006
72,j,Reconfiguration Algorithms for Power Efficient VLSI Subarrays with Four-Port Switches.,"['Wu Jigang', 'Thambipillai Srikanthan']",IEEE Trans. Computers,2006
73,j,Scalable and modular memory-based systolic architectures for discrete Hartley transform.,"['Pramod Kumar Meher', 'Thambipillai Srikanthan', 'Jagdish Chandra Patra']",IEEE Trans. Circuits Syst. I Regul. Pap.,2006
74,j,Algorithmic aspects of area-efficient hardware/software partitioning.,"['Wu Jigang', 'Thambipillai Srikanthan']",J. Supercomput.,2006
75,j,Power Efficient Sub-Array in Reconfigurable VLSI Meshes.,"['Wu Jigang', 'Thambipillai Srikanthan']",J. Comput. Sci. Technol.,2005
76,j,VLSI-efficient schemes for high-speed construction of tangent graph.,"['Siew Kei Lam', 'K. Sridharan', 'Thambipillai Srikanthan']",Robotics Auton. Syst.,2005
77,j,New adaptive color quantization method based on self-organizing maps.,"['Chip-Hong Chang', 'Pengfei Xu', 'Rui Xiao', 'Thambipillai Srikanthan']",IEEE Trans. Neural Networks,2005
78,j,Efficient reconfigurable techniques for VLSI arrays with 6-port switches.,"['Wu Jigang', 'Thambipillai Srikanthan', 'Heiko Schröder']",IEEE Trans. Very Large Scale Integr. Syst.,2005
79,j,Knapsack Model and Algorithm for Hardware/Software Partitioning Problem.,"['Abhijit Ray', 'Wu Jigang', 'Thambipillai Srikanthan']",Comput. Artif. Intell.,2004
80,j,An efficient data structure for branch-and-bound algorithm.,"['Wu Jigang', 'Thambipillai Srikanthan']",Inf. Sci.,2004
81,j,Area-Time Efficient Sign Detection Technique for Binary Signed-Digit Number System.,"['Thambipillai Srikanthan', 'Siew Kei Lam', 'Mishra Suman']",IEEE Trans. Computers,2004
82,j,Hardware-efficient schemes for logarithmic approximation and binary search with application to visibility graph construction.,"['Siew Kei Lam', 'K. Sridharan', 'Thambipillai Srikanthan']",IEEE Trans. Ind. Electron.,2004
83,j,A VLSI architecture for 3-D self-organizing map based color quantization and its FPGA implementation.,"['N. Sudha', 'Thambipillai Srikanthan', 'Babu Mailachalam']",J. Syst. Archit.,2003
84,j,An improved reconfiguration algorithm for degradable VLSI/WSI arrays.,"['Wu Jigang', 'Thambipillai Srikanthan']",J. Syst. Archit.,2003
85,j,Optimizing Scaling Factor Computations in Flat Cordic.,"['Thambipillai Srikanthan', 'Bimal Gisuthan']",J. Circuits Syst. Comput.,2002
86,j,Field programable gate array based architecture for real time image segmentation by region growing algorithm.,"['Chip-Hong Chang', 'Hui Tian', 'Thambipillai Srikanthan', 'Chai-Soon Lim']",J. Electronic Imaging,2002
87,j,On Load Sharing in Distributed Systems: a Novel Approach.,"['Gurdeep S. Hura', 'Sheeja Mohan', 'Thambipillai Srikanthan']",Trans. SDPS,2002
88,j,Environment Modelling for Robot Navigation Using VLSI-Efficient Logarithmic Approximation Method.,"['Siew Kei Lam', 'Thambipillai Srikanthan']",J. Intell. Robotic Syst.,2002
89,j,Segmenting endoscopic images using adaptive progressive thresholding: a hardware perspective.,"['Vijayan K. Asari', 'Thambipillai Srikanthan']",J. Syst. Archit.,2002
90,j,A novel technique for eliminating iterative based computation of polarity of micro-rotations in CORDIC based sine-cosine generators.,"['Thambipillai Srikanthan', 'Bimal Gisuthan']",Microprocess. Microsystems,2002
91,j,A linear approximation based hybrid approach for binary logarithmic conversion.,"['Siew Kei Lam', 'Thambipillai Srikanthan']",Microprocess. Microsystems,2002
92,j,Area-time issues in the VLSI implementation of self organizing map neural networks.,"['Babu Mailachalam', 'Thambipillai Srikanthan']",Microprocess. Microsystems,2002
93,j,Heuristic techniques for accelerating hierarchical routing on road networks.,"['George Rosario Jagadeesh', 'Thambipillai Srikanthan', 'K. H. Quek']",IEEE Trans. Intell. Transp. Syst.,2002
94,j,High-Speed Environment Representation Scheme for Dynamic Path Planning.,"['Siew Kei Lam', 'Thambipillai Srikanthan']",J. Intell. Robotic Syst.,2001
95,j,Network Simulation Environment (NSE): A Generic Framework for Network Graphs.,"['Gurdeep S. Hura', 'Thambipillai Srikanthan', 'Chia Cher Yong']",Telecommun. Syst.,2001
96,j,Dynamic multicast routing in VLSI.,"['Siew Kei Lam', 'Thambipillai Srikanthan']",Comput. Commun.,2000
97,j,A pipelined architecture for image segmentation by adaptive progressive thresholding.,"['K. Vijayan Asari', 'Thambipillai Srikanthan', 'Sanjiv Kumar', 'D. Radhakrishnan']",Microprocess. Microsystems,1999
98,j,An Internet application for on-line banking.,"['S. K. Leong', 'Thambipillai Srikanthan', 'Gurdeep S. Hura']",Comput. Commun.,1998
99,j,An OLE-based speech compression system for multimedia applications.,"['Thambipillai Srikanthan', 'Goh Wee Leng', 'S. K. Amarasinghe']",Microprocess. Microsystems,1998
100,j,An efficient adaptive routing algorithm for a network management system.,"['Thambipillai Srikanthan', 'Gurdeep S. Hura']",Comput. Commun.,1997
101,j,A transputer based vehicle simulator.,"['Thambipillai Srikanthan', 'Kai-Yun Chan', 'Hock Soon Seah', 'S. K. Leong']",Microprocess. Microsystems,1995
102,c,Incorporating Compiler Optimization in Software Estimation for FPGA-based Embedded Processors.,"['Deshya Wijesundera', 'Thilina Perera', 'Dilina Dehigama', 'Thambipillai Srikanthan']",ICICT,2021
103,c,Road-network aware Dynamic Workload Balancing Technique for Real-time Route Generation in On-Demand Public Transit.,"['Thilina Perera', 'Lahiru Wijerathna', 'Deshya Wijesundera', 'Thambipillai Srikanthan']",SSCI,2021
104,c,Technique for Vendor and Device Agnostic Hardware Area-Time Estimation.,"['Deshya Wijesundera', 'Kushagra Shah', 'Kisaru Liyanage', 'Alok Prakash', 'Thambipillai Srikanthan', 'Thilina Perera']",ARC,2020
105,c,Evaluating the Merits of Ranking in Structured Network Pruning.,"['Kuldeep Sharma', 'Nirmala Ramakrishnan', 'Alok Prakash', 'Siew Kei Lam', 'Thambipillai Srikanthan']",ICDCS,2020
106,c,Accelerating Computer Vision Algorithms on Heterogeneous Edge Computing Platforms.,"['Alok Prakash', 'Nirmala Ramakrishnan', 'Kratika Garg', 'Thambipillai Srikanthan']",SiPS,2020
107,c,HARDY: Hardware based Analysis for malwaRe Detection in embedded sYstems.,"['Sai Praveen Kadiyala', 'Mohit Garg', 'Manaar Alam', 'Hau T. Ngo', 'Debdeep Mukhopadhyay', 'Thambipillai Srikanthan']",SoCC,2020
108,c,LifeGuard: A Reinforcement Learning-Based Task Mapping Strategy for Performance-Centric Aging Management.,"['Vijeta Rathore', 'Vivek Chaturvedi', 'Amit Kumar Singh', 'Thambipillai Srikanthan', 'Muhammad Shafique']",DAC,2019
109,c,Genetic Algorithm based EV Scheduling for On-Demand Public Transit System.,"['Thilina Perera', 'Alok Prakash', 'Thambipillai Srikanthan']",ICCS (5),2019
110,c,An Iterative Technique for Runtime Efficient Hardware-Software Partitioning.,"['Deshya Wijesundera', 'Kisaru Liyanage', 'Alok Prakash', 'Thambipillai Srikanthan', 'Thilina Perera']",FPT,2019
111,c,Dependency-Aware Clustering for Variable-Grained Hardware-Software Partitioning.,"['Deshya Wijesundera', 'Nadeeshan Dissanayake', 'Alok Prakash', 'Thambipillai Srikanthan', 'Damith Anhettigama']",FPT,2019
112,c,Towards Scalable Lifetime Reliability Management for Dark Silicon Manycore Systems.,"['Vijeta Rathore', 'Vivek Chaturvedi', 'Amit Kumar Singh', 'Thambipillai Srikanthan', 'Muhammad Shafique']",IOLTS,2019
113,c,Genetic Algorithm based Dynamic Scheduling of EV in a Demand Responsive Bus Service for First Mile Transit.,"['Thilina Perera', 'Alok Prakash', 'Thambipillai Srikanthan']",ITSC,2019
114,c,"Cluster-First, Route-Second Heuristic for EV Scheduling in On-Demand Public Transit.","['Thilina Perera', 'Alok Prakash', 'Deshya Wijesundera', 'Thambipillai Srikanthan', 'Chathura Nagoda Gamage']",CIS/RAM,2019
115,c,Hardware Efficient NIPALS Architecture for Principal Component Analysis of Hyper Spectral Images.,"['Sai Praveen Kadiyala', 'Vikram Kumar Pudi', 'Mohit Garg', 'Hau T. Ngo', 'Siew-Kei Lam', 'Thambipillai Srikanthan']",SoCC,2019
116,c,Rapid Technique to Eliminate Moving Shadows for Accurate Vehicle Detection.,"['Kratika Garg', 'Nirmala Ramakrishnan', 'Alok Prakash', 'Thambipillai Srikanthan', 'Punit Bhatt']",WACV,2019
117,c,Performance Estimation of FPGA Modules for Modular Design Methodology Using Artificial Neural Network.,"['Kalindu Herath', 'Alok Prakash', 'Thambipillai Srikanthan']",ARC,2018
118,c,LifeSim: A lifetime reliability simulator for manycore systems.,"['R. Rohith', 'Vijeta Rathore', 'Vivek Chaturvedi', 'Amit Kumar Singh', 'Thambipillai Srikanthan', 'Siew-Kei Lam']",CCWC,2018
119,c,Side-Channel Assisted Malware Classifier with Gradient Descent Correction for Embedded Platforms.,"['Manaar Alam', 'Debdeep Mukhopadhyay', 'Sai Praveen Kadiyala', 'Siew Kei Lam', 'Thambipillai Srikanthan']",PROOFS,2018
120,c,HiMap: A hierarchical mapping approach for enhancing lifetime reliability of dark silicon manycore systems.,"['Vijeta Rathore', 'Vivek Chaturvedi', 'Amit Kumar Singh', 'Thambipillai Srikanthan', 'R. Rohith', 'Siew-Kei Lam', 'Muhammad Shafique']",DATE,2018
121,c,Wibheda: Framework for Data Dependency-Aware Multi-Constrained Hardware-Software Partitioning in FPGA-Based SoCs for IoT Devices.,"['Deshya Wijesundera', 'Alok Prakash', 'Thilina Perera', 'Kalindu Herath', 'Thambipillai Srikanthan']",FCCM,2018
122,c,Wibheda+: Framework for Data Dependency-aware Multi-constrained Hardware-Software Partitioning in FPGA-based SoCs for IoT Applications.,"['Deshya Wijesundera', 'Alok Prakash', 'Thilina Perera', 'Kalindu Herath', 'Thambipillai Srikanthan']",HEART,2018
123,c,A Hybrid Methodology for Optimal Fleet Management in an Electric Vehicle Based Flexible Bus Service.,"['Thilina Perera', 'Alok Prakash', 'Thambipillai Srikanthan']",ICARCV,2018
124,c,Hybrid Genetic Algorithm for an On-Demand First Mile Transit System Using Electric Vehicles.,"['Thilina Perera', 'Alok Prakash', 'Chathura Nagoda Gamage', 'Thambipillai Srikanthan']",ICCS (1),2018
125,c,Communication-Aware Module Placement for Power Reduction in Large FPGA Designs.,"['Kalindu Herath', 'Alok Prakash', 'Udaree Kanewala', 'Thambipillai Srikanthan']",ISVLSI,2018
126,c,A Simulation Framework for a Real-Time Demand Responsive Public Transit System.,"['Thilina Perera', 'Chathura Nagoda Gamage', 'Alok Prakash', 'Thambipillai Srikanthan']",ITSC,2018
127,c,Ant Colony Optimization based Module Footprint Selection and Placement for Lowering Power in Large FPGA Designs.,"['Kalindu Herath', 'Alok Prakash', 'Guiyuan Jiang', 'Thambipillai Srikanthan']",ReConFig,2018
128,c,Low-Complexity Signature-Based Malware Detection for IoT Devices.,"['Muhamed Fauzi Bin Abbas', 'Thambipillai Srikanthan']",ATIS,2017
129,c,Low-Complexity Global Motion Estimation for Aerial Vehicles.,"['Nirmala Ramakrishnan', 'Alok Prakash', 'Thambipillai Srikanthan']",CVPR Workshops,2017
130,c,Communication-aware Partitioning for Energy Optimization of Large FPGA Designs.,"['Kalindu Herath', 'Alok Prakash', 'Guiyuan Jiang', 'Thambipillai Srikanthan']",ACM Great Lakes Symposium on VLSI,2017
131,c,High Speed Performance Estimation of Embedded Hard-core Processors in FPGA-based SoCs.,"['Deshya Wijesundera', 'Achintha Ihalage', 'Alok Prakash', 'Thambipillai Srikanthan']",HEART,2017
132,c,Fault-Driven Reconfiguration Algorithm for Processor Arrays.,"['Yalan Wu', 'Jigang Wu', 'Yuqing Miu', 'Thambipillai Srikanthan']",ISPA/IUCC,2017
133,c,Low complexity techniques for robust real-time traffic incident detection.,"['Kratika Garg', 'Alok Prakash', 'Thambipillai Srikanthan']",ITSC,2017
134,c,Rapid design space exploration for soft core processor customization and selection.,"['Deshya Wijesundera', 'Alok Prakash', 'Thambipillai Srikanthan']",FPT,2016
135,c,Performance Constraint-Aware Task Mapping to Optimize Lifetime Reliability of Manycore Systems.,"['Vijeta Rathore', 'Vivek Chaturvedi', 'Thambipillai Srikanthan']",ACM Great Lakes Symposium on VLSI,2016
136,c,Reducing Access Latency in Virtual Machine Assignments.,"['Renfei Gao', 'Jigang Wu', 'Guiyuan Jiang', 'Siew Kei Lam', 'Thambipillai Srikanthan']",HPCC/SmartCity/DSS,2016
137,c,Modified projected Landweber method for Compressive-Sensing reconstruction of images with non-orthogonal matrices.,"['Vikramkumar Pudi', 'Anupam Chattopadhyay', 'Thambipillai Srikanthan']",ISIC,2016
138,c,FPGA Based Cyber Security Protocol for Automated Traffic Monitoring Systems: Proposal and Implementation.,"['Anupam Chattopadhyay', 'Vikramkumar Pudi', 'Anubhab Baksi', 'Thambipillai Srikanthan']",ISVLSI,2016
139,c,Robust and low complexity obstacle detection and tracking.,"['Meiqing Wu', 'Chengju Zhou', 'Thambipillai Srikanthan']",ITSC,2016
140,c,Heuristic optimizations for high-speed low-latency online map matching with probabilistic sequence models.,"['George Rosario Jagadeesh', 'Thambipillai Srikanthan']",ITSC,2016
141,c,Exploiting Configuration Dependencies for Rapid Area-efficient Customization of Soft-core Processors.,"['Deshya Wijesundera', 'Alok Prakash', 'Siew Kei Lam', 'Thambipillai Srikanthan']",SCOPES,2016
142,c,Real-time road traffic density estimation using block variance.,"['Kratika Garg', 'Siew Kei Lam', 'Thambipillai Srikanthan', 'Vedika Agarwal']",WACV,2016
143,c,Fast Replica Placement and Update Strategies in Tree Networks.,"['Xu Wang', 'Jigang Wu', 'Guiyuan Jiang', 'Siew Kei Lam', 'Thambipillai Srikanthan']",CCGRID,2015
144,c,"Compute-efficient eye state detection: algorithm, dataset and evaluations.","['Supriya Sathyanarayana', 'Ravi Kumar Satzoda', 'Thambipillai Srikanthan', 'Suchitra Sathyanarayana']",ICDSC,2015
145,c,Rapid estimation of DSPs utilization for efficient high-level synthesis.,"['Yan Lin Aung', 'Siew Kei Lam', 'Thambipillai Srikanthan']",DSP,2015
146,c,Leakage-aware intra-task dynamic voltage scaling technique for energy reduction in real-time embedded systems.,"['Vivek Chaturvedi', 'Basant K. Mohanty', 'Thambipillai Srikanthan']",DSP,2015
147,c,Memory-access aware work-load distribution for peak-temperature reduction of 3D multi-core embedded systems.,"['Basant K. Mohanty', 'Vivek Chaturvedi', 'Vijeta Rathore', 'Thambipillai Srikanthan']",DSP,2015
148,c,Identifying epileptic seizures based on a template-based eyeball detection technique.,"['Supriya Sathyanarayana', 'Ravi Kumar Satzoda', 'Suchitra Sathyanarayana', 'Thambipillai Srikanthan']",ICIP,2015
149,c,Critical-path optimization for efficient hardware realization of lifting and flipping DWTs.,"['Basant K. Mohanty', 'Pramod Kumar Meher', 'Thambipillai Srikanthan']",ISCAS,2015
150,c,Probabilistic Map Matching of Sparse and Noisy Smartphone Location Data.,"['George Rosario Jagadeesh', 'Thambipillai Srikanthan']",ITSC,2015
151,c,Adaptive Window Strategy for High-Speed and Robust KLT Feature Tracker.,"['Nirmala Ramakrishnan', 'Thambipillai Srikanthan', 'Siew Kei Lam', 'Gauri Ravindra Tulsulkar']",PSIVT,2015
152,c,KnapSim - Run-time efficient hardware-software partitioning technique for FPGAs.,"['Kratika Garg', 'Yan Lin Aung', 'Siew Kei Lam', 'Thambipillai Srikanthan']",SoCC,2015
153,c,Soft error mitigation through selection of noninvert implication paths.,"['Bin Zhou', 'Thambipillai Srikanthan', 'Wei Zhang']",AHS,2014
154,c,Automated thresholding for low-complexity corner detection.,"['Nirmala Ramakrishnan', 'Meiqing Wu', 'Siew Kei Lam', 'Thambipillai Srikanthan']",AHS,2014
155,c,A low cost acceleration method for hardware trojan detection based on fan-out cone analysis.,"['Bin Zhou', 'Wei Zhang', 'Thambipillai Srikanthan', 'J. K. J. Teo']",CODES+ISSS,2014
156,c,A Compute-Efficient Algorithm for Robust Eyebrow Detection.,"['Supriya Sathyanarayana', 'Ravi Kumar Satzoda', 'Suchitra Sathyanarayana', 'Thambipillai Srikanthan']",CVPR Workshops,2014
157,c,Area-delay efficient architecture for MP algorithm using reconfigurable inner-product circuits.,"['Pramod Kumar Meher', 'Basant K. Mohanty', 'Thambipillai Srikanthan']",ISCAS,2014
158,c,Mask-based non-maximal suppression with iterative pruning for low-complexity corner detection.,"['Nirmala Ramakrishnan', 'Meiqing Wu', 'Siew Kei Lam', 'Thambipillai Srikanthan']",ISIC,2014
159,c,Vision-based pedestrian tracking system using color and motion cue.,"['Meiqing Wu', 'Siew Kei Lam', 'Thambipillai Srikanthan', 'Tushar Shah']",ISIC,2014
160,c,Reducing computational complexity for face detection.,"['Supriya Sathyanarayana', 'Ravi Kumar Satzoda', 'Suchitra Sathyanarayana', 'Thambipillai Srikanthan']",ISIC,2014
161,c,Robust real-time route inference from sparse vehicle position data.,"['George Rosario Jagadeesh', 'Thambipillai Srikanthan']",ITSC,2014
162,c,Stereo based ROIs generation for detecting pedestrians in close proximity.,"['Meiqing Wu', 'Siew Kei Lam', 'Thambipillai Srikanthan']",ITSC,2014
163,c,Algorithmic Aspects for Bi-Objective Multiple-Choice Hardware/Software Partitioning.,"['Wenjun Shi', 'Jigang Wu', 'Siew Kei Lam', 'Thambipillai Srikanthan']",PAAP,2014
164,c,Thermal-aware task scheduling for peak temperature minimization under periodic constraint for 3D-MPSoCs.,"['Vivek Chaturvedi', 'Amit Kumar Singh', 'Wei Zhang', 'Thambipillai Srikanthan']",RSP,2014
165,c,Modelling communication overhead for accessing local memories in hardware accelerators.,"['Alok Prakash', 'Siew Kei Lam', 'Thambipillai Srikanthan', 'Christopher T. Clarke']",ASAP,2013
166,c,Preprocessing technique for accelerating reconfiguration of degradable VLSI arrays.,"['Yuanbo Zhu', 'Jigang Wu', 'Siew Kei Lam', 'Thambipillai Srikanthan']",ISCAS,2013
167,c,Hardware-Software Codesign of EKF-Based Motor Control for Domain-Specific Reconfigurable Platform.,"['Yan Lin Aung', 'Siew Kei Lam', 'Thambipillai Srikanthan']",ISED,2013
168,c,Real-Time Image Resizing Hardware Accelerator for Object Detection Algorithms.,"['Gaurav Mishra', 'Yan Lin Aung', 'Meiqing Wu', 'Siew Kei Lam', 'Thambipillai Srikanthan']",ISED,2013
169,c,Identifying lane types: A modular approach.,"['Suchitra Suchitra', 'Ravi Kumar Satzoda', 'Thambipillai Srikanthan']",ITSC,2013
170,c,Additive Hough Transform on embedded computing platforms.,"['Shantanu S. Sinha', 'Ravi Kumar Satzoda', 'S. Suchitra', 'Thambipillai Srikanthan']",MWSCAS,2013
171,c,Block-Based Search Space Reduction Technique for Face Detection Using Shoulder and Head Curves.,"['Supriya Sathyanarayana', 'Ravi Kumar Satzoda', 'Suchitra Sathyanarayana', 'Thambipillai Srikanthan']",PSIVT,2013
172,c,Dataflow graph partitioning for high level synthesis.,"['Sharad Sinha', 'Thambipillai Srikanthan']",FPL,2012
173,c,Custom instructions with local memory elements without expensive DMA transfers.,"['Alok Prakash', 'Christopher T. Clarke', 'Thambipillai Srikanthan']",FPL,2012
174,c,Area-time estimation of C-based functions for design space exploration.,"['Yan Lin Aung', 'Siew Kei Lam', 'Thambipillai Srikanthan']",FPT,2012
175,c,Reconfiguration Algorithms for Degradable VLSI Arrays with Switch Faults.,"['Yuanbo Zhu', 'Jigang Wu', 'Siew Kei Lam', 'Thambipillai Srikanthan']",ICPADS,2012
176,c,Exploiting stable features for iris recognition of defocused images.,"['Bo Liu', 'Siew Kei Lam', 'Thambipillai Srikanthan', 'Weiqi Yuan']",ISCAS,2012
177,c,Low-complexity pruning for accelerating corner detection.,"['Meiqing Wu', 'Nirmala Ramakrishnan', 'Siew Kei Lam', 'Thambipillai Srikanthan']",ISCAS,2012
178,c,Robust extraction of lane markings using gradient angle histograms and directional signed edges.,"['Ravi Kumar Satzoda', 'Suchitra Sathyanarayana', 'Thambipillai Srikanthan']",Intelligent Vehicles Symposium,2012
179,c,Detection & classification of arrow markings on roads using signed edge signatures.,"['Suchitra Sathyanarayana', 'Ravi Kumar Satzoda', 'Thambipillai Srikanthan']",Intelligent Vehicles Symposium,2012
180,c,Exploiting FPGA-aware merging of custom instructions for runtime reconfiguration.,"['Siew Kei Lam', 'Thambipillai Srikanthan', 'Christopher T. Clarke']",ReCoSoC,2012
181,c,A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs.,"['Amit Kumar Singh', 'Akash Kumar', 'Thambipillai Srikanthan']",CASES,2011
182,c,A Low-Complexity Speaker-and-Word Recognition Application for Resource-Constrained Devices.,"['George Rosario Dhinesh', 'George Rosario Jagadeesh', 'Thambipillai Srikanthan']",ISED,2011
183,c,A Novel Binding Algorithm to Reduce Critical Path Delay During High Level Synthesis.,"['Sharad Sinha', 'Udit Dhawan', 'Siew Kei Lam', 'Thambipillai Srikanthan']",ISVLSI,2011
184,c,Preprocessing-Based Run-Time Mapping of Applications on NoC-based MPSoCs.,"['Samarth Kaushik', 'Amit Kumar Singh', 'Thambipillai Srikanthan']",ISVLSI,2011
185,c,A Design Space Exploration Methodology for Application Specific MPSoC Design.,"['Amit Kumar Singh', 'Akash Kumar', 'Thambipillai Srikanthan']",ISVLSI,2011
186,c,Communication-Aware Design Space Exploration for Efficient Run-Time MPSoC Management.,"['Amit Kumar Singh', 'Akash Kumar', 'Wu Jigang', 'Thambipillai Srikanthan']",PAAP,2011
187,c,Utilizing Dark Features for Iris Recognition in Less Constrained Environments.,"['Bo Liu', 'Siew Kei Lam', 'Thambipillai Srikanthan', 'Weiqi Yuan']",PAAP,2011
188,c,Run-Time Computation and Communication Aware Mapping Heuristic for NoC-Based Heterogeneous MPSoC Platforms.,"['Samarth Kaushik', 'Amit Kumar Singh', 'Wu Jigang', 'Thambipillai Srikanthan']",PAAP,2011
189,c,Automatic Compilation of C Applications for FPGA-Based Hardware Acceleration.,"['Lieu My Chuong', 'Yan Lin Aung', 'Siew Kei Lam', 'Thambipillai Srikanthan', 'Chai-Soon Lim']",PAAP,2011
190,c,Computation and communication aware run-time mapping for NoC-based MPSoC platforms.,"['Samarth Kaushik', 'Amit Kumar Singh', 'Thambipillai Srikanthan']",SoCC,2011
191,c,Instruction set customization for area-constrained FPGA designs.,"['Alok Prakash', 'Siew Kei Lam', 'Christopher T. Clarke', 'Thambipillai Srikanthan']",SoCC,2011
192,c,Compiler-assisted technique for rapid performance estimation of FPGA-based processors.,"['Yan Lin Aung', 'Siew Kei Lam', 'Thambipillai Srikanthan']",SoCC,2011
193,c,Algorithm for Time-dependent Shortest Safe Path on Transportation Networks.,"['Jigang Wu', 'Song Jin', 'Haikun Ji', 'Thambipillai Srikanthan']",ICCS,2011
194,c,Hierarchical Loop Partitioning for Rapid Generation of Runtime Configurations.,"['Siew Kei Lam', 'Yun Deng', 'Jian Hu', 'Xilong Zhou', 'Thambipillai Srikanthan']",ARC,2010
195,c,Architecture-Aware Custom Instruction Generation for Reconfigurable Processors.,"['Alok Prakash', 'Siew Kei Lam', 'Amit Kumar Singh', 'Thambipillai Srikanthan']",ARC,2010
196,c,Accelerating shortest path computations in hardware.,"['Siew Kei Lam', 'Thambipillai Srikanthan']",CASE,2010
197,c,Mapping real-life applications on run-time reconfigurable NoC-based MPSoC on FPGA.,"['Amit Kumar Singh', 'Akash Kumar', 'Thambipillai Srikanthan', 'Yajun Ha']",FPT,2010
198,c,Performance estimation framework for FPGA-based processors.,"['Yan Lin Aung', 'Siew Kei Lam', 'Thambipillai Srikanthan']",FPT,2010
199,c,An efficient edge and corner detector.,"['Song Yang', 'Siew Kei Lam', 'Thambipillai Srikanthan']",ICARCV,2010
200,c,A Novel Approach for Multilevel Fixed Outline Floorplanning.,"['Baofang Chang', 'Wu Jigang', 'Thambipillai Srikanthan', 'Lian Li']",PAAP,2010
201,c,Run-time mapping of multiple communicating tasks on MPSoC platforms.,"['Amit Kumar Singh', 'Wu Jigang', 'Akash Kumar', 'Thambipillai Srikanthan']",ICCS,2010
202,c,Efficient Approximate Algorithm for Hardware/Software Partitioning.,"['Wu Jigang', 'Ting Lei', 'Thambipillai Srikanthan']",ACIS-ICIS,2009
203,c,Efficient Heuristic Algorithm for Rapid Custom-Instruction Selection.,"['Tao Li', 'Wu Jigang', 'Siew Kei Lam', 'Thambipillai Srikanthan', 'Xicheng Lu']",ACIS-ICIS,2009
204,c,A Hybrid Branch-and-Bound Strategy for Hardware/Software Partitioning.,"['Wu Jigang', 'Baofang Chang', 'Thambipillai Srikanthan']",ACIS-ICIS,2009
205,c,A Parallel Paths Communication Technique for Energy Efficient Wireless Sensor Networks.,"['Balasaravanan Venugopal', 'Gayathri Venkataraman', 'Thambipillai Srikanthan']",ADHOCNETS,2009
206,c,Mapping Algorithms for NoC-Based Heterogeneous MPSoC Platforms.,"['Amit Kumar Singh', 'Wu Jigang', 'Alok Prakash', 'Thambipillai Srikanthan']",DSD,2009
207,c,Rapid design exploration framework for application-aware customization of soft core processors.,"['Alok Prakash', 'Siew Kei Lam', 'Amit Kumar Singh', 'Thambipillai Srikanthan']",FPL,2009
208,c,Gradient angle histograms for efficient linear Hough transform.,"['Ravi Kumar Satzoda', 'Suchitra Sathyanarayana', 'Thambipillai Srikanthan']",ICIP,2009
209,c,Techniques for Area-time Efficient Image Rotation.,"['Ravi Kumar Satzoda', 'Suchitra Sathyanarayana', 'Thambipillai Srikanthan']",ISCAS,2009
210,c,Modeling RTOS Components for Instruction Cache Hit Rate Estimation.,"['Santanu Kumar Dash', 'Thambipillai Srikanthan']",ISCAS,2009
211,c,Efficient Heuristics for Minimizing Communication Overhead in NoC-based Heterogeneous MPSoC Platforms.,"['Amit Kumar Singh', 'Wu Jigang', 'Alok Prakash', 'Thambipillai Srikanthan']",IEEE International Workshop on Rapid System Prototyping,2009
212,c,Area-Time Estimation of Controller for Porting C-Based Functions onto FPGA.,"['Lieu My Chuong', 'Siew Kei Lam', 'Thambipillai Srikanthan']",IEEE International Workshop on Rapid System Prototyping,2009
213,c,Instruction Cache Tuning for Embedded Multitasking Applications.,"['Santanu Kumar Dash', 'Thambipillai Srikanthan']",IEEE International Workshop on Rapid System Prototyping,2009
214,c,Rapid estimation of instruction cache hit rates using loop profiling.,"['Santanu Kumar Dash', 'Thambipillai Srikanthan']",ASAP,2008
215,c,A Short Course on Implementing FPGA Based Digital Systems.,"['George Rosario Jagadeesh', 'Siew Kei Lam', 'Thambipillai Srikanthan']",ICPADS,2008
216,c,Performance Estimation: IPC.,"['Abhijit Ray', 'Wu Jigang', 'Thambipillai Srikanthan']",ICYCS,2008
217,c,Finding minimum interconnect sub-arrays in reconfigurable VLSI arrays.,"['Wu Jigang', 'Thambipillai Srikanthan', 'Kai Wang']",ISCAS,2008
218,c,A temperature-aware virtual submesh allocation scheme for noc-based manycore chips.,"['Xiongfei Liao', 'Wu Jigang', 'Thambipillai Srikanthan']",SPAA,2008
219,c,Estimating Area Costs of Custom Instructions for FPGA-based Reconfigurable Processors.,"['Siew Kei Lam', 'Thambipillai Srikanthan']",ASAP,2007
220,c,Temperature-Aware Submesh Allocation Scheme for Heat Balancing on Chip-Multiprocessors.,"['Xiongfei Liao', 'Wu Jigang', 'Thambipillai Srikanthan']",ASAP,2007
221,c,Reconfigurable Frame Parser Design for Multi-Radio Support on Asynchronous Microprocessor Cores.,"['Dipnarayan Guha', 'Thambipillai Srikanthan']",ICCTA,2007
222,c,Unified Cordic Based Processor for Image Processing.,"['Suchitra Sathyanarayana', 'Ravi Kumar Satzoda', 'Srikanthan Thambipillai']",DSP,2007
223,c,Real Time Tracking of Camera Motion Through Cylindrical Passages.,"['Suchitra Sathyanarayana', 'Srikanthan Thambipillai', 'Christopher T. Clarke']",DSP,2007
224,c,Improved Spectral Subtraction Technique for Text-Independent Speaker Verification.,"['Ashish Panda', 'Neha Tripathi', 'Thambipillai Srikanthan']",DSP,2007
225,c,An Embedded Systems graduate education for Singapore.,"['Ian McLoughlin', 'Douglas L. Maskell', 'Thambipillai Srikanthan', 'Wooi-Boon Goh']",ICPADS,2007
226,c,A Cluster-Based Approach to Fault Detection and Recovery in Wireless Sensor Networks.,"['Gayathri Venkataraman', 'Sabu Emmanuel', 'Srikanthan Thambipillai']",ISWCS,2007
227,c,One-dimensional Search Algorithms for Hardware/Software Partitioning.,"['Wu Jigang', 'Thambipillai Srikanthan', 'Guang Chen']",MEMOCODE,2007
228,c,New Reconfiguration Algorithm for Degradable VLSI Arrays.,"['Wu Jigang', 'Thambipillai Srikanthan', 'Xiaodong Wang']",APCCAS,2006
229,c,Unified Signed-Digit Number Adder for RSA and ECC Public-key Cryptosystems.,"['Yi Wang', 'Douglas L. Maskell', 'Jussipekka Leiwo', 'Thambipillai Srikanthan']",APCCAS,2006
230,c,An Efficient Algorithm for DPA-resistent RSA.,"['Yi Wang', 'Jussipekka Leiwo', 'Thambipillai Srikanthan', 'Luo Jianwen']",APCCAS,2006
231,c,Efficient Algorithms for Hardware/Software Partitioning to Minimize Hardware Area.,"['Wu Jigang', 'Thambipillai Srikanthan']",APCCAS,2006
232,c,Energy Efficient Cache Tuning with Performance Bound.,"['Leipo Yan', 'Siew Kei Lam', 'Thambipillai Srikanthan', 'Wu Jigang']",DELTA,2006
233,c,Modeling Arbitrator Delay-Area Dependencies in Customizable Instruction Set Processors.,"['Siew Kei Lam', 'Mohammed Shoaib', 'Thambipillai Srikanthan']",DELTA,2006
234,c,Efficient algorithm for functional scheduling in hardware/software co-design.,"['Wu Jigang', 'Thambipillai Srikanthan', 'Tao Jiao']",FPT,2006
235,c,Efficient management of custom instructions for run-time reconfigurable instruction set processors.,"['Siew Kei Lam', 'Bharathi N. Krishnan', 'Thambipillai Srikanthan']",FPT,2006
236,c,Low Area-time Complexity Averaging Scheme for Thumbnail Generation.,"['Ravi Kumar Satzoda', 'Suchitra Sathyanarayana', 'Thambipillai Srikanthan']",ICARCV,2006
237,c,Profile Directed Instruction Cache Tuning for Embedded Systems.,"['Kugan Vivekanandarajah', 'Thambipillai Srikanthan', 'Christopher T. Clarke']",ISVLSI,2006
238,c,FPGA based DPA-resistant Unified Architecture for Signcryption.,"['Yi Wang', 'Jussipekka Leiwo', 'Thambipillai Srikanthan', 'Yu Yu']",ITNG,2006
239,c,Area and delay estimation for FPGA implementation of coarse-grained reconfigurable architectures.,"['Leipo Yan', 'Thambipillai Srikanthan', 'Niu Gang']",LCTES,2006
240,c,Morphable Structures for Reconfigurable Instruction Set Processors.,"['Siew Kei Lam', 'Yun Deng', 'Thambipillai Srikanthan']",Asia-Pacific Computer Systems Architecture Conference,2005
241,c,Minimizing Power in Hardware/Software Partitioning.,"['Wu Jigang', 'Thambipillai Srikanthan', 'Chengbin Yan']",Asia-Pacific Computer Systems Architecture Conference,2005
242,c,Efficient Techniques and Hardware Analysis for Mesh-Connected Processors.,"['Wu Jigang', 'Thambipillai Srikanthan', 'Heiko Schröder']",ICA3PP,2005
243,c,A new formulation of fast diminished-one multioperand modulo 2,"['Bin Cao', 'Chip-Hong Chang', 'Thambipillai Srikanthan']",ISCAS (1),2005
244,c,A new design method to modulo 2,"['Bin Cao', 'Thambipillai Srikanthan', 'Chip-Hong Chang']",ISCAS (1),2005
245,c,Efficient high radix modular multiplication for high-speed computing in re-configurable hardware [cryptographic applications].,"['Yi Wang', 'Jussipekka Leiwo', 'Thambipillai Srikanthan']",ISCAS (2),2005
246,c,A configurable dual moduli multi-operand modulo adder.,"['Chip-Hong Chang', 'Shibu Menon', 'Bin Cao', 'Thambipillai Srikanthan']",ISCAS (2),2005
247,c,Elimination of sign precomputation in flat CORDIC.,"['Suchitra Sathyanarayana', 'S. Sukthankar', 'Thambipillai Srikanthan', 'Christopher T. Clarke']",ISCAS (4),2005
248,c,DASCA: A Degree and Size based Clustering Approach for Wireless Sensor Networks.,"['Gayathri Venkataraman', 'Sabu Emmanuel', 'Srikanthan Thambipillai']",ISWCS,2005
249,c,Practical Techniques for Performance Estimation of Processors.,"['Abhijit Ray', 'Thambipillai Srikanthan', 'Wu Jigang']",IWSOC,2005
250,c,Custom Instruction Filter Cache Synthesis for Low-Power Embedded Systems.,"['Kugan Vivekanandarajah', 'Thambipillai Srikanthan']",IEEE International Workshop on Rapid System Prototyping,2005
251,c,Finding High Performance Solution in Reconfigurable Mesh-Connected VLSI Arrays.,"['Wu Jigang', 'Thambipillai Srikanthan']",Asia-Pacific Computer Systems Architecture Conference,2004
252,c,Decode filter cache for energy efficient instruction cache hierarchy in super scalar architectures.,"['Kugan Vivekanandarajah', 'Thambipillai Srikanthan', 'Saurav Bhattacharyya']",ASP-DAC,2004
253,c,Dynamic Filter Cache for Low Power Instruction Memory Hierarchy.,"['Kugan Vivekanandarajah', 'Thambipillai Srikanthan', 'Saurav Bhattacharyya']",DSD,2004
254,c,RTOS acceleration on soft-core processors using instruction set customization.,"['Jin Zhenyu', 'Mohit Sindhwani', 'Thambipillai Srikanthan']",FPT,2004
255,c,Knapsack Model and Algorithm for HW/SW Partitioning Problem.,"['Abhijit Ray', 'Wu Jigang', 'Thambipillai Srikanthan']",International Conference on Computational Science,2004
256,c,High-throughput image rotation using sign-prediction based redundant cordic algorithm.,"['Suchitra Sathyanarayana', 'Siew Kei Lam', 'Thambipillai Srikanthan']",ICIP,2004
257,c,Design of residue-to-binary converter for a new 5-moduli superset residue number system.,"['Bin Cao', 'Thambipillai Srikanthan', 'Chip-Hong Chang']",ISCAS (2),2004
258,c,Fast reconfiguring mesh-connected VLSI arrays.,"['Wu Jigang', 'Thambipillai Srikanthan']",ISCAS (2),2004
259,c,A novel distributed cluster maintenance technique for high mobility ad-hoc networks.,"['Gayathri Venkataraman', 'Sabu Emmanuel', 'Srikanthan Thambipillai']",ISWCS,2004
260,c,Static Pattern Predictor (SPP) Based Low Power Instruction Cache Design.,"['Kugan Vivekanandarajah', 'Thambipillai Srikanthan', 'Christopher T. Clarke', 'Saurav Bhattacharyya']",Embedded Systems and Applications,2003
261,c,Low-Power Transform-Domain Coding by Separable Two-Dimensional Hartley-Like Transform.,"['Pramod Kumar Meher', 'Thambipillai Srikanthan', 'M. Mahesh Kumar', 'S. Arunkumar']",Embedded Systems and Applications,2003
262,c,A Low Power Algorithm for Reconfigurable VLSI/WSI Arrays.,"['Wu Jigang', 'Thambipillai Srikanthan', 'Chandni R. Patel']",Embedded Systems and Applications,2003
263,c,Vector quantization techniques for GMM based speaker verification.,"['Gurmeet Singh', 'Ashish Panda', 'Saurav Bhattacharyya', 'Thambipillai Srikanthan']",ICASSP (2),2003
264,c,An adaptive initialization technique for color quantization by self organizing feature map.,"['Chip-Hong Chang', 'Rui Xiao', 'Thambipillai Srikanthan']",ICASSP (3),2003
265,c,On the Reconfiguration Algorithm for Fault-Tolerant VLSI Arrays.,"['Wu Jigang', 'Thambipillai Srikanthan']",International Conference on Computational Science,2003
266,c,Implementing Otsu's thresholding process using area-time efficient logarithmic approximation unit.,"['Hui Tian', 'Siew Kei Lam', 'Thambipillai Srikanthan']",ISCAS (4),2003
267,c,Low cost logarithmic techniques for high-precision computations.,"['Siew Kei Lam', 'Devendra K. Chaudhaiy', 'Thambipillai Srikanthan']",ISCAS (5),2003
268,c,Architectural design and analysis toolbox to implement shortest path algorithms in hardware.,"['K. H. Quek', 'Siew Kei Lam', 'N. K. Agrawal', 'Thambipillai Srikanthan']",ISCAS (3),2003
269,c,Design of a high speed reverse converter for a new 4-moduli set residue number system.,"['Bin Cao', 'Thambipillai Srikanthan', 'Chip-Hong Chang']",ISCAS (4),2003
270,c,New efficient residue-to-binary converters for 4-moduli set {2,"['Bin Cao', 'Chip-Hong Chang', 'Thambipillai Srikanthan']",ISCAS (4),2003
271,c,Partial rerouting algorithm for reconfigurable VLSI arrays.,"['Wu Jigang', 'Thambipillai Srikanthan']",ISCAS (5),2003
272,c,Incorporating Pattern Prediction Technique for Energy Efficient Filter Cache Design.,"['Kugan Vivekanandarajah', 'Thambipillai Srikanthan', 'Saurav Bhattacharyya', 'Prasanna Venkatesh Kannan']",IWSOC,2003
273,c,A Run-time Reconfiguration Algorithm for VLSI Arrays.,"['Wu Jigang', 'Thambipillai Srikanthan']",VLSI Design,2003
274,c,A MSB-biased self-organizing feature map for still color image compression.,"['Chip-Hong Chang', 'Rui Xiao', 'Thambipillai Srikanthan']",APCCAS (2),2002
275,c,Fuzzy-ART based image compression for hardware implementation.,"['C. S. Lim', 'Thambipillai Srikanthan', 'Vijayan K. Asari', 'Siew Kei Lam']",APCCAS (2),2002
276,c,Incorporating area-time flexibility to a binary signed-digit adder.,"['Siew Kei Lam', 'Thambipillai Srikanthan', 'Nitin Goyal', 'Neeraj Tyagi']",APCCAS (1),2002
277,c,An efficient architecture for adaptive progressive thresholding.,"['Hui Tian', 'Siew Kei Lam', 'Thambipillai Srikanthan', 'Chip-Hong Chang']",APCCAS (1),2002
278,c,New Architecture and Algorithms for Degradable VLSI/WSI Arrays.,"['Wu Jigang', 'Heiko Schröder', 'Thambipillai Srikanthan']",COCOON,2002
279,c,On the Initialization and Training Methods for Kohonen Self-Organizing Feature Maps in Color Image Quantization.,"['Rui Xiao', 'Chip-Hong Chang', 'Thambipillai Srikanthan']",DELTA,2002
280,c,Multiple sequence families with efficient hardware architecture for use in spread spectrum watermarking.,"['C. S. Lim', 'Saman S. Abeysekera', 'Thambipillai Srikanthan', 'S. K. Amarasinghe']",ISCAS (1),2002
281,c,A Hardware Efficient Technique for Rapid Lumen Segmentation from Endoscopic Images.,"['Hui Tian', 'Thambipillai Srikanthan', 'Vijayan K. Asari']",JCIS,2002
282,c,Load Sharing in Large Scale Distributed Systems: A Novel Approach.,"['Gurdeep S. Hura', 'Sheeja Mohan', 'Thambipillai Srikanthan']",PDPTA,2002
283,c,Study on the Effect of Object to Camera Distance on Polynomial Expansion Coefficients in Barrel Distortion Correction.,"['Hui Tian', 'Thambipillai Srikanthan', 'Vijayan K. Asari', 'Siew Kei Lam']",SSIAI,2002
284,c,A Recursive Otsu-Iris Filter Technique for High-Speed Detection of Lumen Region from Endoscopic Images.,"['Hui Tian', 'Thambipillai Srikanthan', 'Vijayan K. Asari']",AIPR,2001
285,c,A High Speed Flat CORDIC Based Neuron with Multi-Level Activation Function for Robust Pattern Recognition.,"['Bimal Gisutham', 'Thambipillai Srikanthan', 'Vijayan K. Asari']",CAMP,2000
286,c,A Robust Parallel Architecture for Adaptive Color Quantization.,"['Babu Mailachalam', 'Thambipillai Srikanthan']",ITCC,2000
287,c,A Reverse Converter for the 4-moduli Superset {2,"['M. Bhardwaj', 'Thambipillai Srikanthan', 'Christopher T. Clarke']",IEEE Symposium on Computer Arithmetic,1999
288,c,VLSI Costs of Arithmetic Parallelism: A Residue Reverse Conversion Perspectiv.,"['M. Bhardwaj', 'Thambipillai Srikanthan', 'Christopher T. Clarke']",IEEE Symposium on Computer Arithmetic,1999
289,c,LSP parameter interpretation for speech classification.,"['Ian Vince McLoughlin', 'Srikanthan Thambipillai']",ICECS,1999
290,c,New area efficient residue-to-weighted number system converters.,"['Jimson Mathew', 'D. Radhakrishnan', 'Thambipillai Srikanthan']",ICECS,1999
291,c,"Residue-to-binary arithmetic converter for moduli set {2n -1, 2n, 2n+1, 2n+1 -1}.","['Jimson Mathew', 'D. Radhakrishnan', 'Thambipillai Srikanthan']",NSIP,1999
292,c,An Object Oriented GUI for Clustering Technique Based Network Simulations.,"['Thambipillai Srikanthan', 'Gurdeep S. Hura', 'Chia Cher Yong']",ESM,1998
293,c,Designing efficient residue arithmetic based VLSI correlators.,"['Aniruddha A. Deodhar', 'Manish Bhardwaj', 'Christopher T. Clarke', 'Thambipillai Srikanthan']",ICASSP,1998
294,e,"Advances in Computer Systems Architecture, 10th Asia-Pacific Conference, ACSAC 2005, Singapore, October 24-26, 2005, Proceedings.","['Thambipillai Srikanthan', 'Jingling Xue', 'Chip-Hong Chang']",Lecture Notes in Computer Science,2005
