 
****************************************
Report : timing
        -path end
        -delay max
        -max_paths 100
        -sort_by slack
Design : cmem
Version: U-2022.12-SP7
Date   : Sun Nov 24 20:10:30 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
SRAM_CORE/A[0] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/A[1] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/A[2] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/A[3] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/A[4] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/A[5] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/A[6] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/A[7] (RF1SHD)             1.61 r            8.81         7.20
Q0[19] (out)                       11.93 r           19.89         7.96
Q0[18] (out)                       11.93 r           19.89         7.96
Q0[17] (out)                       11.93 r           19.89         7.96
Q0[16] (out)                       11.93 r           19.89         7.96
Q0[15] (out)                       11.93 r           19.89         7.96
Q0[14] (out)                       11.93 r           19.89         7.96
Q0[13] (out)                       11.93 r           19.89         7.96
Q0[12] (out)                       11.93 r           19.89         7.96
Q0[11] (out)                       11.93 r           19.89         7.96
Q0[10] (out)                       11.93 r           19.89         7.96
Q0[9] (out)                        11.93 r           19.89         7.96
Q0[8] (out)                        11.93 r           19.89         7.96
Q0[7] (out)                        11.93 r           19.89         7.96
Q0[6] (out)                        11.93 r           19.89         7.96
Q0[5] (out)                        11.93 r           19.89         7.96
Q0[4] (out)                        11.93 r           19.89         7.96
Q0[3] (out)                        11.93 r           19.89         7.96
Q0[2] (out)                        11.93 r           19.89         7.96
Q0[1] (out)                        11.93 r           19.89         7.96
Q0[0] (out)                        11.93 r           19.89         7.96
SRAM_CORE/WEN (RF1SHD)              0.91 f            9.20         8.29
SRAM_CORE/D[0] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[10] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[11] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[12] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[13] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[14] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[15] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[16] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[17] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[18] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[19] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[1] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[2] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[3] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[4] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[5] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[6] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[7] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[8] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[9] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/CEN (RF1SHD)              0.34 f            9.23         8.89
DI_reg[19]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[18]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[17]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[16]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[15]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[14]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[13]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[12]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[11]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[10]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[9]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[8]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[7]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[6]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[5]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[4]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[3]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[2]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[1]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[0]/D (DFFQX1TS)              0.11 f           19.69        19.58
CADDRI_reg[7]/D (DFFQX1TS)          0.11 f           19.69        19.58
CADDRI_reg[6]/D (DFFQX1TS)          0.11 f           19.69        19.58
CADDRI_reg[5]/D (DFFQX1TS)          0.11 f           19.69        19.58
CADDRI_reg[4]/D (DFFQX1TS)          0.11 f           19.69        19.58
CADDRI_reg[3]/D (DFFQX1TS)          0.11 f           19.69        19.58
CADDRI_reg[2]/D (DFFQX1TS)          0.11 f           19.69        19.58
CADDRI_reg[1]/D (DFFQX1TS)          0.11 f           19.69        19.58
CADDRI_reg[0]/D (DFFQX1TS)          0.11 f           19.69        19.58
AI_reg[7]/D (DFFQX1TS)              0.11 f           19.69        19.58
AI_reg[6]/D (DFFQX1TS)              0.11 f           19.69        19.58
AI_reg[5]/D (DFFQX1TS)              0.11 f           19.69        19.58
AI_reg[4]/D (DFFQX1TS)              0.11 f           19.69        19.58
AI_reg[3]/D (DFFQX1TS)              0.11 f           19.69        19.58
AI_reg[2]/D (DFFQX1TS)              0.11 f           19.69        19.58
AI_reg[1]/D (DFFQX1TS)              0.11 f           19.69        19.58
AI_reg[0]/D (DFFQX1TS)              0.11 f           19.69        19.58

1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
        -sort_by slack
Design : cmem
Version: U-2022.12-SP7
Date   : Sun Nov 24 20:10:30 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U16/Y (INVX2TS)                          0.10       1.15 r
  U20/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[0] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U15/Y (INVX2TS)                          0.10       1.15 r
  U23/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[1] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U15/Y (INVX2TS)                          0.10       1.15 r
  U18/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[2] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U16/Y (INVX2TS)                          0.10       1.15 r
  U19/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[3] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U15/Y (INVX2TS)                          0.10       1.15 r
  U21/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[4] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U16/Y (INVX2TS)                          0.10       1.15 r
  U22/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[5] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U16/Y (INVX2TS)                          0.10       1.15 r
  U24/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[6] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U15/Y (INVX2TS)                          0.10       1.15 r
  U17/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[7] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[19] (RF1SHD)                 1.93      11.93 r
  Q0[19] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[18] (RF1SHD)                 1.93      11.93 r
  Q0[18] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[17] (RF1SHD)                 1.93      11.93 r
  Q0[17] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[16] (RF1SHD)                 1.93      11.93 r
  Q0[16] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[15] (RF1SHD)                 1.93      11.93 r
  Q0[15] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[14] (RF1SHD)                 1.93      11.93 r
  Q0[14] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[13] (RF1SHD)                 1.93      11.93 r
  Q0[13] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[12] (RF1SHD)                 1.93      11.93 r
  Q0[12] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[11] (RF1SHD)                 1.93      11.93 r
  Q0[11] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[10] (RF1SHD)                 1.93      11.93 r
  Q0[10] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[9] (RF1SHD)                  1.93      11.93 r
  Q0[9] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[8] (RF1SHD)                  1.93      11.93 r
  Q0[8] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[7] (RF1SHD)                  1.93      11.93 r
  Q0[7] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[6] (RF1SHD)                  1.93      11.93 r
  Q0[6] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[5] (RF1SHD)                  1.93      11.93 r
  Q0[5] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[4] (RF1SHD)                  1.93      11.93 r
  Q0[4] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[3] (RF1SHD)                  1.93      11.93 r
  Q0[3] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[2] (RF1SHD)                  1.93      11.93 r
  Q0[2] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[1] (RF1SHD)                  1.93      11.93 r
  Q0[1] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[0] (RF1SHD)                  1.93      11.93 r
  Q0[0] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  output external delay                   -0.10      19.89
  data required time                                 19.89
  -----------------------------------------------------------
  data required time                                 19.89
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                         7.96


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CEN (in)                                 0.01       0.11 f
  U26/Y (CLKBUFX2TS)                       0.22       0.34 f
  U14/Y (OR2X1TS)                          0.58       0.91 f
  SRAM_CORE/WEN (RF1SHD)                   0.00       0.91 f
  data arrival time                                   0.91

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.79       9.20
  data required time                                  9.20
  -----------------------------------------------------------
  data required time                                  9.20
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (MET)                                         8.29


  Startpoint: DI_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[0]/CK (DFFQX1TS)                  0.00       0.00 r
  DI_reg[0]/Q (DFFQX1TS)                   0.70       0.70 f
  SRAM_CORE/D[0] (RF1SHD)                  0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[10]/CK (DFFQX1TS)                 0.00       0.00 r
  DI_reg[10]/Q (DFFQX1TS)                  0.70       0.70 f
  SRAM_CORE/D[10] (RF1SHD)                 0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[11] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[11]/CK (DFFQX1TS)                 0.00       0.00 r
  DI_reg[11]/Q (DFFQX1TS)                  0.70       0.70 f
  SRAM_CORE/D[11] (RF1SHD)                 0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[12] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[12]/CK (DFFQX1TS)                 0.00       0.00 r
  DI_reg[12]/Q (DFFQX1TS)                  0.70       0.70 f
  SRAM_CORE/D[12] (RF1SHD)                 0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[13] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[13]/CK (DFFQX1TS)                 0.00       0.00 r
  DI_reg[13]/Q (DFFQX1TS)                  0.70       0.70 f
  SRAM_CORE/D[13] (RF1SHD)                 0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[14] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[14]/CK (DFFQX1TS)                 0.00       0.00 r
  DI_reg[14]/Q (DFFQX1TS)                  0.70       0.70 f
  SRAM_CORE/D[14] (RF1SHD)                 0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[15] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[15]/CK (DFFQX1TS)                 0.00       0.00 r
  DI_reg[15]/Q (DFFQX1TS)                  0.70       0.70 f
  SRAM_CORE/D[15] (RF1SHD)                 0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[16] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[16]/CK (DFFQX1TS)                 0.00       0.00 r
  DI_reg[16]/Q (DFFQX1TS)                  0.70       0.70 f
  SRAM_CORE/D[16] (RF1SHD)                 0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[17]/CK (DFFQX1TS)                 0.00       0.00 r
  DI_reg[17]/Q (DFFQX1TS)                  0.70       0.70 f
  SRAM_CORE/D[17] (RF1SHD)                 0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[18] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[18]/CK (DFFQX1TS)                 0.00       0.00 r
  DI_reg[18]/Q (DFFQX1TS)                  0.70       0.70 f
  SRAM_CORE/D[18] (RF1SHD)                 0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[19]/CK (DFFQX1TS)                 0.00       0.00 r
  DI_reg[19]/Q (DFFQX1TS)                  0.70       0.70 f
  SRAM_CORE/D[19] (RF1SHD)                 0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[1]/CK (DFFQX1TS)                  0.00       0.00 r
  DI_reg[1]/Q (DFFQX1TS)                   0.70       0.70 f
  SRAM_CORE/D[1] (RF1SHD)                  0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[2]/CK (DFFQX1TS)                  0.00       0.00 r
  DI_reg[2]/Q (DFFQX1TS)                   0.70       0.70 f
  SRAM_CORE/D[2] (RF1SHD)                  0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[3]/CK (DFFQX1TS)                  0.00       0.00 r
  DI_reg[3]/Q (DFFQX1TS)                   0.70       0.70 f
  SRAM_CORE/D[3] (RF1SHD)                  0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[4]/CK (DFFQX1TS)                  0.00       0.00 r
  DI_reg[4]/Q (DFFQX1TS)                   0.70       0.70 f
  SRAM_CORE/D[4] (RF1SHD)                  0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[5]/CK (DFFQX1TS)                  0.00       0.00 r
  DI_reg[5]/Q (DFFQX1TS)                   0.70       0.70 f
  SRAM_CORE/D[5] (RF1SHD)                  0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[6]/CK (DFFQX1TS)                  0.00       0.00 r
  DI_reg[6]/Q (DFFQX1TS)                   0.70       0.70 f
  SRAM_CORE/D[6] (RF1SHD)                  0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[7]/CK (DFFQX1TS)                  0.00       0.00 r
  DI_reg[7]/Q (DFFQX1TS)                   0.70       0.70 f
  SRAM_CORE/D[7] (RF1SHD)                  0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[8] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[8]/CK (DFFQX1TS)                  0.00       0.00 r
  DI_reg[8]/Q (DFFQX1TS)                   0.70       0.70 f
  SRAM_CORE/D[8] (RF1SHD)                  0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: DI_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DI_reg[9]/CK (DFFQX1TS)                  0.00       0.00 r
  DI_reg[9]/Q (DFFQX1TS)                   0.70       0.70 f
  SRAM_CORE/D[9] (RF1SHD)                  0.00       0.70 f
  data arrival time                                   0.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.43       9.56
  data required time                                  9.56
  -----------------------------------------------------------
  data required time                                  9.56
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         8.86


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CEN (in)                                 0.01       0.11 f
  U26/Y (CLKBUFX2TS)                       0.22       0.34 f
  SRAM_CORE/CEN (RF1SHD)                   0.00       0.34 f
  data arrival time                                   0.34

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -0.76       9.23
  data required time                                  9.23
  -----------------------------------------------------------
  data required time                                  9.23
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         8.89


  Startpoint: D[19] (input port clocked by clk)
  Endpoint: DI_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[19] (in)                               0.01       0.11 f
  DI_reg[19]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[19]/CK (DFFQX1TS)                 0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[18] (input port clocked by clk)
  Endpoint: DI_reg[18] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[18] (in)                               0.01       0.11 f
  DI_reg[18]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[18]/CK (DFFQX1TS)                 0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[17] (input port clocked by clk)
  Endpoint: DI_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[17] (in)                               0.01       0.11 f
  DI_reg[17]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[17]/CK (DFFQX1TS)                 0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[16] (input port clocked by clk)
  Endpoint: DI_reg[16] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[16] (in)                               0.01       0.11 f
  DI_reg[16]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[16]/CK (DFFQX1TS)                 0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[15] (input port clocked by clk)
  Endpoint: DI_reg[15] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[15] (in)                               0.01       0.11 f
  DI_reg[15]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[15]/CK (DFFQX1TS)                 0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[14] (input port clocked by clk)
  Endpoint: DI_reg[14] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[14] (in)                               0.01       0.11 f
  DI_reg[14]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[14]/CK (DFFQX1TS)                 0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[13] (input port clocked by clk)
  Endpoint: DI_reg[13] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[13] (in)                               0.01       0.11 f
  DI_reg[13]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[13]/CK (DFFQX1TS)                 0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[12] (input port clocked by clk)
  Endpoint: DI_reg[12] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[12] (in)                               0.01       0.11 f
  DI_reg[12]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[12]/CK (DFFQX1TS)                 0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[11] (input port clocked by clk)
  Endpoint: DI_reg[11] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[11] (in)                               0.01       0.11 f
  DI_reg[11]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[11]/CK (DFFQX1TS)                 0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[10] (input port clocked by clk)
  Endpoint: DI_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[10] (in)                               0.01       0.11 f
  DI_reg[10]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[10]/CK (DFFQX1TS)                 0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[9] (input port clocked by clk)
  Endpoint: DI_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[9] (in)                                0.01       0.11 f
  DI_reg[9]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[9]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[8] (input port clocked by clk)
  Endpoint: DI_reg[8] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[8] (in)                                0.01       0.11 f
  DI_reg[8]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[8]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: DI_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[7] (in)                                0.01       0.11 f
  DI_reg[7]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[7]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: DI_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[6] (in)                                0.01       0.11 f
  DI_reg[6]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[6]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: DI_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[5] (in)                                0.01       0.11 f
  DI_reg[5]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[5]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: DI_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[4] (in)                                0.01       0.11 f
  DI_reg[4]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[4]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: DI_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[3] (in)                                0.01       0.11 f
  DI_reg[3]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[3]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: DI_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[2] (in)                                0.01       0.11 f
  DI_reg[2]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[2]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: DI_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[1] (in)                                0.01       0.11 f
  DI_reg[1]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[1]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: DI_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[0] (in)                                0.01       0.11 f
  DI_reg[0]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  DI_reg[0]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: CADDR[7] (input port clocked by clk)
  Endpoint: CADDRI_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[7] (in)                            0.01       0.11 f
  CADDRI_reg[7]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  CADDRI_reg[7]/CK (DFFQX1TS)              0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: CADDR[6] (input port clocked by clk)
  Endpoint: CADDRI_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[6] (in)                            0.01       0.11 f
  CADDRI_reg[6]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  CADDRI_reg[6]/CK (DFFQX1TS)              0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: CADDR[5] (input port clocked by clk)
  Endpoint: CADDRI_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[5] (in)                            0.01       0.11 f
  CADDRI_reg[5]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  CADDRI_reg[5]/CK (DFFQX1TS)              0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: CADDR[4] (input port clocked by clk)
  Endpoint: CADDRI_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[4] (in)                            0.01       0.11 f
  CADDRI_reg[4]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  CADDRI_reg[4]/CK (DFFQX1TS)              0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: CADDR[3] (input port clocked by clk)
  Endpoint: CADDRI_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[3] (in)                            0.01       0.11 f
  CADDRI_reg[3]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  CADDRI_reg[3]/CK (DFFQX1TS)              0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: CADDR[2] (input port clocked by clk)
  Endpoint: CADDRI_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[2] (in)                            0.01       0.11 f
  CADDRI_reg[2]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  CADDRI_reg[2]/CK (DFFQX1TS)              0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: CADDR[1] (input port clocked by clk)
  Endpoint: CADDRI_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[1] (in)                            0.01       0.11 f
  CADDRI_reg[1]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  CADDRI_reg[1]/CK (DFFQX1TS)              0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: CADDR[0] (input port clocked by clk)
  Endpoint: CADDRI_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[0] (in)                            0.01       0.11 f
  CADDRI_reg[0]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  CADDRI_reg[0]/CK (DFFQX1TS)              0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: A0[7] (input port clocked by clk)
  Endpoint: AI_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[7] (in)                               0.01       0.11 f
  AI_reg[7]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  AI_reg[7]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: A0[6] (input port clocked by clk)
  Endpoint: AI_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[6] (in)                               0.01       0.11 f
  AI_reg[6]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  AI_reg[6]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: A0[5] (input port clocked by clk)
  Endpoint: AI_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[5] (in)                               0.01       0.11 f
  AI_reg[5]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  AI_reg[5]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: A0[4] (input port clocked by clk)
  Endpoint: AI_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[4] (in)                               0.01       0.11 f
  AI_reg[4]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  AI_reg[4]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: A0[3] (input port clocked by clk)
  Endpoint: AI_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[3] (in)                               0.01       0.11 f
  AI_reg[3]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  AI_reg[3]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: A0[2] (input port clocked by clk)
  Endpoint: AI_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[2] (in)                               0.01       0.11 f
  AI_reg[2]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  AI_reg[2]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: A0[1] (input port clocked by clk)
  Endpoint: AI_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[1] (in)                               0.01       0.11 f
  AI_reg[1]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  AI_reg[1]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


  Startpoint: A0[0] (input port clocked by clk)
  Endpoint: AI_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[0] (in)                               0.01       0.11 f
  AI_reg[0]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.01      19.99
  AI_reg[0]/CK (DFFQX1TS)                  0.00      19.99 r
  library setup time                      -0.30      19.69
  data required time                                 19.69
  -----------------------------------------------------------
  data required time                                 19.69
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                        19.58


1
 
****************************************
Report : timing
        -path end
        -delay max
        -max_paths 100
        -sort_by slack
Design : cmem
Version: U-2022.12-SP7
Date   : Sun Nov 24 20:10:30 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
Q0[19] (out)                       11.93 r           19.89         7.96
Q0[18] (out)                       11.93 r           19.89         7.96
Q0[17] (out)                       11.93 r           19.89         7.96
Q0[16] (out)                       11.93 r           19.89         7.96
Q0[15] (out)                       11.93 r           19.89         7.96
Q0[14] (out)                       11.93 r           19.89         7.96
Q0[13] (out)                       11.93 r           19.89         7.96
Q0[12] (out)                       11.93 r           19.89         7.96
Q0[11] (out)                       11.93 r           19.89         7.96
Q0[10] (out)                       11.93 r           19.89         7.96
Q0[9] (out)                        11.93 r           19.89         7.96
Q0[8] (out)                        11.93 r           19.89         7.96
Q0[7] (out)                        11.93 r           19.89         7.96
Q0[6] (out)                        11.93 r           19.89         7.96
Q0[5] (out)                        11.93 r           19.89         7.96
Q0[4] (out)                        11.93 r           19.89         7.96
Q0[3] (out)                        11.93 r           19.89         7.96
Q0[2] (out)                        11.93 r           19.89         7.96
Q0[1] (out)                        11.93 r           19.89         7.96
Q0[0] (out)                        11.93 r           19.89         7.96

1
 
****************************************
Report : timing
        -path end
        -delay max
        -max_paths 100
        -sort_by slack
Design : cmem
Version: U-2022.12-SP7
Date   : Sun Nov 24 20:10:30 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
SRAM_CORE/A[0] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/A[1] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/A[2] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/A[3] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/A[4] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/A[5] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/A[6] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/A[7] (RF1SHD)             1.61 r            8.81         7.20
SRAM_CORE/WEN (RF1SHD)              0.91 f            9.20         8.29
SRAM_CORE/D[0] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[10] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[11] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[12] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[13] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[14] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[15] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[16] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[17] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[18] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[19] (RF1SHD)            0.70 f            9.56         8.86
SRAM_CORE/D[1] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[2] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[3] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[4] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[5] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[6] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[7] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[8] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/D[9] (RF1SHD)             0.70 f            9.56         8.86
SRAM_CORE/CEN (RF1SHD)              0.34 f            9.23         8.89
DI_reg[19]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[18]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[17]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[16]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[15]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[14]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[13]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[12]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[11]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[10]/D (DFFQX1TS)             0.11 f           19.69        19.58
DI_reg[9]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[8]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[7]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[6]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[5]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[4]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[3]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[2]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[1]/D (DFFQX1TS)              0.11 f           19.69        19.58
DI_reg[0]/D (DFFQX1TS)              0.11 f           19.69        19.58
CADDRI_reg[7]/D (DFFQX1TS)          0.11 f           19.69        19.58
CADDRI_reg[6]/D (DFFQX1TS)          0.11 f           19.69        19.58
CADDRI_reg[5]/D (DFFQX1TS)          0.11 f           19.69        19.58
CADDRI_reg[4]/D (DFFQX1TS)          0.11 f           19.69        19.58
CADDRI_reg[3]/D (DFFQX1TS)          0.11 f           19.69        19.58
CADDRI_reg[2]/D (DFFQX1TS)          0.11 f           19.69        19.58
CADDRI_reg[1]/D (DFFQX1TS)          0.11 f           19.69        19.58
CADDRI_reg[0]/D (DFFQX1TS)          0.11 f           19.69        19.58
AI_reg[7]/D (DFFQX1TS)              0.11 f           19.69        19.58
AI_reg[6]/D (DFFQX1TS)              0.11 f           19.69        19.58
AI_reg[5]/D (DFFQX1TS)              0.11 f           19.69        19.58
AI_reg[4]/D (DFFQX1TS)              0.11 f           19.69        19.58
AI_reg[3]/D (DFFQX1TS)              0.11 f           19.69        19.58
AI_reg[2]/D (DFFQX1TS)              0.11 f           19.69        19.58
AI_reg[1]/D (DFFQX1TS)              0.11 f           19.69        19.58
AI_reg[0]/D (DFFQX1TS)              0.11 f           19.69        19.58

1
 
****************************************
Report : timing
        -path short
        -delay min
        -max_paths 100
        -sort_by slack
Design : cmem
Version: U-2022.12-SP7
Date   : Sun Nov 24 20:10:30 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: D[19] (input port clocked by clk)
  Endpoint: DI_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[19] (in)                               0.01       0.11 f
  DI_reg[19]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[19]/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[18] (input port clocked by clk)
  Endpoint: DI_reg[18] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[18] (in)                               0.01       0.11 f
  DI_reg[18]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[18]/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[17] (input port clocked by clk)
  Endpoint: DI_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[17] (in)                               0.01       0.11 f
  DI_reg[17]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[17]/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[16] (input port clocked by clk)
  Endpoint: DI_reg[16] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[16] (in)                               0.01       0.11 f
  DI_reg[16]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[16]/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[15] (input port clocked by clk)
  Endpoint: DI_reg[15] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[15] (in)                               0.01       0.11 f
  DI_reg[15]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[15]/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[14] (input port clocked by clk)
  Endpoint: DI_reg[14] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[14] (in)                               0.01       0.11 f
  DI_reg[14]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[14]/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[13] (input port clocked by clk)
  Endpoint: DI_reg[13] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[13] (in)                               0.01       0.11 f
  DI_reg[13]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[13]/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[12] (input port clocked by clk)
  Endpoint: DI_reg[12] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[12] (in)                               0.01       0.11 f
  DI_reg[12]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[12]/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[11] (input port clocked by clk)
  Endpoint: DI_reg[11] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[11] (in)                               0.01       0.11 f
  DI_reg[11]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[11]/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[10] (input port clocked by clk)
  Endpoint: DI_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[10] (in)                               0.01       0.11 f
  DI_reg[10]/D (DFFQX1TS)                  0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[10]/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[9] (input port clocked by clk)
  Endpoint: DI_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[9] (in)                                0.01       0.11 f
  DI_reg[9]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[9]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[8] (input port clocked by clk)
  Endpoint: DI_reg[8] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[8] (in)                                0.01       0.11 f
  DI_reg[8]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[8]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: DI_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[7] (in)                                0.01       0.11 f
  DI_reg[7]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[7]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: DI_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[6] (in)                                0.01       0.11 f
  DI_reg[6]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[6]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: DI_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[5] (in)                                0.01       0.11 f
  DI_reg[5]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[5]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: DI_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[4] (in)                                0.01       0.11 f
  DI_reg[4]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[4]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: DI_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[3] (in)                                0.01       0.11 f
  DI_reg[3]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[3]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: DI_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[2] (in)                                0.01       0.11 f
  DI_reg[2]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[2]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: DI_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[1] (in)                                0.01       0.11 f
  DI_reg[1]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[1]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: DI_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  D[0] (in)                                0.01       0.11 f
  DI_reg[0]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DI_reg[0]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: CADDR[7] (input port clocked by clk)
  Endpoint: CADDRI_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[7] (in)                            0.01       0.11 f
  CADDRI_reg[7]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  CADDRI_reg[7]/CK (DFFQX1TS)              0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: CADDR[6] (input port clocked by clk)
  Endpoint: CADDRI_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[6] (in)                            0.01       0.11 f
  CADDRI_reg[6]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  CADDRI_reg[6]/CK (DFFQX1TS)              0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: CADDR[5] (input port clocked by clk)
  Endpoint: CADDRI_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[5] (in)                            0.01       0.11 f
  CADDRI_reg[5]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  CADDRI_reg[5]/CK (DFFQX1TS)              0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: CADDR[4] (input port clocked by clk)
  Endpoint: CADDRI_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[4] (in)                            0.01       0.11 f
  CADDRI_reg[4]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  CADDRI_reg[4]/CK (DFFQX1TS)              0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: CADDR[3] (input port clocked by clk)
  Endpoint: CADDRI_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[3] (in)                            0.01       0.11 f
  CADDRI_reg[3]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  CADDRI_reg[3]/CK (DFFQX1TS)              0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: CADDR[2] (input port clocked by clk)
  Endpoint: CADDRI_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[2] (in)                            0.01       0.11 f
  CADDRI_reg[2]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  CADDRI_reg[2]/CK (DFFQX1TS)              0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: CADDR[1] (input port clocked by clk)
  Endpoint: CADDRI_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[1] (in)                            0.01       0.11 f
  CADDRI_reg[1]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  CADDRI_reg[1]/CK (DFFQX1TS)              0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: CADDR[0] (input port clocked by clk)
  Endpoint: CADDRI_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  CADDR[0] (in)                            0.01       0.11 f
  CADDRI_reg[0]/D (DFFQX1TS)               0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  CADDRI_reg[0]/CK (DFFQX1TS)              0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A0[7] (input port clocked by clk)
  Endpoint: AI_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[7] (in)                               0.01       0.11 f
  AI_reg[7]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  AI_reg[7]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A0[6] (input port clocked by clk)
  Endpoint: AI_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[6] (in)                               0.01       0.11 f
  AI_reg[6]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  AI_reg[6]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A0[5] (input port clocked by clk)
  Endpoint: AI_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[5] (in)                               0.01       0.11 f
  AI_reg[5]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  AI_reg[5]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A0[4] (input port clocked by clk)
  Endpoint: AI_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[4] (in)                               0.01       0.11 f
  AI_reg[4]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  AI_reg[4]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A0[3] (input port clocked by clk)
  Endpoint: AI_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[3] (in)                               0.01       0.11 f
  AI_reg[3]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  AI_reg[3]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A0[2] (input port clocked by clk)
  Endpoint: AI_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[2] (in)                               0.01       0.11 f
  AI_reg[2]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  AI_reg[2]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A0[1] (input port clocked by clk)
  Endpoint: AI_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[1] (in)                               0.01       0.11 f
  AI_reg[1]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  AI_reg[1]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A0[0] (input port clocked by clk)
  Endpoint: AI_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  A0[0] (in)                               0.01       0.11 f
  AI_reg[0]/D (DFFQX1TS)                   0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  AI_reg[0]/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  input external delay                     0.10      20.10 r
  CEN (in)                                 0.02      20.12 r
  ...
  SRAM_CORE/CEN (RF1SHD)                   0.19      20.31 r
  data arrival time                                  20.31

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.31
  -----------------------------------------------------------
  slack (MET)                                        10.30


  Startpoint: WEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  input external delay                     0.10      20.10 r
  WEN (in)                                 0.01      20.11 r
  ...
  SRAM_CORE/WEN (RF1SHD)                   0.46      20.58 r
  data arrival time                                  20.58

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.58
  -----------------------------------------------------------
  slack (MET)                                        10.57


  Startpoint: DI_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[0]/CK (DFFQX1TS)                  0.00      20.00 r
  DI_reg[0]/Q (DFFQX1TS)                   0.59      20.59 r
  SRAM_CORE/D[0] (RF1SHD)                  0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[10]/CK (DFFQX1TS)                 0.00      20.00 r
  DI_reg[10]/Q (DFFQX1TS)                  0.59      20.59 r
  SRAM_CORE/D[10] (RF1SHD)                 0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[11] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[11]/CK (DFFQX1TS)                 0.00      20.00 r
  DI_reg[11]/Q (DFFQX1TS)                  0.59      20.59 r
  SRAM_CORE/D[11] (RF1SHD)                 0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[12] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[12]/CK (DFFQX1TS)                 0.00      20.00 r
  DI_reg[12]/Q (DFFQX1TS)                  0.59      20.59 r
  SRAM_CORE/D[12] (RF1SHD)                 0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[13] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[13]/CK (DFFQX1TS)                 0.00      20.00 r
  DI_reg[13]/Q (DFFQX1TS)                  0.59      20.59 r
  SRAM_CORE/D[13] (RF1SHD)                 0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[14] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[14]/CK (DFFQX1TS)                 0.00      20.00 r
  DI_reg[14]/Q (DFFQX1TS)                  0.59      20.59 r
  SRAM_CORE/D[14] (RF1SHD)                 0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[15] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[15]/CK (DFFQX1TS)                 0.00      20.00 r
  DI_reg[15]/Q (DFFQX1TS)                  0.59      20.59 r
  SRAM_CORE/D[15] (RF1SHD)                 0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[16] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[16]/CK (DFFQX1TS)                 0.00      20.00 r
  DI_reg[16]/Q (DFFQX1TS)                  0.59      20.59 r
  SRAM_CORE/D[16] (RF1SHD)                 0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[17]/CK (DFFQX1TS)                 0.00      20.00 r
  DI_reg[17]/Q (DFFQX1TS)                  0.59      20.59 r
  SRAM_CORE/D[17] (RF1SHD)                 0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[18] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[18]/CK (DFFQX1TS)                 0.00      20.00 r
  DI_reg[18]/Q (DFFQX1TS)                  0.59      20.59 r
  SRAM_CORE/D[18] (RF1SHD)                 0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[19]/CK (DFFQX1TS)                 0.00      20.00 r
  DI_reg[19]/Q (DFFQX1TS)                  0.59      20.59 r
  SRAM_CORE/D[19] (RF1SHD)                 0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[1]/CK (DFFQX1TS)                  0.00      20.00 r
  DI_reg[1]/Q (DFFQX1TS)                   0.59      20.59 r
  SRAM_CORE/D[1] (RF1SHD)                  0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[2]/CK (DFFQX1TS)                  0.00      20.00 r
  DI_reg[2]/Q (DFFQX1TS)                   0.59      20.59 r
  SRAM_CORE/D[2] (RF1SHD)                  0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[3]/CK (DFFQX1TS)                  0.00      20.00 r
  DI_reg[3]/Q (DFFQX1TS)                   0.59      20.59 r
  SRAM_CORE/D[3] (RF1SHD)                  0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[4]/CK (DFFQX1TS)                  0.00      20.00 r
  DI_reg[4]/Q (DFFQX1TS)                   0.59      20.59 r
  SRAM_CORE/D[4] (RF1SHD)                  0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[5]/CK (DFFQX1TS)                  0.00      20.00 r
  DI_reg[5]/Q (DFFQX1TS)                   0.59      20.59 r
  SRAM_CORE/D[5] (RF1SHD)                  0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[6]/CK (DFFQX1TS)                  0.00      20.00 r
  DI_reg[6]/Q (DFFQX1TS)                   0.59      20.59 r
  SRAM_CORE/D[6] (RF1SHD)                  0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[7]/CK (DFFQX1TS)                  0.00      20.00 r
  DI_reg[7]/Q (DFFQX1TS)                   0.59      20.59 r
  SRAM_CORE/D[7] (RF1SHD)                  0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[8] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[8]/CK (DFFQX1TS)                  0.00      20.00 r
  DI_reg[8]/Q (DFFQX1TS)                   0.59      20.59 r
  SRAM_CORE/D[8] (RF1SHD)                  0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: DI_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  DI_reg[9]/CK (DFFQX1TS)                  0.00      20.00 r
  DI_reg[9]/Q (DFFQX1TS)                   0.59      20.59 r
  SRAM_CORE/D[9] (RF1SHD)                  0.00      20.59 r
  data arrival time                                  20.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.59
  -----------------------------------------------------------
  slack (MET)                                        10.58


  Startpoint: CADDRI_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  CADDRI_reg[0]/CK (DFFQX1TS)              0.00      20.00 r
  CADDRI_reg[0]/Q (DFFQX1TS)               0.57      20.57 r
  ...
  SRAM_CORE/A[0] (RF1SHD)                  0.42      20.99 r
  data arrival time                                  20.99

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.99
  -----------------------------------------------------------
  slack (MET)                                        10.98


  Startpoint: CADDRI_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  CADDRI_reg[1]/CK (DFFQX1TS)              0.00      20.00 r
  CADDRI_reg[1]/Q (DFFQX1TS)               0.57      20.57 r
  ...
  SRAM_CORE/A[1] (RF1SHD)                  0.42      20.99 r
  data arrival time                                  20.99

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.99
  -----------------------------------------------------------
  slack (MET)                                        10.98


  Startpoint: CADDRI_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  CADDRI_reg[2]/CK (DFFQX1TS)              0.00      20.00 r
  CADDRI_reg[2]/Q (DFFQX1TS)               0.57      20.57 r
  ...
  SRAM_CORE/A[2] (RF1SHD)                  0.42      20.99 r
  data arrival time                                  20.99

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.99
  -----------------------------------------------------------
  slack (MET)                                        10.98


  Startpoint: CADDRI_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  CADDRI_reg[3]/CK (DFFQX1TS)              0.00      20.00 r
  CADDRI_reg[3]/Q (DFFQX1TS)               0.57      20.57 r
  ...
  SRAM_CORE/A[3] (RF1SHD)                  0.42      20.99 r
  data arrival time                                  20.99

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.99
  -----------------------------------------------------------
  slack (MET)                                        10.98


  Startpoint: CADDRI_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  CADDRI_reg[4]/CK (DFFQX1TS)              0.00      20.00 r
  CADDRI_reg[4]/Q (DFFQX1TS)               0.57      20.57 r
  ...
  SRAM_CORE/A[4] (RF1SHD)                  0.42      20.99 r
  data arrival time                                  20.99

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.99
  -----------------------------------------------------------
  slack (MET)                                        10.98


  Startpoint: CADDRI_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  CADDRI_reg[5]/CK (DFFQX1TS)              0.00      20.00 r
  CADDRI_reg[5]/Q (DFFQX1TS)               0.57      20.57 r
  ...
  SRAM_CORE/A[5] (RF1SHD)                  0.42      20.99 r
  data arrival time                                  20.99

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.99
  -----------------------------------------------------------
  slack (MET)                                        10.98


  Startpoint: CADDRI_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  CADDRI_reg[6]/CK (DFFQX1TS)              0.00      20.00 r
  CADDRI_reg[6]/Q (DFFQX1TS)               0.57      20.57 r
  ...
  SRAM_CORE/A[6] (RF1SHD)                  0.42      20.99 r
  data arrival time                                  20.99

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.99
  -----------------------------------------------------------
  slack (MET)                                        10.98


  Startpoint: CADDRI_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  CADDRI_reg[7]/CK (DFFQX1TS)              0.00      20.00 r
  CADDRI_reg[7]/Q (DFFQX1TS)               0.57      20.57 r
  ...
  SRAM_CORE/A[7] (RF1SHD)                  0.42      20.99 r
  data arrival time                                  20.99

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                        0.01      10.01
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.01 r
  library hold time                        0.00      10.01
  data required time                                 10.01
  -----------------------------------------------------------
  data required time                                 10.01
  data arrival time                                 -20.99
  -----------------------------------------------------------
  slack (MET)                                        10.98


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[19] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[19] (RF1SHD)                 1.93      11.93 r
  Q0[19] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[18] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[18] (RF1SHD)                 1.93      11.93 r
  Q0[18] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[17] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[17] (RF1SHD)                 1.93      11.93 r
  Q0[17] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[16] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[16] (RF1SHD)                 1.93      11.93 r
  Q0[16] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[15] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[15] (RF1SHD)                 1.93      11.93 r
  Q0[15] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[14] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[14] (RF1SHD)                 1.93      11.93 r
  Q0[14] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[13] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[13] (RF1SHD)                 1.93      11.93 r
  Q0[13] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[12] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[12] (RF1SHD)                 1.93      11.93 r
  Q0[12] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[11] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[11] (RF1SHD)                 1.93      11.93 r
  Q0[11] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[10] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[10] (RF1SHD)                 1.93      11.93 r
  Q0[10] (out)                             0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[9] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[9] (RF1SHD)                  1.93      11.93 r
  Q0[9] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[8] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[8] (RF1SHD)                  1.93      11.93 r
  Q0[8] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[7] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[7] (RF1SHD)                  1.93      11.93 r
  Q0[7] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[6] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[6] (RF1SHD)                  1.93      11.93 r
  Q0[6] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[5] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[5] (RF1SHD)                  1.93      11.93 r
  Q0[5] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[4] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[4] (RF1SHD)                  1.93      11.93 r
  Q0[4] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[3] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[3] (RF1SHD)                  1.93      11.93 r
  Q0[3] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[2] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[2] (RF1SHD)                  1.93      11.93 r
  Q0[2] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[1] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[1] (RF1SHD)                  1.93      11.93 r
  Q0[1] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


  Startpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Endpoint: Q0[0] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  SRAM_CORE/CLK (RF1SHD)                   0.00      10.00 r
  SRAM_CORE/Q[0] (RF1SHD)                  1.93      11.93 r
  Q0[0] (out)                              0.00      11.93 r
  data arrival time                                  11.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -11.93
  -----------------------------------------------------------
  slack (MET)                                        12.02


1
