

================================================================
== Vivado HLS Report for 'axis_to_ddr_writer'
================================================================
* Date:           Fri Apr 15 11:42:37 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        AXIS_TO_DDR_WRITER_AXILITE
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      7.00|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                    |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                            |     ?|     ?|      4618|          -|          -|     ?|    no    |
        | + Loop 1.1                         |  4096|  4096|         1|          1|          1|  4096|    yes   |
        | + memcpy.base_ddr_addr.buffer.gep  |   513|   513|         3|          1|          1|   512|    yes   |
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    290|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      2|     719|    950|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    243|
|Register         |        -|      -|     564|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      2|    1283|   1483|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |axis_to_ddr_writer_AXILiteS_s_axi_U       |axis_to_ddr_writer_AXILiteS_s_axi       |        0|      0|  171|  250|
    |axis_to_ddr_writer_base_ddr_addr_m_axi_U  |axis_to_ddr_writer_base_ddr_addr_m_axi  |        0|      0|  548|  700|
    |axis_to_ddr_writer_mul_32ns_8ns_40_3_U0   |axis_to_ddr_writer_mul_32ns_8ns_40_3    |        0|      2|    0|    0|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                        |        0|      2|  719|  950|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |           Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |axis_to_ddr_writer_buffer  |        2|  0|   0|   512|   64|     1|        32768|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                           |        2|  0|   0|   512|   64|     1|        32768|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |frame_count                    |     +    |      0|  0|  32|          32|           1|
    |i_op_fu_566_p2                 |     +    |      0|  0|   4|           4|           1|
    |idx_1_fu_442_p2                |     +    |      0|  0|  32|          32|           1|
    |indvar_flatten_next_fu_513_p2  |     +    |      0|  0|  13|          13|           1|
    |indvar_next_fu_608_p2          |     +    |      0|  0|  10|          10|           1|
    |j_s_fu_519_p2                  |     +    |      0|  0|  10|          10|           1|
    |offset_1_fu_619_p2             |     +    |      0|  0|  32|          32|          10|
    |offset_fu_413_p2               |     +    |      0|  0|  32|          32|          32|
    |op2_assign_fu_456_p2           |     +    |      0|  0|   9|           9|           2|
    |tmp_6_fu_471_p2                |     +    |      0|  0|   8|           8|           1|
    |i_1_fu_572_p3                  |  Select  |      0|  0|   4|           1|           1|
    |j_mid2_fu_531_p3               |  Select  |      0|  0|  10|           1|          10|
    |p_tmp_6_fu_476_p3              |  Select  |      0|  0|   8|           1|           1|
    |temp_1_fu_549_p3               |  Select  |      0|  0|  56|           1|           1|
    |ap_sig_bdd_231                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_297                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_439                 |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_602_p2            |   icmp   |      0|  0|   4|          10|          11|
    |exitcond5_fu_525_p2            |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten_fu_507_p2     |   icmp   |      0|  0|   5|          13|          14|
    |ifzero_fu_580_p2               |   icmp   |      0|  0|   2|           4|           5|
    |tmp_1_fu_436_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_5_fu_465_p2                |   icmp   |      0|  0|   3|           9|           9|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 290|         261|         143|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |   6|         15|    1|         15|
    |ap_reg_ppiten_pp1_it2                 |   1|          2|    1|          2|
    |ap_sig_ioackin_base_ddr_addr_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_base_ddr_addr_WREADY   |   1|          2|    1|          2|
    |frame_index_V                         |   8|          2|    8|         16|
    |i_op_assign_1_reg_253                 |  29|          2|   29|         58|
    |i_op_assign_reg_244                   |  32|          2|   32|         64|
    |i_reg_317                             |   4|          2|    4|          8|
    |idx_reg_273                           |  32|          2|   32|         64|
    |indvar_flatten_reg_284                |  13|          2|   13|         26|
    |indvar_reg_328                        |  10|          2|   10|         20|
    |j_reg_295                             |  10|          2|   10|         20|
    |offset1_reg_263                       |  32|          2|   32|         64|
    |temp_reg_306                          |  64|          2|   64|        128|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 243|         41|  238|        489|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |BASE_ADDRESS_r                          |  29|   0|   29|          0|
    |FRAME_BUFFER_DIM_r                      |  32|   0|   32|          0|
    |FRAME_BUFFER_NUMBER_r                   |   8|   0|    8|          0|
    |FRAME_OFFSET                            |  32|   0|   32|          0|
    |ap_CS_fsm                               |  14|   0|   14|          0|
    |ap_reg_ioackin_base_ddr_addr_AWREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_base_ddr_addr_WREADY     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                   |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond2_reg_715_pp1_it1  |   1|   0|    1|          0|
    |buffer_load_reg_729                     |  64|   0|   64|          0|
    |exitcond2_reg_715                       |   1|   0|    1|          0|
    |frame_count_inner                       |  32|   0|   32|          0|
    |frame_index_V_preg                      |   8|   0|    8|          0|
    |i_op_assign_1_reg_253                   |  29|   0|   29|          0|
    |i_op_assign_reg_244                     |  32|   0|   32|          0|
    |i_reg_317                               |   4|   0|    4|          0|
    |idx_1_reg_679                           |  32|   0|   32|          0|
    |idx_reg_273                             |  32|   0|   32|          0|
    |indvar_flatten_reg_284                  |  13|   0|   13|          0|
    |indvar_reg_328                          |  10|   0|   10|          0|
    |inner_index_V                           |   8|   0|    8|          0|
    |j_reg_295                               |  10|   0|   10|          0|
    |offset1_reg_263                         |  32|   0|   32|          0|
    |offset_1_reg_734                        |  32|   0|   32|          0|
    |t_V_reg_633                             |   8|   0|    8|          0|
    |temp_reg_306                            |  64|   0|   64|          0|
    |tmp_8_reg_665                           |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 564|   0|  564|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_AXILiteS_AWVALID        |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_AWREADY        | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_AWADDR         |  in |    6|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WVALID         |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WREADY         | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WDATA          |  in |   32|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WSTRB          |  in |    4|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARVALID        |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARREADY        | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARADDR         |  in |    6|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RVALID         | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RREADY         |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RDATA          | out |   32|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RRESP          | out |    2|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BVALID         | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BREADY         |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BRESP          | out |    2|    s_axi   |      AXILiteS      |    scalar    |
|ap_clk                        |  in |    1| ap_ctrl_hs | axis_to_ddr_writer | return value |
|ap_rst_n                      |  in |    1| ap_ctrl_hs | axis_to_ddr_writer | return value |
|interrupt                     | out |    1| ap_ctrl_hs | axis_to_ddr_writer | return value |
|inputStream_V_TDATA           |  in |    8|    axis    |    inputStream_V   |    pointer   |
|inputStream_V_TVALID          |  in |    1|    axis    |    inputStream_V   |    pointer   |
|inputStream_V_TREADY          | out |    1|    axis    |    inputStream_V   |    pointer   |
|m_axi_base_ddr_addr_AWVALID   | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWREADY   |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWADDR    | out |   32|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWID      | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWLEN     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWSIZE    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWBURST   | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWLOCK    | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWCACHE   | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWPROT    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWQOS     | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWREGION  | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWUSER    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WVALID    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WREADY    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WDATA     | out |   64|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WSTRB     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WLAST     | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WID       | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WUSER     | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARVALID   | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARREADY   |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARADDR    | out |   32|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARID      | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARLEN     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARSIZE    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARBURST   | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARLOCK    | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARCACHE   | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARPROT    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARQOS     | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARREGION  | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARUSER    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RVALID    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RREADY    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RDATA     |  in |   64|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RLAST     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RID       |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RUSER     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RRESP     |  in |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BVALID    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BREADY    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BRESP     |  in |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BID       |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BUSER     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|frame_index_V                 | out |    8|   ap_none  |    frame_index_V   |    pointer   |
|frame_count                   | out |   32|   ap_none  |     frame_count    |    pointer   |
+------------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 2
  Pipeline-0: II = 1, D = 1, States = { 7 }
  Pipeline-1: II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (tmp_1)
7 --> 
	8  / (exitcond_flatten)
	7  / (!exitcond_flatten)
8 --> 
	9  / true
9 --> 
	12  / (exitcond2)
	10  / (!exitcond2)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_17 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inputStream_V), !map !7

ST_1: stg_18 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %base_ddr_addr), !map !11

ST_1: stg_19 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %frame_index_V), !map !17

ST_1: stg_20 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %frame_count), !map !21

ST_1: stg_21 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %base_address), !map !25

ST_1: stg_22 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_dim), !map !31

ST_1: stg_23 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_offset), !map !35

ST_1: stg_24 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %frame_buffer_number), !map !39

ST_1: stg_25 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1 %update_intr), !map !43

ST_1: stg_26 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @axis_to_ddr_writer_str) nounwind

ST_1: update_intr_read [1/1] 1.00ns
codeRepl:10  %update_intr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %update_intr)

ST_1: frame_buffer_number_read [1/1] 1.00ns
codeRepl:11  %frame_buffer_number_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %frame_buffer_number)

ST_1: frame_buffer_offset_read [1/1] 1.00ns
codeRepl:12  %frame_buffer_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_offset)

ST_1: frame_buffer_dim_read [1/1] 1.00ns
codeRepl:13  %frame_buffer_dim_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_dim)

ST_1: base_address_read [1/1] 1.00ns
codeRepl:14  %base_address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %base_address)

ST_1: buffer [1/1] 2.71ns
codeRepl:15  %buffer = alloca [512 x i64], align 16

ST_1: stg_33 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i32 %base_address, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_34 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_35 [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i1 %update_intr, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_36 [1/1] 0.00ns
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_offset, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_37 [1/1] 0.00ns
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_dim, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_38 [1/1] 0.00ns
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i8 %frame_buffer_number, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_39 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i64* %base_ddr_addr, [6 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 32, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_40 [1/1] 0.00ns
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i8* %inputStream_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_41 [1/1] 0.00ns
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i32* %frame_count, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_42 [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_index_V, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_43 [1/1] 0.00ns
codeRepl:26  call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %buffer, [1 x i8]* @p_str1, [12 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_44 [1/1] 0.00ns
codeRepl:27  call void (...)* @_ssdm_op_SpecReset(i8* @inner_index_V, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: stg_45 [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecReset(i32* @frame_count_inner, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: t_V [1/1] 0.00ns
codeRepl:29  %t_V = load i8* @inner_index_V, align 1

ST_1: stg_47 [1/1] 0.00ns
codeRepl:30  call void @_ssdm_op_Write.ap_none.volatile.i8P(i8* %frame_index_V, i8 %t_V)

ST_1: stg_48 [1/1] 0.00ns
codeRepl:31  call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_BUFFER_DIM_r, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: FRAME_OFFSET_load [1/1] 0.00ns
codeRepl:32  %FRAME_OFFSET_load = load i32* @FRAME_OFFSET, align 4

ST_1: stg_50 [1/1] 0.00ns
codeRepl:33  call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_OFFSET, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_51 [1/1] 0.00ns
codeRepl:34  call void (...)* @_ssdm_op_SpecReset(i8* @FRAME_BUFFER_NUMBER_r, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: BASE_ADDRESS_load [1/1] 0.00ns
codeRepl:35  %BASE_ADDRESS_load = load i29* @BASE_ADDRESS_r, align 4

ST_1: stg_53 [1/1] 0.00ns
codeRepl:36  call void (...)* @_ssdm_op_SpecReset(i29* @BASE_ADDRESS_r, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_54 [1/1] 1.57ns
codeRepl:37  br i1 %update_intr_read, label %0, label %._crit_edge99

ST_1: stg_55 [1/1] 0.00ns
:0  store i32 %frame_buffer_dim_read, i32* @FRAME_BUFFER_DIM_r, align 4

ST_1: stg_56 [1/1] 0.00ns
:1  store i8 %frame_buffer_number_read, i8* @FRAME_BUFFER_NUMBER_r, align 1

ST_1: stg_57 [1/1] 0.00ns
:2  store i32 %frame_buffer_offset_read, i32* @FRAME_OFFSET, align 4

ST_1: tmp_3_cast4 [1/1] 0.00ns
:3  %tmp_3_cast4 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %base_address_read, i32 3, i32 31)

ST_1: stg_59 [1/1] 0.00ns
:4  store i29 %tmp_3_cast4, i29* @BASE_ADDRESS_r, align 4

ST_1: stg_60 [1/1] 1.57ns
:5  br label %._crit_edge99


 <State 2>: 6.08ns
ST_2: i_op_assign [1/1] 0.00ns
._crit_edge99:0  %i_op_assign = phi i32 [ %frame_buffer_offset_read, %0 ], [ %FRAME_OFFSET_load, %codeRepl ]

ST_2: i_op_assign_1 [1/1] 0.00ns
._crit_edge99:1  %i_op_assign_1 = phi i29 [ %tmp_3_cast4, %0 ], [ %BASE_ADDRESS_load, %codeRepl ]

ST_2: lhs_V [1/1] 0.00ns
._crit_edge99:3  %lhs_V = zext i8 %t_V to i40

ST_2: rhs_V [1/1] 0.00ns
._crit_edge99:4  %rhs_V = zext i32 %i_op_assign to i40

ST_2: r_V [3/3] 6.08ns
._crit_edge99:5  %r_V = mul i40 %rhs_V, %lhs_V


 <State 3>: 6.08ns
ST_3: r_V [2/3] 6.08ns
._crit_edge99:5  %r_V = mul i40 %rhs_V, %lhs_V


 <State 4>: 6.08ns
ST_4: r_V [1/3] 6.08ns
._crit_edge99:5  %r_V = mul i40 %rhs_V, %lhs_V

ST_4: tmp_8 [1/1] 0.00ns
._crit_edge99:6  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %r_V, i32 3, i32 34)


 <State 5>: 4.01ns
ST_5: i_op_assign_1_cast [1/1] 0.00ns
._crit_edge99:2  %i_op_assign_1_cast = zext i29 %i_op_assign_1 to i32

ST_5: offset [1/1] 2.44ns
._crit_edge99:7  %offset = add i32 %tmp_8, %i_op_assign_1_cast

ST_5: stg_71 [1/1] 1.57ns
._crit_edge99:8  br label %1


 <State 6>: 5.12ns
ST_6: offset1 [1/1] 0.00ns
:0  %offset1 = phi i32 [ %offset, %._crit_edge99 ], [ %offset_1, %burst.wr.end ]

ST_6: idx [1/1] 0.00ns
:1  %idx = phi i32 [ 0, %._crit_edge99 ], [ %idx_1, %burst.wr.end ]

ST_6: FRAME_BUFFER_DIM_load [1/1] 0.00ns
:2  %FRAME_BUFFER_DIM_load = load i32* @FRAME_BUFFER_DIM_r, align 4

ST_6: tmp_s [1/1] 0.00ns
:3  %tmp_s = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %FRAME_BUFFER_DIM_load, i32 12, i32 31)

ST_6: tmp_3 [1/1] 0.00ns
:4  %tmp_3 = zext i20 %tmp_s to i32

ST_6: tmp_1 [1/1] 2.52ns
:5  %tmp_1 = icmp ult i32 %idx, %tmp_3

ST_6: idx_1 [1/1] 2.44ns
:6  %idx_1 = add nsw i32 %idx, 1

ST_6: stg_79 [1/1] 1.57ns
:7  br i1 %tmp_1, label %.preheader, label %._crit_edge100

ST_6: FRAME_BUFFER_NUMBER_load [1/1] 0.00ns
._crit_edge100:0  %FRAME_BUFFER_NUMBER_load = load i8* @FRAME_BUFFER_NUMBER_r, align 1

ST_6: tmp_2_cast [1/1] 0.00ns
._crit_edge100:1  %tmp_2_cast = zext i8 %FRAME_BUFFER_NUMBER_load to i9

ST_6: op2_assign [1/1] 1.72ns
._crit_edge100:2  %op2_assign = add i9 %tmp_2_cast, -1

ST_6: tmp_4_cast [1/1] 0.00ns
._crit_edge100:3  %tmp_4_cast = zext i8 %t_V to i9

ST_6: tmp_5 [1/1] 2.03ns
._crit_edge100:4  %tmp_5 = icmp eq i9 %tmp_4_cast, %op2_assign

ST_6: tmp_6 [1/1] 1.72ns
._crit_edge100:5  %tmp_6 = add i8 %t_V, 1

ST_6: p_tmp_6 [1/1] 1.37ns
._crit_edge100:6  %p_tmp_6 = select i1 %tmp_5, i8 0, i8 %tmp_6

ST_6: stg_87 [1/1] 0.00ns
._crit_edge100:7  store i8 %p_tmp_6, i8* @inner_index_V, align 1

ST_6: frame_count_inner_load [1/1] 0.00ns
._crit_edge100:8  %frame_count_inner_load = load i32* @frame_count_inner, align 4

ST_6: tmp_7 [1/1] 2.44ns
._crit_edge100:9  %tmp_7 = add nsw i32 %frame_count_inner_load, 1

ST_6: stg_90 [1/1] 0.00ns
._crit_edge100:10  store i32 %tmp_7, i32* @frame_count_inner, align 4

ST_6: stg_91 [1/1] 0.00ns
._crit_edge100:11  call void @_ssdm_op_Write.ap_none.i32P(i32* %frame_count, i32 %tmp_7)

ST_6: stg_92 [1/1] 0.00ns
._crit_edge100:12  ret void


 <State 7>: 5.96ns
ST_7: indvar_flatten [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i13 [ %indvar_flatten_next, %ifFalse ], [ 0, %1 ]

ST_7: j [1/1] 0.00ns
.preheader:1  %j = phi i10 [ %j_mid2, %ifFalse ], [ 0, %1 ]

ST_7: temp [1/1] 0.00ns
.preheader:2  %temp = phi i64 [ %temp_2, %ifFalse ], [ 0, %1 ]

ST_7: i [1/1] 0.00ns
.preheader:3  %i = phi i4 [ %i_1, %ifFalse ], [ 0, %1 ]

ST_7: exitcond_flatten [1/1] 2.18ns
.preheader:4  %exitcond_flatten = icmp eq i13 %indvar_flatten, -4096

ST_7: indvar_flatten_next [1/1] 1.96ns
.preheader:5  %indvar_flatten_next = add i13 %indvar_flatten, 1

ST_7: stg_99 [1/1] 0.00ns
.preheader:6  br i1 %exitcond_flatten, label %burst.wr.header.preheader, label %.preheader96

ST_7: empty [1/1] 0.00ns
.preheader96:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

ST_7: j_s [1/1] 1.84ns
.preheader96:1  %j_s = add i10 %j, 1

ST_7: exitcond5 [1/1] 1.88ns
.preheader96:2  %exitcond5 = icmp eq i4 %i, -8

ST_7: j_mid2 [1/1] 1.37ns
.preheader96:3  %j_mid2 = select i1 %exitcond5, i10 %j_s, i10 %j

ST_7: tmp_2 [1/1] 0.00ns
.preheader96:4  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_7: stg_105 [1/1] 0.00ns
.preheader96:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: tmp_10 [1/1] 0.00ns
.preheader96:6  %tmp_10 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inputStream_V)

ST_7: tmp_11 [1/1] 0.00ns
.preheader96:7  %tmp_11 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %temp, i32 8, i32 63)

ST_7: temp_1 [1/1] 1.37ns
.preheader96:8  %temp_1 = select i1 %exitcond5, i56 0, i56 %tmp_11

ST_7: temp_2 [1/1] 0.00ns
.preheader96:9  %temp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %tmp_10, i56 %temp_1)

ST_7: empty_9 [1/1] 0.00ns
.preheader96:10  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)

ST_7: i_op [1/1] 0.80ns
.preheader96:11  %i_op = add i4 %i, 1

ST_7: i_1 [1/1] 1.37ns
.preheader96:12  %i_1 = select i1 %exitcond5, i4 1, i4 %i_op

ST_7: ifzero [1/1] 1.88ns
.preheader96:13  %ifzero = icmp eq i4 %i_1, -8

ST_7: stg_114 [1/1] 0.00ns
.preheader96:14  br i1 %ifzero, label %ifTrue, label %ifFalse

ST_7: tmp_4 [1/1] 0.00ns
ifTrue:0  %tmp_4 = zext i10 %j_mid2 to i64

ST_7: buffer_addr_1 [1/1] 0.00ns
ifTrue:1  %buffer_addr_1 = getelementptr inbounds [512 x i64]* %buffer, i64 0, i64 %tmp_4

ST_7: stg_117 [1/1] 2.71ns
ifTrue:2  store i64 %temp_2, i64* %buffer_addr_1, align 8

ST_7: stg_118 [1/1] 0.00ns
ifTrue:3  br label %ifFalse

ST_7: stg_119 [1/1] 0.00ns
ifFalse:0  br label %.preheader


 <State 8>: 7.00ns
ST_8: tmp [1/1] 0.00ns
burst.wr.header.preheader:0  %tmp = sext i32 %offset1 to i64

ST_8: base_ddr_addr_addr [1/1] 0.00ns
burst.wr.header.preheader:1  %base_ddr_addr_addr = getelementptr i64* %base_ddr_addr, i64 %tmp

ST_8: p_wr_req [1/1] 7.00ns
burst.wr.header.preheader:2  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)

ST_8: stg_123 [1/1] 1.57ns
burst.wr.header.preheader:3  br label %burst.wr.header


 <State 9>: 3.44ns
ST_9: indvar [1/1] 0.00ns
burst.wr.header:0  %indvar = phi i10 [ %indvar_next, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

ST_9: exitcond2 [1/1] 2.07ns
burst.wr.header:1  %exitcond2 = icmp eq i10 %indvar, -512

ST_9: empty_10 [1/1] 0.00ns
burst.wr.header:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_9: indvar_next [1/1] 1.84ns
burst.wr.header:3  %indvar_next = add i10 %indvar, 1

ST_9: stg_128 [1/1] 0.00ns
burst.wr.header:4  br i1 %exitcond2, label %burst.wr.end, label %burst.wr.body

ST_9: tmp_9 [1/1] 0.00ns
burst.wr.body:3  %tmp_9 = zext i10 %indvar to i64

ST_9: buffer_addr [1/1] 0.00ns
burst.wr.body:4  %buffer_addr = getelementptr [512 x i64]* %buffer, i64 0, i64 %tmp_9

ST_9: buffer_load [2/2] 2.71ns
burst.wr.body:5  %buffer_load = load i64* %buffer_addr, align 8


 <State 10>: 2.71ns
ST_10: buffer_load [1/2] 2.71ns
burst.wr.body:5  %buffer_load = load i64* %buffer_addr, align 8


 <State 11>: 7.00ns
ST_11: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_11: stg_134 [1/1] 0.00ns
burst.wr.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7)

ST_11: empty_11 [1/1] 0.00ns
burst.wr.body:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_base_ddr_addr_OC_buf) nounwind

ST_11: stg_136 [1/1] 7.00ns
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.i64P(i64* %base_ddr_addr_addr, i64 %buffer_load, i8 -1)

ST_11: burstwrite_rend [1/1] 0.00ns
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

ST_11: stg_138 [1/1] 0.00ns
burst.wr.body:8  br label %burst.wr.header


 <State 12>: 7.00ns
ST_12: p_wr_resp [5/5] 7.00ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)

ST_12: offset_1 [1/1] 2.44ns
burst.wr.end:1  %offset_1 = add i32 %offset1, 512


 <State 13>: 7.00ns
ST_13: p_wr_resp [4/5] 7.00ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)


 <State 14>: 7.00ns
ST_14: p_wr_resp [3/5] 7.00ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)


 <State 15>: 7.00ns
ST_15: p_wr_resp [2/5] 7.00ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)


 <State 16>: 7.00ns
ST_16: p_wr_resp [1/5] 7.00ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)

ST_16: stg_145 [1/1] 0.00ns
burst.wr.end:2  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputStream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x19fce5da0f0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_ddr_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x19fce5dacc0; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_index_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x19fce5da330; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x19fce5dbad0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ base_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x19fce5dca00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x19fce5db9b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x19fce5dc7c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x19fce5dca90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update_intr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x19fce5db650; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inner_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x19fce5dbd10; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_OFFSET]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x19fce5dc190; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ BASE_ADDRESS_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x19fce5dc580; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_DIM_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x19fce5dcfa0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_NUMBER_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x19fce5dcc40; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ frame_count_inner]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x19fce5dc6a0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_17                   (specbitsmap      ) [ 00000000000000000]
stg_18                   (specbitsmap      ) [ 00000000000000000]
stg_19                   (specbitsmap      ) [ 00000000000000000]
stg_20                   (specbitsmap      ) [ 00000000000000000]
stg_21                   (specbitsmap      ) [ 00000000000000000]
stg_22                   (specbitsmap      ) [ 00000000000000000]
stg_23                   (specbitsmap      ) [ 00000000000000000]
stg_24                   (specbitsmap      ) [ 00000000000000000]
stg_25                   (specbitsmap      ) [ 00000000000000000]
stg_26                   (spectopmodule    ) [ 00000000000000000]
update_intr_read         (read             ) [ 01000000000000000]
frame_buffer_number_read (read             ) [ 00000000000000000]
frame_buffer_offset_read (read             ) [ 01100000000000000]
frame_buffer_dim_read    (read             ) [ 00000000000000000]
base_address_read        (read             ) [ 00000000000000000]
buffer                   (alloca           ) [ 00111111111111111]
stg_33                   (specinterface    ) [ 00000000000000000]
stg_34                   (specinterface    ) [ 00000000000000000]
stg_35                   (specinterface    ) [ 00000000000000000]
stg_36                   (specinterface    ) [ 00000000000000000]
stg_37                   (specinterface    ) [ 00000000000000000]
stg_38                   (specinterface    ) [ 00000000000000000]
stg_39                   (specinterface    ) [ 00000000000000000]
stg_40                   (specinterface    ) [ 00000000000000000]
stg_41                   (specinterface    ) [ 00000000000000000]
stg_42                   (specinterface    ) [ 00000000000000000]
stg_43                   (specmemcore      ) [ 00000000000000000]
stg_44                   (specreset        ) [ 00000000000000000]
stg_45                   (specreset        ) [ 00000000000000000]
t_V                      (load             ) [ 00111111111111111]
stg_47                   (write            ) [ 00000000000000000]
stg_48                   (specreset        ) [ 00000000000000000]
FRAME_OFFSET_load        (load             ) [ 01100000000000000]
stg_50                   (specreset        ) [ 00000000000000000]
stg_51                   (specreset        ) [ 00000000000000000]
BASE_ADDRESS_load        (load             ) [ 01100000000000000]
stg_53                   (specreset        ) [ 00000000000000000]
stg_54                   (br               ) [ 01100000000000000]
stg_55                   (store            ) [ 00000000000000000]
stg_56                   (store            ) [ 00000000000000000]
stg_57                   (store            ) [ 00000000000000000]
tmp_3_cast4              (partselect       ) [ 01100000000000000]
stg_59                   (store            ) [ 00000000000000000]
stg_60                   (br               ) [ 01100000000000000]
i_op_assign              (phi              ) [ 00100000000000000]
i_op_assign_1            (phi              ) [ 00111100000000000]
lhs_V                    (zext             ) [ 00011000000000000]
rhs_V                    (zext             ) [ 00011000000000000]
r_V                      (mul              ) [ 00000000000000000]
tmp_8                    (partselect       ) [ 00000100000000000]
i_op_assign_1_cast       (zext             ) [ 00000000000000000]
offset                   (add              ) [ 00000111111111111]
stg_71                   (br               ) [ 00000111111111111]
offset1                  (phi              ) [ 00000011111110000]
idx                      (phi              ) [ 00000010000000000]
FRAME_BUFFER_DIM_load    (load             ) [ 00000000000000000]
tmp_s                    (partselect       ) [ 00000000000000000]
tmp_3                    (zext             ) [ 00000000000000000]
tmp_1                    (icmp             ) [ 00000011111111111]
idx_1                    (add              ) [ 00000111111111111]
stg_79                   (br               ) [ 00000011111111111]
FRAME_BUFFER_NUMBER_load (load             ) [ 00000000000000000]
tmp_2_cast               (zext             ) [ 00000000000000000]
op2_assign               (add              ) [ 00000000000000000]
tmp_4_cast               (zext             ) [ 00000000000000000]
tmp_5                    (icmp             ) [ 00000000000000000]
tmp_6                    (add              ) [ 00000000000000000]
p_tmp_6                  (select           ) [ 00000000000000000]
stg_87                   (store            ) [ 00000000000000000]
frame_count_inner_load   (load             ) [ 00000000000000000]
tmp_7                    (add              ) [ 00000000000000000]
stg_90                   (store            ) [ 00000000000000000]
stg_91                   (write            ) [ 00000000000000000]
stg_92                   (ret              ) [ 00000000000000000]
indvar_flatten           (phi              ) [ 00000001000000000]
j                        (phi              ) [ 00000001000000000]
temp                     (phi              ) [ 00000001000000000]
i                        (phi              ) [ 00000001000000000]
exitcond_flatten         (icmp             ) [ 00000011111111111]
indvar_flatten_next      (add              ) [ 00000011111111111]
stg_99                   (br               ) [ 00000000000000000]
empty                    (speclooptripcount) [ 00000000000000000]
j_s                      (add              ) [ 00000000000000000]
exitcond5                (icmp             ) [ 00000000000000000]
j_mid2                   (select           ) [ 00000011111111111]
tmp_2                    (specregionbegin  ) [ 00000000000000000]
stg_105                  (specpipeline     ) [ 00000000000000000]
tmp_10                   (read             ) [ 00000000000000000]
tmp_11                   (partselect       ) [ 00000000000000000]
temp_1                   (select           ) [ 00000000000000000]
temp_2                   (bitconcatenate   ) [ 00000011111111111]
empty_9                  (specregionend    ) [ 00000000000000000]
i_op                     (add              ) [ 00000000000000000]
i_1                      (select           ) [ 00000011111111111]
ifzero                   (icmp             ) [ 00000011111111111]
stg_114                  (br               ) [ 00000000000000000]
tmp_4                    (zext             ) [ 00000000000000000]
buffer_addr_1            (getelementptr    ) [ 00000000000000000]
stg_117                  (store            ) [ 00000000000000000]
stg_118                  (br               ) [ 00000000000000000]
stg_119                  (br               ) [ 00000011111111111]
tmp                      (sext             ) [ 00000000000000000]
base_ddr_addr_addr       (getelementptr    ) [ 00000000011111111]
p_wr_req                 (writereq         ) [ 00000000000000000]
stg_123                  (br               ) [ 00000011111111111]
indvar                   (phi              ) [ 00000000010000000]
exitcond2                (icmp             ) [ 00000011111111111]
empty_10                 (speclooptripcount) [ 00000000000000000]
indvar_next              (add              ) [ 00000011111111111]
stg_128                  (br               ) [ 00000000000000000]
tmp_9                    (zext             ) [ 00000000000000000]
buffer_addr              (getelementptr    ) [ 00000000011000000]
buffer_load              (load             ) [ 00000000010100000]
burstwrite_rbegin        (specregionbegin  ) [ 00000000000000000]
stg_134                  (specpipeline     ) [ 00000000000000000]
empty_11                 (specloopname     ) [ 00000000000000000]
stg_136                  (write            ) [ 00000000000000000]
burstwrite_rend          (specregionend    ) [ 00000000000000000]
stg_138                  (br               ) [ 00000011111111111]
offset_1                 (add              ) [ 00000110000001111]
p_wr_resp                (writeresp        ) [ 00000000000000000]
stg_145                  (br               ) [ 00000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputStream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="base_ddr_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_ddr_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_index_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_index_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame_count">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="base_address">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_address"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_buffer_dim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_dim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_buffer_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="frame_buffer_number">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_number"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="update_intr">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_intr"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inner_index_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_index_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="FRAME_OFFSET">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_OFFSET"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="BASE_ADDRESS_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BASE_ADDRESS_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="FRAME_BUFFER_DIM_r">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_DIM_r"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="FRAME_BUFFER_NUMBER_r">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_NUMBER_r"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="frame_count_inner">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count_inner"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_to_ddr_writer_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i56"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_base_ddr_addr_OC_buf"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="buffer_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="update_intr_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="update_intr_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="frame_buffer_number_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_number_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="frame_buffer_offset_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_offset_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="frame_buffer_dim_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_dim_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="base_address_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_address_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="stg_47_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_47/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="stg_91_write_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="32" slack="0"/>
<pin id="203" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_91/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_10_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_writeresp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="0" index="2" bw="64" slack="0"/>
<pin id="219" dir="0" index="4" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_wr_req/8 stg_136/11 p_wr_resp/12 "/>
</bind>
</comp>

<comp id="223" class="1004" name="buffer_addr_1_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="10" slack="0"/>
<pin id="227" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/7 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="233" dir="0" index="3" bw="9" slack="0"/>
<pin id="234" dir="0" index="4" bw="64" slack="0"/>
<pin id="232" dir="1" index="2" bw="64" slack="1"/>
<pin id="235" dir="1" index="5" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_117/7 buffer_load/9 "/>
</bind>
</comp>

<comp id="237" class="1004" name="buffer_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="10" slack="0"/>
<pin id="241" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/9 "/>
</bind>
</comp>

<comp id="244" class="1005" name="i_op_assign_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="246" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_op_assign_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_op_assign_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="29" slack="3"/>
<pin id="255" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_op_assign_1_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="29" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="29" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="offset1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2"/>
<pin id="265" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="offset1 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="offset1_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="offset1/6 "/>
</bind>
</comp>

<comp id="273" class="1005" name="idx_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="idx_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/6 "/>
</bind>
</comp>

<comp id="284" class="1005" name="indvar_flatten_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="13" slack="1"/>
<pin id="286" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="indvar_flatten_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="13" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="295" class="1005" name="j_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="1"/>
<pin id="297" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="j_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="0"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="1" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="306" class="1005" name="temp_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="temp_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="1" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp/7 "/>
</bind>
</comp>

<comp id="317" class="1005" name="i_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="1"/>
<pin id="319" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="328" class="1005" name="indvar_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="1"/>
<pin id="330" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="indvar_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/9 "/>
</bind>
</comp>

<comp id="339" class="1004" name="t_V_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="FRAME_OFFSET_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_OFFSET_load/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="BASE_ADDRESS_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="29" slack="0"/>
<pin id="350" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BASE_ADDRESS_load/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="stg_55_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_55/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="stg_56_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_56/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="stg_57_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_3_cast4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="29" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="3" slack="0"/>
<pin id="374" dir="0" index="3" bw="6" slack="0"/>
<pin id="375" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3_cast4/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="stg_59_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="29" slack="0"/>
<pin id="382" dir="0" index="1" bw="29" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_59/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="lhs_V_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="rhs_V_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="0"/>
<pin id="396" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_8_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="40" slack="0"/>
<pin id="402" dir="0" index="2" bw="3" slack="0"/>
<pin id="403" dir="0" index="3" bw="7" slack="0"/>
<pin id="404" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="i_op_assign_1_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="29" slack="3"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_1_cast/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="offset_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="0" index="1" bw="29" slack="0"/>
<pin id="416" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="FRAME_BUFFER_DIM_load_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_DIM_load/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_s_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="20" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="0" index="3" bw="6" slack="0"/>
<pin id="427" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="20" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="idx_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_1/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="FRAME_BUFFER_NUMBER_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_NUMBER_load/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_2_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="op2_assign_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_4_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="5"/>
<pin id="464" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_5_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="0"/>
<pin id="467" dir="0" index="1" bw="9" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_6_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="5"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_tmp_6_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="0" index="2" bw="8" slack="0"/>
<pin id="480" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_6/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="stg_87_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_87/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="frame_count_inner_load_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_count_inner_load/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_7_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="stg_90_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_90/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="exitcond_flatten_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="13" slack="0"/>
<pin id="509" dir="0" index="1" bw="13" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="indvar_flatten_next_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="13" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="j_s_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="exitcond5_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="0" index="1" bw="4" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="j_mid2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="10" slack="0"/>
<pin id="534" dir="0" index="2" bw="10" slack="0"/>
<pin id="535" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_11_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="56" slack="0"/>
<pin id="541" dir="0" index="1" bw="64" slack="0"/>
<pin id="542" dir="0" index="2" bw="5" slack="0"/>
<pin id="543" dir="0" index="3" bw="7" slack="0"/>
<pin id="544" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="temp_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="56" slack="0"/>
<pin id="552" dir="0" index="2" bw="56" slack="0"/>
<pin id="553" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_1/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="temp_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="0" index="2" bw="56" slack="0"/>
<pin id="561" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="temp_2/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="i_op_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_op/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="i_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="4" slack="0"/>
<pin id="575" dir="0" index="2" bw="4" slack="0"/>
<pin id="576" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="ifzero_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="0"/>
<pin id="582" dir="0" index="1" bw="4" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_4_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="0"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="2"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="595" class="1004" name="base_ddr_addr_addr_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="base_ddr_addr_addr/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="exitcond2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="10" slack="0"/>
<pin id="604" dir="0" index="1" bw="10" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="indvar_next_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/9 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_9_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="619" class="1004" name="offset_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="4"/>
<pin id="621" dir="0" index="1" bw="11" slack="0"/>
<pin id="622" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset_1/12 "/>
</bind>
</comp>

<comp id="628" class="1005" name="frame_buffer_offset_read_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_buffer_offset_read "/>
</bind>
</comp>

<comp id="633" class="1005" name="t_V_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="1"/>
<pin id="635" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="640" class="1005" name="FRAME_OFFSET_load_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FRAME_OFFSET_load "/>
</bind>
</comp>

<comp id="645" class="1005" name="BASE_ADDRESS_load_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="29" slack="1"/>
<pin id="647" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="BASE_ADDRESS_load "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_3_cast4_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="29" slack="1"/>
<pin id="652" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast4 "/>
</bind>
</comp>

<comp id="655" class="1005" name="lhs_V_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="40" slack="1"/>
<pin id="657" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="660" class="1005" name="rhs_V_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="40" slack="1"/>
<pin id="662" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_8_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="670" class="1005" name="offset_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="idx_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="indvar_flatten_next_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="13" slack="0"/>
<pin id="689" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="692" class="1005" name="j_mid2_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="10" slack="0"/>
<pin id="694" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="697" class="1005" name="temp_2_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="0"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="temp_2 "/>
</bind>
</comp>

<comp id="702" class="1005" name="i_1_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="4" slack="0"/>
<pin id="704" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="710" class="1005" name="base_ddr_addr_addr_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="2"/>
<pin id="712" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr "/>
</bind>
</comp>

<comp id="715" class="1005" name="exitcond2_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="719" class="1005" name="indvar_next_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="10" slack="0"/>
<pin id="721" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="724" class="1005" name="buffer_addr_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="1"/>
<pin id="726" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr "/>
</bind>
</comp>

<comp id="729" class="1005" name="buffer_load_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="64" slack="1"/>
<pin id="731" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load "/>
</bind>
</comp>

<comp id="734" class="1005" name="offset_1_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="70" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="92" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="120" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="136" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="138" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="220"><net_src comp="152" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="154" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="222"><net_src comp="156" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="228"><net_src comp="98" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="236"><net_src comp="223" pin="3"/><net_sink comp="229" pin=3"/></net>

<net id="242"><net_src comp="98" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="237" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="262"><net_src comp="256" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="272"><net_src comp="266" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="94" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="96" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="309"><net_src comp="98" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="100" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="96" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="18" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="347"><net_src comp="20" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="22" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="180" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="24" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="168" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="26" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="174" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="20" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="72" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="186" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="74" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="76" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="384"><net_src comp="370" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="22" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="247" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="386" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="78" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="74" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="80" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="412"><net_src comp="253" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="24" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="82" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="84" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="76" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="422" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="277" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="277" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="68" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="26" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="86" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="456" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="88" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="465" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="90" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="471" pin="2"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="18" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="28" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="68" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="500"><net_src comp="494" pin="2"/><net_sink comp="199" pin=2"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="28" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="288" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="102" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="288" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="104" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="299" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="110" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="321" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="112" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="519" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="299" pin="4"/><net_sink comp="531" pin=2"/></net>

<net id="545"><net_src comp="122" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="310" pin="4"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="124" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="126" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="554"><net_src comp="525" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="128" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="539" pin="4"/><net_sink comp="549" pin=2"/></net>

<net id="562"><net_src comp="130" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="206" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="549" pin="3"/><net_sink comp="557" pin=2"/></net>

<net id="565"><net_src comp="557" pin="3"/><net_sink comp="229" pin=4"/></net>

<net id="570"><net_src comp="321" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="134" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="525" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="134" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="566" pin="2"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="112" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="531" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="594"><net_src comp="263" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="2" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="601"><net_src comp="595" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="606"><net_src comp="332" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="140" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="332" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="110" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="332" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="623"><net_src comp="263" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="138" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="631"><net_src comp="174" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="636"><net_src comp="339" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="639"><net_src comp="633" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="643"><net_src comp="344" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="648"><net_src comp="348" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="653"><net_src comp="370" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="658"><net_src comp="386" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="663"><net_src comp="389" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="668"><net_src comp="399" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="673"><net_src comp="413" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="678"><net_src comp="436" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="442" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="690"><net_src comp="513" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="695"><net_src comp="531" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="700"><net_src comp="557" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="705"><net_src comp="572" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="713"><net_src comp="595" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="718"><net_src comp="602" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="608" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="727"><net_src comp="237" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="732"><net_src comp="229" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="737"><net_src comp="619" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="266" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_ddr_addr | {11 }
	Port: frame_index_V | {1 }
	Port: frame_count | {6 }
  - Chain level:
	State 1
		stg_43 : 1
		stg_47 : 1
		stg_59 : 1
	State 2
		rhs_V : 1
		r_V : 2
	State 3
	State 4
		tmp_8 : 1
	State 5
		offset : 1
	State 6
		tmp_s : 1
		tmp_3 : 2
		tmp_1 : 3
		idx_1 : 1
		stg_79 : 4
		tmp_2_cast : 1
		op2_assign : 2
		tmp_5 : 3
		p_tmp_6 : 4
		stg_87 : 5
		tmp_7 : 1
		stg_90 : 2
		stg_91 : 2
	State 7
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_99 : 2
		j_s : 1
		exitcond5 : 1
		j_mid2 : 2
		tmp_11 : 1
		temp_1 : 2
		temp_2 : 3
		empty_9 : 1
		i_op : 1
		i_1 : 2
		ifzero : 3
		stg_114 : 4
		tmp_4 : 3
		buffer_addr_1 : 4
		stg_117 : 5
	State 8
		base_ddr_addr_addr : 1
		p_wr_req : 2
	State 9
		exitcond2 : 1
		indvar_next : 1
		stg_128 : 2
		tmp_9 : 1
		buffer_addr : 2
		buffer_load : 3
	State 10
	State 11
		burstwrite_rend : 1
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |             offset_fu_413            |    0    |    0    |    32   |
|          |             idx_1_fu_442             |    0    |    0    |    32   |
|          |           op2_assign_fu_456          |    0    |    0    |    8    |
|          |             tmp_6_fu_471             |    0    |    0    |    8    |
|    add   |             tmp_7_fu_494             |    0    |    0    |    32   |
|          |      indvar_flatten_next_fu_513      |    0    |    0    |    13   |
|          |              j_s_fu_519              |    0    |    0    |    10   |
|          |              i_op_fu_566             |    0    |    0    |    4    |
|          |          indvar_next_fu_608          |    0    |    0    |    10   |
|          |            offset_1_fu_619           |    0    |    0    |    32   |
|----------|--------------------------------------|---------|---------|---------|
|          |            p_tmp_6_fu_476            |    0    |    0    |    8    |
|  select  |             j_mid2_fu_531            |    0    |    0    |    10   |
|          |             temp_1_fu_549            |    0    |    0    |    56   |
|          |              i_1_fu_572              |    0    |    0    |    4    |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_1_fu_436             |    0    |    0    |    11   |
|          |             tmp_5_fu_465             |    0    |    0    |    3    |
|   icmp   |        exitcond_flatten_fu_507       |    0    |    0    |    5    |
|          |           exitcond5_fu_525           |    0    |    0    |    2    |
|          |             ifzero_fu_580            |    0    |    0    |    2    |
|          |           exitcond2_fu_602           |    0    |    0    |    4    |
|----------|--------------------------------------|---------|---------|---------|
|    mul   |              grp_fu_393              |    2    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |     update_intr_read_read_fu_162     |    0    |    0    |    0    |
|          | frame_buffer_number_read_read_fu_168 |    0    |    0    |    0    |
|   read   | frame_buffer_offset_read_read_fu_174 |    0    |    0    |    0    |
|          |   frame_buffer_dim_read_read_fu_180  |    0    |    0    |    0    |
|          |     base_address_read_read_fu_186    |    0    |    0    |    0    |
|          |          tmp_10_read_fu_206          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |          stg_47_write_fu_192         |    0    |    0    |    0    |
|          |          stg_91_write_fu_199         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_212         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |          tmp_3_cast4_fu_370          |    0    |    0    |    0    |
|partselect|             tmp_8_fu_399             |    0    |    0    |    0    |
|          |             tmp_s_fu_422             |    0    |    0    |    0    |
|          |             tmp_11_fu_539            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             lhs_V_fu_386             |    0    |    0    |    0    |
|          |             rhs_V_fu_389             |    0    |    0    |    0    |
|          |       i_op_assign_1_cast_fu_409      |    0    |    0    |    0    |
|   zext   |             tmp_3_fu_432             |    0    |    0    |    0    |
|          |           tmp_2_cast_fu_452          |    0    |    0    |    0    |
|          |           tmp_4_cast_fu_462          |    0    |    0    |    0    |
|          |             tmp_4_fu_586             |    0    |    0    |    0    |
|          |             tmp_9_fu_614             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|bitconcatenate|             temp_2_fu_557            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   sext   |              tmp_fu_591              |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    2    |    0    |   286   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    2   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|    BASE_ADDRESS_load_reg_645   |   29   |
|    FRAME_OFFSET_load_reg_640   |   32   |
|   base_ddr_addr_addr_reg_710   |   64   |
|       buffer_addr_reg_724      |    9   |
|       buffer_load_reg_729      |   64   |
|        exitcond2_reg_715       |    1   |
|frame_buffer_offset_read_reg_628|   32   |
|           i_1_reg_702          |    4   |
|      i_op_assign_1_reg_253     |   29   |
|       i_op_assign_reg_244      |   32   |
|            i_reg_317           |    4   |
|          idx_1_reg_679         |   32   |
|           idx_reg_273          |   32   |
|   indvar_flatten_next_reg_687  |   13   |
|     indvar_flatten_reg_284     |   13   |
|       indvar_next_reg_719      |   10   |
|         indvar_reg_328         |   10   |
|         j_mid2_reg_692         |   10   |
|            j_reg_295           |   10   |
|          lhs_V_reg_655         |   40   |
|         offset1_reg_263        |   32   |
|        offset_1_reg_734        |   32   |
|         offset_reg_670         |   32   |
|          rhs_V_reg_660         |   40   |
|           t_V_reg_633          |    8   |
|         temp_2_reg_697         |   64   |
|          temp_reg_306          |   64   |
|          tmp_1_reg_675         |    1   |
|       tmp_3_cast4_reg_650      |   29   |
|          tmp_8_reg_665         |   32   |
+--------------------------------+--------+
|              Total             |   804  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_212 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_212 |  p1  |   2  |  64  |   128  ||    64   |
| grp_writeresp_fu_212 |  p2  |   2  |  64  |   128  ||    64   |
|   grp_access_fu_229  |  p0  |   2  |   9  |   18   ||    9    |
|      grp_fu_393      |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_393      |  p1  |   2  |   8  |   16   ||    8    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   357  ||  9.426  ||   177   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   286  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   177  |
|  Register |    -   |    -   |    -   |   804  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    2   |    9   |   804  |   463  |
+-----------+--------+--------+--------+--------+--------+
