
---------- Begin Simulation Statistics ----------
final_tick                                   21389500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68193                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688912                       # Number of bytes of host memory used
host_op_rate                                   138942                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                              269191974                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        5412                       # Number of instructions simulated
sim_ops                                         11038                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000021                       # Number of seconds simulated
sim_ticks                                    21389500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2945                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               581                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2547                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                410                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2945                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2535                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3343                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     242                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          533                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      7582                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     4328                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               658                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1049                       # Number of branches committed
system.cpu.commit.bw_lim_events                   435                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           11856                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 5412                       # Number of instructions committed
system.cpu.commit.committedOps                  11038                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        22830                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.483487                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.460645                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        19412     85.03%     85.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          998      4.37%     89.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          668      2.93%     92.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          612      2.68%     95.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          387      1.70%     96.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          134      0.59%     97.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          118      0.52%     97.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           66      0.29%     98.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          435      1.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        22830                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1935                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  112                       # Number of function calls committed.
system.cpu.commit.int_insts                      9512                       # Number of committed integer instructions.
system.cpu.commit.loads                           947                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           97      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             7841     71.04%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.04%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.13%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.09%     72.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      3.39%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.62%     76.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.98%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      1.94%     79.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      1.69%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             895      8.11%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            764      6.92%     95.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           52      0.47%     96.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          411      3.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             11038                       # Class of committed instruction
system.cpu.commit.refs                           2122                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        5412                       # Number of Instructions Simulated
system.cpu.committedOps                         11038                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.904656                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.904656                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                  9729                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  27903                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10591                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3566                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    660                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   409                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1774                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            52                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1553                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            13                       # TLB misses on write requests
system.cpu.fetch.Branches                        3343                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1948                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         11533                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   323                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          14895                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           524                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1320                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.078144                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12125                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                652                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.348177                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              24955                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.214706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.747806                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    20484     82.08%     82.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      157      0.63%     82.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      193      0.77%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      201      0.81%     84.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      241      0.97%     85.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      209      0.84%     86.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      183      0.73%     86.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      236      0.95%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     3051     12.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                24955                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3806                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1489                       # number of floating regfile writes
system.cpu.idleCycles                           17825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  822                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1612                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.429523                       # Inst execution rate
system.cpu.iew.exec_refs                         3345                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1552                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1548                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2311                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 15                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                56                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2089                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               22904                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1793                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1099                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 18375                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   863                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    660                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   866                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              111                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1363                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          913                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          789                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             33                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     19184                       # num instructions consuming a value
system.cpu.iew.wb_count                         17745                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.635008                       # average fanout of values written-back
system.cpu.iew.wb_producers                     12182                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.414797                       # insts written-back per cycle
system.cpu.iew.wb_sent                          18014                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    22230                       # number of integer regfile reads
system.cpu.int_regfile_writes                   13074                       # number of integer regfile writes
system.cpu.ipc                               0.126508                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.126508                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               301      1.55%      1.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 14507     74.48%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.02%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    17      0.09%     76.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  10      0.05%     76.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      1.94%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.35%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  110      0.56%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 214      1.10%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.97%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1964     10.08%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1229      6.31%     97.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              59      0.30%     97.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            428      2.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  19477                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1997                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3970                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1962                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2031                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         298                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015300                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     265     88.93%     88.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     88.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     88.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     88.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     88.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     88.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     88.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     88.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     88.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     88.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     88.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     88.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     88.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      7      2.35%     91.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     91.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.34%     91.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.34%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      9      3.02%     94.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%     94.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 3      1.01%     95.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               12      4.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  17477                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              60370                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        15783                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             32731                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      22881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     19477                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  23                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           11856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               136                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             14                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        16365                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         24955                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.780485                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.796061                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               19651     78.75%     78.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1179      4.72%     83.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 819      3.28%     86.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 563      2.26%     89.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 856      3.43%     92.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 600      2.40%     94.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 674      2.70%     97.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 401      1.61%     99.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 212      0.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           24955                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.455283                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2039                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           125                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 3                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2311                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2089                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    7812                       # number of misc regfile reads
system.cpu.numCycles                            42780                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    2971                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 11742                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     37                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    10882                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    35                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 64568                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  26161                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               27891                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3643                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5826                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    660                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5921                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    16127                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              3871                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            35562                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            878                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 18                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1452                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             16                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        45289                       # The number of ROB reads
system.cpu.rob.rob_writes                       47973                       # The number of ROB writes
system.cpu.timesIdled                             206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           61                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           627                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     21389500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                466                       # Transaction distribution
system.membus.trans_dist::WritebackClean           60                       # Transaction distribution
system.membus.trans_dist::ReadExReq               101                       # Transaction distribution
system.membus.trans_dist::ReadExResp              101                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            372                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            94                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        27648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        27648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        12480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        12480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   40128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               567                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001764                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041996                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     566     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 567                       # Request fanout histogram
system.membus.reqLayer2.occupancy              977000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1975750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1042250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     21389500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          23808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              36288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23808                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 567                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1113069497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         583463849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1696533346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1113069497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1113069497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1113069497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        583463849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1696533346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000025768750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1169                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         567                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         60                       # Number of write requests accepted
system.mem_ctrls.readBursts                       567                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       60                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5963250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                16594500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10517.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29267.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      446                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      27                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   567                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   60                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    318.867257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.887385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.234319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           41     36.28%     36.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           26     23.01%     59.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           10      8.85%     68.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      5.31%     73.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      8.85%     82.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.77%     84.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.77%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      3.54%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12     10.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          113                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     271.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    176.266843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    292.035101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  36288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   36288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1696.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        95.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1696.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      21385000                       # Total gap between requests
system.mem_ctrls.avgGap                      34106.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        23808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1113069496.715678215027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 583463849.084831357002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 95747913.695972323418                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           60                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10671500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5923000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    147483500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28686.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30374.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2458058.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               599760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               292215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2241960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              20880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          9476250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           233760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           14094105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        658.926342                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       526000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     20343500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               299880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               136620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1806420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             146160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          8671980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           911040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           13201380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        617.189743                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2317000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     18552500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        21389500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     21389500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1456                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1456                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1456                       # number of overall hits
system.cpu.icache.overall_hits::total            1456                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          492                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            492                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          492                       # number of overall misses
system.cpu.icache.overall_misses::total           492                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27647500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27647500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27647500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27647500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1948                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1948                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1948                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1948                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.252567                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.252567                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.252567                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.252567                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56194.105691                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56194.105691                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56194.105691                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56194.105691                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           60                       # number of writebacks
system.cpu.icache.writebacks::total                60                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          120                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          372                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          372                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          372                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          372                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22512500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22512500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.190965                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.190965                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.190965                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.190965                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60517.473118                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60517.473118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60517.473118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60517.473118                       # average overall mshr miss latency
system.cpu.icache.replacements                     60                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1456                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1456                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          492                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           492                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27647500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27647500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1948                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1948                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.252567                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.252567                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56194.105691                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56194.105691                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22512500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22512500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.190965                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.190965                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60517.473118                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60517.473118                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     21389500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           166.393471                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 288                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                60                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.800000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   166.393471                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.324987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.324987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4268                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4268                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     21389500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     21389500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     21389500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     21389500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     21389500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     21389500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     21389500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2469                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2469                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2469                       # number of overall hits
system.cpu.dcache.overall_hits::total            2469                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            322                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          322                       # number of overall misses
system.cpu.dcache.overall_misses::total           322                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18960500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18960500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18960500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18960500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2791                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2791                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2791                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2791                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.115371                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.115371                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.115371                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.115371                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58883.540373                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58883.540373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58883.540373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58883.540373                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          237                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.625000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          127                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          127                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          195                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12090000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12090000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.069867                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.069867                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.069867                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.069867                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        62000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        62000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        62000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        62000                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          218                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           218                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12673000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12673000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.134985                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.134985                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58133.027523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58133.027523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          124                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           94                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           94                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6098500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6098500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.058204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64877.659574                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64877.659574                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6287500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6287500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1176                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1176                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.088435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.088435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60456.730769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60456.730769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5991500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5991500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.085884                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.085884                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59321.782178                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59321.782178                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     21389500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           110.200780                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   110.200780                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.107618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.107618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.190430                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5777                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5777                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                   21713000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 856298                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688912                       # Number of bytes of host memory used
host_op_rate                                  1787359                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                               46983909                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        5829                       # Number of instructions simulated
sim_ops                                         12280                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      323500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  169                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                10                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               132                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                110                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             169                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               59                       # Number of indirect misses.
system.cpu.branchPred.lookups                     189                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      20                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            9                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                       510                       # number of cc regfile reads
system.cpu.cc_regfile_writes                      412                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                10                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        108                       # Number of branches committed
system.cpu.commit.bw_lim_events                     2                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts             313                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                  417                       # Number of instructions committed
system.cpu.commit.committedOps                   1242                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples          600                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.070000                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.087829                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0          184     30.67%     30.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          107     17.83%     48.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          103     17.17%     65.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          101     16.83%     82.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            3      0.50%     83.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            2      0.33%     83.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           98     16.33%     99.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%     99.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            2      0.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total          600                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    3                       # Number of function calls committed.
system.cpu.commit.int_insts                      1240                       # Number of committed integer instructions.
system.cpu.commit.loads                           204                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu              834     67.15%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             204     16.43%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            204     16.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              1242                       # Class of committed instruction
system.cpu.commit.refs                            408                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                         417                       # Number of Instructions Simulated
system.cpu.committedOps                          1242                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.551559                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.551559                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                   323                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                   1753                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       82                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                        79                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                     12                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   151                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                         212                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         215                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                         189                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                        26                       # Number of cache lines fetched
system.cpu.fetch.Cycles                           602                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     1                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                            670                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                      24                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.292117                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 33                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                130                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.035549                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                647                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.936631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.410147                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                      337     52.09%     52.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        9      1.39%     53.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        3      0.46%     53.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        4      0.62%     54.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      116     17.93%     72.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        2      0.31%     72.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%     72.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        9      1.39%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      167     25.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                  647                       # Number of instructions fetched each cycle (Total)
system.cpu.iew.branchMispredicts                   17                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      120                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.188563                       # Inst execution rate
system.cpu.iew.exec_refs                          427                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        215                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                      35                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                   238                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  3                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  246                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                1553                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                   212                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                47                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  1416                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                     12                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              199                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads           34                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           43                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           16                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              1                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      1069                       # num instructions consuming a value
system.cpu.iew.wb_count                          1413                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.879326                       # average fanout of values written-back
system.cpu.iew.wb_producers                       940                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.183926                       # insts written-back per cycle
system.cpu.iew.wb_sent                           1414                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                     1787                       # number of integer regfile reads
system.cpu.int_regfile_writes                    1075                       # number of integer regfile writes
system.cpu.ipc                               0.644513                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.644513                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  1020     69.72%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  222     15.17%     84.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 221     15.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   1463                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           9                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006152                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       9    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   1472                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads               3590                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         1413                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes              1868                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                       1550                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      1463                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined             313                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 8                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedOperandsExamined          378                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples           647                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.261206                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.705417                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  97     14.99%     14.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 198     30.60%     45.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                  16      2.47%     48.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 196     30.29%     78.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 102     15.77%     94.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  14      2.16%     96.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   9      1.39%     97.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   7      1.08%     98.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   8      1.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total             647                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.261206                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          26                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               216                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              214                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                  238                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 246                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                     684                       # number of misc regfile reads
system.cpu.numCycles                              647                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                      36                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  1329                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    286                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                      141                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                  3664                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                   1684                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                1720                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                       168                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                     12                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   290                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                      394                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups             2226                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       779                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                         2153                       # The number of ROB reads
system.cpu.rob.rob_writes                        3156                       # The number of ROB writes
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED       323500                       # Cumulative time (in ticks) in various power states
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::2                       0                       # Request fanout histogram
system.membus.snoop_fanout::3                       0                       # Request fanout histogram
system.membus.snoop_fanout::4                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       323500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           147630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy             147630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        456.352396                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       323500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy           147630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy             147630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        456.352396                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT       323500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON          323500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED       323500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           26                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total               26                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           26                       # number of overall hits
system.cpu.icache.overall_hits::total              26                       # number of overall hits
system.cpu.icache.demand_accesses::.cpu.inst           26                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total           26                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           26                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total           26                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           26                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total              26                       # number of ReadReq hits
system.cpu.icache.ReadReq_accesses::.cpu.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total           26                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED       323500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  312                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          312                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.609375                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.609375                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                52                       # Number of tag accesses
system.cpu.icache.tags.data_accesses               52                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED       323500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED       323500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       323500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED       323500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED       323500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       323500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED       323500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          217                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              217                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          217                       # number of overall hits
system.cpu.dcache.overall_hits::total             217                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.data          217                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          217                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          217                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          217                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data           13                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total              13                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data           13                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total           13                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data          204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          204                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          204                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED       323500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  195                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          195                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.190430                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.190430                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.190430                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses               434                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses              434                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                   31579000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112592                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694032                       # Number of bytes of host memory used
host_op_rate                                   229687                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                              116734052                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        9507                       # Number of instructions simulated
sim_ops                                         19409                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000010                       # Number of seconds simulated
sim_ticks                                     9866000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1672                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               268                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1491                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1672                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1514                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1820                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     135                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          255                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      4954                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     2736                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               295                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        884                       # Number of branches committed
system.cpu.commit.bw_lim_events                   373                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5075                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 3678                       # Number of instructions committed
system.cpu.commit.committedOps                   7129                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         7441                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.958070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.091872                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5588     75.10%     75.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          406      5.46%     80.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          283      3.80%     84.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          389      5.23%     89.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          186      2.50%     92.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           83      1.12%     93.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           84      1.13%     94.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           49      0.66%     94.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          373      5.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         7441                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                         84                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   66                       # Number of function calls committed.
system.cpu.commit.int_insts                      7059                       # Number of committed integer instructions.
system.cpu.commit.loads                           896                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.13%      0.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             5639     79.10%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.20%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.03%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              14      0.20%     79.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              20      0.28%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.34%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             884     12.40%     92.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            509      7.14%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           12      0.17%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            2      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              7129                       # Class of committed instruction
system.cpu.commit.refs                           1407                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        3678                       # Number of Instructions Simulated
system.cpu.committedOps                          7129                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.364872                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.364872                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                   915                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  14056                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     5038                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      1931                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    297                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   131                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1242                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            18                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         657                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                        1820                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       971                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          2586                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   185                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                           7400                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           169                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                     594                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.092236                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               5213                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                293                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.375025                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               8312                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.766242                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.147954                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     6108     73.48%     73.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      118      1.42%     74.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                       63      0.76%     75.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      102      1.23%     76.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      133      1.60%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      125      1.50%     79.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      133      1.60%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       64      0.77%     82.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     1466     17.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 8312                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       214                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      102                       # number of floating regfile writes
system.cpu.idleCycles                           11420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  377                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1136                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.517434                       # Inst execution rate
system.cpu.iew.exec_refs                         1896                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        657                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     721                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1511                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 27                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  879                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               12197                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1239                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               461                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 10210                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    297                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     9                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              115                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          616                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          368                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          367                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             10                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     10455                       # num instructions consuming a value
system.cpu.iew.wb_count                         10006                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.659110                       # average fanout of values written-back
system.cpu.iew.wb_producers                      6891                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.507095                       # insts written-back per cycle
system.cpu.iew.wb_sent                          10108                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    13574                       # number of integer regfile reads
system.cpu.int_regfile_writes                    8057                       # number of integer regfile writes
system.cpu.ipc                               0.186398                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.186398                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               137      1.28%      1.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  8409     78.82%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    15      0.14%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.02%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   21      0.20%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   32      0.30%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  27      0.25%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1287     12.06%     93.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 690      6.47%     99.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              38      0.36%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             10      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  10668                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     151                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 305                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          123                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                288                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         201                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018841                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     183     91.04%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     91.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      3      1.49%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      7      3.48%     96.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     4      1.99%     98.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.50%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      1.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  10581                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              29592                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         9883                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             16989                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      12125                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     10668                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  72                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                45                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             69                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6617                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          8312                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.283446                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.247158                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                5672     68.24%     68.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 445      5.35%     73.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 354      4.26%     77.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 356      4.28%     82.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 365      4.39%     86.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 337      4.05%     90.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 324      3.90%     94.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 314      3.78%     98.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 145      1.74%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            8312                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.540645                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1000                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            44                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                25                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               54                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1511                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 879                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    4545                       # number of misc regfile reads
system.cpu.numCycles                            19732                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                     812                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  7868                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     56                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     5132                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 32831                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  13475                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               14517                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      1957                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    297                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                    70                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6668                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               270                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            19012                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles             44                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  5                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       210                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              5                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        19272                       # The number of ROB reads
system.cpu.rob.rob_writes                       25283                       # The number of ROB writes
system.cpu.timesIdled                             109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           347                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      9866000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                229                       # Transaction distribution
system.membus.trans_dist::WritebackClean          102                       # Transaction distribution
system.membus.trans_dist::ReadExReq                15                       # Transaction distribution
system.membus.trans_dist::ReadExResp               15                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            198                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            32                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           94                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total           94                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        19136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   22144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               245                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     245    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 245                       # Request fanout histogram
system.membus.reqLayer2.occupancy              798000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1044000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy             254000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      9866000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          12608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              15616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        12608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12608                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 244                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1277924184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         304885465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1582809649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1277924184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1277924184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1277924184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        304885465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1582809649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        47.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000019864500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 557                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 94                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         245                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        101                       # Number of write requests accepted
system.mem_ctrls.readBursts                       245                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      101                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                8                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4312500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 8831250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17820.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4979.34                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36492.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      187                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      77                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   245                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           87                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    272.183908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.781757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.973433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           18     20.69%     20.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           31     35.63%     56.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           14     16.09%     72.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9     10.34%     82.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      6.90%     89.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      5.75%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      1.15%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            3      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           87                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.857143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.421860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.945754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             1     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             1     14.29%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             1     14.29%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39             1     14.29%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47             1     14.29%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::50-51             1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  15424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   15680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1563.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       655.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1589.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      10189000                       # Total gap between requests
system.mem_ctrls.avgGap                      29447.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        12416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         3008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1258463409.689843893051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 304885465.234137415886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 655179404.013784766197                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           47                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          101                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      6876250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1955000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    255907250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34728.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41595.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2533735.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               342720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               197340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1106700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             250560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          4473930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy            21120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            7621650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        772.516724                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      9346000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               214200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               132825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              614040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             250560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          4369620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           108960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            6919485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        701.346544                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       228750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      9117250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON         9866000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      9866000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          701                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              701                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          701                       # number of overall hits
system.cpu.icache.overall_hits::total             701                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          270                       # number of overall misses
system.cpu.icache.overall_misses::total           270                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17488500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17488500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17488500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17488500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          971                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          971                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          971                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          971                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.278064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.278064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.278064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.278064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64772.222222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64772.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64772.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64772.222222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          629                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   104.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          102                       # number of writebacks
system.cpu.icache.writebacks::total               102                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           72                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          198                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          198                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          198                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          198                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13193000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13193000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13193000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13193000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.203913                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.203913                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.203913                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.203913                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66631.313131                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66631.313131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66631.313131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66631.313131                       # average overall mshr miss latency
system.cpu.icache.replacements                    102                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          701                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             701                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           270                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17488500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17488500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.278064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.278064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64772.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64772.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           72                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          198                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          198                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13193000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13193000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.203913                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.203913                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66631.313131                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66631.313131                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      9866000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           357.356178                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2464                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               509                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.840864                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   357.356178                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.697961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.697961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2139                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2139                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      9866000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED      9866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      9866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      9866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      9866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      9866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      9866000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1567                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1567                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1567                       # number of overall hits
system.cpu.dcache.overall_hits::total            1567                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           57                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             57                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           57                       # number of overall misses
system.cpu.dcache.overall_misses::total            57                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3904500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3904500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3904500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3904500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1624                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1624                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1624                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035099                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035099                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035099                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035099                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        68500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        68500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        68500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        68500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           47                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           47                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3464500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3464500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3464500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3464500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028941                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028941                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028941                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028941                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73712.765957                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73712.765957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73712.765957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73712.765957                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1072                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1072                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           41                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            41                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2782000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2782000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67853.658537                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67853.658537                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2416500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2416500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75515.625000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75515.625000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           16                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1122500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1122500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          511                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          511                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70156.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70156.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           15                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1048000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1048000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69866.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69866.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      9866000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           224.284210                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4495                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               242                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.574380                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   224.284210                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.219028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.219028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.236328                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              3295                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             3295                       # Number of data accesses

---------- End Simulation Statistics   ----------
