
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010143                       # Number of seconds simulated
sim_ticks                                 10142517945                       # Number of ticks simulated
final_tick                               536329502709                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195612                       # Simulator instruction rate (inst/s)
host_op_rate                                   248428                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 247303                       # Simulator tick rate (ticks/s)
host_mem_usage                               67343388                       # Number of bytes of host memory used
host_seconds                                 41012.57                       # Real time elapsed on the host
sim_insts                                  8022566026                       # Number of instructions simulated
sim_ops                                   10188662339                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       101504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       169472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       118784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        99968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       295808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       273536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       195200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       272384                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1563392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       526720                       # Number of bytes written to this memory
system.physmem.bytes_written::total            526720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          793                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1324                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          928                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          781                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2311                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2137                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1525                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2128                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12214                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4115                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4115                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       492185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10007771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       429085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16709066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       504806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11711490                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       504806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9856330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       429085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     29165144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       441705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     26969240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       378604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     19245714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       441705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     26855659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               154142394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       492185                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       429085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       504806                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       504806                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       429085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       441705                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       378604                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       441705                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3621980                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51931878                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51931878                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51931878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       492185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10007771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       429085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16709066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       504806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11711490                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       504806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9856330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       429085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     29165144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       441705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     26969240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       378604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     19245714                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       441705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     26855659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              206074272                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24322586                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2211347                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1840805                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202385                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       848837                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808669                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237588                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9525                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19230072                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12126329                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2211347                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1046257                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2527707                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         564913                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        593101                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1195628                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193397                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22711559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.656373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.032277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20183852     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154952      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          195293      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          309592      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130512      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168954      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195562      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           89984      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1282858      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22711559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090917                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498562                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19117049                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       717248                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2515656                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1210                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        360394                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336703                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14824662                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1607                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        360394                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19136840                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          61877                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       601131                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497038                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54275                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14733403                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7664                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        37807                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20572484                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68511079                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68511079                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3384434                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3578                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1872                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           191368                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383042                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721312                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8238                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164806                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14381208                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3594                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13788787                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        13576                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1761941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3602500                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          149                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22711559                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607126                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327825                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16868227     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2665378     11.74%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1089971      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       610426      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       827147      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255102      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       249813      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134747      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10748      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22711559                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94053     78.71%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13090     10.95%     89.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12349     10.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11614720     84.23%     84.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188457      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1265134      9.18%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718771      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13788787                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.566913                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             119492                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008666                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50422201                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16146829                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13426501                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13908279                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10238                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       265700                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11091                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        360394                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47348                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6097                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14384808                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10965                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383042                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721312                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1873                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118959                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114136                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233095                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13546632                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243608                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242155                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962287                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915521                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718679                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.556957                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13426597                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13426501                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8044071                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21609156                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.552018                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372253                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2062516                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       203895                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22351165                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.551307                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371462                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17133635     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2645097     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960643      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477850      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437173      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183288      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       182042      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86457      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       244980      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22351165                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       244980                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36490979                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29130161                       # The number of ROB writes
system.switch_cpus0.timesIdled                 293945                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1611027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.432258                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.432258                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411141                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411141                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60949135                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18759784                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13707497                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                24322464                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1987618                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1629894                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196979                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       837135                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          777106                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          204215                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8851                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19031903                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11298568                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1987618                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       981321                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2485975                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         556967                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        555215                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1173425                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       195436                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22429980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19944005     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          268615      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          312297      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          171941      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          196860      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          108809      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           74860      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          192067      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1160526      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22429980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081719                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464532                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18875288                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       715136                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2464919                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19813                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        354822                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       322334                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2065                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13792694                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10676                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        354822                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18905483                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         235606                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       395252                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2455733                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        83082                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13784103                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         20349                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        39177                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19160841                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     64183672                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     64183672                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16367345                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2793394                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3568                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1973                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           225016                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1317191                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       716934                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18070                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       156667                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13762630                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3574                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13013765                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        17679                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1707640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3942541                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          361                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22429980                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580195                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269822                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16945277     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2208131      9.84%     85.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1185558      5.29%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       818850      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       716247      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       365844      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        89656      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57512      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42905      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22429980                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3364     11.95%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         11995     42.62%     54.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12788     45.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10893335     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203140      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1594      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1204140      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       711556      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13013765                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.535051                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              28147                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002163                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     48503336                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15473979                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12795399                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13041912                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        32274                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       232240                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        14914                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          798                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        354822                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         190251                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13115                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13766225                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         2037                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1317191                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       716934                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1970                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9318                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       114533                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109848                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224381                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12818692                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1130017                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       195073                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1841379                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1793991                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            711362                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.527031                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12795718                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12795399                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7605542                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19915705                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.526073                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381887                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9612572                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11793807                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1972564                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3213                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       197923                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22075158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534257                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.352952                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17256927     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2234014     10.12%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       936547      4.24%     92.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       561944      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       390292      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       252269      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       130932      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       105102      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       207131      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22075158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9612572                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11793807                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1786953                       # Number of memory references committed
system.switch_cpus1.commit.loads              1084936                       # Number of loads committed
system.switch_cpus1.commit.membars               1604                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1687976                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10632630                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       240005                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       207131                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35634333                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27887661                       # The number of ROB writes
system.switch_cpus1.timesIdled                 293051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1892484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9612572                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11793807                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9612572                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.530276                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.530276                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395214                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395214                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        57831299                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17760234                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12873396                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3208                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                24322586                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2016553                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1649611                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       198674                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       824236                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          791455                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          207815                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8978                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19408152                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11275460                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2016553                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       999270                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2351443                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         543615                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        400634                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1188881                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       198695                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     22502594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.958903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20151151     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          109010      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          173058      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          235176      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          242411      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          205093      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          115454      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          171292      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1099949      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     22502594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082909                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463580                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19212841                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       597951                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2347089                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2609                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        342103                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       332075                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13834085                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1548                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        342103                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19265387                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         125424                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       352545                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2297827                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       119305                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13828475                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         15737                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        52221                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19293992                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     64328188                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     64328188                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16700997                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2592995                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3433                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1789                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           361057                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1295065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       700827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8116                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       279263                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13811622                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3447                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13108357                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1953                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1542069                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3698330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     22502594                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582526                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267310                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16869688     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2384797     10.60%     85.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1188025      5.28%     90.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       838580      3.73%     94.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       667761      2.97%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       276298      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       174729      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        90866      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        11850      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     22502594                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2717     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8049     37.02%     49.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10976     50.48%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11024738     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       195587      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1641      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1187898      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       698493      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13108357                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538938                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              21742                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     48743003                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15357207                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12909085                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13130099                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        26513                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       209760                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10403                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        342103                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          99098                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11600                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13815101                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          588                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1295065                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       700827                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1792                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9826                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       114862                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112097                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       226959                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12925475                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1117299                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       182882                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   32                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1815734                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1836466                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            698435                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531419                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12909204                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12909085                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7409802                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19972544                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530745                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370999                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9736000                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11980633                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1834482                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3313                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       200942                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22160491                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540630                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.376252                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17172227     77.49%     77.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2508596     11.32%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       913733      4.12%     92.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       437534      1.97%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       413473      1.87%     96.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       213965      0.97%     97.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       157375      0.71%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        84702      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       258886      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22160491                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9736000                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11980633                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1775729                       # Number of memory references committed
system.switch_cpus2.commit.loads              1085305                       # Number of loads committed
system.switch_cpus2.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1727786                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10794366                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246788                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       258886                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35716642                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27972353                       # The number of ROB writes
system.switch_cpus2.timesIdled                 295704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1819992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9736000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11980633                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9736000                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.498211                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.498211                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400286                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400286                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        58172001                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17980817                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12824131                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3310                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                24322586                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2212028                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1841975                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       202714                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       847078                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          808176                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          237727                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9464                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19228810                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12132896                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2212028                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1045903                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2528685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         566198                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        592617                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1195889                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       193747                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22711741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.656720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.032918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20183056     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          154788      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          195438      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          310321      1.37%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          130463      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          168022      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          195281      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           90006      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1284366      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22711741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090945                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.498832                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19115456                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       717115                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2516579                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1243                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        361346                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       336243                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14832815                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1600                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        361346                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19135417                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          62329                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       599932                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2497808                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        54905                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14741342                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          7815                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        38195                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     20584333                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     68549799                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     68549799                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17186107                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3398214                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3572                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1866                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           194193                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1383879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       721157                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8066                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       164612                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14388800                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3587                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13792065                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        13764                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1770054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3623789                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          142                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22711741                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.607266                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.328094                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16868822     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2664169     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1089200      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       611239      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       827446      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       255338      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       250193      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       134525      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        10809      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22711741                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          94602     78.82%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13076     10.89%     89.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12352     10.29%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11617873     84.24%     84.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       188496      1.37%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1265336      9.17%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       718655      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13792065                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.567048                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             120030                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008703                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     50429665                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16162532                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13429432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13912095                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        10196                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       266652                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10998                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        361346                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          47430                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         6095                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14392393                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        10977                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1383879                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       721157                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1867                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          5362                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           93                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       119019                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       114535                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       233554                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13549667                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1243748                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       242398                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1962292                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1915097                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            718544                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.557082                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13429528                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13429432                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8047993                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         21623634                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.552138                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372185                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9998913                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12321025                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2071422                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       204228                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22350395                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.551267                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.371501                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17133685     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2644655     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       960528      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       477793      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       436986      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       183193      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       181884      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        86646      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       245025      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22350395                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9998913                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12321025                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1827383                       # Number of memory references committed
system.switch_cpus3.commit.loads              1117224                       # Number of loads committed
system.switch_cpus3.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1785746                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11093084                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       254436                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       245025                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36497739                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29146269                       # The number of ROB writes
system.switch_cpus3.timesIdled                 294160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1610845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9998913                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12321025                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9998913                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.432523                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.432523                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.411096                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.411096                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60965157                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18766193                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13714005                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                24322586                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1901684                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1715584                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       102047                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       737160                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          676124                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          104793                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4428                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20160407                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11976294                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1901684                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       780917                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2365193                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         320162                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        414904                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1159278                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       102389                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23156141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.606837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.936498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20790948     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           83439      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          171970      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           71694      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          392063      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          349327      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           67949      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          143042      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1085709      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23156141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078186                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.492394                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20050031                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       526787                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2356526                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         7392                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        215400                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       167115                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14042930                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1429                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        215400                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20071633                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         358971                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       102171                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2343334                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        64627                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14034739                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         26168                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        24099                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          202                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     16488173                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     66104506                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     66104506                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     14592569                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         1895598                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1632                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          828                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           167712                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3309079                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1673164                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        15217                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        80836                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14005350                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1636                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13460019                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7010                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1093015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      2620872                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23156141                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581272                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.379401                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18380481     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1425202      6.15%     85.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1175269      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       505863      2.18%     92.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       644464      2.78%     95.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       623706      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       355624      1.54%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        27696      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        17836      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23156141                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          34096     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        265775     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         7694      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8446630     62.75%     62.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       117602      0.87%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          804      0.01%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3225877     23.97%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1669106     12.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13460019                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.553396                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             307565                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022850                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50390754                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15100353                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13343732                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13767584                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        24321                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       129713                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10966                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1188                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        215400                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         325054                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        16981                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14006996                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3309079                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1673164                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          828                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         11546                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        58644                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        60637                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       119281                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13364499                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3214765                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        95520                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             4883703                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1749603                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1668938                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549469                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13344254                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13343732                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7207071                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         14203383                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.548615                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507419                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10831307                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12728168                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1280100                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       104034                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22940741                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.554828                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378669                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18328318     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1680401      7.32%     87.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       789879      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       781573      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       211554      0.92%     94.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       910128      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        67567      0.29%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        49536      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       121785      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22940741                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10831307                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12728168                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               4841556                       # Number of memory references committed
system.switch_cpus4.commit.loads              3179363                       # Number of loads committed
system.switch_cpus4.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1680331                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11318693                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       123178                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       121785                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36827198                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           28231976                       # The number of ROB writes
system.switch_cpus4.timesIdled                 444200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1166445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10831307                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12728168                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10831307                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.245582                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.245582                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.445319                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.445319                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        66067416                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       15503919                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       16716698                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1616                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                24322586                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1983931                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1622069                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       195036                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       840854                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          781458                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          203857                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8792                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19248334                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11251571                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1983931                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       985315                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2357728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         565383                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        333614                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1184779                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       196441                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22305766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.968113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        19948038     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          128171      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          201605      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          319982      1.43%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          133025      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          150439      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          158424      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          103906      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1162176      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22305766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081567                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462598                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19076625                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       507150                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2350103                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6097                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        365789                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       325481                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13739817                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1632                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        365789                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19105515                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         162742                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       262367                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2327598                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        81753                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13730658                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1773                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         23779                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        30860                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         2721                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19060538                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     63865297                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     63865297                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16266436                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2794102                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3481                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1907                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           250826                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1310876                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       704584                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        21352                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       160068                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13710246                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3492                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12976533                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        16717                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1744670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3869600                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          318                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22305766                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581757                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273702                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16835319     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2194493      9.84%     85.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1200985      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       819650      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       764753      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       220311      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       171543      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        58401      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        40311      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22305766                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3092     12.62%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          9469     38.63%     51.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        11949     48.75%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10869285     83.76%     83.76% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       204972      1.58%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1573      0.01%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1200669      9.25%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       700034      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12976533                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533518                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              24510                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001889                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     48300059                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15458565                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12765743                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13001043                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        38924                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       237290                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        21955                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          849                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        365789                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         114293                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        11588                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13713761                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         3817                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1310876                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       704584                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1907                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          8587                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       112997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       111859                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       224856                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12790889                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1129535                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       185644                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1829164                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1799513                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            699629                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525885                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12765962                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12765743                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7465590                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         19495074                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524851                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382948                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9554837                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11711653                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2002125                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3174                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       198929                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     21939977                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533804                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386909                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17183519     78.32%     78.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2303331     10.50%     88.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       897440      4.09%     92.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       483937      2.21%     95.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       361486      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       201926      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       124616      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       111415      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       272307      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     21939977                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9554837                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11711653                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1756215                       # Number of memory references committed
system.switch_cpus5.commit.loads              1073586                       # Number of loads committed
system.switch_cpus5.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1681010                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10553208                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       237935                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       272307                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            35381383                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           27793377                       # The number of ROB writes
system.switch_cpus5.timesIdled                 311617                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2016820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9554837                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11711653                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9554837                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.545578                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.545578                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392838                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392838                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        57681229                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       17696975                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12815716                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3170                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus6.numCycles                24322586                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1849215                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1654458                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       148521                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1233906                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         1217958                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          107967                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4435                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19596616                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              10510984                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1849215                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1325925                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2342010                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         490248                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        270899                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1186842                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       145449                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22550454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.520734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.760626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20208444     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          361290      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          176901      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          356916      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          109787      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          331462      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           50869      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           82998      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          871787      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22550454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.076029                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.432149                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19365968                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       506369                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2337175                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1905                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        339033                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       171083                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         1896                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      11721387                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         4520                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        339033                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19392302                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         303775                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       123708                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2312740                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        78892                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      11703702                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          9088                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        62856                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     15301637                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     52984847                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     52984847                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     12354226                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2947410                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1526                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          773                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           171809                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      2143188                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       334665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         2349                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        76156                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          11641037                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         10882444                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7182                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2139594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4402358                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22550454                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.482582                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.093898                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17778952     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1486995      6.59%     85.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1613847      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       932962      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       473450      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       119276      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       138898      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3291      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2783      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22550454                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          18009     57.62%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          7248     23.19%     80.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         5998     19.19%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8512853     78.23%     78.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        83015      0.76%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          754      0.01%     79.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1954436     17.96%     96.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       331386      3.05%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      10882444                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.447421                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              31255                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002872                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     44353779                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     13782191                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     10603346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      10913699                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         8643                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       441421                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         9255                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        339033                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         202173                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         9729                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     11642578                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          422                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      2143188                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       334665                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          772                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          3933                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        99624                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        57782                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       157406                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     10746531                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1927888                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       135913                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2259239                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1636465                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            331351                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.441833                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              10606201                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             10603346                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6423116                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         13858284                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.435946                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.463486                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8452218                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      9486673                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2156334                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1519                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       147402                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22211421                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.427108                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.298933                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18694575     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1370726      6.17%     90.34% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       891368      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       278930      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       469165      2.11%     97.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        89576      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        56612      0.25%     98.38% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        51543      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       308926      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22211421                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8452218                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       9486673                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2027177                       # Number of memory references committed
system.switch_cpus6.commit.loads              1701767                       # Number of loads committed
system.switch_cpus6.commit.membars                758                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1458323                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          8281685                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       115850                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       308926                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            33545476                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           23625318                       # The number of ROB writes
system.switch_cpus6.timesIdled                 440677                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1772132                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8452218                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              9486673                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8452218                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.877657                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.877657                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.347505                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.347505                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        49999577                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       13785185                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12499664                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1518                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                24322586                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1981623                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1620168                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       195922                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       845809                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          780988                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          203721                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8791                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19253378                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11239956                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1981623                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       984709                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2354720                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         567107                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        323620                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1185621                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       197302                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22298646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19943926     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          127332      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          200804      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          318922      1.43%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          133821      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          150635      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          158726      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          104810      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1159670      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22298646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081473                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462120                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19083336                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       495419                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2347188                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         6070                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        366631                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       325133                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          272                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13726708                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1607                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        366631                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19110931                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         161064                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       254631                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2325976                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        79411                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13718315                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1723                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         23313                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        30089                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         2363                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19042796                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     63808277                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     63808277                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16245049                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2797739                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3471                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1898                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           245024                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1309894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       703672                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        21159                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       159918                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13699623                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3480                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12964973                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16612                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1746751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3875829                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          309                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22298646                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581424                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273328                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16832830     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2192950      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1199226      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       819226      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       764319      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       220876      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       170593      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        58329      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        40297      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22298646                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3105     12.59%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          9636     39.06%     51.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11927     48.35%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10860332     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       204773      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1571      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1199190      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       699107      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12964973                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533043                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              24668                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001903                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     48269872                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15450010                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12754581                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12989641                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        38700                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       237728                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        21938                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          836                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        366631                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         112253                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11593                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13703131                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          302                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1309894                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       703672                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1896                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          8602                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       113430                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       112223                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       225653                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12779391                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1127888                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       185582                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1826630                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1797621                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            698742                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525413                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12754797                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12754581                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7457716                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         19475988                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524392                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382918                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9542255                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11696218                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2006931                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3171                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       199821                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21932015                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533294                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386177                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17180620     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2301513     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       896788      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       482728      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       361101      1.65%     96.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       201667      0.92%     97.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       124743      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       111092      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       271763      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21932015                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9542255                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11696218                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1753897                       # Number of memory references committed
system.switch_cpus7.commit.loads              1072163                       # Number of loads committed
system.switch_cpus7.commit.membars               1582                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1678779                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10539318                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       237625                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       271763                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            35363336                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           27772972                       # The number of ROB writes
system.switch_cpus7.timesIdled                 312070                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2023940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9542255                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11696218                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9542255                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.548935                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.548935                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392321                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392321                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        57628187                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17680989                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12802209                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3168                       # number of misc regfile writes
system.l2.replacements                          12214                       # number of replacements
system.l2.tagsinuse                      32764.795374                       # Cycle average of tags in use
system.l2.total_refs                          1615782                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44973                       # Sample count of references to valid blocks.
system.l2.avg_refs                          35.927823                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           265.307734                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     33.391908                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    386.756638                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     27.513923                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    601.846515                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     32.916899                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    456.159736                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     33.701725                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    381.244722                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     25.096538                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1110.959140                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     25.720300                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1039.082347                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     24.161725                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    821.920660                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     25.904122                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1038.603532                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2087.091139                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3370.533223                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2605.967594                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2088.051005                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4456.384633                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3925.664616                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4082.240103                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3818.574895                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008097                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001019                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.011803                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000840                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.018367                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001005                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.013921                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001028                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.011635                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000766                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.033904                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000785                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.031710                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000737                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.025083                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000791                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.031696                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.063693                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.102861                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.079528                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.063722                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.135998                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.119802                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.124580                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.116534                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999902                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2815                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3926                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2959                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2839                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         5380                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4836                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         3902                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4827                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   31495                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9956                       # number of Writeback hits
system.l2.Writeback_hits::total                  9956                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   106                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2831                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3941                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2977                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2854                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         5386                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4851                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3908                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4842                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31601                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2831                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3941                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2977                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2854                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         5386                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4851                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3908                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4842                       # number of overall hits
system.l2.overall_hits::total                   31601                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          793                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1322                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          928                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          781                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         2311                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2137                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1525                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2128                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12212                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          793                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1324                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          928                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          781                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         2311                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2137                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1525                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2128                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12214                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          793                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1324                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          928                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          781                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         2311                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2137                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1525                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2128                       # number of overall misses
system.l2.overall_misses::total                 12214                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5849200                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    120954137                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5115638                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    198430088                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5937597                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    140859012                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5795724                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    118674301                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4991793                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    349013933                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5160196                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    322787190                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4388095                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    230174213                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5086681                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    319903365                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1843121163                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       331745                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        331745                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5849200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    120954137                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5115638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    198761833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5937597                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    140859012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5795724                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    118674301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4991793                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    349013933                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5160196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    322787190                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4388095                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    230174213                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5086681                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    319903365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1843452908                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5849200                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    120954137                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5115638                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    198761833                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5937597                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    140859012                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5795724                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    118674301                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4991793                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    349013933                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5160196                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    322787190                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4388095                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    230174213                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5086681                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    319903365                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1843452908                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3608                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5248                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3887                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         7691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         6973                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5427                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         6955                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               43707                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9956                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9956                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               108                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3624                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5265                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3905                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3635                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         7697                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         6988                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5433                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         6970                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43815                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3624                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5265                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3905                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3635                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         7697                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         6988                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5433                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         6970                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43815                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.219789                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.251905                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.238745                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.215746                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.300481                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.306468                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.281002                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.305967                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.279406                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018519                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.218819                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.251472                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.237644                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.214856                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.300247                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.305810                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.280692                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.305308                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.278763                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.218819                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.251472                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.237644                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.214856                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.300247                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.305810                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.280692                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.305308                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.278763                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149979.487179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 152527.284994                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150459.941176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150098.402421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148439.925000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151787.728448                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 144893.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151951.729834                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 146817.441176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151022.904803                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 147434.171429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151046.883482                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 146269.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150933.910164                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 145333.742857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150330.528665                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150927.052326                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 165872.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 165872.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149979.487179                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 152527.284994                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150459.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150122.230363                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148439.925000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151787.728448                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 144893.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151951.729834                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 146817.441176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151022.904803                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 147434.171429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151046.883482                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 146269.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150933.910164                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 145333.742857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150330.528665                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150929.499591                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149979.487179                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 152527.284994                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150459.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150122.230363                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148439.925000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151787.728448                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 144893.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151951.729834                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 146817.441176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151022.904803                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 147434.171429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151046.883482                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 146269.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150933.910164                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 145333.742857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150330.528665                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150929.499591                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4115                       # number of writebacks
system.l2.writebacks::total                      4115                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          793                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          928                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          781                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         2311                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2137                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1525                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2128                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12212                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         2311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12214                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         2311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12214                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3580668                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     74765390                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3132930                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    121424379                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3612511                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     86817128                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3466335                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     73187635                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3010018                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    214423001                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3118957                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    198322191                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2640644                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    141305512                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3046790                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    195943101                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1131797190                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       214837                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       214837                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3580668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     74765390                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3132930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    121639216                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3612511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     86817128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3466335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     73187635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3010018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    214423001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3118957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    198322191                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2640644                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    141305512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3046790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    195943101                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1132012027                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3580668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     74765390                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3132930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    121639216                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3612511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     86817128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3466335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     73187635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3010018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    214423001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3118957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    198322191                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2640644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    141305512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3046790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    195943101                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1132012027                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219789                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.251905                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.238745                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.215746                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.300481                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.306468                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.281002                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.305967                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.279406                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.218819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.251472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.237644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.214856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.300247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.305810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.280692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.305308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.278763                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.218819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.251472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.237644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.214856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.300247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.305810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.280692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.305308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.278763                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        91812                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94281.702396                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        92145                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91849.000756                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90312.775000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93552.939655                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 86658.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93710.160051                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 88529.941176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92783.643877                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 89113.057143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92804.020122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 88021.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92659.352131                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 87051.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92078.524906                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92679.101703                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 107418.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107418.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        91812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 94281.702396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        92145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91872.519637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90312.775000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93552.939655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 86658.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93710.160051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 88529.941176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92783.643877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 89113.057143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92804.020122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 88021.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92659.352131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 87051.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92078.524906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92681.515228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        91812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 94281.702396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        92145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91872.519637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90312.775000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93552.939655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 86658.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93710.160051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 88529.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92783.643877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 89113.057143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92804.020122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 88021.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92659.352131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 87051.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92078.524906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92681.515228                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.659761                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001203674                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2018555.794355                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    35.659761                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.057147                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786314                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1195574                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1195574                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1195574                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1195574                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1195574                       # number of overall hits
system.cpu0.icache.overall_hits::total        1195574                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8373554                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8373554                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8373554                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8373554                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8373554                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8373554                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1195628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1195628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1195628                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1195628                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1195628                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1195628                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155065.814815                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155065.814815                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155065.814815                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155065.814815                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155065.814815                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155065.814815                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6477567                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6477567                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6477567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6477567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6477567                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6477567                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157989.439024                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157989.439024                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157989.439024                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157989.439024                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157989.439024                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157989.439024                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3624                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429310                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3880                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38254.976804                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.300024                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.699976                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860547                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139453                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952681                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952681                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706676                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706676                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1837                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1837                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659357                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659357                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659357                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659357                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9166                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9166                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9231                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9231                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9231                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9231                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    893709879                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    893709879                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5506014                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5506014                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    899215893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    899215893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    899215893                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    899215893                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       961847                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       961847                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668588                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668588                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668588                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668588                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009530                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009530                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000092                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000092                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005532                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005532                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005532                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005532                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 97502.714270                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97502.714270                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84707.907692                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84707.907692                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 97412.619760                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97412.619760                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 97412.619760                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97412.619760                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          814                       # number of writebacks
system.cpu0.dcache.writebacks::total              814                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5558                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5558                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           49                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5607                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5607                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5607                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5607                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3608                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3608                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3624                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3624                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3624                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3624                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    314489656                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    314489656                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1128149                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1128149                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    315617805                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    315617805                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    315617805                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    315617805                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003751                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003751                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002172                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002172                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002172                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87164.538803                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87164.538803                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 70509.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70509.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87091.005795                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87091.005795                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87091.005795                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87091.005795                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.481209                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999393128                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1933062.143133                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.481209                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.047246                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819681                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1173383                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1173383                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1173383                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1173383                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1173383                       # number of overall hits
system.cpu1.icache.overall_hits::total        1173383                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.cpu1.icache.overall_misses::total           42                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6499979                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6499979                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6499979                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6499979                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6499979                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6499979                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1173425                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1173425                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1173425                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1173425                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1173425                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1173425                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154761.404762                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154761.404762                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154761.404762                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154761.404762                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154761.404762                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154761.404762                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5557715                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5557715                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5557715                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5557715                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5557715                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5557715                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158791.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158791.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158791.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158791.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158791.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158791.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5265                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158033471                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5521                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              28624.066473                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.619259                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.380741                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.873513                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.126487                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       825705                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         825705                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       698166                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        698166                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1618                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1618                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1604                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1604                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1523871                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1523871                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1523871                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1523871                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18173                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18173                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          420                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          420                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18593                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18593                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18593                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18593                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2087859971                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2087859971                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     49237743                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     49237743                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2137097714                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2137097714                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2137097714                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2137097714                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       843878                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       843878                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       698586                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       698586                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1542464                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1542464                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1542464                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1542464                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021535                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021535                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000601                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000601                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012054                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012054                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012054                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012054                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 114888.019094                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 114888.019094                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 117232.721429                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 117232.721429                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 114940.983919                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114940.983919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 114940.983919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 114940.983919                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2047                       # number of writebacks
system.cpu1.dcache.writebacks::total             2047                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12925                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12925                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          403                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13328                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13328                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13328                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13328                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5248                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5265                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5265                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5265                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5265                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    471093908                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    471093908                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1314854                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1314854                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    472408762                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    472408762                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    472408762                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    472408762                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006219                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006219                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003413                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003413                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003413                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003413                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89766.369665                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89766.369665                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 77344.352941                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77344.352941                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89726.260589                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89726.260589                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89726.260589                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89726.260589                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               510.425839                       # Cycle average of tags in use
system.cpu2.icache.total_refs               998101299                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1930563.441006                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.425839                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.056772                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.817990                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1188828                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1188828                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1188828                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1188828                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1188828                       # number of overall hits
system.cpu2.icache.overall_hits::total        1188828                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8004389                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8004389                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8004389                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8004389                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8004389                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8004389                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1188881                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1188881                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1188881                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1188881                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1188881                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1188881                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151026.207547                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151026.207547                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151026.207547                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151026.207547                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151026.207547                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151026.207547                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6477301                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6477301                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6477301                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6477301                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6477301                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6477301                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154221.452381                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 154221.452381                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 154221.452381                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 154221.452381                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 154221.452381                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 154221.452381                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3905                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152133784                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4161                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36561.832252                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.099799                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.900201                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871484                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128516                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       817634                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         817634                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       687131                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        687131                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1766                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1766                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1655                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1655                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1504765                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1504765                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1504765                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1504765                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12492                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12492                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          108                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          108                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12600                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12600                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12600                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12600                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1370778797                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1370778797                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8774098                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8774098                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1379552895                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1379552895                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1379552895                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1379552895                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       830126                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       830126                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       687239                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       687239                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1655                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1655                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1517365                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1517365                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1517365                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1517365                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015048                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015048                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000157                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000157                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008304                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008304                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008304                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008304                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109732.532581                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109732.532581                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81241.648148                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81241.648148                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109488.325000                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109488.325000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109488.325000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109488.325000                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          850                       # number of writebacks
system.cpu2.dcache.writebacks::total              850                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8605                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8605                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8695                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8695                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8695                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8695                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3887                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3887                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3905                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3905                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3905                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3905                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    345378608                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    345378608                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1217122                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1217122                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    346595730                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    346595730                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    346595730                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    346595730                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002574                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002574                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002574                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002574                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88854.800103                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88854.800103                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 67617.888889                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67617.888889                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88756.909091                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88756.909091                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88756.909091                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88756.909091                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               490.879227                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1001203934                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2014494.837022                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.879227                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.057499                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.786665                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1195834                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1195834                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1195834                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1195834                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1195834                       # number of overall hits
system.cpu3.icache.overall_hits::total        1195834                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8237653                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8237653                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8237653                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8237653                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8237653                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8237653                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1195889                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1195889                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1195889                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1195889                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1195889                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1195889                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000046                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000046                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 149775.509091                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 149775.509091                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 149775.509091                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 149775.509091                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 149775.509091                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 149775.509091                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6453239                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6453239                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6453239                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6453239                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6453239                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6453239                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 153648.547619                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 153648.547619                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 153648.547619                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 153648.547619                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 153648.547619                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 153648.547619                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3635                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148429364                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3891                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              38146.842457                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   220.282312                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    35.717688                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.860478                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.139522                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       952810                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         952810                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       706605                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        706605                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1833                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1833                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1721                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1659415                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1659415                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1659415                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1659415                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         9262                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9262                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           74                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           74                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         9336                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          9336                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         9336                       # number of overall misses
system.cpu3.dcache.overall_misses::total         9336                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    894979981                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    894979981                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5843433                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5843433                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    900823414                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    900823414                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    900823414                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    900823414                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       962072                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       962072                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       706679                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       706679                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1668751                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1668751                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1668751                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1668751                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009627                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009627                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000105                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000105                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005595                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005595                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005595                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005595                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 96629.235694                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 96629.235694                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 78965.310811                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 78965.310811                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 96489.226007                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96489.226007                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 96489.226007                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96489.226007                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          807                       # number of writebacks
system.cpu3.dcache.writebacks::total              807                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5642                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5642                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           59                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5701                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5701                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5701                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5701                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3620                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3620                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3635                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3635                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3635                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3635                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    313221498                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    313221498                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1046792                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1046792                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    314268290                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    314268290                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    314268290                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    314268290                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003763                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003763                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002178                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002178                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002178                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002178                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 86525.275691                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 86525.275691                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69786.133333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69786.133333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 86456.200825                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86456.200825                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 86456.200825                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86456.200825                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               568.133030                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1028874555                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   578                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1780059.783737                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    25.772575                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   542.360455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.041302                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.869167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.910470                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1159234                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1159234                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1159234                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1159234                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1159234                       # number of overall hits
system.cpu4.icache.overall_hits::total        1159234                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.cpu4.icache.overall_misses::total           44                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6791562                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6791562                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6791562                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6791562                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6791562                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6791562                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1159278                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1159278                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1159278                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1159278                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1159278                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1159278                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 154353.681818                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 154353.681818                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 154353.681818                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 154353.681818                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 154353.681818                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 154353.681818                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5486738                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5486738                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5486738                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5486738                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5486738                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5486738                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 156763.942857                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 156763.942857                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 156763.942857                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 156763.942857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 156763.942857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 156763.942857                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  7697                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               405431900                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  7953                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              50978.486106                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.071647                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.928353                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.433874                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.566126                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3034556                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3034556                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1660536                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1660536                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          810                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          810                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          808                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      4695092                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         4695092                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      4695092                       # number of overall hits
system.cpu4.dcache.overall_hits::total        4695092                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        26887                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        26887                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           20                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        26907                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         26907                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        26907                       # number of overall misses
system.cpu4.dcache.overall_misses::total        26907                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2862343659                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2862343659                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1546576                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1546576                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2863890235                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2863890235                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2863890235                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2863890235                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3061443                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3061443                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1660556                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1660556                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      4721999                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      4721999                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      4721999                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      4721999                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008782                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008782                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000012                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005698                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005698                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005698                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005698                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 106458.275709                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 106458.275709                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 77328.800000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 77328.800000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 106436.623741                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 106436.623741                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 106436.623741                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 106436.623741                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2016                       # number of writebacks
system.cpu4.dcache.writebacks::total             2016                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        19196                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        19196                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           14                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        19210                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        19210                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        19210                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        19210                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         7691                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         7691                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         7697                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         7697                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         7697                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         7697                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    743672452                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    743672452                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       388385                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       388385                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    744060837                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    744060837                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    744060837                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    744060837                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002512                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002512                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001630                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001630                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001630                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001630                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 96693.856716                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 96693.856716                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64730.833333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64730.833333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 96668.940756                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 96668.940756                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 96668.940756                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 96668.940756                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               517.034032                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1003852417                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1908464.671103                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    27.034032                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.043324                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.828580                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1184736                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1184736                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1184736                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1184736                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1184736                       # number of overall hits
system.cpu5.icache.overall_hits::total        1184736                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           43                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           43                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           43                       # number of overall misses
system.cpu5.icache.overall_misses::total           43                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6664950                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6664950                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6664950                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6664950                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6664950                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6664950                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1184779                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1184779                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1184779                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1184779                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1184779                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1184779                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154998.837209                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154998.837209                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154998.837209                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154998.837209                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154998.837209                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154998.837209                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5560681                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5560681                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5560681                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5560681                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5560681                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5560681                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 154463.361111                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 154463.361111                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 154463.361111                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 154463.361111                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 154463.361111                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 154463.361111                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  6988                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               166890277                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7244                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              23038.414826                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   227.166132                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    28.833868                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.887368                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.112632                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       822092                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         822092                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       679335                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        679335                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1857                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1857                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1585                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1585                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1501427                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1501427                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1501427                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1501427                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        17968                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        17968                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           91                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18059                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18059                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18059                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18059                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1978718900                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1978718900                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      7368181                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      7368181                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1986087081                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1986087081                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1986087081                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1986087081                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       840060                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       840060                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       679426                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       679426                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1585                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1585                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1519486                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1519486                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1519486                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1519486                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021389                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021389                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000134                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000134                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011885                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011885                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011885                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011885                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 110124.604853                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 110124.604853                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80969.021978                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80969.021978                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 109977.688742                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 109977.688742                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 109977.688742                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 109977.688742                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1383                       # number of writebacks
system.cpu5.dcache.writebacks::total             1383                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        10995                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        10995                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           76                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11071                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11071                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11071                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11071                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         6973                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         6973                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         6988                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         6988                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         6988                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         6988                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    664300134                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    664300134                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       966633                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       966633                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    665266767                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    665266767                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    665266767                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    665266767                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008301                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008301                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004599                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004599                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004599                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004599                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95267.479421                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95267.479421                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64442.200000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64442.200000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95201.311820                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95201.311820                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95201.311820                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95201.311820                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               551.132929                       # Cycle average of tags in use
system.cpu6.icache.total_refs               917914250                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1645007.616487                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    25.373120                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.759809                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.040662                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.842564                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.883226                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1186805                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1186805                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1186805                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1186805                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1186805                       # number of overall hits
system.cpu6.icache.overall_hits::total        1186805                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.cpu6.icache.overall_misses::total           37                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5568815                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5568815                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5568815                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5568815                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5568815                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5568815                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1186842                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1186842                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1186842                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1186842                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1186842                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1186842                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000031                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000031                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 150508.513514                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 150508.513514                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 150508.513514                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 150508.513514                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 150508.513514                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 150508.513514                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            6                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            6                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           31                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           31                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           31                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4834318                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4834318                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4834318                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4834318                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4834318                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4834318                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 155945.741935                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 155945.741935                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 155945.741935                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 155945.741935                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 155945.741935                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 155945.741935                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5433                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               204769678                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5689                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              35993.966954                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   191.681794                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    64.318206                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.748757                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.251243                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1765961                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1765961                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       323848                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        323848                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          763                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          763                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          759                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          759                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2089809                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2089809                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2089809                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2089809                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        18493                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        18493                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18523                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18523                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18523                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18523                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1876992947                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1876992947                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2573327                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2573327                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1879566274                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1879566274                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1879566274                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1879566274                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1784454                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1784454                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       323878                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       323878                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          759                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          759                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2108332                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2108332                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2108332                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2108332                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010363                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010363                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000093                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000093                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008786                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008786                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008786                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008786                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 101497.482669                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 101497.482669                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85777.566667                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85777.566667                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 101472.022567                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 101472.022567                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 101472.022567                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 101472.022567                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          685                       # number of writebacks
system.cpu6.dcache.writebacks::total              685                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13066                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13066                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13090                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13090                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13090                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13090                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5427                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5427                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5433                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5433                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5433                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5433                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    503191808                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    503191808                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       389644                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       389644                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    503581452                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    503581452                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    503581452                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    503581452                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003041                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003041                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002577                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002577                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002577                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002577                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92720.067809                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 92720.067809                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64940.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64940.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 92689.389288                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 92689.389288                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 92689.389288                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 92689.389288                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               517.226307                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1003853252                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1908466.258555                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    27.226307                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.043632                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828888                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1185571                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1185571                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1185571                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1185571                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1185571                       # number of overall hits
system.cpu7.icache.overall_hits::total        1185571                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7339574                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7339574                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7339574                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7339574                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7339574                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7339574                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1185621                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1185621                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1185621                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1185621                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1185621                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1185621                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 146791.480000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 146791.480000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 146791.480000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 146791.480000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 146791.480000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 146791.480000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           14                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           14                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5535148                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5535148                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5535148                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5535148                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5535148                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5535148                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 153754.111111                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 153754.111111                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 153754.111111                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 153754.111111                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 153754.111111                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 153754.111111                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6970                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166888443                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7226                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              23095.549820                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.150039                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.849961                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.887305                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.112695                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       821160                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         821160                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       678448                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        678448                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1843                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1843                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1584                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1584                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1499608                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1499608                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1499608                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1499608                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        17817                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        17817                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           86                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        17903                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         17903                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        17903                       # number of overall misses
system.cpu7.dcache.overall_misses::total        17903                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1954079368                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1954079368                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7143686                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7143686                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1961223054                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1961223054                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1961223054                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1961223054                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       838977                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       838977                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       678534                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       678534                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1584                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1584                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1517511                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1517511                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1517511                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1517511                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021237                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021237                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000127                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011798                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011798                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011798                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011798                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109674.993994                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109674.993994                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83066.116279                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83066.116279                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 109547.173881                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 109547.173881                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 109547.173881                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 109547.173881                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1355                       # number of writebacks
system.cpu7.dcache.writebacks::total             1355                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10862                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10862                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        10933                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10933                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        10933                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10933                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6955                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6955                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6970                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6970                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6970                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6970                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    660406120                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    660406120                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       992247                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       992247                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    661398367                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    661398367                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    661398367                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    661398367                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008290                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008290                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004593                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004593                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004593                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004593                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94954.150971                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 94954.150971                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66149.800000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66149.800000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 94892.161693                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 94892.161693                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 94892.161693                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 94892.161693                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
