

================================================================
== Vitis HLS Report for 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s'
================================================================
* Date:           Sat Nov  1 13:22:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.712 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        2|        7|  14.000 ns|  49.000 ns|    1|    2|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- sum_loop  |        0|        5|         6|          1|          1|  0 ~ 1|       yes|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.56>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp2_im_1 = alloca i32 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 9 'alloca' 'tmp2_im_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp2_re = alloca i32 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 10 'alloca' 'tmp2_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln477_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln477"   --->   Operation 11 'read' 'zext_ln477_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%L_internal_im_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_im_2_load"   --->   Operation 12 'read' 'L_internal_im_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%L_internal_im_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_im_1_load"   --->   Operation 13 'read' 'L_internal_im_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%L_internal_im_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_im_load"   --->   Operation 14 'read' 'L_internal_im_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%L_internal_re_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_re_2_load"   --->   Operation 15 'read' 'L_internal_re_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%L_internal_re_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_re_1_load"   --->   Operation 16 'read' 'L_internal_re_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%L_internal_re_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_re_load"   --->   Operation 17 'read' 'L_internal_re_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 18 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %j"   --->   Operation 19 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln59_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln59_1"   --->   Operation 20 'read' 'sext_ln59_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln59_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln59"   --->   Operation 21 'read' 'sext_ln59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln477_cast = zext i1 %zext_ln477_read"   --->   Operation 22 'zext' 'zext_ln477_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_cast = zext i1 %j_read"   --->   Operation 23 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln59_1_cast = sext i31 %sext_ln59_1_read"   --->   Operation 24 'sext' 'sext_ln59_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln59_cast = sext i31 %sext_ln59_read"   --->   Operation 25 'sext' 'sext_ln59_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln179 = store i32 %sext_ln59_cast, i32 %tmp2_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 26 'store' 'store_ln179' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln179 = store i32 %sext_ln59_1_cast, i32 %tmp2_im_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 27 'store' 'store_ln179' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k = phi i1 0, void %newFuncRoot, i1 %xor_ln481, void %for.inc.split" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481]   --->   Operation 29 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln481 = zext i1 %k" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481]   --->   Operation 30 'zext' 'zext_ln481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.97ns)   --->   "%xor_ln481_1 = xor i1 %k, i1 %j_read" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481]   --->   Operation 31 'xor' 'xor_ln481_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 1"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln481 = br i1 %xor_ln481_1, void %for.end.loopexit.exitStub, void %for.inc.split" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481]   --->   Operation 33 'br' 'br_ln481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%xor_ln481 = xor i1 %k, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481]   --->   Operation 34 'xor' 'xor_ln481' <Predicate = (xor_ln481_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.71>
ST_2 : Operation 35 [1/1] (1.56ns)   --->   "%add_ln484 = add i2 %zext_ln481, i2 %tmp" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 35 'add' 'add_ln484' <Predicate = (xor_ln481_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.70ns)   --->   "%tmp_re = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %L_internal_re_load_read, i2 2, i16 %L_internal_re_1_load_read, i2 3, i16 %L_internal_re_2_load_read, i16 0, i2 %add_ln484" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:259->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 36 'sparsemux' 'tmp_re' <Predicate = (xor_ln481_1)> <Delay = 1.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.70ns)   --->   "%tmp_im = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %L_internal_im_load_read, i2 2, i16 %L_internal_im_1_load_read, i2 3, i16 %L_internal_im_2_load_read, i16 0, i2 %add_ln484" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:259->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 37 'sparsemux' 'tmp_im' <Predicate = (xor_ln481_1)> <Delay = 1.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.07ns)   --->   "%tmp_re_5 = sub i16 0, i16 %tmp_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:260->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 38 'sub' 'tmp_re_5' <Predicate = (xor_ln481_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.07ns)   --->   "%tmp_im_5 = sub i16 0, i16 %tmp_im" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:261->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 39 'sub' 'tmp_im_5' <Predicate = (xor_ln481_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln484_2 = add i2 %j_cast, i2 %zext_ln477_cast" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 40 'add' 'add_ln484_2' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln484_1 = add i2 %add_ln484_2, i2 %zext_ln481" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 41 'add' 'add_ln484_1' <Predicate = (xor_ln481_1)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (1.56ns)   --->   "%icmp_ln352 = icmp_eq  i2 %add_ln484_1, i2 2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:352->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 42 'icmp' 'icmp_ln352' <Predicate = (xor_ln481_1)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.80ns)   --->   "%tmp_re_2 = select i1 %icmp_ln352, i16 %L_internal_re_1_load_read, i16 %L_internal_re_load_read" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:352->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 43 'select' 'tmp_re_2' <Predicate = (xor_ln481_1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node sub_ln345)   --->   "%tmp_im_2 = select i1 %icmp_ln352, i16 %L_internal_im_1_load_read, i16 %L_internal_im_load_read" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:352->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 44 'select' 'tmp_im_2' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln345 = sub i16 0, i16 %tmp_im_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 45 'sub' 'sub_ln345' <Predicate = (xor_ln481_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i16 %tmp_re_5" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 46 'sext' 'sext_ln99' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln99_1 = sext i16 %tmp_re_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 47 'sext' 'sext_ln99_1' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (5.58ns)   --->   "%mul_ln99 = mul i32 %sext_ln99_1, i32 %sext_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 48 'mul' 'mul_ln99' <Predicate = (xor_ln481_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln99, i32 15, i32 30" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 49 'partselect' 'tmp1' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %mul_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 50 'trunc' 'trunc_ln99' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i16 %tmp_im_5" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 51 'sext' 'sext_ln100' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i16 %sub_ln345" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 52 'sext' 'sext_ln100_1' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (5.58ns)   --->   "%mul_ln100 = mul i32 %sext_ln100_1, i32 %sext_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 53 'mul' 'mul_ln100' <Predicate = (xor_ln481_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln100, i32 15, i32 30" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 54 'partselect' 'tmp2' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %mul_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 55 'trunc' 'trunc_ln100' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (5.58ns)   --->   "%mul_ln101 = mul i32 %sext_ln100_1, i32 %sext_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 56 'mul' 'mul_ln101' <Predicate = (xor_ln481_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln101, i32 15, i32 30" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 57 'partselect' 'tmp3' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i32 %mul_ln101" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 58 'trunc' 'trunc_ln101' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (5.58ns)   --->   "%mul_ln102 = mul i32 %sext_ln99_1, i32 %sext_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 59 'mul' 'mul_ln102' <Predicate = (xor_ln481_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln102, i32 15, i32 30" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 60 'partselect' 'tmp4' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i32 %mul_ln102" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 61 'trunc' 'trunc_ln102' <Predicate = (xor_ln481_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 14" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 62 'bitselect' 'tmp_1' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.81ns)   --->   "%icmp_ln99 = icmp_ne  i14 %trunc_ln99, i14 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 63 'icmp' 'icmp_ln99' <Predicate = (xor_ln481_1)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 64 'bitselect' 'tmp_2' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%or_ln99 = or i1 %tmp_2, i1 %icmp_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 65 'or' 'or_ln99' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%and_ln99 = and i1 %or_ln99, i1 %tmp_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 66 'and' 'and_ln99' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%zext_ln100 = zext i1 %and_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 67 'zext' 'zext_ln100' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 14" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 68 'bitselect' 'tmp_3' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.81ns)   --->   "%icmp_ln100 = icmp_ne  i14 %trunc_ln100, i14 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 69 'icmp' 'icmp_ln100' <Predicate = (xor_ln481_1)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 70 'bitselect' 'tmp_4' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%or_ln100 = or i1 %tmp_4, i1 %icmp_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 71 'or' 'or_ln100' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%and_ln100 = and i1 %or_ln100, i1 %tmp_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 72 'and' 'and_ln100' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln101, i32 14" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 73 'bitselect' 'tmp_5' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.81ns)   --->   "%icmp_ln101 = icmp_ne  i14 %trunc_ln101, i14 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 74 'icmp' 'icmp_ln101' <Predicate = (xor_ln481_1)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln101, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 75 'bitselect' 'tmp_6' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%or_ln101 = or i1 %tmp_6, i1 %icmp_ln101" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 76 'or' 'or_ln101' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%and_ln101 = and i1 %or_ln101, i1 %tmp_5" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 77 'and' 'and_ln101' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%zext_ln102 = zext i1 %and_ln101" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 78 'zext' 'zext_ln102' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln102, i32 14" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 79 'bitselect' 'tmp_7' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.81ns)   --->   "%icmp_ln102 = icmp_ne  i14 %trunc_ln102, i14 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 80 'icmp' 'icmp_ln102' <Predicate = (xor_ln481_1)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln102, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 81 'bitselect' 'tmp_8' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%or_ln102 = or i1 %tmp_8, i1 %icmp_ln102" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 82 'or' 'or_ln102' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%and_ln102 = and i1 %or_ln102, i1 %tmp_7" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 83 'and' 'and_ln102' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%and_ln102_cast = zext i1 %and_ln102" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 84 'zext' 'and_ln102_cast' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%select_ln100 = select i1 %and_ln100, i2 3, i2 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 85 'select' 'select_ln100' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln103 = add i2 %zext_ln100, i2 %select_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 86 'add' 'add_ln103' <Predicate = (xor_ln481_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln103_3 = add i2 %zext_ln102, i2 %and_ln102_cast" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 87 'add' 'add_ln103_3' <Predicate = (xor_ln481_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2_2 = sub i16 %tmp1, i16 %tmp2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 88 'sub' 'tmp2_2' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i2 %add_ln103" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 89 'sext' 'sext_ln103' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp5_re = add i16 %sext_ln103, i16 %tmp2_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 90 'add' 'tmp5_re' <Predicate = (xor_ln481_1)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_2 = add i16 %tmp3, i16 %tmp4" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 91 'add' 'add_ln103_2' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %add_ln103_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 92 'zext' 'zext_ln103' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp5_im = add i16 %zext_ln103, i16 %add_ln103_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 93 'add' 'tmp5_im' <Predicate = (xor_ln481_1)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp2_im_1_load_1 = load i32 %tmp2_im_1"   --->   Operation 129 'load' 'tmp2_im_1_load_1' <Predicate = (!xor_ln481_1)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp2_re_load_1 = load i32 %tmp2_re"   --->   Operation 130 'load' 'tmp2_re_load_1' <Predicate = (!xor_ln481_1)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %product_sum_re_2_out, i32 %tmp2_re_load_1"   --->   Operation 131 'write' 'write_ln0' <Predicate = (!xor_ln481_1)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %product_sum_im_2_out, i32 %tmp2_im_1_load_1"   --->   Operation 132 'write' 'write_ln0' <Predicate = (!xor_ln481_1)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (!xor_ln481_1)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 5.11>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp2_im_1_load = load i32 %tmp2_im_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 94 'load' 'tmp2_im_1_load' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp2_re_load = load i32 %tmp2_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 95 'load' 'tmp2_re_load' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln483 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:483]   --->   Operation 96 'specpipeline' 'specpipeline_ln483' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln481 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481]   --->   Operation 97 'specloopname' 'specloopname_ln481' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp2_re_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp5_re, i15 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 98 'bitconcatenate' 'tmp2_re_4' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln59_2 = sext i31 %tmp2_re_4" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 99 'sext' 'sext_ln59_2' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp2_im_3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp5_im, i15 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 100 'bitconcatenate' 'tmp2_im_3' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln59_3 = sext i31 %tmp2_im_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484]   --->   Operation 101 'sext' 'sext_ln59_3' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i32 %tmp2_re_load" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 102 'sext' 'sext_ln180' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln180_1 = sext i31 %tmp2_re_4" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 103 'sext' 'sext_ln180_1' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln180_1 = add i32 %sext_ln59_2, i32 %tmp2_re_load" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 104 'add' 'add_ln180_1' <Predicate = (xor_ln481_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln180 = add i33 %sext_ln180_1, i33 %sext_ln180" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 105 'add' 'add_ln180' <Predicate = (xor_ln481_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln180, i32 32" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 106 'bitselect' 'tmp_9' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%tmp2_re_2 = trunc i33 %add_ln180" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 107 'trunc' 'tmp2_re_2' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln180_1, i32 31" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 108 'bitselect' 'tmp_10' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%xor_ln180 = xor i1 %tmp_9, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 109 'xor' 'xor_ln180' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%and_ln180 = and i1 %tmp_10, i1 %xor_ln180" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 110 'and' 'and_ln180' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%xor_ln180_1 = xor i1 %tmp_9, i1 %tmp_10" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 111 'xor' 'xor_ln180_1' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%select_ln180 = select i1 %and_ln180, i32 2147483647, i32 2147483648" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 112 'select' 'select_ln180' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_re_5 = select i1 %xor_ln180_1, i32 %select_ln180, i32 %tmp2_re_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 113 'select' 'tmp2_re_5' <Predicate = (xor_ln481_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i32 %tmp2_im_1_load" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 114 'sext' 'sext_ln181' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln181_1 = sext i31 %tmp2_im_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 115 'sext' 'sext_ln181_1' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (2.55ns)   --->   "%add_ln181_1 = add i32 %sext_ln59_3, i32 %tmp2_im_1_load" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 116 'add' 'add_ln181_1' <Predicate = (xor_ln481_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (2.55ns)   --->   "%add_ln181 = add i33 %sext_ln181_1, i33 %sext_ln181" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 117 'add' 'add_ln181' <Predicate = (xor_ln481_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln181, i32 32" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 118 'bitselect' 'tmp_11' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%tmp2_im = trunc i33 %add_ln181" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 119 'trunc' 'tmp2_im' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln181_1, i32 31" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 120 'bitselect' 'tmp_12' <Predicate = (xor_ln481_1)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%xor_ln181 = xor i1 %tmp_11, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 121 'xor' 'xor_ln181' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%and_ln181 = and i1 %tmp_12, i1 %xor_ln181" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 122 'and' 'and_ln181' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%xor_ln181_1 = xor i1 %tmp_11, i1 %tmp_12" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 123 'xor' 'xor_ln181_1' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%select_ln181 = select i1 %and_ln181, i32 2147483647, i32 2147483648" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 124 'select' 'select_ln181' <Predicate = (xor_ln481_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_im_4 = select i1 %xor_ln181_1, i32 %select_ln181, i32 %tmp2_im" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 125 'select' 'tmp2_im_4' <Predicate = (xor_ln481_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln179 = store i32 %tmp2_re_5, i32 %tmp2_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 126 'store' 'store_ln179' <Predicate = (xor_ln481_1)> <Delay = 1.58>
ST_6 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln179 = store i32 %tmp2_im_4, i32 %tmp2_im_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486]   --->   Operation 127 'store' 'store_ln179' <Predicate = (xor_ln481_1)> <Delay = 1.58>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln481 = br void %for.inc" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481]   --->   Operation 128 'br' 'br_ln481' <Predicate = (xor_ln481_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 0.700ns.

 <State 1>: 2.566ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('k', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481) with incoming values : ('xor_ln481', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481) [35]  (1.588 ns)
	'phi' operation 1 bit ('k', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481) with incoming values : ('xor_ln481', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481) [35]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln481_1', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481) [37]  (0.978 ns)

 <State 2>: 5.712ns
The critical path consists of the following:
	'add' operation 2 bit ('add_ln484_2', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484) [50]  (0.000 ns)
	'add' operation 2 bit ('add_ln484_1', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484) [51]  (2.070 ns)
	'icmp' operation 1 bit ('icmp_ln352', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:352->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484) [52]  (1.565 ns)
	'select' operation 16 bit ('tmp.im', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:352->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484) [54]  (0.000 ns)
	'sub' operation 16 bit ('sub_ln345', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484) [55]  (2.077 ns)

 <State 3>: 5.580ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln99', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484) [58]  (5.580 ns)

 <State 4>: 3.377ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln99', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484) [62]  (1.812 ns)
	'or' operation 1 bit ('or_ln99', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484) [64]  (0.000 ns)
	'and' operation 1 bit ('and_ln99', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484) [65]  (0.000 ns)
	'add' operation 2 bit ('add_ln103', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484) [97]  (1.565 ns)

 <State 5>: 3.903ns
The critical path consists of the following:
	'sub' operation 16 bit ('tmp2_2', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484) [96]  (0.000 ns)
	'add' operation 16 bit ('tmp5.re', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484) [99]  (3.903 ns)

 <State 6>: 5.118ns
The critical path consists of the following:
	'load' operation 32 bit ('tmp2_re_load', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486) on local variable 'tmp2.re', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486 [42]  (0.000 ns)
	'add' operation 33 bit ('add_ln180', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486) [111]  (2.552 ns)
	'select' operation 32 bit ('tmp2.re', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486) [119]  (0.978 ns)
	'store' operation 0 bit ('store_ln179', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486) of variable 'tmp2.re', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486 on local variable 'tmp2.re', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486 [133]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
