#  SKY130_D3_SK2 - Inception of Layout CMOS fabrication process
##  Topics to be covered
**--> Create Active regions**   
**--> Formation of N-well and P-well**  
**--> Formation of Gate terminal**    
**--> Lightly doped drain (LDD) formation**    
**--> Source-Drain formation**    
**--> Local interconnect formation**    
**--> Higher level metal formation**   
**--> Lab introduction to Sky130 basic layers layout and LEF using inverter** 
**--> Lab steps to create std cell layout and extract spice netlist**
