#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x121674fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1216741d0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x1216c9bc0_0 .net "active", 0 0, L_0x1216d2f40;  1 drivers
v0x1216c9c70_0 .var "clk", 0 0;
v0x1216c9d80_0 .var "clk_enable", 0 0;
v0x1216c9e10_0 .net "data_address", 31 0, v0x1216c79a0_0;  1 drivers
v0x1216c9ea0_0 .net "data_read", 0 0, L_0x1216d26a0;  1 drivers
v0x1216c9f30_0 .var "data_readdata", 31 0;
v0x1216c9fc0_0 .net "data_write", 0 0, L_0x1216d2010;  1 drivers
v0x1216ca050_0 .net "data_writedata", 31 0, v0x1216c0640_0;  1 drivers
v0x1216ca120_0 .net "instr_address", 31 0, L_0x1216d3070;  1 drivers
v0x1216ca230_0 .var "instr_readdata", 31 0;
v0x1216ca2c0_0 .net "register_v0", 31 0, L_0x1216d08e0;  1 drivers
v0x1216ca390_0 .var "reset", 0 0;
S_0x121676ed0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x1216741d0;
 .timescale 0 0;
v0x1216b36b0_0 .var "ex_imm", 31 0;
v0x1216bd300_0 .var "expected", 31 0;
v0x1216bd3a0_0 .var "i", 4 0;
v0x1216bd450_0 .var "imm", 15 0;
v0x1216bd500_0 .var "imm_instr", 31 0;
v0x1216bd5f0_0 .var "opcode", 5 0;
v0x1216bd6a0_0 .var "rs", 4 0;
v0x1216bd750_0 .var "rt", 4 0;
v0x1216bd800_0 .var "test", 31 0;
v0x1216bd910_0 .var "test_imm", 15 0;
E_0x1216a7650 .event posedge, v0x1216c09b0_0;
S_0x1216bd9c0 .scope module, "dut" "mips_cpu_harvard" 3 136, 4 1 0, S_0x1216741d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1216cba30 .functor OR 1, L_0x1216cb6e0, L_0x1216cb8f0, C4<0>, C4<0>;
L_0x1216cbb20 .functor BUFZ 1, L_0x1216cb1d0, C4<0>, C4<0>, C4<0>;
L_0x1216cbeb0 .functor BUFZ 1, L_0x1216cb2f0, C4<0>, C4<0>, C4<0>;
L_0x1216cc000 .functor AND 1, L_0x1216cb1d0, L_0x1216cc150, C4<1>, C4<1>;
L_0x1216cc2f0 .functor OR 1, L_0x1216cc000, L_0x1216cc070, C4<0>, C4<0>;
L_0x1216cc430 .functor OR 1, L_0x1216cc2f0, L_0x1216cbdd0, C4<0>, C4<0>;
L_0x1216cc520 .functor OR 1, L_0x1216cc430, L_0x1216cd7c0, C4<0>, C4<0>;
L_0x1216cc610 .functor OR 1, L_0x1216cc520, L_0x1216cd2a0, C4<0>, C4<0>;
L_0x1216cd160 .functor AND 1, L_0x1216ccc70, L_0x1216ccd90, C4<1>, C4<1>;
L_0x1216cd2a0 .functor OR 1, L_0x1216cca10, L_0x1216cd160, C4<0>, C4<0>;
L_0x1216cd7c0 .functor AND 1, L_0x1216ccf40, L_0x1216cd430, C4<1>, C4<1>;
L_0x1216cdd40 .functor OR 1, L_0x1216cd660, L_0x1216cd9f0, C4<0>, C4<0>;
L_0x1216caf80 .functor OR 1, L_0x1216ce0d0, L_0x1216ce380, C4<0>, C4<0>;
L_0x1216ce760 .functor AND 1, L_0x1216cbcd0, L_0x1216caf80, C4<1>, C4<1>;
L_0x1216ce8f0 .functor OR 1, L_0x1216ce540, L_0x1216cea30, C4<0>, C4<0>;
L_0x1216ce6f0 .functor OR 1, L_0x1216ce8f0, L_0x1216cece0, C4<0>, C4<0>;
L_0x1216cee40 .functor AND 1, L_0x1216cb1d0, L_0x1216ce6f0, C4<1>, C4<1>;
L_0x1216ceb10 .functor AND 1, L_0x1216cb1d0, L_0x1216cf000, C4<1>, C4<1>;
L_0x1216cd080 .functor AND 1, L_0x1216cb1d0, L_0x1216ceb80, C4<1>, C4<1>;
L_0x1216cfa50 .functor AND 1, v0x1216c7880_0, v0x1216c98c0_0, C4<1>, C4<1>;
L_0x1216cfac0 .functor AND 1, L_0x1216cfa50, L_0x1216cc610, C4<1>, C4<1>;
L_0x1216cfca0 .functor OR 1, L_0x1216cd2a0, L_0x1216cd7c0, C4<0>, C4<0>;
L_0x1216d0950 .functor BUFZ 32, L_0x1216d0580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1216d0b00 .functor BUFZ 32, L_0x1216d0830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1216d1960 .functor AND 1, v0x1216c9d80_0, L_0x1216cee40, C4<1>, C4<1>;
L_0x1216d1aa0 .functor AND 1, L_0x1216d1960, v0x1216c7880_0, C4<1>, C4<1>;
L_0x1216d02e0 .functor AND 1, L_0x1216d1aa0, L_0x1216d1bb0, C4<1>, C4<1>;
L_0x1216d1fa0 .functor AND 1, v0x1216c7880_0, v0x1216c98c0_0, C4<1>, C4<1>;
L_0x1216d2010 .functor AND 1, L_0x1216d1fa0, L_0x1216cc7a0, C4<1>, C4<1>;
L_0x1216d1cf0 .functor OR 1, L_0x1216d1ec0, L_0x1216d21f0, C4<0>, C4<0>;
L_0x1216d2530 .functor AND 1, L_0x1216d1cf0, L_0x1216d1de0, C4<1>, C4<1>;
L_0x1216d26a0 .functor OR 1, L_0x1216cbdd0, L_0x1216d2530, C4<0>, C4<0>;
L_0x1216d2f40 .functor BUFZ 1, v0x1216c7880_0, C4<0>, C4<0>, C4<0>;
L_0x1216d3070 .functor BUFZ 32, v0x1216c7910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1216c29f0_0 .net *"_ivl_102", 31 0, L_0x1216cd390;  1 drivers
L_0x1280884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c2a80_0 .net *"_ivl_105", 25 0, L_0x1280884d8;  1 drivers
L_0x128088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c2b10_0 .net/2u *"_ivl_106", 31 0, L_0x128088520;  1 drivers
v0x1216c2ba0_0 .net *"_ivl_108", 0 0, L_0x1216ccf40;  1 drivers
v0x1216c2c30_0 .net *"_ivl_111", 5 0, L_0x1216cd5c0;  1 drivers
L_0x128088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1216c2cd0_0 .net/2u *"_ivl_112", 5 0, L_0x128088568;  1 drivers
v0x1216c2d80_0 .net *"_ivl_114", 0 0, L_0x1216cd430;  1 drivers
v0x1216c2e20_0 .net *"_ivl_118", 31 0, L_0x1216cd950;  1 drivers
L_0x1280880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1216c2ed0_0 .net/2u *"_ivl_12", 5 0, L_0x1280880a0;  1 drivers
L_0x1280885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c2fe0_0 .net *"_ivl_121", 25 0, L_0x1280885b0;  1 drivers
L_0x1280885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1216c3090_0 .net/2u *"_ivl_122", 31 0, L_0x1280885f8;  1 drivers
v0x1216c3140_0 .net *"_ivl_124", 0 0, L_0x1216cd660;  1 drivers
v0x1216c31e0_0 .net *"_ivl_126", 31 0, L_0x1216cdb20;  1 drivers
L_0x128088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c3290_0 .net *"_ivl_129", 25 0, L_0x128088640;  1 drivers
L_0x128088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1216c3340_0 .net/2u *"_ivl_130", 31 0, L_0x128088688;  1 drivers
v0x1216c33f0_0 .net *"_ivl_132", 0 0, L_0x1216cd9f0;  1 drivers
v0x1216c3490_0 .net *"_ivl_136", 31 0, L_0x1216cde30;  1 drivers
L_0x1280886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c3620_0 .net *"_ivl_139", 25 0, L_0x1280886d0;  1 drivers
L_0x128088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c36b0_0 .net/2u *"_ivl_140", 31 0, L_0x128088718;  1 drivers
v0x1216c3760_0 .net *"_ivl_142", 0 0, L_0x1216cbcd0;  1 drivers
v0x1216c3800_0 .net *"_ivl_145", 5 0, L_0x1216ce1e0;  1 drivers
L_0x128088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1216c38b0_0 .net/2u *"_ivl_146", 5 0, L_0x128088760;  1 drivers
v0x1216c3960_0 .net *"_ivl_148", 0 0, L_0x1216ce0d0;  1 drivers
v0x1216c3a00_0 .net *"_ivl_151", 5 0, L_0x1216ce4a0;  1 drivers
L_0x1280887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1216c3ab0_0 .net/2u *"_ivl_152", 5 0, L_0x1280887a8;  1 drivers
v0x1216c3b60_0 .net *"_ivl_154", 0 0, L_0x1216ce380;  1 drivers
v0x1216c3c00_0 .net *"_ivl_157", 0 0, L_0x1216caf80;  1 drivers
L_0x1280880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1216c3ca0_0 .net/2u *"_ivl_16", 5 0, L_0x1280880e8;  1 drivers
v0x1216c3d50_0 .net *"_ivl_161", 1 0, L_0x1216ce810;  1 drivers
L_0x1280887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1216c3e00_0 .net/2u *"_ivl_162", 1 0, L_0x1280887f0;  1 drivers
v0x1216c3eb0_0 .net *"_ivl_164", 0 0, L_0x1216ce540;  1 drivers
L_0x128088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1216c3f50_0 .net/2u *"_ivl_166", 5 0, L_0x128088838;  1 drivers
v0x1216c4000_0 .net *"_ivl_168", 0 0, L_0x1216cea30;  1 drivers
v0x1216c3530_0 .net *"_ivl_171", 0 0, L_0x1216ce8f0;  1 drivers
L_0x128088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1216c4290_0 .net/2u *"_ivl_172", 5 0, L_0x128088880;  1 drivers
v0x1216c4320_0 .net *"_ivl_174", 0 0, L_0x1216cece0;  1 drivers
v0x1216c43b0_0 .net *"_ivl_177", 0 0, L_0x1216ce6f0;  1 drivers
L_0x1280888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1216c4440_0 .net/2u *"_ivl_180", 5 0, L_0x1280888c8;  1 drivers
v0x1216c44e0_0 .net *"_ivl_182", 0 0, L_0x1216cf000;  1 drivers
L_0x128088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1216c4580_0 .net/2u *"_ivl_186", 5 0, L_0x128088910;  1 drivers
v0x1216c4630_0 .net *"_ivl_188", 0 0, L_0x1216ceb80;  1 drivers
L_0x128088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1216c46d0_0 .net/2u *"_ivl_196", 4 0, L_0x128088958;  1 drivers
v0x1216c4780_0 .net *"_ivl_199", 4 0, L_0x1216cf140;  1 drivers
v0x1216c4830_0 .net *"_ivl_20", 31 0, L_0x1216cb540;  1 drivers
v0x1216c48e0_0 .net *"_ivl_201", 4 0, L_0x1216cf700;  1 drivers
v0x1216c4990_0 .net *"_ivl_202", 4 0, L_0x1216cf7a0;  1 drivers
v0x1216c4a40_0 .net *"_ivl_207", 0 0, L_0x1216cfa50;  1 drivers
v0x1216c4ae0_0 .net *"_ivl_211", 0 0, L_0x1216cfca0;  1 drivers
L_0x1280889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1216c4b80_0 .net/2u *"_ivl_212", 31 0, L_0x1280889a0;  1 drivers
v0x1216c4c30_0 .net *"_ivl_214", 31 0, L_0x1216cfd10;  1 drivers
v0x1216c4ce0_0 .net *"_ivl_216", 31 0, L_0x1216cf840;  1 drivers
v0x1216c4d90_0 .net *"_ivl_218", 31 0, L_0x1216cffb0;  1 drivers
v0x1216c4e40_0 .net *"_ivl_220", 31 0, L_0x1216cfe70;  1 drivers
v0x1216c4ef0_0 .net *"_ivl_229", 0 0, L_0x1216d1960;  1 drivers
L_0x128088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c4f90_0 .net *"_ivl_23", 25 0, L_0x128088130;  1 drivers
v0x1216c5040_0 .net *"_ivl_231", 0 0, L_0x1216d1aa0;  1 drivers
v0x1216c50e0_0 .net *"_ivl_232", 31 0, L_0x1216d1b10;  1 drivers
L_0x128088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c5190_0 .net *"_ivl_235", 30 0, L_0x128088ac0;  1 drivers
L_0x128088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1216c5240_0 .net/2u *"_ivl_236", 31 0, L_0x128088b08;  1 drivers
v0x1216c52f0_0 .net *"_ivl_238", 0 0, L_0x1216d1bb0;  1 drivers
L_0x128088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1216c5390_0 .net/2u *"_ivl_24", 31 0, L_0x128088178;  1 drivers
v0x1216c5440_0 .net *"_ivl_243", 0 0, L_0x1216d1fa0;  1 drivers
L_0x128088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1216c54e0_0 .net/2u *"_ivl_246", 5 0, L_0x128088b50;  1 drivers
L_0x128088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1216c5590_0 .net/2u *"_ivl_250", 5 0, L_0x128088b98;  1 drivers
v0x1216c5640_0 .net *"_ivl_257", 0 0, L_0x1216d1de0;  1 drivers
v0x1216c40a0_0 .net *"_ivl_259", 0 0, L_0x1216d2530;  1 drivers
v0x1216c4140_0 .net *"_ivl_26", 0 0, L_0x1216cb6e0;  1 drivers
L_0x128088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x1216c41e0_0 .net/2u *"_ivl_262", 5 0, L_0x128088be0;  1 drivers
L_0x128088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x1216c56d0_0 .net/2u *"_ivl_266", 5 0, L_0x128088c28;  1 drivers
v0x1216c5780_0 .net *"_ivl_271", 15 0, L_0x1216d2be0;  1 drivers
v0x1216c5830_0 .net *"_ivl_272", 17 0, L_0x1216d2790;  1 drivers
L_0x128088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1216c58e0_0 .net *"_ivl_275", 1 0, L_0x128088cb8;  1 drivers
v0x1216c5990_0 .net *"_ivl_278", 15 0, L_0x1216d2ea0;  1 drivers
v0x1216c5a40_0 .net *"_ivl_28", 31 0, L_0x1216cb800;  1 drivers
L_0x128088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1216c5af0_0 .net *"_ivl_280", 1 0, L_0x128088d00;  1 drivers
v0x1216c5ba0_0 .net *"_ivl_283", 0 0, L_0x1216d2dc0;  1 drivers
L_0x128088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1216c5c50_0 .net/2u *"_ivl_284", 13 0, L_0x128088d48;  1 drivers
L_0x128088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c5d00_0 .net/2u *"_ivl_286", 13 0, L_0x128088d90;  1 drivers
v0x1216c5db0_0 .net *"_ivl_288", 13 0, L_0x1216d3160;  1 drivers
L_0x1280881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c5e60_0 .net *"_ivl_31", 25 0, L_0x1280881c0;  1 drivers
L_0x128088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1216c5f10_0 .net/2u *"_ivl_32", 31 0, L_0x128088208;  1 drivers
v0x1216c5fc0_0 .net *"_ivl_34", 0 0, L_0x1216cb8f0;  1 drivers
v0x1216c6060_0 .net *"_ivl_4", 31 0, L_0x1216cb0a0;  1 drivers
v0x1216c6110_0 .net *"_ivl_41", 2 0, L_0x1216cbbd0;  1 drivers
L_0x128088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1216c61c0_0 .net/2u *"_ivl_42", 2 0, L_0x128088250;  1 drivers
v0x1216c6270_0 .net *"_ivl_49", 2 0, L_0x1216cbf60;  1 drivers
L_0x128088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1216c6320_0 .net/2u *"_ivl_50", 2 0, L_0x128088298;  1 drivers
v0x1216c63d0_0 .net *"_ivl_55", 0 0, L_0x1216cc150;  1 drivers
v0x1216c6470_0 .net *"_ivl_57", 0 0, L_0x1216cc000;  1 drivers
v0x1216c6510_0 .net *"_ivl_59", 0 0, L_0x1216cc2f0;  1 drivers
v0x1216c65b0_0 .net *"_ivl_61", 0 0, L_0x1216cc430;  1 drivers
v0x1216c6650_0 .net *"_ivl_63", 0 0, L_0x1216cc520;  1 drivers
v0x1216c66f0_0 .net *"_ivl_67", 2 0, L_0x1216cc6e0;  1 drivers
L_0x1280882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1216c67a0_0 .net/2u *"_ivl_68", 2 0, L_0x1280882e0;  1 drivers
L_0x128088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c6850_0 .net *"_ivl_7", 25 0, L_0x128088010;  1 drivers
v0x1216c6900_0 .net *"_ivl_72", 31 0, L_0x1216cc970;  1 drivers
L_0x128088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c69b0_0 .net *"_ivl_75", 25 0, L_0x128088328;  1 drivers
L_0x128088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1216c6a60_0 .net/2u *"_ivl_76", 31 0, L_0x128088370;  1 drivers
v0x1216c6b10_0 .net *"_ivl_78", 0 0, L_0x1216cca10;  1 drivers
L_0x128088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c6bb0_0 .net/2u *"_ivl_8", 31 0, L_0x128088058;  1 drivers
v0x1216c6c60_0 .net *"_ivl_80", 31 0, L_0x1216ccbd0;  1 drivers
L_0x1280883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c6d10_0 .net *"_ivl_83", 25 0, L_0x1280883b8;  1 drivers
L_0x128088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1216c6dc0_0 .net/2u *"_ivl_84", 31 0, L_0x128088400;  1 drivers
v0x1216c6e70_0 .net *"_ivl_86", 0 0, L_0x1216ccc70;  1 drivers
v0x1216c6f10_0 .net *"_ivl_89", 0 0, L_0x1216ccb30;  1 drivers
v0x1216c6fc0_0 .net *"_ivl_90", 31 0, L_0x1216cce40;  1 drivers
L_0x128088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216c7070_0 .net *"_ivl_93", 30 0, L_0x128088448;  1 drivers
L_0x128088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1216c7120_0 .net/2u *"_ivl_94", 31 0, L_0x128088490;  1 drivers
v0x1216c71d0_0 .net *"_ivl_96", 0 0, L_0x1216ccd90;  1 drivers
v0x1216c7270_0 .net *"_ivl_99", 0 0, L_0x1216cd160;  1 drivers
v0x1216c7310_0 .net "active", 0 0, L_0x1216d2f40;  alias, 1 drivers
v0x1216c73b0_0 .net "alu_op1", 31 0, L_0x1216d0950;  1 drivers
v0x1216c7450_0 .net "alu_op2", 31 0, L_0x1216d0b00;  1 drivers
v0x1216c74f0_0 .net "alui_instr", 0 0, L_0x1216cc070;  1 drivers
v0x1216c7590_0 .net "b_flag", 0 0, v0x1216be620_0;  1 drivers
v0x1216c7640_0 .net "b_imm", 17 0, L_0x1216d2ca0;  1 drivers
v0x1216c76d0_0 .net "b_offset", 31 0, L_0x1216d32e0;  1 drivers
v0x1216c7760_0 .net "clk", 0 0, v0x1216c9c70_0;  1 drivers
v0x1216c77f0_0 .net "clk_enable", 0 0, v0x1216c9d80_0;  1 drivers
v0x1216c7880_0 .var "cpu_active", 0 0;
v0x1216c7910_0 .var "curr_addr", 31 0;
v0x1216c79a0_0 .var "data_address", 31 0;
v0x1216c7a40_0 .net "data_read", 0 0, L_0x1216d26a0;  alias, 1 drivers
v0x1216c7ae0_0 .net "data_readdata", 31 0, v0x1216c9f30_0;  1 drivers
v0x1216c7bc0_0 .net "data_write", 0 0, L_0x1216d2010;  alias, 1 drivers
v0x1216c7c60_0 .net "data_writedata", 31 0, v0x1216c0640_0;  alias, 1 drivers
v0x1216c7d00_0 .var "delay_slot", 31 0;
v0x1216c7da0_0 .net "effective_addr", 31 0, v0x1216be9e0_0;  1 drivers
v0x1216c7e40_0 .net "funct_code", 5 0, L_0x1216cb000;  1 drivers
v0x1216c7ef0_0 .net "hi_out", 31 0, v0x1216c0a40_0;  1 drivers
v0x1216c7fb0_0 .net "hl_reg_enable", 0 0, L_0x1216d02e0;  1 drivers
v0x1216c8080_0 .net "instr_address", 31 0, L_0x1216d3070;  alias, 1 drivers
v0x1216c8120_0 .net "instr_opcode", 5 0, L_0x1216caea0;  1 drivers
v0x1216c81c0_0 .net "instr_readdata", 31 0, v0x1216ca230_0;  1 drivers
v0x1216c8290_0 .net "j_imm", 0 0, L_0x1216cdd40;  1 drivers
v0x1216c8330_0 .net "j_reg", 0 0, L_0x1216ce760;  1 drivers
v0x1216c83d0_0 .net "link_const", 0 0, L_0x1216cd2a0;  1 drivers
v0x1216c8470_0 .net "link_reg", 0 0, L_0x1216cd7c0;  1 drivers
v0x1216c8510_0 .net "lo_out", 31 0, v0x1216c1150_0;  1 drivers
v0x1216c85b0_0 .net "load_data", 31 0, v0x1216bfa90_0;  1 drivers
v0x1216c8660_0 .net "load_instr", 0 0, L_0x1216cbdd0;  1 drivers
v0x1216c86f0_0 .net "lw", 0 0, L_0x1216cb2f0;  1 drivers
v0x1216c8790_0 .net "lwl", 0 0, L_0x1216d2140;  1 drivers
v0x1216c8830_0 .net "lwr", 0 0, L_0x1216d22d0;  1 drivers
v0x1216c88d0_0 .net "mem_to_reg", 0 0, L_0x1216cbeb0;  1 drivers
v0x1216c8970_0 .net "mfhi", 0 0, L_0x1216ceb10;  1 drivers
v0x1216c8a10_0 .net "mflo", 0 0, L_0x1216cd080;  1 drivers
v0x1216c8ab0_0 .net "movefrom", 0 0, L_0x1216cba30;  1 drivers
v0x1216c8b50_0 .net "muldiv", 0 0, L_0x1216cee40;  1 drivers
v0x1216c8bf0_0 .var "next_delay_slot", 31 0;
v0x1216c8ca0_0 .net "partial_store", 0 0, L_0x1216d1cf0;  1 drivers
v0x1216c8d40_0 .net "r_format", 0 0, L_0x1216cb1d0;  1 drivers
v0x1216c8de0_0 .net "reg_a_read_data", 31 0, L_0x1216d0580;  1 drivers
v0x1216c8ea0_0 .net "reg_a_read_index", 4 0, L_0x1216cf4a0;  1 drivers
v0x1216c8f50_0 .net "reg_b_read_data", 31 0, L_0x1216d0830;  1 drivers
v0x1216c9020_0 .net "reg_b_read_index", 4 0, L_0x1216cf0a0;  1 drivers
v0x1216c90c0_0 .net "reg_dst", 0 0, L_0x1216cbb20;  1 drivers
v0x1216c9150_0 .net "reg_write", 0 0, L_0x1216cc610;  1 drivers
v0x1216c91f0_0 .net "reg_write_data", 31 0, L_0x1216d0240;  1 drivers
v0x1216c92b0_0 .net "reg_write_enable", 0 0, L_0x1216cfac0;  1 drivers
v0x1216c9360_0 .net "reg_write_index", 4 0, L_0x1216cf600;  1 drivers
v0x1216c9410_0 .net "register_v0", 31 0, L_0x1216d08e0;  alias, 1 drivers
v0x1216c94c0_0 .net "reset", 0 0, v0x1216ca390_0;  1 drivers
v0x1216c9550_0 .net "result", 31 0, v0x1216bee30_0;  1 drivers
v0x1216c9600_0 .net "result_hi", 31 0, v0x1216be7d0_0;  1 drivers
v0x1216c96d0_0 .net "result_lo", 31 0, v0x1216be930_0;  1 drivers
v0x1216c97a0_0 .net "sb", 0 0, L_0x1216d1ec0;  1 drivers
v0x1216c9830_0 .net "sh", 0 0, L_0x1216d21f0;  1 drivers
v0x1216c98c0_0 .var "state", 0 0;
v0x1216c9960_0 .net "store_instr", 0 0, L_0x1216cc7a0;  1 drivers
v0x1216c9a00_0 .net "sw", 0 0, L_0x1216cb460;  1 drivers
E_0x1216bd590/0 .event edge, v0x1216be620_0, v0x1216c7d00_0, v0x1216c76d0_0, v0x1216c8290_0;
E_0x1216bd590/1 .event edge, v0x1216be880_0, v0x1216c8330_0, v0x1216c1e10_0, v0x1216c7910_0;
E_0x1216bd590 .event/or E_0x1216bd590/0, E_0x1216bd590/1;
E_0x1216bdd50 .event edge, v0x1216c8790_0, v0x1216c8830_0, v0x1216c0340_0, v0x1216be9e0_0;
L_0x1216caea0 .part v0x1216ca230_0, 26, 6;
L_0x1216cb000 .part v0x1216ca230_0, 0, 6;
L_0x1216cb0a0 .concat [ 6 26 0 0], L_0x1216caea0, L_0x128088010;
L_0x1216cb1d0 .cmp/eq 32, L_0x1216cb0a0, L_0x128088058;
L_0x1216cb2f0 .cmp/eq 6, L_0x1216caea0, L_0x1280880a0;
L_0x1216cb460 .cmp/eq 6, L_0x1216caea0, L_0x1280880e8;
L_0x1216cb540 .concat [ 6 26 0 0], L_0x1216caea0, L_0x128088130;
L_0x1216cb6e0 .cmp/eq 32, L_0x1216cb540, L_0x128088178;
L_0x1216cb800 .concat [ 6 26 0 0], L_0x1216caea0, L_0x1280881c0;
L_0x1216cb8f0 .cmp/eq 32, L_0x1216cb800, L_0x128088208;
L_0x1216cbbd0 .part L_0x1216caea0, 3, 3;
L_0x1216cbdd0 .cmp/eq 3, L_0x1216cbbd0, L_0x128088250;
L_0x1216cbf60 .part L_0x1216caea0, 3, 3;
L_0x1216cc070 .cmp/eq 3, L_0x1216cbf60, L_0x128088298;
L_0x1216cc150 .reduce/nor L_0x1216cee40;
L_0x1216cc6e0 .part L_0x1216caea0, 3, 3;
L_0x1216cc7a0 .cmp/eq 3, L_0x1216cc6e0, L_0x1280882e0;
L_0x1216cc970 .concat [ 6 26 0 0], L_0x1216caea0, L_0x128088328;
L_0x1216cca10 .cmp/eq 32, L_0x1216cc970, L_0x128088370;
L_0x1216ccbd0 .concat [ 6 26 0 0], L_0x1216caea0, L_0x1280883b8;
L_0x1216ccc70 .cmp/eq 32, L_0x1216ccbd0, L_0x128088400;
L_0x1216ccb30 .part v0x1216ca230_0, 20, 1;
L_0x1216cce40 .concat [ 1 31 0 0], L_0x1216ccb30, L_0x128088448;
L_0x1216ccd90 .cmp/eq 32, L_0x1216cce40, L_0x128088490;
L_0x1216cd390 .concat [ 6 26 0 0], L_0x1216caea0, L_0x1280884d8;
L_0x1216ccf40 .cmp/eq 32, L_0x1216cd390, L_0x128088520;
L_0x1216cd5c0 .part v0x1216ca230_0, 0, 6;
L_0x1216cd430 .cmp/eq 6, L_0x1216cd5c0, L_0x128088568;
L_0x1216cd950 .concat [ 6 26 0 0], L_0x1216caea0, L_0x1280885b0;
L_0x1216cd660 .cmp/eq 32, L_0x1216cd950, L_0x1280885f8;
L_0x1216cdb20 .concat [ 6 26 0 0], L_0x1216caea0, L_0x128088640;
L_0x1216cd9f0 .cmp/eq 32, L_0x1216cdb20, L_0x128088688;
L_0x1216cde30 .concat [ 6 26 0 0], L_0x1216caea0, L_0x1280886d0;
L_0x1216cbcd0 .cmp/eq 32, L_0x1216cde30, L_0x128088718;
L_0x1216ce1e0 .part v0x1216ca230_0, 0, 6;
L_0x1216ce0d0 .cmp/eq 6, L_0x1216ce1e0, L_0x128088760;
L_0x1216ce4a0 .part v0x1216ca230_0, 0, 6;
L_0x1216ce380 .cmp/eq 6, L_0x1216ce4a0, L_0x1280887a8;
L_0x1216ce810 .part L_0x1216cb000, 3, 2;
L_0x1216ce540 .cmp/eq 2, L_0x1216ce810, L_0x1280887f0;
L_0x1216cea30 .cmp/eq 6, L_0x1216cb000, L_0x128088838;
L_0x1216cece0 .cmp/eq 6, L_0x1216cb000, L_0x128088880;
L_0x1216cf000 .cmp/eq 6, L_0x1216cb000, L_0x1280888c8;
L_0x1216ceb80 .cmp/eq 6, L_0x1216cb000, L_0x128088910;
L_0x1216cf4a0 .part v0x1216ca230_0, 21, 5;
L_0x1216cf0a0 .part v0x1216ca230_0, 16, 5;
L_0x1216cf140 .part v0x1216ca230_0, 11, 5;
L_0x1216cf700 .part v0x1216ca230_0, 16, 5;
L_0x1216cf7a0 .functor MUXZ 5, L_0x1216cf700, L_0x1216cf140, L_0x1216cbb20, C4<>;
L_0x1216cf600 .functor MUXZ 5, L_0x1216cf7a0, L_0x128088958, L_0x1216cd2a0, C4<>;
L_0x1216cfd10 .arith/sum 32, v0x1216c7d00_0, L_0x1280889a0;
L_0x1216cf840 .functor MUXZ 32, v0x1216bee30_0, v0x1216bfa90_0, L_0x1216cbeb0, C4<>;
L_0x1216cffb0 .functor MUXZ 32, L_0x1216cf840, v0x1216c1150_0, L_0x1216cd080, C4<>;
L_0x1216cfe70 .functor MUXZ 32, L_0x1216cffb0, v0x1216c0a40_0, L_0x1216ceb10, C4<>;
L_0x1216d0240 .functor MUXZ 32, L_0x1216cfe70, L_0x1216cfd10, L_0x1216cfca0, C4<>;
L_0x1216d1b10 .concat [ 1 31 0 0], v0x1216c98c0_0, L_0x128088ac0;
L_0x1216d1bb0 .cmp/eq 32, L_0x1216d1b10, L_0x128088b08;
L_0x1216d1ec0 .cmp/eq 6, L_0x1216caea0, L_0x128088b50;
L_0x1216d21f0 .cmp/eq 6, L_0x1216caea0, L_0x128088b98;
L_0x1216d1de0 .reduce/nor v0x1216c98c0_0;
L_0x1216d2140 .cmp/eq 6, L_0x1216caea0, L_0x128088be0;
L_0x1216d22d0 .cmp/eq 6, L_0x1216caea0, L_0x128088c28;
L_0x1216d2be0 .part v0x1216ca230_0, 0, 16;
L_0x1216d2790 .concat [ 16 2 0 0], L_0x1216d2be0, L_0x128088cb8;
L_0x1216d2ea0 .part L_0x1216d2790, 0, 16;
L_0x1216d2ca0 .concat [ 2 16 0 0], L_0x128088d00, L_0x1216d2ea0;
L_0x1216d2dc0 .part L_0x1216d2ca0, 17, 1;
L_0x1216d3160 .functor MUXZ 14, L_0x128088d90, L_0x128088d48, L_0x1216d2dc0, C4<>;
L_0x1216d32e0 .concat [ 18 14 0 0], L_0x1216d2ca0, L_0x1216d3160;
S_0x1216bdda0 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x1216bd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1216be0f0_0 .net *"_ivl_10", 15 0, L_0x1216d13e0;  1 drivers
L_0x128088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1216be1b0_0 .net/2u *"_ivl_14", 15 0, L_0x128088a78;  1 drivers
v0x1216be260_0 .net *"_ivl_17", 15 0, L_0x1216d1520;  1 drivers
v0x1216be320_0 .net *"_ivl_5", 0 0, L_0x1216d0d30;  1 drivers
v0x1216be3d0_0 .net *"_ivl_6", 15 0, L_0x1216ce280;  1 drivers
v0x1216be4c0_0 .net *"_ivl_9", 15 0, L_0x1216d10e0;  1 drivers
v0x1216be570_0 .net "addr_rt", 4 0, L_0x1216d1700;  1 drivers
v0x1216be620_0 .var "b_flag", 0 0;
v0x1216be6c0_0 .net "funct", 5 0, L_0x1216d0c90;  1 drivers
v0x1216be7d0_0 .var "hi", 31 0;
v0x1216be880_0 .net "instructionword", 31 0, v0x1216ca230_0;  alias, 1 drivers
v0x1216be930_0 .var "lo", 31 0;
v0x1216be9e0_0 .var "memaddroffset", 31 0;
v0x1216bea90_0 .var "multresult", 63 0;
v0x1216beb40_0 .net "op1", 31 0, L_0x1216d0950;  alias, 1 drivers
v0x1216bebf0_0 .net "op2", 31 0, L_0x1216d0b00;  alias, 1 drivers
v0x1216beca0_0 .net "opcode", 5 0, L_0x1216d0bf0;  1 drivers
v0x1216bee30_0 .var "result", 31 0;
v0x1216beec0_0 .net "shamt", 4 0, L_0x1216d1660;  1 drivers
v0x1216bef70_0 .net/s "sign_op1", 31 0, L_0x1216d0950;  alias, 1 drivers
v0x1216bf030_0 .net/s "sign_op2", 31 0, L_0x1216d0b00;  alias, 1 drivers
v0x1216bf0c0_0 .net "simmediatedata", 31 0, L_0x1216d1480;  1 drivers
v0x1216bf150_0 .net "simmediatedatas", 31 0, L_0x1216d1480;  alias, 1 drivers
v0x1216bf1e0_0 .net "uimmediatedata", 31 0, L_0x1216d15c0;  1 drivers
v0x1216bf270_0 .net "unsign_op1", 31 0, L_0x1216d0950;  alias, 1 drivers
v0x1216bf340_0 .net "unsign_op2", 31 0, L_0x1216d0b00;  alias, 1 drivers
v0x1216bf420_0 .var "unsigned_result", 31 0;
E_0x1216be060/0 .event edge, v0x1216beca0_0, v0x1216be6c0_0, v0x1216bebf0_0, v0x1216beec0_0;
E_0x1216be060/1 .event edge, v0x1216beb40_0, v0x1216bea90_0, v0x1216be570_0, v0x1216bf0c0_0;
E_0x1216be060/2 .event edge, v0x1216bf1e0_0, v0x1216bf420_0;
E_0x1216be060 .event/or E_0x1216be060/0, E_0x1216be060/1, E_0x1216be060/2;
L_0x1216d0bf0 .part v0x1216ca230_0, 26, 6;
L_0x1216d0c90 .part v0x1216ca230_0, 0, 6;
L_0x1216d0d30 .part v0x1216ca230_0, 15, 1;
LS_0x1216ce280_0_0 .concat [ 1 1 1 1], L_0x1216d0d30, L_0x1216d0d30, L_0x1216d0d30, L_0x1216d0d30;
LS_0x1216ce280_0_4 .concat [ 1 1 1 1], L_0x1216d0d30, L_0x1216d0d30, L_0x1216d0d30, L_0x1216d0d30;
LS_0x1216ce280_0_8 .concat [ 1 1 1 1], L_0x1216d0d30, L_0x1216d0d30, L_0x1216d0d30, L_0x1216d0d30;
LS_0x1216ce280_0_12 .concat [ 1 1 1 1], L_0x1216d0d30, L_0x1216d0d30, L_0x1216d0d30, L_0x1216d0d30;
L_0x1216ce280 .concat [ 4 4 4 4], LS_0x1216ce280_0_0, LS_0x1216ce280_0_4, LS_0x1216ce280_0_8, LS_0x1216ce280_0_12;
L_0x1216d10e0 .part v0x1216ca230_0, 0, 16;
L_0x1216d13e0 .concat [ 16 0 0 0], L_0x1216d10e0;
L_0x1216d1480 .concat [ 16 16 0 0], L_0x1216d13e0, L_0x1216ce280;
L_0x1216d1520 .part v0x1216ca230_0, 0, 16;
L_0x1216d15c0 .concat [ 16 16 0 0], L_0x1216d1520, L_0x128088a78;
L_0x1216d1660 .part v0x1216ca230_0, 6, 5;
L_0x1216d1700 .part v0x1216ca230_0, 16, 5;
S_0x1216bf570 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x1216bd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x1216bf7c0_0 .net "address", 31 0, v0x1216be9e0_0;  alias, 1 drivers
v0x1216bf880_0 .net "datafromMem", 31 0, v0x1216c9f30_0;  alias, 1 drivers
v0x1216bf920_0 .net "instr_word", 31 0, v0x1216ca230_0;  alias, 1 drivers
v0x1216bf9f0_0 .net "opcode", 5 0, L_0x1216d17a0;  1 drivers
v0x1216bfa90_0 .var "out_transformed", 31 0;
v0x1216bfb80_0 .net "whichbyte", 1 0, L_0x1216d1840;  1 drivers
E_0x1216bf790 .event edge, v0x1216bf9f0_0, v0x1216bf880_0, v0x1216bfb80_0, v0x1216be880_0;
L_0x1216d17a0 .part v0x1216ca230_0, 26, 6;
L_0x1216d1840 .part v0x1216be9e0_0, 0, 2;
S_0x1216bfc70 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x1216bd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1216bff40_0 .net *"_ivl_1", 1 0, L_0x1216d23b0;  1 drivers
L_0x128088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1216c0000_0 .net *"_ivl_5", 0 0, L_0x128088c70;  1 drivers
v0x1216c00b0_0 .net "bytenum", 2 0, L_0x1216d2980;  1 drivers
v0x1216c0170_0 .net "dataword", 31 0, v0x1216c9f30_0;  alias, 1 drivers
v0x1216c0230_0 .net "eff_addr", 31 0, v0x1216be9e0_0;  alias, 1 drivers
v0x1216c0340_0 .net "opcode", 5 0, L_0x1216caea0;  alias, 1 drivers
v0x1216c03d0_0 .net "regbyte", 7 0, L_0x1216d2a60;  1 drivers
v0x1216c0480_0 .net "reghalfword", 15 0, L_0x1216d2b20;  1 drivers
v0x1216c0530_0 .net "regword", 31 0, L_0x1216d0830;  alias, 1 drivers
v0x1216c0640_0 .var "storedata", 31 0;
E_0x1216bfee0/0 .event edge, v0x1216c0340_0, v0x1216c0530_0, v0x1216c00b0_0, v0x1216c03d0_0;
E_0x1216bfee0/1 .event edge, v0x1216bf880_0, v0x1216c0480_0;
E_0x1216bfee0 .event/or E_0x1216bfee0/0, E_0x1216bfee0/1;
L_0x1216d23b0 .part v0x1216be9e0_0, 0, 2;
L_0x1216d2980 .concat [ 2 1 0 0], L_0x1216d23b0, L_0x128088c70;
L_0x1216d2a60 .part L_0x1216d0830, 0, 8;
L_0x1216d2b20 .part L_0x1216d0830, 0, 16;
S_0x1216c0770 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x1216bd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1216c09b0_0 .net "clk", 0 0, v0x1216c9c70_0;  alias, 1 drivers
v0x1216c0a40_0 .var "data", 31 0;
v0x1216c0ad0_0 .net "data_in", 31 0, v0x1216be7d0_0;  alias, 1 drivers
v0x1216c0ba0_0 .net "data_out", 31 0, v0x1216c0a40_0;  alias, 1 drivers
v0x1216c0c40_0 .net "enable", 0 0, L_0x1216d02e0;  alias, 1 drivers
v0x1216c0d20_0 .net "reset", 0 0, v0x1216ca390_0;  alias, 1 drivers
S_0x1216c0e40 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x1216bd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1216c10c0_0 .net "clk", 0 0, v0x1216c9c70_0;  alias, 1 drivers
v0x1216c1150_0 .var "data", 31 0;
v0x1216c11e0_0 .net "data_in", 31 0, v0x1216be930_0;  alias, 1 drivers
v0x1216c12b0_0 .net "data_out", 31 0, v0x1216c1150_0;  alias, 1 drivers
v0x1216c1350_0 .net "enable", 0 0, L_0x1216d02e0;  alias, 1 drivers
v0x1216c1420_0 .net "reset", 0 0, v0x1216ca390_0;  alias, 1 drivers
S_0x1216c1530 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x1216bd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1216d0580 .functor BUFZ 32, L_0x1216d0110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1216d0830 .functor BUFZ 32, L_0x1216d0670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1216c2190_2 .array/port v0x1216c2190, 2;
L_0x1216d08e0 .functor BUFZ 32, v0x1216c2190_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1216c1860_0 .net *"_ivl_0", 31 0, L_0x1216d0110;  1 drivers
v0x1216c1920_0 .net *"_ivl_10", 6 0, L_0x1216d0710;  1 drivers
L_0x128088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1216c19c0_0 .net *"_ivl_13", 1 0, L_0x128088a30;  1 drivers
v0x1216c1a60_0 .net *"_ivl_2", 6 0, L_0x1216d04a0;  1 drivers
L_0x1280889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1216c1b10_0 .net *"_ivl_5", 1 0, L_0x1280889e8;  1 drivers
v0x1216c1c00_0 .net *"_ivl_8", 31 0, L_0x1216d0670;  1 drivers
v0x1216c1cb0_0 .net "r_clk", 0 0, v0x1216c9c70_0;  alias, 1 drivers
v0x1216c1d80_0 .net "r_clk_enable", 0 0, v0x1216c9d80_0;  alias, 1 drivers
v0x1216c1e10_0 .net "read_data1", 31 0, L_0x1216d0580;  alias, 1 drivers
v0x1216c1f20_0 .net "read_data2", 31 0, L_0x1216d0830;  alias, 1 drivers
v0x1216c1fd0_0 .net "read_reg1", 4 0, L_0x1216cf4a0;  alias, 1 drivers
v0x1216c2060_0 .net "read_reg2", 4 0, L_0x1216cf0a0;  alias, 1 drivers
v0x1216c20f0_0 .net "register_v0", 31 0, L_0x1216d08e0;  alias, 1 drivers
v0x1216c2190 .array "registers", 0 31, 31 0;
v0x1216c2530_0 .net "reset", 0 0, v0x1216ca390_0;  alias, 1 drivers
v0x1216c2600_0 .net "write_control", 0 0, L_0x1216cfac0;  alias, 1 drivers
v0x1216c26a0_0 .net "write_data", 31 0, L_0x1216d0240;  alias, 1 drivers
v0x1216c2830_0 .net "write_reg", 4 0, L_0x1216cf600;  alias, 1 drivers
L_0x1216d0110 .array/port v0x1216c2190, L_0x1216d04a0;
L_0x1216d04a0 .concat [ 5 2 0 0], L_0x1216cf4a0, L_0x1280889e8;
L_0x1216d0670 .array/port v0x1216c2190, L_0x1216d0710;
L_0x1216d0710 .concat [ 5 2 0 0], L_0x1216cf0a0, L_0x128088a30;
S_0x1216a9430 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x1216a81c0 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1280536d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1216ca4a0_0 .net "in", 31 0, o0x1280536d0;  0 drivers
v0x1216ca530_0 .var "out", 31 0;
S_0x1216957a0 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x128053790 .functor BUFZ 1, C4<z>; HiZ drive
v0x1216ca5c0_0 .net "clk", 0 0, o0x128053790;  0 drivers
o0x1280537c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1216ca650_0 .net "data_address", 31 0, o0x1280537c0;  0 drivers
o0x1280537f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1216ca700_0 .net "data_read", 0 0, o0x1280537f0;  0 drivers
v0x1216ca7b0_0 .var "data_readdata", 31 0;
o0x128053850 .functor BUFZ 1, C4<z>; HiZ drive
v0x1216ca860_0 .net "data_write", 0 0, o0x128053850;  0 drivers
o0x128053880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1216ca940_0 .net "data_writedata", 31 0, o0x128053880;  0 drivers
S_0x1216a7470 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1280539d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1216caa80_0 .net "clk", 0 0, o0x1280539d0;  0 drivers
v0x1216cab30_0 .var "curr_addr", 31 0;
o0x128053a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x1216cabe0_0 .net "enable", 0 0, o0x128053a30;  0 drivers
o0x128053a60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1216cac90_0 .net "next_addr", 31 0, o0x128053a60;  0 drivers
o0x128053a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x1216cad40_0 .net "reset", 0 0, o0x128053a90;  0 drivers
E_0x12168fc50 .event posedge, v0x1216caa80_0;
    .scope S_0x1216c1530;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216c2190, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x1216c1530;
T_1 ;
    %wait E_0x1216a7650;
    %load/vec4 v0x1216c2530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1216c1d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1216c2600_0;
    %load/vec4 v0x1216c2830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x1216c26a0_0;
    %load/vec4 v0x1216c2830_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216c2190, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1216bdda0;
T_2 ;
    %wait E_0x1216be060;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
    %load/vec4 v0x1216beca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x1216be6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x1216bf030_0;
    %ix/getv 4, v0x1216beec0_0;
    %shiftl 4;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x1216bf030_0;
    %ix/getv 4, v0x1216beec0_0;
    %shiftr 4;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x1216bf030_0;
    %ix/getv 4, v0x1216beec0_0;
    %shiftr/s 4;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x1216bf030_0;
    %load/vec4 v0x1216bf270_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x1216bf030_0;
    %load/vec4 v0x1216bf270_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x1216bf030_0;
    %load/vec4 v0x1216bf270_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x1216bef70_0;
    %pad/s 64;
    %load/vec4 v0x1216bf030_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1216bea90_0, 0, 64;
    %load/vec4 v0x1216bea90_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1216be7d0_0, 0, 32;
    %load/vec4 v0x1216bea90_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1216be930_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x1216bf270_0;
    %pad/u 64;
    %load/vec4 v0x1216bf340_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1216bea90_0, 0, 64;
    %load/vec4 v0x1216bea90_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1216be7d0_0, 0, 32;
    %load/vec4 v0x1216bea90_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1216be930_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf030_0;
    %mod/s;
    %store/vec4 v0x1216be7d0_0, 0, 32;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf030_0;
    %div/s;
    %store/vec4 v0x1216be930_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x1216bf270_0;
    %load/vec4 v0x1216bf340_0;
    %mod;
    %store/vec4 v0x1216be7d0_0, 0, 32;
    %load/vec4 v0x1216bf270_0;
    %load/vec4 v0x1216bf340_0;
    %div;
    %store/vec4 v0x1216be930_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x1216beb40_0;
    %store/vec4 v0x1216be7d0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x1216beb40_0;
    %store/vec4 v0x1216be930_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf030_0;
    %add;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x1216bf270_0;
    %load/vec4 v0x1216bf340_0;
    %add;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x1216bf270_0;
    %load/vec4 v0x1216bf340_0;
    %sub;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x1216bf270_0;
    %load/vec4 v0x1216bf340_0;
    %and;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x1216bf270_0;
    %load/vec4 v0x1216bf340_0;
    %or;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x1216bf270_0;
    %load/vec4 v0x1216bf340_0;
    %xor;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x1216bf270_0;
    %load/vec4 v0x1216bf340_0;
    %or;
    %inv;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf030_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x1216bf270_0;
    %load/vec4 v0x1216bf340_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x1216be570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x1216bef70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x1216bef70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x1216bef70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x1216bef70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf030_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bebf0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x1216bef70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x1216bef70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216be620_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf0c0_0;
    %add;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x1216bf270_0;
    %load/vec4 v0x1216bf0c0_0;
    %add;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf0c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x1216bf270_0;
    %load/vec4 v0x1216bf150_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x1216bf270_0;
    %load/vec4 v0x1216bf1e0_0;
    %and;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x1216bf270_0;
    %load/vec4 v0x1216bf1e0_0;
    %or;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x1216bf270_0;
    %load/vec4 v0x1216bf1e0_0;
    %xor;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x1216bf1e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1216bf420_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf0c0_0;
    %add;
    %store/vec4 v0x1216be9e0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf0c0_0;
    %add;
    %store/vec4 v0x1216be9e0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf0c0_0;
    %add;
    %store/vec4 v0x1216be9e0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf0c0_0;
    %add;
    %store/vec4 v0x1216be9e0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf0c0_0;
    %add;
    %store/vec4 v0x1216be9e0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf0c0_0;
    %add;
    %store/vec4 v0x1216be9e0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf0c0_0;
    %add;
    %store/vec4 v0x1216be9e0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x1216bef70_0;
    %load/vec4 v0x1216bf0c0_0;
    %add;
    %store/vec4 v0x1216be9e0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x1216bf420_0;
    %store/vec4 v0x1216bee30_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1216bf570;
T_3 ;
    %wait E_0x1216bf790;
    %load/vec4 v0x1216bf9f0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x1216bf880_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1216bf880_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1216bf880_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1216bf880_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bfa90_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x1216bfb80_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x1216bf880_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1216bf880_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bfa90_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x1216bf880_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1216bf880_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bfa90_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x1216bf880_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1216bf880_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bfa90_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x1216bf880_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1216bf880_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bfa90_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x1216bfb80_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1216bf880_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bfa90_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1216bf880_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bfa90_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1216bf880_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bfa90_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1216bf880_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bfa90_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x1216bfb80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x1216bf880_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1216bf880_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bfa90_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x1216bf880_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1216bf880_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bfa90_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x1216bfb80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1216bf880_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bfa90_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1216bf880_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bfa90_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x1216bf920_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1216bfa90_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1216c0e40;
T_4 ;
    %wait E_0x1216a7650;
    %load/vec4 v0x1216c1420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1216c1150_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1216c1350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1216c11e0_0;
    %assign/vec4 v0x1216c1150_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1216c0770;
T_5 ;
    %wait E_0x1216a7650;
    %load/vec4 v0x1216c0d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1216c0a40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1216c0c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1216c0ad0_0;
    %assign/vec4 v0x1216c0a40_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1216bfc70;
T_6 ;
    %wait E_0x1216bfee0;
    %load/vec4 v0x1216c0340_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1216c0530_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1216c0640_0, 4, 8;
    %load/vec4 v0x1216c0530_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1216c0640_0, 4, 8;
    %load/vec4 v0x1216c0530_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1216c0640_0, 4, 8;
    %load/vec4 v0x1216c0530_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1216c0640_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1216c0340_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1216c00b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x1216c03d0_0;
    %load/vec4 v0x1216c0170_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216c0640_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x1216c0170_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1216c03d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1216c0170_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1216c0640_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x1216c0170_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1216c03d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1216c0170_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216c0640_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x1216c0170_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1216c03d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216c0640_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1216c0340_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x1216c00b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x1216c0480_0;
    %load/vec4 v0x1216c0170_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216c0640_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x1216c0170_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1216c0480_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216c0640_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1216bd9c0;
T_7 ;
    %wait E_0x1216bdd50;
    %load/vec4 v0x1216c8790_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1216c8830_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1216c8120_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1216c7da0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1216c79a0_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1216bd9c0;
T_8 ;
    %wait E_0x1216bd590;
    %load/vec4 v0x1216c7590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1216c7d00_0;
    %load/vec4 v0x1216c76d0_0;
    %add;
    %store/vec4 v0x1216c8bf0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1216c8290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1216c7d00_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1216c81c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1216c8bf0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1216c8330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1216c8de0_0;
    %store/vec4 v0x1216c8bf0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1216c7910_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1216c8bf0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1216bd9c0;
T_9 ;
    %wait E_0x1216a7650;
    %load/vec4 v0x1216c77f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1216c94c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1216c7910_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1216c7d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1216c7880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1216c98c0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1216c7880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1216c98c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1216c98c0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x1216c98c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1216c98c0_0, 0;
    %load/vec4 v0x1216c7d00_0;
    %assign/vec4 v0x1216c7910_0, 0;
    %load/vec4 v0x1216c8bf0_0;
    %assign/vec4 v0x1216c7d00_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x1216c7d00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1216c7880_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1216741d0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216c9c70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1216c9c70_0;
    %inv;
    %store/vec4 v0x1216c9c70_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x1216741d0;
T_11 ;
    %fork t_1, S_0x121676ed0;
    %jmp t_0;
    .scope S_0x121676ed0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1216ca390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1216c9d80_0, 0, 1;
    %wait E_0x1216a7650;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216ca390_0, 0, 1;
    %wait E_0x1216a7650;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1216bd3a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1216c9f30_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1216bd5f0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1216bd6a0_0, 0, 5;
    %load/vec4 v0x1216bd3a0_0;
    %store/vec4 v0x1216bd750_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1216bd450_0, 0, 16;
    %load/vec4 v0x1216bd5f0_0;
    %load/vec4 v0x1216bd6a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1216bd750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1216bd450_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bd500_0, 0, 32;
    %load/vec4 v0x1216bd500_0;
    %store/vec4 v0x1216ca230_0, 0, 32;
    %load/vec4 v0x1216c9f30_0;
    %load/vec4 v0x1216bd3a0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1216c9f30_0, 0, 32;
    %wait E_0x1216a7650;
    %delay 2, 0;
    %load/vec4 v0x1216c9fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1216c9ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.5 ;
    %load/vec4 v0x1216bd3a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1216bd3a0_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1216bd3a0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1216bd5f0_0, 0, 6;
    %load/vec4 v0x1216bd3a0_0;
    %store/vec4 v0x1216bd6a0_0, 0, 5;
    %load/vec4 v0x1216bd3a0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1216bd750_0, 0, 5;
    %load/vec4 v0x1216bd3a0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x1216bd450_0, 0, 16;
    %load/vec4 v0x1216bd5f0_0;
    %load/vec4 v0x1216bd6a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1216bd750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1216bd450_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bd500_0, 0, 32;
    %load/vec4 v0x1216bd500_0;
    %store/vec4 v0x1216ca230_0, 0, 32;
    %wait E_0x1216a7650;
    %delay 2, 0;
    %load/vec4 v0x1216bd3a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1216bd3a0_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1216bd3a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1216bd800_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.9, 5;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1216bd5f0_0, 0, 6;
    %load/vec4 v0x1216bd3a0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1216bd6a0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1216bd750_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1216bd450_0, 0, 16;
    %load/vec4 v0x1216bd5f0_0;
    %load/vec4 v0x1216bd6a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1216bd750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1216bd450_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216bd500_0, 0, 32;
    %load/vec4 v0x1216bd500_0;
    %store/vec4 v0x1216ca230_0, 0, 32;
    %wait E_0x1216a7650;
    %delay 2, 0;
    %load/vec4 v0x1216bd3a0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x1216bd910_0, 0, 16;
    %load/vec4 v0x1216bd910_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %load/vec4 v0x1216bd910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1216b36b0_0, 0, 32;
    %vpi_call/w 3 127 "$display", "%b", v0x1216b36b0_0 {0 0 0};
    %load/vec4 v0x1216bd800_0;
    %load/vec4 v0x1216bd3a0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1216bd800_0, 0, 32;
    %load/vec4 v0x1216bd800_0;
    %load/vec4 v0x1216b36b0_0;
    %add;
    %store/vec4 v0x1216bd300_0, 0, 32;
    %load/vec4 v0x1216ca2c0_0;
    %load/vec4 v0x1216bd300_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1216bd300_0, v0x1216ca2c0_0 {0 0 0};
T_11.13 ;
    %load/vec4 v0x1216bd3a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1216bd3a0_0, 0, 5;
    %jmp T_11.8;
T_11.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1216741d0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x1216a7470;
T_12 ;
    %wait E_0x12168fc50;
    %load/vec4 v0x1216cad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1216cab30_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1216cabe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1216cac90_0;
    %assign/vec4 v0x1216cab30_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
