// Processed by function `construct_kairos` in `verilog_tricks.py`.
// Machine A:
// Processed by function `add_clk_enable_signal` in `verilog_tricks.py`.
// Processed by function `remove_reset_signal` in `verilog_tricks.py`.
module top_A (
  ap_clk,
  ap_start,
  ap_done,
  ap_idle,
  ap_ready,
  op_0,
  op_1,
  op_2,
  op_3,
  op_8,
  op_11,
  op_11_ap_vld,
clk_enable
);
input clk_enable;


input ap_clk;
wire ap_rst;
assign ap_rst = op_11_ap_vld;
input ap_start;
input [1:0] op_0;
input [3:0] op_1;
input [15:0] op_2;
input [1:0] op_3;
input op_8;
output ap_done;
output ap_idle;
output ap_ready;
output [31:0] op_11;
output op_11_ap_vld;


reg [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ain_s1 ;
reg [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.bin_s1 ;
reg \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.carry_s1 ;
reg [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.sum_s1 ;
reg [2:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.ain_s1 ;
reg [2:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.bin_s1 ;
reg \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.carry_s1 ;
reg [1:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.sum_s1 ;
reg [2:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.ain_s1 ;
reg [2:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.bin_s1 ;
reg \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.carry_s1 ;
reg [1:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.sum_s1 ;
reg [3:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ain_s1 ;
reg [3:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.bin_s1 ;
reg \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.carry_s1 ;
reg [2:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.sum_s1 ;
reg [3:0] addconv1_reg_228;
reg [9:0] ap_CS_fsm = 10'h001;
reg empty_7_reg_218;
reg empty_8_reg_223;
reg [31:0] loop_1_loop_var_reg_87;
reg [4:0] op_10_V_reg_282;
reg [6:0] p_Val2_s_reg_254;
reg [4:0] select_ln1192_reg_287;
reg [4:0] select_ln12_reg_267;
reg [31:0] sext_ln26_reg_248;
reg [3:0] trunc_ln_reg_262;
wire [3:0] _000_;
wire [9:0] _001_;
wire _002_;
wire _003_;
wire [31:0] _004_;
wire [4:0] _005_;
wire [6:0] _006_;
wire [4:0] _007_;
wire [4:0] _008_;
wire [31:0] _009_;
wire [3:0] _010_;
wire [1:0] _011_;
wire [6:0] _012_;
wire _013_;
wire _014_;
wire _015_;
wire _016_;
wire _017_;
wire [15:0] _018_;
wire [15:0] _019_;
wire _020_;
wire [15:0] _021_;
wire [16:0] _022_;
wire [16:0] _023_;
wire [1:0] _024_;
wire [1:0] _025_;
wire _026_;
wire [1:0] _027_;
wire [2:0] _028_;
wire [2:0] _029_;
wire [2:0] _030_;
wire [2:0] _031_;
wire _032_;
wire [1:0] _033_;
wire [2:0] _034_;
wire [3:0] _035_;
wire [2:0] _036_;
wire [2:0] _037_;
wire _038_;
wire [1:0] _039_;
wire [2:0] _040_;
wire [3:0] _041_;
wire [3:0] _042_;
wire [3:0] _043_;
wire _044_;
wire [2:0] _045_;
wire [3:0] _046_;
wire [4:0] _047_;
wire _048_;
wire _049_;
wire _050_;
wire _051_;
wire _052_;
wire _053_;
wire _054_;
wire _055_;
wire _056_;
wire _057_;
wire _058_;
wire [31:0] _059_;
wire \add_32ns_32ns_32_2_1_U3.ce ;
wire \add_32ns_32ns_32_2_1_U3.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.dout ;
wire \add_32ns_32ns_32_2_1_U3.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_4ns_4s_4_2_1_U1.ce ;
wire \add_4ns_4s_4_2_1_U1.clk ;
wire [3:0] \add_4ns_4s_4_2_1_U1.din0 ;
wire [3:0] \add_4ns_4s_4_2_1_U1.din1 ;
wire [3:0] \add_4ns_4s_4_2_1_U1.dout ;
wire \add_4ns_4s_4_2_1_U1.reset ;
wire [3:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.a ;
wire [3:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ain_s0 ;
wire [3:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.b ;
wire [3:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.bin_s0 ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ce ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.clk ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.facout_s1 ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.facout_s2 ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.fas_s1 ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.fas_s2 ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.reset ;
wire [3:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.s ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.a ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.b ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.cin ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.cout ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.s ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.a ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.b ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.cin ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.cout ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.s ;
wire \add_5ns_5ns_5_2_1_U5.ce ;
wire \add_5ns_5ns_5_2_1_U5.clk ;
wire [4:0] \add_5ns_5ns_5_2_1_U5.din0 ;
wire [4:0] \add_5ns_5ns_5_2_1_U5.din1 ;
wire [4:0] \add_5ns_5ns_5_2_1_U5.dout ;
wire \add_5ns_5ns_5_2_1_U5.reset ;
wire [4:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.a ;
wire [4:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.ain_s0 ;
wire [4:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.b ;
wire [4:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.bin_s0 ;
wire \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.ce ;
wire \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.clk ;
wire \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.facout_s1 ;
wire \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.facout_s2 ;
wire [1:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.fas_s1 ;
wire [2:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.fas_s2 ;
wire \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.reset ;
wire [4:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.s ;
wire [1:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.a ;
wire [1:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.b ;
wire \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.cin ;
wire \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.cout ;
wire [1:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.s ;
wire [2:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.a ;
wire [2:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.b ;
wire \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.cin ;
wire \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.cout ;
wire [2:0] \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.s ;
wire \add_5s_5ns_5_2_1_U4.ce ;
wire \add_5s_5ns_5_2_1_U4.clk ;
wire [4:0] \add_5s_5ns_5_2_1_U4.din0 ;
wire [4:0] \add_5s_5ns_5_2_1_U4.din1 ;
wire [4:0] \add_5s_5ns_5_2_1_U4.dout ;
wire \add_5s_5ns_5_2_1_U4.reset ;
wire [4:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.a ;
wire [4:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.ain_s0 ;
wire [4:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.b ;
wire [4:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.bin_s0 ;
wire \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.ce ;
wire \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.clk ;
wire \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.facout_s1 ;
wire \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.facout_s2 ;
wire [1:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.fas_s1 ;
wire [2:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.fas_s2 ;
wire \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.reset ;
wire [4:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.s ;
wire [1:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.a ;
wire [1:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.b ;
wire \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.cin ;
wire \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.cout ;
wire [1:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.s ;
wire [2:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.a ;
wire [2:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.b ;
wire \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.cin ;
wire \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.cout ;
wire [2:0] \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.s ;
wire \add_7ns_7ns_7_2_1_U2.ce ;
wire \add_7ns_7ns_7_2_1_U2.clk ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.din0 ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.din1 ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.dout ;
wire \add_7ns_7ns_7_2_1_U2.reset ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.a ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ain_s0 ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.b ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.bin_s0 ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ce ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.clk ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.facout_s1 ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.facout_s2 ;
wire [2:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.fas_s1 ;
wire [3:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.fas_s2 ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.reset ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.s ;
wire [2:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.a ;
wire [2:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.b ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.cin ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.cout ;
wire [2:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.s ;
wire [3:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.a ;
wire [3:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.b ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.cin ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.cout ;
wire [3:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.s ;
wire ap_CS_fsm_state1;
wire ap_CS_fsm_state10;
wire ap_CS_fsm_state2;
wire ap_CS_fsm_state3;
wire ap_CS_fsm_state4;
wire ap_CS_fsm_state5;
wire ap_CS_fsm_state6;
wire ap_CS_fsm_state7;
wire ap_CS_fsm_state8;
wire ap_CS_fsm_state9;
wire [9:0] ap_NS_fsm;
wire ap_clk;
wire ap_done;
wire ap_idle;
wire ap_ready;
wire ap_rst;
wire ap_start;
wire empty_7_fu_105_p1;
wire [1:0] empty_8_fu_109_p0;
wire empty_8_fu_109_p1;
wire [3:0] grp_fu_113_p0;
wire [3:0] grp_fu_113_p1;
wire [3:0] grp_fu_113_p2;
wire [6:0] grp_fu_138_p0;
wire [6:0] grp_fu_138_p1;
wire [6:0] grp_fu_138_p2;
wire [31:0] grp_fu_152_p2;
wire [4:0] grp_fu_182_p0;
wire [4:0] grp_fu_182_p2;
wire [4:0] grp_fu_194_p2;
wire icmp_ln890_fu_147_p2;
wire [1:0] op_0;
wire [1:0] op_0_cast_fu_97_p0;
wire [3:0] op_1;
wire [31:0] op_11;
wire op_11_ap_vld;
wire [15:0] op_2;
wire [1:0] op_3;
wire op_8;
wire op_9_V_fu_167_p2;
wire [4:0] select_ln1192_fu_187_p3;
wire [4:0] select_ln12_fu_171_p3;
wire [1:0] sext_ln26_fu_144_p0;
wire [31:0] sext_ln26_fu_144_p1;
wire [4:0] shl_i_i_i_i_fu_126_p3;


assign _013_ = icmp_ln890_fu_147_p2 & ap_CS_fsm[4];
assign _014_ = ap_CS_fsm[0] & _017_;
assign _015_ = ap_CS_fsm[0] & ap_start;
assign _016_ = | { _055_, _053_ };
assign _017_ = ~ ap_start;
always @(posedge \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _019_;
always @(posedge \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _018_;
always @(posedge \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _021_;
always @(posedge \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _020_;
assign _019_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _018_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _020_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _021_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _022_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _022_ + \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _023_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _023_ + \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.clk )
\add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.bin_s1  <= _025_;
always @(posedge \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.clk )
\add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ain_s1  <= _024_;
always @(posedge \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.clk )
\add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.sum_s1  <= _027_;
always @(posedge \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.clk )
\add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.carry_s1  <= _026_;
assign _025_ = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ce  ? \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.b [3:2] : \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.bin_s1 ;
assign _024_ = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ce  ? \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.a [3:2] : \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ain_s1 ;
assign _026_ = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ce  ? \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.facout_s1  : \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.carry_s1 ;
assign _027_ = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ce  ? \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.fas_s1  : \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.sum_s1 ;
assign _028_ = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.a  + \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.b ;
assign { \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.cout , \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.s  } = _028_ + \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.cin ;
assign _029_ = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.a  + \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.b ;
assign { \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.cout , \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.s  } = _029_ + \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.cin ;
always @(posedge \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.clk )
\add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.bin_s1  <= _031_;
always @(posedge \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.clk )
\add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.ain_s1  <= _030_;
always @(posedge \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.clk )
\add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.sum_s1  <= _033_;
always @(posedge \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.clk )
\add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.carry_s1  <= _032_;
assign _031_ = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.ce  ? \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.b [4:2] : \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.bin_s1 ;
assign _030_ = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.ce  ? \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.a [4:2] : \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.ain_s1 ;
assign _032_ = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.ce  ? \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.facout_s1  : \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.carry_s1 ;
assign _033_ = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.ce  ? \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.fas_s1  : \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.sum_s1 ;
assign _034_ = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.a  + \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.b ;
assign { \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.cout , \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.s  } = _034_ + \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.cin ;
assign _035_ = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.a  + \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.b ;
assign { \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.cout , \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.s  } = _035_ + \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.cin ;
always @(posedge \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.clk )
\add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.bin_s1  <= _037_;
always @(posedge \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.clk )
\add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.ain_s1  <= _036_;
always @(posedge \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.clk )
\add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.sum_s1  <= _039_;
always @(posedge \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.clk )
\add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.carry_s1  <= _038_;
assign _037_ = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.ce  ? \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.b [4:2] : \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.bin_s1 ;
assign _036_ = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.ce  ? \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.a [4:2] : \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.ain_s1 ;
assign _038_ = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.ce  ? \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.facout_s1  : \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.carry_s1 ;
assign _039_ = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.ce  ? \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.fas_s1  : \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.sum_s1 ;
assign _040_ = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.a  + \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.b ;
assign { \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.cout , \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.s  } = _040_ + \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.cin ;
assign _041_ = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.a  + \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.b ;
assign { \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.cout , \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.s  } = _041_ + \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.clk )
\add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.bin_s1  <= _043_;
always @(posedge \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.clk )
\add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ain_s1  <= _042_;
always @(posedge \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.clk )
\add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.sum_s1  <= _045_;
always @(posedge \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.clk )
\add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.carry_s1  <= _044_;
assign _043_ = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ce  ? \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.b [6:3] : \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.bin_s1 ;
assign _042_ = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ce  ? \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.a [6:3] : \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ain_s1 ;
assign _044_ = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ce  ? \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.facout_s1  : \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.carry_s1 ;
assign _045_ = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ce  ? \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.fas_s1  : \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.sum_s1 ;
assign _046_ = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.a  + \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.b ;
assign { \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.cout , \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.s  } = _046_ + \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.cin ;
assign _047_ = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.a  + \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.b ;
assign { \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.cout , \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.s  } = _047_ + \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.cin ;
assign _048_ = $signed(loop_1_loop_var_reg_87) > $signed(sext_ln26_reg_248);
assign op_9_V_fu_167_p2 = empty_8_reg_223 | empty_7_reg_218;
always @(posedge ap_clk)
trunc_ln_reg_262 <= _010_;
always @(posedge ap_clk)
select_ln12_reg_267 <= _008_;
always @(posedge ap_clk)
sext_ln26_reg_248 <= _009_;
always @(posedge ap_clk)
p_Val2_s_reg_254 <= _006_;
always @(posedge ap_clk)
op_10_V_reg_282 <= _005_;
always @(posedge ap_clk)
select_ln1192_reg_287 <= _007_;
always @(posedge ap_clk)
empty_7_reg_218 <= _002_;
always @(posedge ap_clk)
empty_8_reg_223 <= _003_;
always @(posedge ap_clk)
addconv1_reg_228 <= _000_;
always @(posedge ap_clk)
loop_1_loop_var_reg_87 <= _004_;
always @(posedge ap_clk)
ap_CS_fsm <= _001_;
function [9:0] _138_;
input [9:0] a;
input [89:0] b;
input [8:0] s;
case (s)
9'b000000001:
_138_ = b[9:0];
9'b000000010:
_138_ = b[19:10];
9'b000000100:
_138_ = b[29:20];
9'b000001000:
_138_ = b[39:30];
9'b000010000:
_138_ = b[49:40];
9'b000100000:
_138_ = b[59:50];
9'b001000000:
_138_ = b[69:60];
9'b010000000:
_138_ = b[79:70];
9'b100000000:
_138_ = b[89:80];
9'b000000000:
_138_ = a;
default:
_138_ = 10'bx;
endcase
endfunction
assign ap_NS_fsm = _138_(10'hxxx, { 8'h00, _011_, 23'h008040, _012_, 50'h0102010080001 }, { _058_, _057_, _056_, _054_, _016_, _052_, _051_, _050_, _049_ });
assign _049_ = ap_CS_fsm == 10'h200;
assign _050_ = ap_CS_fsm == 9'h100;
assign _051_ = ap_CS_fsm == 8'h80;
assign _052_ = ap_CS_fsm == 7'h40;
assign _053_ = ap_CS_fsm == 6'h20;
assign _054_ = ap_CS_fsm == 5'h10;
assign _055_ = ap_CS_fsm == 4'h8;
assign _056_ = ap_CS_fsm == 3'h4;
assign _057_ = ap_CS_fsm == 2'h2;
assign _058_ = ap_CS_fsm == 1'h1;
assign op_11_ap_vld = ap_CS_fsm[9] ? 1'h1 : 1'h0;
assign ap_idle = _014_ ? 1'h1 : 1'h0;
assign _008_ = _013_ ? select_ln12_fu_171_p3 : select_ln12_reg_267;
assign _010_ = _013_ ? p_Val2_s_reg_254[6:3] : trunc_ln_reg_262;
assign _006_ = ap_CS_fsm[3] ? grp_fu_138_p2 : p_Val2_s_reg_254;
assign _009_ = ap_CS_fsm[3] ? { op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0 } : sext_ln26_reg_248;
assign _007_ = ap_CS_fsm[7] ? select_ln1192_fu_187_p3 : select_ln1192_reg_287;
assign _005_ = ap_CS_fsm[7] ? grp_fu_182_p2 : op_10_V_reg_282;
assign _003_ = ap_CS_fsm[0] ? op_0[0] : empty_8_reg_223;
assign _002_ = ap_CS_fsm[0] ? op_2[0] : empty_7_reg_218;
assign _000_ = ap_CS_fsm[1] ? grp_fu_113_p2 : addconv1_reg_228;
assign _059_ = ap_CS_fsm[3] ? { op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0 } : loop_1_loop_var_reg_87;
assign _004_ = ap_CS_fsm[5] ? grp_fu_152_p2 : _059_;
assign _001_ = ap_rst ? 10'h001 : ap_NS_fsm;
assign _012_ = _013_ ? 7'h40 : 7'h20;
assign _011_ = _015_ ? 2'h2 : 2'h1;
assign icmp_ln890_fu_147_p2 = _048_ ? 1'h1 : 1'h0;
assign select_ln1192_fu_187_p3 = op_8 ? 5'h1f : 5'h00;
assign select_ln12_fu_171_p3 = op_9_V_fu_167_p2 ? 5'h1f : 5'h00;
assign ap_CS_fsm_state1 = ap_CS_fsm[0];
assign ap_CS_fsm_state10 = ap_CS_fsm[9];
assign ap_CS_fsm_state2 = ap_CS_fsm[1];
assign ap_CS_fsm_state3 = ap_CS_fsm[2];
assign ap_CS_fsm_state4 = ap_CS_fsm[3];
assign ap_CS_fsm_state5 = ap_CS_fsm[4];
assign ap_CS_fsm_state6 = ap_CS_fsm[5];
assign ap_CS_fsm_state7 = ap_CS_fsm[6];
assign ap_CS_fsm_state8 = ap_CS_fsm[7];
assign ap_CS_fsm_state9 = ap_CS_fsm[8];
assign ap_done = op_11_ap_vld;
assign ap_ready = op_11_ap_vld;
assign empty_7_fu_105_p1 = op_2[0];
assign empty_8_fu_109_p0 = op_0;
assign empty_8_fu_109_p1 = op_0[0];
assign grp_fu_113_p0 = op_2[3:0];
assign grp_fu_113_p1 = { op_0[1], op_0[1], op_0 };
assign grp_fu_138_p0 = { 2'h0, op_3, 3'h0 };
assign grp_fu_138_p1 = { addconv1_reg_228, 3'h0 };
assign grp_fu_182_p0 = { trunc_ln_reg_262[3], trunc_ln_reg_262 };
assign op_0_cast_fu_97_p0 = op_0;
assign op_11 = { grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2[4], grp_fu_194_p2 };
assign sext_ln26_fu_144_p0 = op_0;
assign sext_ln26_fu_144_p1 = { op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0 };
assign shl_i_i_i_i_fu_126_p3 = { op_3, 3'h0 };
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ain_s0  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.a ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.bin_s0  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.b ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.s  = { \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.fas_s2 , \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.sum_s1  };
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.a  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ain_s1 ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.b  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.bin_s1 ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.cin  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.carry_s1 ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.facout_s2  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.cout ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.fas_s2  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.s ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.a  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.a [2:0];
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.b  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.b [2:0];
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.cin  = 1'h0;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.facout_s1  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.cout ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.fas_s1  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.s ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.a  = \add_7ns_7ns_7_2_1_U2.din0 ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.b  = \add_7ns_7ns_7_2_1_U2.din1 ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ce  = \add_7ns_7ns_7_2_1_U2.ce ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.clk  = \add_7ns_7ns_7_2_1_U2.clk ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.reset  = \add_7ns_7ns_7_2_1_U2.reset ;
assign \add_7ns_7ns_7_2_1_U2.dout  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.s ;
assign \add_7ns_7ns_7_2_1_U2.ce  = 1'h1;
assign \add_7ns_7ns_7_2_1_U2.clk  = ap_clk;
assign \add_7ns_7ns_7_2_1_U2.din0  = { 2'h0, op_3, 3'h0 };
assign \add_7ns_7ns_7_2_1_U2.din1  = { addconv1_reg_228, 3'h0 };
assign grp_fu_138_p2 = \add_7ns_7ns_7_2_1_U2.dout ;
assign \add_7ns_7ns_7_2_1_U2.reset  = ap_rst;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.ain_s0  = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.a ;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.bin_s0  = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.b ;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.s  = { \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.fas_s2 , \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.sum_s1  };
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.a  = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.ain_s1 ;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.b  = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.bin_s1 ;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.cin  = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.carry_s1 ;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.facout_s2  = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.cout ;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.fas_s2  = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u2.s ;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.a  = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.a [1:0];
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.b  = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.b [1:0];
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.facout_s1  = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.cout ;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.fas_s1  = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.u1.s ;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.a  = \add_5s_5ns_5_2_1_U4.din0 ;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.b  = \add_5s_5ns_5_2_1_U4.din1 ;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.ce  = \add_5s_5ns_5_2_1_U4.ce ;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.clk  = \add_5s_5ns_5_2_1_U4.clk ;
assign \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.reset  = \add_5s_5ns_5_2_1_U4.reset ;
assign \add_5s_5ns_5_2_1_U4.dout  = \add_5s_5ns_5_2_1_U4.top_add_5s_5ns_5_2_1_Adder_3_U.s ;
assign \add_5s_5ns_5_2_1_U4.ce  = 1'h1;
assign \add_5s_5ns_5_2_1_U4.clk  = ap_clk;
assign \add_5s_5ns_5_2_1_U4.din0  = { trunc_ln_reg_262[3], trunc_ln_reg_262 };
assign \add_5s_5ns_5_2_1_U4.din1  = select_ln12_reg_267;
assign grp_fu_182_p2 = \add_5s_5ns_5_2_1_U4.dout ;
assign \add_5s_5ns_5_2_1_U4.reset  = ap_rst;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.ain_s0  = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.a ;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.bin_s0  = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.b ;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.s  = { \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.fas_s2 , \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.sum_s1  };
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.a  = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.ain_s1 ;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.b  = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.bin_s1 ;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.cin  = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.carry_s1 ;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.facout_s2  = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.cout ;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.fas_s2  = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.s ;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.a  = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.a [1:0];
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.b  = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.b [1:0];
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.cin  = 1'h0;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.facout_s1  = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.cout ;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.fas_s1  = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.s ;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.a  = \add_5ns_5ns_5_2_1_U5.din0 ;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.b  = \add_5ns_5ns_5_2_1_U5.din1 ;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.ce  = \add_5ns_5ns_5_2_1_U5.ce ;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.clk  = \add_5ns_5ns_5_2_1_U5.clk ;
assign \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.reset  = \add_5ns_5ns_5_2_1_U5.reset ;
assign \add_5ns_5ns_5_2_1_U5.dout  = \add_5ns_5ns_5_2_1_U5.top_add_5ns_5ns_5_2_1_Adder_4_U.s ;
assign \add_5ns_5ns_5_2_1_U5.ce  = 1'h1;
assign \add_5ns_5ns_5_2_1_U5.clk  = ap_clk;
assign \add_5ns_5ns_5_2_1_U5.din0  = op_10_V_reg_282;
assign \add_5ns_5ns_5_2_1_U5.din1  = select_ln1192_reg_287;
assign grp_fu_194_p2 = \add_5ns_5ns_5_2_1_U5.dout ;
assign \add_5ns_5ns_5_2_1_U5.reset  = ap_rst;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ain_s0  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.a ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.bin_s0  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.b ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.s  = { \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.fas_s2 , \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.sum_s1  };
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.a  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ain_s1 ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.b  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.bin_s1 ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.cin  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.carry_s1 ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.facout_s2  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.cout ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.fas_s2  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.s ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.a  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.a [1:0];
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.b  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.b [1:0];
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.cin  = 1'h0;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.facout_s1  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.cout ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.fas_s1  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.s ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.a  = \add_4ns_4s_4_2_1_U1.din0 ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.b  = \add_4ns_4s_4_2_1_U1.din1 ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ce  = \add_4ns_4s_4_2_1_U1.ce ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.clk  = \add_4ns_4s_4_2_1_U1.clk ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.reset  = \add_4ns_4s_4_2_1_U1.reset ;
assign \add_4ns_4s_4_2_1_U1.dout  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.s ;
assign \add_4ns_4s_4_2_1_U1.ce  = 1'h1;
assign \add_4ns_4s_4_2_1_U1.clk  = ap_clk;
assign \add_4ns_4s_4_2_1_U1.din0  = op_2[3:0];
assign \add_4ns_4s_4_2_1_U1.din1  = { op_0[1], op_0[1], op_0 };
assign grp_fu_113_p2 = \add_4ns_4s_4_2_1_U1.dout ;
assign \add_4ns_4s_4_2_1_U1.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U3.din0 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U3.din1 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U3.ce ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U3.clk ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U3.reset ;
assign \add_32ns_32ns_32_2_1_U3.dout  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U3.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U3.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U3.din0  = loop_1_loop_var_reg_87;
assign \add_32ns_32ns_32_2_1_U3.din1  = 32'd2;
assign grp_fu_152_p2 = \add_32ns_32ns_32_2_1_U3.dout ;
assign \add_32ns_32ns_32_2_1_U3.reset  = ap_rst;
endmodule


// Machine B:
// Processed by function `add_clk_enable_signal` in `verilog_tricks.py`.
// Processed by function `remove_reset_signal` in `verilog_tricks.py`.
module top_B (
  ap_clk,
  ap_start,
  ap_done,
  ap_idle,
  ap_ready,
  op_0,
  op_1,
  op_2,
  op_3,
  op_8,
  op_11,
  op_11_ap_vld,
clk_enable
);
input clk_enable;


input ap_clk;
wire ap_rst;
assign ap_rst = op_11_ap_vld;
input ap_start;
input [1:0] op_0;
input [3:0] op_1;
input [15:0] op_2;
input [1:0] op_3;
input op_8;
output ap_done;
output ap_idle;
output ap_ready;
output [31:0] op_11;
output op_11_ap_vld;


reg [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
reg [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ain_s1 ;
reg [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.bin_s1 ;
reg \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.carry_s1 ;
reg [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.sum_s1 ;
reg [2:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.ain_s1 ;
reg [2:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.bin_s1 ;
reg \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.carry_s1 ;
reg [1:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.sum_s1 ;
reg [2:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.ain_s1 ;
reg [2:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.bin_s1 ;
reg \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.carry_s1 ;
reg [1:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.sum_s1 ;
reg [3:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ain_s1 ;
reg [3:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.bin_s1 ;
reg \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.carry_s1 ;
reg [2:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.sum_s1 ;
reg [31:0] add_ln29_10_reg_573;
reg [31:0] add_ln29_11_reg_578;
reg [31:0] add_ln29_12_reg_583;
reg [31:0] add_ln29_13_reg_588;
reg [31:0] add_ln29_14_reg_593;
reg [31:0] add_ln29_1_reg_528;
reg [31:0] add_ln29_2_reg_533;
reg [31:0] add_ln29_3_reg_538;
reg [31:0] add_ln29_4_reg_543;
reg [31:0] add_ln29_5_reg_548;
reg [31:0] add_ln29_6_reg_553;
reg [31:0] add_ln29_7_reg_558;
reg [31:0] add_ln29_8_reg_563;
reg [31:0] add_ln29_9_reg_568;
reg [31:0] add_ln29_reg_523;
reg [3:0] addconv1_reg_473;
reg [14:0] ap_CS_fsm = 15'h0001;
reg empty_7_reg_463;
reg empty_8_reg_468;
reg icmp_ln890_10_reg_643;
reg icmp_ln890_11_reg_648;
reg icmp_ln890_12_reg_653;
reg icmp_ln890_13_reg_658;
reg icmp_ln890_14_reg_663;
reg icmp_ln890_15_reg_668;
reg icmp_ln890_1_reg_598;
reg icmp_ln890_2_reg_603;
reg icmp_ln890_3_reg_608;
reg icmp_ln890_4_reg_613;
reg icmp_ln890_5_reg_618;
reg icmp_ln890_6_reg_623;
reg icmp_ln890_7_reg_628;
reg icmp_ln890_8_reg_633;
reg icmp_ln890_9_reg_638;
reg icmp_ln890_reg_519;
reg [31:0] loop_1_loop_var_0_reg_115;
reg [4:0] op_10_V_reg_706;
reg or_ln28_4_reg_673;
reg or_ln28_9_reg_678;
reg [6:0] p_Val2_s_reg_514;
reg [4:0] select_ln1192_reg_711;
reg [4:0] select_ln12_reg_691;
reg [31:0] sext_ln28_reg_493;
reg [3:0] trunc_ln_reg_686;
wire [31:0] _000_;
wire [31:0] _001_;
wire [31:0] _002_;
wire [31:0] _003_;
wire [31:0] _004_;
wire [31:0] _005_;
wire [31:0] _006_;
wire [31:0] _007_;
wire [31:0] _008_;
wire [31:0] _009_;
wire [31:0] _010_;
wire [31:0] _011_;
wire [31:0] _012_;
wire [31:0] _013_;
wire [31:0] _014_;
wire [3:0] _015_;
wire [14:0] _016_;
wire _017_;
wire _018_;
wire _019_;
wire _020_;
wire _021_;
wire _022_;
wire _023_;
wire _024_;
wire _025_;
wire _026_;
wire _027_;
wire _028_;
wire _029_;
wire _030_;
wire _031_;
wire _032_;
wire _033_;
wire _034_;
wire [31:0] _035_;
wire [4:0] _036_;
wire _037_;
wire _038_;
wire [6:0] _039_;
wire [4:0] _040_;
wire [4:0] _041_;
wire [31:0] _042_;
wire [3:0] _043_;
wire [1:0] _044_;
wire [9:0] _045_;
wire [11:0] _046_;
wire _047_;
wire _048_;
wire _049_;
wire _050_;
wire _051_;
wire _052_;
wire [15:0] _053_;
wire [15:0] _054_;
wire _055_;
wire [15:0] _056_;
wire [16:0] _057_;
wire [16:0] _058_;
wire [15:0] _059_;
wire [15:0] _060_;
wire _061_;
wire [15:0] _062_;
wire [16:0] _063_;
wire [16:0] _064_;
wire [15:0] _065_;
wire [15:0] _066_;
wire _067_;
wire [15:0] _068_;
wire [16:0] _069_;
wire [16:0] _070_;
wire [15:0] _071_;
wire [15:0] _072_;
wire _073_;
wire [15:0] _074_;
wire [16:0] _075_;
wire [16:0] _076_;
wire [15:0] _077_;
wire [15:0] _078_;
wire _079_;
wire [15:0] _080_;
wire [16:0] _081_;
wire [16:0] _082_;
wire [15:0] _083_;
wire [15:0] _084_;
wire _085_;
wire [15:0] _086_;
wire [16:0] _087_;
wire [16:0] _088_;
wire [15:0] _089_;
wire [15:0] _090_;
wire _091_;
wire [15:0] _092_;
wire [16:0] _093_;
wire [16:0] _094_;
wire [15:0] _095_;
wire [15:0] _096_;
wire _097_;
wire [15:0] _098_;
wire [16:0] _099_;
wire [16:0] _100_;
wire [15:0] _101_;
wire [15:0] _102_;
wire _103_;
wire [15:0] _104_;
wire [16:0] _105_;
wire [16:0] _106_;
wire [15:0] _107_;
wire [15:0] _108_;
wire _109_;
wire [15:0] _110_;
wire [16:0] _111_;
wire [16:0] _112_;
wire [15:0] _113_;
wire [15:0] _114_;
wire _115_;
wire [15:0] _116_;
wire [16:0] _117_;
wire [16:0] _118_;
wire [15:0] _119_;
wire [15:0] _120_;
wire _121_;
wire [15:0] _122_;
wire [16:0] _123_;
wire [16:0] _124_;
wire [15:0] _125_;
wire [15:0] _126_;
wire _127_;
wire [15:0] _128_;
wire [16:0] _129_;
wire [16:0] _130_;
wire [15:0] _131_;
wire [15:0] _132_;
wire _133_;
wire [15:0] _134_;
wire [16:0] _135_;
wire [16:0] _136_;
wire [15:0] _137_;
wire [15:0] _138_;
wire _139_;
wire [15:0] _140_;
wire [16:0] _141_;
wire [16:0] _142_;
wire [15:0] _143_;
wire [15:0] _144_;
wire _145_;
wire [15:0] _146_;
wire [16:0] _147_;
wire [16:0] _148_;
wire [1:0] _149_;
wire [1:0] _150_;
wire _151_;
wire [1:0] _152_;
wire [2:0] _153_;
wire [2:0] _154_;
wire [2:0] _155_;
wire [2:0] _156_;
wire _157_;
wire [1:0] _158_;
wire [2:0] _159_;
wire [3:0] _160_;
wire [2:0] _161_;
wire [2:0] _162_;
wire _163_;
wire [1:0] _164_;
wire [2:0] _165_;
wire [3:0] _166_;
wire [3:0] _167_;
wire [3:0] _168_;
wire _169_;
wire [2:0] _170_;
wire [3:0] _171_;
wire [4:0] _172_;
wire _173_;
wire _174_;
wire _175_;
wire _176_;
wire _177_;
wire _178_;
wire _179_;
wire _180_;
wire _181_;
wire _182_;
wire _183_;
wire _184_;
wire _185_;
wire _186_;
wire _187_;
wire _188_;
wire _189_;
wire _190_;
wire _191_;
wire _192_;
wire _193_;
wire _194_;
wire _195_;
wire _196_;
wire _197_;
wire _198_;
wire _199_;
wire _200_;
wire _201_;
wire _202_;
wire _203_;
wire _204_;
wire [31:0] _205_;
wire \add_32ns_32ns_32_2_1_U10.ce ;
wire \add_32ns_32ns_32_2_1_U10.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.dout ;
wire \add_32ns_32ns_32_2_1_U10.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U11.ce ;
wire \add_32ns_32ns_32_2_1_U11.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.dout ;
wire \add_32ns_32ns_32_2_1_U11.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U12.ce ;
wire \add_32ns_32ns_32_2_1_U12.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U12.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U12.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U12.dout ;
wire \add_32ns_32ns_32_2_1_U12.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U13.ce ;
wire \add_32ns_32ns_32_2_1_U13.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U13.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U13.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U13.dout ;
wire \add_32ns_32ns_32_2_1_U13.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U14.ce ;
wire \add_32ns_32ns_32_2_1_U14.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U14.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U14.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U14.dout ;
wire \add_32ns_32ns_32_2_1_U14.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U15.ce ;
wire \add_32ns_32ns_32_2_1_U15.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U15.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U15.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U15.dout ;
wire \add_32ns_32ns_32_2_1_U15.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U16.ce ;
wire \add_32ns_32ns_32_2_1_U16.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U16.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U16.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U16.dout ;
wire \add_32ns_32ns_32_2_1_U16.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U17.ce ;
wire \add_32ns_32ns_32_2_1_U17.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.dout ;
wire \add_32ns_32ns_32_2_1_U17.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U18.ce ;
wire \add_32ns_32ns_32_2_1_U18.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U18.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U18.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U18.dout ;
wire \add_32ns_32ns_32_2_1_U18.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U3.ce ;
wire \add_32ns_32ns_32_2_1_U3.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.dout ;
wire \add_32ns_32ns_32_2_1_U3.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U4.ce ;
wire \add_32ns_32ns_32_2_1_U4.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.dout ;
wire \add_32ns_32ns_32_2_1_U4.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U5.ce ;
wire \add_32ns_32ns_32_2_1_U5.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.dout ;
wire \add_32ns_32ns_32_2_1_U5.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U6.ce ;
wire \add_32ns_32ns_32_2_1_U6.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.dout ;
wire \add_32ns_32ns_32_2_1_U6.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U7.ce ;
wire \add_32ns_32ns_32_2_1_U7.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.dout ;
wire \add_32ns_32ns_32_2_1_U7.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U8.ce ;
wire \add_32ns_32ns_32_2_1_U8.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.dout ;
wire \add_32ns_32ns_32_2_1_U8.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U9.ce ;
wire \add_32ns_32ns_32_2_1_U9.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.dout ;
wire \add_32ns_32ns_32_2_1_U9.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.ce ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.clk ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
wire \add_4ns_4s_4_2_1_U1.ce ;
wire \add_4ns_4s_4_2_1_U1.clk ;
wire [3:0] \add_4ns_4s_4_2_1_U1.din0 ;
wire [3:0] \add_4ns_4s_4_2_1_U1.din1 ;
wire [3:0] \add_4ns_4s_4_2_1_U1.dout ;
wire \add_4ns_4s_4_2_1_U1.reset ;
wire [3:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.a ;
wire [3:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ain_s0 ;
wire [3:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.b ;
wire [3:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.bin_s0 ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ce ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.clk ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.facout_s1 ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.facout_s2 ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.fas_s1 ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.fas_s2 ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.reset ;
wire [3:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.s ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.a ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.b ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.cin ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.cout ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.s ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.a ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.b ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.cin ;
wire \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.cout ;
wire [1:0] \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.s ;
wire \add_5ns_5ns_5_2_1_U20.ce ;
wire \add_5ns_5ns_5_2_1_U20.clk ;
wire [4:0] \add_5ns_5ns_5_2_1_U20.din0 ;
wire [4:0] \add_5ns_5ns_5_2_1_U20.din1 ;
wire [4:0] \add_5ns_5ns_5_2_1_U20.dout ;
wire \add_5ns_5ns_5_2_1_U20.reset ;
wire [4:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.a ;
wire [4:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.ain_s0 ;
wire [4:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.b ;
wire [4:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.bin_s0 ;
wire \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.ce ;
wire \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.clk ;
wire \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.facout_s1 ;
wire \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.facout_s2 ;
wire [1:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.fas_s1 ;
wire [2:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.fas_s2 ;
wire \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.reset ;
wire [4:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.s ;
wire [1:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.a ;
wire [1:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.b ;
wire \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.cin ;
wire \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.cout ;
wire [1:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.s ;
wire [2:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.a ;
wire [2:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.b ;
wire \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.cin ;
wire \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.cout ;
wire [2:0] \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.s ;
wire \add_5s_5ns_5_2_1_U19.ce ;
wire \add_5s_5ns_5_2_1_U19.clk ;
wire [4:0] \add_5s_5ns_5_2_1_U19.din0 ;
wire [4:0] \add_5s_5ns_5_2_1_U19.din1 ;
wire [4:0] \add_5s_5ns_5_2_1_U19.dout ;
wire \add_5s_5ns_5_2_1_U19.reset ;
wire [4:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.a ;
wire [4:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.ain_s0 ;
wire [4:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.b ;
wire [4:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.bin_s0 ;
wire \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.ce ;
wire \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.clk ;
wire \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.facout_s1 ;
wire \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.facout_s2 ;
wire [1:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.fas_s1 ;
wire [2:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.fas_s2 ;
wire \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.reset ;
wire [4:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.s ;
wire [1:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.a ;
wire [1:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.b ;
wire \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.cin ;
wire \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.cout ;
wire [1:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.s ;
wire [2:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.a ;
wire [2:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.b ;
wire \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.cin ;
wire \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.cout ;
wire [2:0] \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.s ;
wire \add_7ns_7ns_7_2_1_U2.ce ;
wire \add_7ns_7ns_7_2_1_U2.clk ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.din0 ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.din1 ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.dout ;
wire \add_7ns_7ns_7_2_1_U2.reset ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.a ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ain_s0 ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.b ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.bin_s0 ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ce ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.clk ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.facout_s1 ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.facout_s2 ;
wire [2:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.fas_s1 ;
wire [3:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.fas_s2 ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.reset ;
wire [6:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.s ;
wire [2:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.a ;
wire [2:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.b ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.cin ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.cout ;
wire [2:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.s ;
wire [3:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.a ;
wire [3:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.b ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.cin ;
wire \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.cout ;
wire [3:0] \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.s ;
wire ap_CS_fsm_state1;
wire ap_CS_fsm_state10;
wire ap_CS_fsm_state11;
wire ap_CS_fsm_state12;
wire ap_CS_fsm_state13;
wire ap_CS_fsm_state14;
wire ap_CS_fsm_state15;
wire ap_CS_fsm_state2;
wire ap_CS_fsm_state3;
wire ap_CS_fsm_state4;
wire ap_CS_fsm_state5;
wire ap_CS_fsm_state6;
wire ap_CS_fsm_state7;
wire ap_CS_fsm_state8;
wire ap_CS_fsm_state9;
wire [14:0] ap_NS_fsm;
wire ap_clk;
wire ap_done;
wire ap_idle;
wire ap_ready;
wire ap_rst;
wire ap_start;
wire empty_7_fu_133_p1;
wire [1:0] empty_8_fu_137_p0;
wire empty_8_fu_137_p1;
wire [3:0] grp_fu_141_p0;
wire [3:0] grp_fu_141_p1;
wire [3:0] grp_fu_141_p2;
wire [6:0] grp_fu_166_p0;
wire [6:0] grp_fu_166_p1;
wire [6:0] grp_fu_166_p2;
wire [31:0] grp_fu_180_p2;
wire [31:0] grp_fu_186_p2;
wire [31:0] grp_fu_192_p2;
wire [31:0] grp_fu_198_p2;
wire [31:0] grp_fu_204_p2;
wire [31:0] grp_fu_210_p2;
wire [31:0] grp_fu_216_p2;
wire [31:0] grp_fu_222_p2;
wire [31:0] grp_fu_228_p2;
wire [31:0] grp_fu_234_p2;
wire [31:0] grp_fu_240_p2;
wire [31:0] grp_fu_246_p2;
wire [31:0] grp_fu_252_p2;
wire [31:0] grp_fu_258_p2;
wire [31:0] grp_fu_264_p2;
wire [31:0] grp_fu_397_p2;
wire [4:0] grp_fu_427_p0;
wire [4:0] grp_fu_427_p2;
wire [4:0] grp_fu_439_p2;
wire icmp_ln890_10_fu_306_p2;
wire icmp_ln890_11_fu_310_p2;
wire icmp_ln890_12_fu_314_p2;
wire icmp_ln890_13_fu_318_p2;
wire icmp_ln890_14_fu_322_p2;
wire icmp_ln890_15_fu_326_p2;
wire icmp_ln890_1_fu_270_p2;
wire icmp_ln890_2_fu_274_p2;
wire icmp_ln890_3_fu_278_p2;
wire icmp_ln890_4_fu_282_p2;
wire icmp_ln890_5_fu_286_p2;
wire icmp_ln890_6_fu_290_p2;
wire icmp_ln890_7_fu_294_p2;
wire icmp_ln890_8_fu_298_p2;
wire icmp_ln890_9_fu_302_p2;
wire icmp_ln890_fu_175_p2;
wire [1:0] op_0;
wire [1:0] op_0_cast_fu_125_p0;
wire [3:0] op_1;
wire [31:0] op_11;
wire op_11_ap_vld;
wire [15:0] op_2;
wire [1:0] op_3;
wire op_8;
wire op_9_V_fu_412_p2;
wire or_ln28_10_fu_378_p2;
wire or_ln28_11_fu_382_p2;
wire or_ln28_12_fu_387_p2;
wire or_ln28_13_fu_392_p2;
wire or_ln28_1_fu_334_p2;
wire or_ln28_2_fu_339_p2;
wire or_ln28_3_fu_344_p2;
wire or_ln28_4_fu_349_p2;
wire or_ln28_5_fu_354_p2;
wire or_ln28_6_fu_358_p2;
wire or_ln28_7_fu_363_p2;
wire or_ln28_8_fu_368_p2;
wire or_ln28_9_fu_373_p2;
wire or_ln28_fu_330_p2;
wire [4:0] select_ln1192_fu_432_p3;
wire [4:0] select_ln12_fu_416_p3;
wire [1:0] sext_ln28_fu_172_p0;
wire [31:0] sext_ln28_fu_172_p1;
wire [4:0] shl_i_i_i_i_fu_154_p3;


assign _047_ = ap_start & ap_CS_fsm[0];
assign _048_ = icmp_ln890_fu_175_p2 & ap_CS_fsm[4];
assign _049_ = ap_CS_fsm[9] & _189_;
assign _050_ = _052_ & ap_CS_fsm[0];
assign _051_ = | { _202_, _197_ };
assign _052_ = ~ ap_start;
always @(posedge \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _054_;
always @(posedge \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _053_;
always @(posedge \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _056_;
always @(posedge \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _055_;
assign _054_ = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _053_ = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _055_ = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _056_ = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _057_ = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _057_ + \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _058_ = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _058_ + \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _060_;
always @(posedge \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _059_;
always @(posedge \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _062_;
always @(posedge \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _061_;
assign _060_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _059_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _061_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _062_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _063_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _063_ + \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _064_ = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _064_ + \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _066_;
always @(posedge \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _065_;
always @(posedge \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _068_;
always @(posedge \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _067_;
assign _066_ = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _065_ = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _067_ = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _068_ = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _069_ = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _069_ + \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _070_ = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _070_ + \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _072_;
always @(posedge \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _071_;
always @(posedge \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _074_;
always @(posedge \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _073_;
assign _072_ = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _071_ = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _073_ = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _074_ = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _075_ = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _075_ + \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _076_ = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _076_ + \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _078_;
always @(posedge \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _077_;
always @(posedge \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _080_;
always @(posedge \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _079_;
assign _078_ = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _077_ = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _079_ = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _080_ = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _081_ = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _081_ + \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _082_ = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _082_ + \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _084_;
always @(posedge \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _083_;
always @(posedge \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _086_;
always @(posedge \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _085_;
assign _084_ = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _083_ = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _085_ = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _086_ = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _087_ = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _087_ + \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _088_ = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _088_ + \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _090_;
always @(posedge \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _089_;
always @(posedge \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _092_;
always @(posedge \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _091_;
assign _090_ = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _089_ = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _091_ = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _092_ = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _093_ = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _093_ + \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _094_ = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _094_ + \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _096_;
always @(posedge \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _095_;
always @(posedge \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _098_;
always @(posedge \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _097_;
assign _096_ = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _095_ = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _097_ = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _098_ = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _099_ = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _099_ + \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _100_ = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _100_ + \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _102_;
always @(posedge \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _101_;
always @(posedge \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _104_;
always @(posedge \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _103_;
assign _102_ = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _101_ = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _103_ = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _104_ = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _105_ = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _105_ + \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _106_ = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _106_ + \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _108_;
always @(posedge \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _107_;
always @(posedge \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _110_;
always @(posedge \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _109_;
assign _108_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _107_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _109_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _110_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _111_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _111_ + \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _112_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _112_ + \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _114_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _113_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _116_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _115_;
assign _114_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _113_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _115_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _116_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _117_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _117_ + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _118_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _118_ + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _120_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _119_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _122_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _121_;
assign _120_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _119_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _121_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _122_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _123_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _123_ + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _124_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _124_ + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _126_;
always @(posedge \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _125_;
always @(posedge \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _128_;
always @(posedge \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _127_;
assign _126_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _125_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _127_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _128_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _129_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _129_ + \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _130_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _130_ + \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _132_;
always @(posedge \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _131_;
always @(posedge \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _134_;
always @(posedge \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _133_;
assign _132_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _131_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _133_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _134_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _135_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _135_ + \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _136_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _136_ + \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _138_;
always @(posedge \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _137_;
always @(posedge \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _140_;
always @(posedge \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _139_;
assign _138_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _137_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _139_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _140_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _141_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _141_ + \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _142_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _142_ + \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1  <= _144_;
always @(posedge \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1  <= _143_;
always @(posedge \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  <= _146_;
always @(posedge \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.clk )
\add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1  <= _145_;
assign _144_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.b [31:16] : \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign _143_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.a [31:16] : \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign _145_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  : \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign _146_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  ? \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  : \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1 ;
assign _147_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  + \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout , \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s  } = _147_ + \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin ;
assign _148_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  + \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout , \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s  } = _148_ + \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.clk )
\add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.bin_s1  <= _150_;
always @(posedge \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.clk )
\add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ain_s1  <= _149_;
always @(posedge \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.clk )
\add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.sum_s1  <= _152_;
always @(posedge \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.clk )
\add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.carry_s1  <= _151_;
assign _150_ = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ce  ? \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.b [3:2] : \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.bin_s1 ;
assign _149_ = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ce  ? \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.a [3:2] : \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ain_s1 ;
assign _151_ = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ce  ? \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.facout_s1  : \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.carry_s1 ;
assign _152_ = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ce  ? \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.fas_s1  : \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.sum_s1 ;
assign _153_ = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.a  + \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.b ;
assign { \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.cout , \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.s  } = _153_ + \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.cin ;
assign _154_ = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.a  + \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.b ;
assign { \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.cout , \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.s  } = _154_ + \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.cin ;
always @(posedge \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.clk )
\add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.bin_s1  <= _156_;
always @(posedge \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.clk )
\add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.ain_s1  <= _155_;
always @(posedge \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.clk )
\add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.sum_s1  <= _158_;
always @(posedge \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.clk )
\add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.carry_s1  <= _157_;
assign _156_ = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.ce  ? \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.b [4:2] : \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.bin_s1 ;
assign _155_ = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.ce  ? \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.a [4:2] : \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.ain_s1 ;
assign _157_ = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.ce  ? \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.facout_s1  : \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.carry_s1 ;
assign _158_ = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.ce  ? \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.fas_s1  : \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.sum_s1 ;
assign _159_ = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.a  + \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.b ;
assign { \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.cout , \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.s  } = _159_ + \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.cin ;
assign _160_ = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.a  + \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.b ;
assign { \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.cout , \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.s  } = _160_ + \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.cin ;
always @(posedge \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.clk )
\add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.bin_s1  <= _162_;
always @(posedge \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.clk )
\add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.ain_s1  <= _161_;
always @(posedge \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.clk )
\add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.sum_s1  <= _164_;
always @(posedge \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.clk )
\add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.carry_s1  <= _163_;
assign _162_ = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.ce  ? \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.b [4:2] : \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.bin_s1 ;
assign _161_ = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.ce  ? \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.a [4:2] : \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.ain_s1 ;
assign _163_ = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.ce  ? \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.facout_s1  : \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.carry_s1 ;
assign _164_ = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.ce  ? \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.fas_s1  : \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.sum_s1 ;
assign _165_ = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.a  + \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.b ;
assign { \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.cout , \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.s  } = _165_ + \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.cin ;
assign _166_ = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.a  + \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.b ;
assign { \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.cout , \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.s  } = _166_ + \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.clk )
\add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.bin_s1  <= _168_;
always @(posedge \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.clk )
\add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ain_s1  <= _167_;
always @(posedge \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.clk )
\add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.sum_s1  <= _170_;
always @(posedge \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.clk )
\add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.carry_s1  <= _169_;
assign _168_ = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ce  ? \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.b [6:3] : \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.bin_s1 ;
assign _167_ = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ce  ? \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.a [6:3] : \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ain_s1 ;
assign _169_ = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ce  ? \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.facout_s1  : \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.carry_s1 ;
assign _170_ = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ce  ? \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.fas_s1  : \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.sum_s1 ;
assign _171_ = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.a  + \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.b ;
assign { \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.cout , \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.s  } = _171_ + \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.cin ;
assign _172_ = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.a  + \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.b ;
assign { \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.cout , \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.s  } = _172_ + \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.cin ;
assign _173_ = $signed(add_ln29_9_reg_568) > $signed(sext_ln28_reg_493);
assign _174_ = $signed(add_ln29_10_reg_573) > $signed(sext_ln28_reg_493);
assign _175_ = $signed(add_ln29_11_reg_578) > $signed(sext_ln28_reg_493);
assign _176_ = $signed(add_ln29_12_reg_583) > $signed(sext_ln28_reg_493);
assign _177_ = $signed(add_ln29_13_reg_588) > $signed(sext_ln28_reg_493);
assign _178_ = $signed(add_ln29_14_reg_593) > $signed(sext_ln28_reg_493);
assign _179_ = $signed(add_ln29_reg_523) > $signed(sext_ln28_reg_493);
assign _180_ = $signed(add_ln29_1_reg_528) > $signed(sext_ln28_reg_493);
assign _181_ = $signed(add_ln29_2_reg_533) > $signed(sext_ln28_reg_493);
assign _182_ = $signed(add_ln29_3_reg_538) > $signed(sext_ln28_reg_493);
assign _183_ = $signed(add_ln29_4_reg_543) > $signed(sext_ln28_reg_493);
assign _184_ = $signed(add_ln29_5_reg_548) > $signed(sext_ln28_reg_493);
assign _185_ = $signed(add_ln29_6_reg_553) > $signed(sext_ln28_reg_493);
assign _186_ = $signed(add_ln29_7_reg_558) > $signed(sext_ln28_reg_493);
assign _187_ = $signed(add_ln29_8_reg_563) > $signed(sext_ln28_reg_493);
assign _188_ = $signed(loop_1_loop_var_0_reg_115) > $signed(sext_ln28_reg_493);
assign _189_ = icmp_ln890_reg_519 | or_ln28_13_fu_392_p2;
assign op_9_V_fu_412_p2 = empty_8_reg_468 | empty_7_reg_463;
assign or_ln28_10_fu_378_p2 = or_ln28_9_reg_678 | icmp_ln890_12_reg_653;
assign or_ln28_11_fu_382_p2 = or_ln28_10_fu_378_p2 | icmp_ln890_13_reg_658;
assign or_ln28_12_fu_387_p2 = or_ln28_11_fu_382_p2 | icmp_ln890_14_reg_663;
assign or_ln28_13_fu_392_p2 = or_ln28_12_fu_387_p2 | icmp_ln890_15_reg_668;
assign or_ln28_1_fu_334_p2 = or_ln28_fu_330_p2 | icmp_ln890_3_reg_608;
assign or_ln28_2_fu_339_p2 = or_ln28_1_fu_334_p2 | icmp_ln890_4_reg_613;
assign or_ln28_3_fu_344_p2 = or_ln28_2_fu_339_p2 | icmp_ln890_5_reg_618;
assign or_ln28_4_fu_349_p2 = or_ln28_3_fu_344_p2 | icmp_ln890_6_reg_623;
assign or_ln28_5_fu_354_p2 = or_ln28_4_reg_673 | icmp_ln890_7_reg_628;
assign or_ln28_6_fu_358_p2 = or_ln28_5_fu_354_p2 | icmp_ln890_8_reg_633;
assign or_ln28_7_fu_363_p2 = or_ln28_6_fu_358_p2 | icmp_ln890_9_reg_638;
assign or_ln28_8_fu_368_p2 = or_ln28_7_fu_363_p2 | icmp_ln890_10_reg_643;
assign or_ln28_9_fu_373_p2 = or_ln28_8_fu_368_p2 | icmp_ln890_11_reg_648;
assign or_ln28_fu_330_p2 = icmp_ln890_2_reg_603 | icmp_ln890_1_reg_598;
always @(posedge ap_clk)
trunc_ln_reg_686 <= _043_;
always @(posedge ap_clk)
select_ln12_reg_691 <= _041_;
always @(posedge ap_clk)
sext_ln28_reg_493 <= _042_;
always @(posedge ap_clk)
p_Val2_s_reg_514 <= _039_;
always @(posedge ap_clk)
or_ln28_9_reg_678 <= _038_;
always @(posedge ap_clk)
or_ln28_4_reg_673 <= _037_;
always @(posedge ap_clk)
op_10_V_reg_706 <= _036_;
always @(posedge ap_clk)
select_ln1192_reg_711 <= _040_;
always @(posedge ap_clk)
icmp_ln890_reg_519 <= _034_;
always @(posedge ap_clk)
icmp_ln890_1_reg_598 <= _025_;
always @(posedge ap_clk)
icmp_ln890_2_reg_603 <= _026_;
always @(posedge ap_clk)
icmp_ln890_3_reg_608 <= _027_;
always @(posedge ap_clk)
icmp_ln890_4_reg_613 <= _028_;
always @(posedge ap_clk)
icmp_ln890_5_reg_618 <= _029_;
always @(posedge ap_clk)
icmp_ln890_6_reg_623 <= _030_;
always @(posedge ap_clk)
icmp_ln890_7_reg_628 <= _031_;
always @(posedge ap_clk)
icmp_ln890_8_reg_633 <= _032_;
always @(posedge ap_clk)
icmp_ln890_9_reg_638 <= _033_;
always @(posedge ap_clk)
icmp_ln890_10_reg_643 <= _019_;
always @(posedge ap_clk)
icmp_ln890_11_reg_648 <= _020_;
always @(posedge ap_clk)
icmp_ln890_12_reg_653 <= _021_;
always @(posedge ap_clk)
icmp_ln890_13_reg_658 <= _022_;
always @(posedge ap_clk)
icmp_ln890_14_reg_663 <= _023_;
always @(posedge ap_clk)
icmp_ln890_15_reg_668 <= _024_;
always @(posedge ap_clk)
empty_7_reg_463 <= _017_;
always @(posedge ap_clk)
empty_8_reg_468 <= _018_;
always @(posedge ap_clk)
addconv1_reg_473 <= _015_;
always @(posedge ap_clk)
add_ln29_reg_523 <= _014_;
always @(posedge ap_clk)
add_ln29_1_reg_528 <= _005_;
always @(posedge ap_clk)
add_ln29_2_reg_533 <= _006_;
always @(posedge ap_clk)
add_ln29_3_reg_538 <= _007_;
always @(posedge ap_clk)
add_ln29_4_reg_543 <= _008_;
always @(posedge ap_clk)
add_ln29_5_reg_548 <= _009_;
always @(posedge ap_clk)
add_ln29_6_reg_553 <= _010_;
always @(posedge ap_clk)
add_ln29_7_reg_558 <= _011_;
always @(posedge ap_clk)
add_ln29_8_reg_563 <= _012_;
always @(posedge ap_clk)
add_ln29_9_reg_568 <= _013_;
always @(posedge ap_clk)
add_ln29_10_reg_573 <= _000_;
always @(posedge ap_clk)
add_ln29_11_reg_578 <= _001_;
always @(posedge ap_clk)
add_ln29_12_reg_583 <= _002_;
always @(posedge ap_clk)
add_ln29_13_reg_588 <= _003_;
always @(posedge ap_clk)
add_ln29_14_reg_593 <= _004_;
always @(posedge ap_clk)
loop_1_loop_var_0_reg_115 <= _035_;
always @(posedge ap_clk)
ap_CS_fsm <= _016_;
assign _046_ = _049_ ? 12'h800 : 12'h400;
assign _190_ = ap_CS_fsm == 10'h200;
assign _045_ = _048_ ? 10'h200 : 10'h020;
assign _191_ = ap_CS_fsm == 5'h10;
assign _044_ = _047_ ? 2'h2 : 2'h1;
assign _192_ = ap_CS_fsm == 1'h1;
function [14:0] _534_;
input [14:0] a;
input [209:0] b;
input [13:0] s;
case (s)
14'b00000000000001:
_534_ = b[14:0];
14'b00000000000010:
_534_ = b[29:15];
14'b00000000000100:
_534_ = b[44:30];
14'b00000000001000:
_534_ = b[59:45];
14'b00000000010000:
_534_ = b[74:60];
14'b00000000100000:
_534_ = b[89:75];
14'b00000001000000:
_534_ = b[104:90];
14'b00000010000000:
_534_ = b[119:105];
14'b00000100000000:
_534_ = b[134:120];
14'b00001000000000:
_534_ = b[149:135];
14'b00010000000000:
_534_ = b[164:150];
14'b00100000000000:
_534_ = b[179:165];
14'b01000000000000:
_534_ = b[194:180];
14'b10000000000000:
_534_ = b[209:195];
14'b00000000000000:
_534_ = a;
default:
_534_ = 15'bx;
endcase
endfunction
assign ap_NS_fsm = _534_(15'hxxxx, { 13'h0000, _044_, 35'h000400100, _045_, 63'h0040010004001000, _046_, 75'h0010200080020000001 }, { _192_, _204_, _203_, _191_, _201_, _200_, _199_, _198_, _190_, _051_, _196_, _195_, _194_, _193_ });
assign _193_ = ap_CS_fsm == 15'h4000;
assign _194_ = ap_CS_fsm == 14'h2000;
assign _195_ = ap_CS_fsm == 13'h1000;
assign _196_ = ap_CS_fsm == 12'h800;
assign _197_ = ap_CS_fsm == 11'h400;
assign _198_ = ap_CS_fsm == 9'h100;
assign _199_ = ap_CS_fsm == 8'h80;
assign _200_ = ap_CS_fsm == 7'h40;
assign _201_ = ap_CS_fsm == 6'h20;
assign _202_ = ap_CS_fsm == 4'h8;
assign _203_ = ap_CS_fsm == 3'h4;
assign _204_ = ap_CS_fsm == 2'h2;
assign op_11_ap_vld = ap_CS_fsm[14] ? 1'h1 : 1'h0;
assign ap_idle = _050_ ? 1'h1 : 1'h0;
assign _041_ = _049_ ? select_ln12_fu_416_p3 : select_ln12_reg_691;
assign _043_ = _049_ ? p_Val2_s_reg_514[6:3] : trunc_ln_reg_686;
assign _039_ = ap_CS_fsm[3] ? grp_fu_166_p2 : p_Val2_s_reg_514;
assign _042_ = ap_CS_fsm[3] ? { op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0 } : sext_ln28_reg_493;
assign _038_ = ap_CS_fsm[8] ? or_ln28_9_fu_373_p2 : or_ln28_9_reg_678;
assign _037_ = ap_CS_fsm[7] ? or_ln28_4_fu_349_p2 : or_ln28_4_reg_673;
assign _040_ = ap_CS_fsm[12] ? select_ln1192_fu_432_p3 : select_ln1192_reg_711;
assign _036_ = ap_CS_fsm[12] ? grp_fu_427_p2 : op_10_V_reg_706;
assign _034_ = ap_CS_fsm[4] ? icmp_ln890_fu_175_p2 : icmp_ln890_reg_519;
assign _024_ = ap_CS_fsm[6] ? icmp_ln890_15_fu_326_p2 : icmp_ln890_15_reg_668;
assign _023_ = ap_CS_fsm[6] ? icmp_ln890_14_fu_322_p2 : icmp_ln890_14_reg_663;
assign _022_ = ap_CS_fsm[6] ? icmp_ln890_13_fu_318_p2 : icmp_ln890_13_reg_658;
assign _021_ = ap_CS_fsm[6] ? icmp_ln890_12_fu_314_p2 : icmp_ln890_12_reg_653;
assign _020_ = ap_CS_fsm[6] ? icmp_ln890_11_fu_310_p2 : icmp_ln890_11_reg_648;
assign _019_ = ap_CS_fsm[6] ? icmp_ln890_10_fu_306_p2 : icmp_ln890_10_reg_643;
assign _033_ = ap_CS_fsm[6] ? icmp_ln890_9_fu_302_p2 : icmp_ln890_9_reg_638;
assign _032_ = ap_CS_fsm[6] ? icmp_ln890_8_fu_298_p2 : icmp_ln890_8_reg_633;
assign _031_ = ap_CS_fsm[6] ? icmp_ln890_7_fu_294_p2 : icmp_ln890_7_reg_628;
assign _030_ = ap_CS_fsm[6] ? icmp_ln890_6_fu_290_p2 : icmp_ln890_6_reg_623;
assign _029_ = ap_CS_fsm[6] ? icmp_ln890_5_fu_286_p2 : icmp_ln890_5_reg_618;
assign _028_ = ap_CS_fsm[6] ? icmp_ln890_4_fu_282_p2 : icmp_ln890_4_reg_613;
assign _027_ = ap_CS_fsm[6] ? icmp_ln890_3_fu_278_p2 : icmp_ln890_3_reg_608;
assign _026_ = ap_CS_fsm[6] ? icmp_ln890_2_fu_274_p2 : icmp_ln890_2_reg_603;
assign _025_ = ap_CS_fsm[6] ? icmp_ln890_1_fu_270_p2 : icmp_ln890_1_reg_598;
assign _018_ = ap_CS_fsm[0] ? op_0[0] : empty_8_reg_468;
assign _017_ = ap_CS_fsm[0] ? op_2[0] : empty_7_reg_463;
assign _015_ = ap_CS_fsm[1] ? grp_fu_141_p2 : addconv1_reg_473;
assign _004_ = ap_CS_fsm[5] ? grp_fu_264_p2 : add_ln29_14_reg_593;
assign _003_ = ap_CS_fsm[5] ? grp_fu_258_p2 : add_ln29_13_reg_588;
assign _002_ = ap_CS_fsm[5] ? grp_fu_252_p2 : add_ln29_12_reg_583;
assign _001_ = ap_CS_fsm[5] ? grp_fu_246_p2 : add_ln29_11_reg_578;
assign _000_ = ap_CS_fsm[5] ? grp_fu_240_p2 : add_ln29_10_reg_573;
assign _013_ = ap_CS_fsm[5] ? grp_fu_234_p2 : add_ln29_9_reg_568;
assign _012_ = ap_CS_fsm[5] ? grp_fu_228_p2 : add_ln29_8_reg_563;
assign _011_ = ap_CS_fsm[5] ? grp_fu_222_p2 : add_ln29_7_reg_558;
assign _010_ = ap_CS_fsm[5] ? grp_fu_216_p2 : add_ln29_6_reg_553;
assign _009_ = ap_CS_fsm[5] ? grp_fu_210_p2 : add_ln29_5_reg_548;
assign _008_ = ap_CS_fsm[5] ? grp_fu_204_p2 : add_ln29_4_reg_543;
assign _007_ = ap_CS_fsm[5] ? grp_fu_198_p2 : add_ln29_3_reg_538;
assign _006_ = ap_CS_fsm[5] ? grp_fu_192_p2 : add_ln29_2_reg_533;
assign _005_ = ap_CS_fsm[5] ? grp_fu_186_p2 : add_ln29_1_reg_528;
assign _014_ = ap_CS_fsm[5] ? grp_fu_180_p2 : add_ln29_reg_523;
assign _205_ = ap_CS_fsm[3] ? { op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0 } : loop_1_loop_var_0_reg_115;
assign _035_ = ap_CS_fsm[10] ? grp_fu_397_p2 : _205_;
assign _016_ = ap_rst ? 15'h0001 : ap_NS_fsm;
assign icmp_ln890_10_fu_306_p2 = _173_ ? 1'h1 : 1'h0;
assign icmp_ln890_11_fu_310_p2 = _174_ ? 1'h1 : 1'h0;
assign icmp_ln890_12_fu_314_p2 = _175_ ? 1'h1 : 1'h0;
assign icmp_ln890_13_fu_318_p2 = _176_ ? 1'h1 : 1'h0;
assign icmp_ln890_14_fu_322_p2 = _177_ ? 1'h1 : 1'h0;
assign icmp_ln890_15_fu_326_p2 = _178_ ? 1'h1 : 1'h0;
assign icmp_ln890_1_fu_270_p2 = _179_ ? 1'h1 : 1'h0;
assign icmp_ln890_2_fu_274_p2 = _180_ ? 1'h1 : 1'h0;
assign icmp_ln890_3_fu_278_p2 = _181_ ? 1'h1 : 1'h0;
assign icmp_ln890_4_fu_282_p2 = _182_ ? 1'h1 : 1'h0;
assign icmp_ln890_5_fu_286_p2 = _183_ ? 1'h1 : 1'h0;
assign icmp_ln890_6_fu_290_p2 = _184_ ? 1'h1 : 1'h0;
assign icmp_ln890_7_fu_294_p2 = _185_ ? 1'h1 : 1'h0;
assign icmp_ln890_8_fu_298_p2 = _186_ ? 1'h1 : 1'h0;
assign icmp_ln890_9_fu_302_p2 = _187_ ? 1'h1 : 1'h0;
assign icmp_ln890_fu_175_p2 = _188_ ? 1'h1 : 1'h0;
assign select_ln1192_fu_432_p3 = op_8 ? 5'h1f : 5'h00;
assign select_ln12_fu_416_p3 = op_9_V_fu_412_p2 ? 5'h1f : 5'h00;
assign ap_CS_fsm_state1 = ap_CS_fsm[0];
assign ap_CS_fsm_state10 = ap_CS_fsm[9];
assign ap_CS_fsm_state11 = ap_CS_fsm[10];
assign ap_CS_fsm_state12 = ap_CS_fsm[11];
assign ap_CS_fsm_state13 = ap_CS_fsm[12];
assign ap_CS_fsm_state14 = ap_CS_fsm[13];
assign ap_CS_fsm_state15 = ap_CS_fsm[14];
assign ap_CS_fsm_state2 = ap_CS_fsm[1];
assign ap_CS_fsm_state3 = ap_CS_fsm[2];
assign ap_CS_fsm_state4 = ap_CS_fsm[3];
assign ap_CS_fsm_state5 = ap_CS_fsm[4];
assign ap_CS_fsm_state6 = ap_CS_fsm[5];
assign ap_CS_fsm_state7 = ap_CS_fsm[6];
assign ap_CS_fsm_state8 = ap_CS_fsm[7];
assign ap_CS_fsm_state9 = ap_CS_fsm[8];
assign ap_done = op_11_ap_vld;
assign ap_ready = op_11_ap_vld;
assign empty_7_fu_133_p1 = op_2[0];
assign empty_8_fu_137_p0 = op_0;
assign empty_8_fu_137_p1 = op_0[0];
assign grp_fu_141_p0 = op_2[3:0];
assign grp_fu_141_p1 = { op_0[1], op_0[1], op_0 };
assign grp_fu_166_p0 = { 2'h0, op_3, 3'h0 };
assign grp_fu_166_p1 = { addconv1_reg_473, 3'h0 };
assign grp_fu_427_p0 = { trunc_ln_reg_686[3], trunc_ln_reg_686 };
assign op_0_cast_fu_125_p0 = op_0;
assign op_11 = { grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2[4], grp_fu_439_p2 };
assign sext_ln28_fu_172_p0 = op_0;
assign sext_ln28_fu_172_p1 = { op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0[1], op_0 };
assign shl_i_i_i_i_fu_154_p3 = { op_3, 3'h0 };
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ain_s0  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.a ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.bin_s0  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.b ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.s  = { \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.fas_s2 , \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.sum_s1  };
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.a  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ain_s1 ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.b  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.bin_s1 ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.cin  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.carry_s1 ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.facout_s2  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.cout ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.fas_s2  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u2.s ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.a  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.a [2:0];
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.b  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.b [2:0];
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.cin  = 1'h0;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.facout_s1  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.cout ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.fas_s1  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.u1.s ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.a  = \add_7ns_7ns_7_2_1_U2.din0 ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.b  = \add_7ns_7ns_7_2_1_U2.din1 ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.ce  = \add_7ns_7ns_7_2_1_U2.ce ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.clk  = \add_7ns_7ns_7_2_1_U2.clk ;
assign \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.reset  = \add_7ns_7ns_7_2_1_U2.reset ;
assign \add_7ns_7ns_7_2_1_U2.dout  = \add_7ns_7ns_7_2_1_U2.top_add_7ns_7ns_7_2_1_Adder_1_U.s ;
assign \add_7ns_7ns_7_2_1_U2.ce  = 1'h1;
assign \add_7ns_7ns_7_2_1_U2.clk  = ap_clk;
assign \add_7ns_7ns_7_2_1_U2.din0  = { 2'h0, op_3, 3'h0 };
assign \add_7ns_7ns_7_2_1_U2.din1  = { addconv1_reg_473, 3'h0 };
assign grp_fu_166_p2 = \add_7ns_7ns_7_2_1_U2.dout ;
assign \add_7ns_7ns_7_2_1_U2.reset  = ap_rst;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.ain_s0  = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.a ;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.bin_s0  = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.b ;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.s  = { \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.fas_s2 , \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.sum_s1  };
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.a  = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.ain_s1 ;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.b  = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.bin_s1 ;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.cin  = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.carry_s1 ;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.facout_s2  = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.cout ;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.fas_s2  = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u2.s ;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.a  = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.a [1:0];
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.b  = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.b [1:0];
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.facout_s1  = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.cout ;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.fas_s1  = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.u1.s ;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.a  = \add_5s_5ns_5_2_1_U19.din0 ;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.b  = \add_5s_5ns_5_2_1_U19.din1 ;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.ce  = \add_5s_5ns_5_2_1_U19.ce ;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.clk  = \add_5s_5ns_5_2_1_U19.clk ;
assign \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.reset  = \add_5s_5ns_5_2_1_U19.reset ;
assign \add_5s_5ns_5_2_1_U19.dout  = \add_5s_5ns_5_2_1_U19.top_add_5s_5ns_5_2_1_Adder_3_U.s ;
assign \add_5s_5ns_5_2_1_U19.ce  = 1'h1;
assign \add_5s_5ns_5_2_1_U19.clk  = ap_clk;
assign \add_5s_5ns_5_2_1_U19.din0  = { trunc_ln_reg_686[3], trunc_ln_reg_686 };
assign \add_5s_5ns_5_2_1_U19.din1  = select_ln12_reg_691;
assign grp_fu_427_p2 = \add_5s_5ns_5_2_1_U19.dout ;
assign \add_5s_5ns_5_2_1_U19.reset  = ap_rst;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.ain_s0  = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.a ;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.bin_s0  = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.b ;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.s  = { \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.fas_s2 , \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.sum_s1  };
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.a  = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.ain_s1 ;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.b  = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.bin_s1 ;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.cin  = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.carry_s1 ;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.facout_s2  = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.cout ;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.fas_s2  = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u2.s ;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.a  = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.a [1:0];
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.b  = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.b [1:0];
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.cin  = 1'h0;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.facout_s1  = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.cout ;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.fas_s1  = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.u1.s ;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.a  = \add_5ns_5ns_5_2_1_U20.din0 ;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.b  = \add_5ns_5ns_5_2_1_U20.din1 ;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.ce  = \add_5ns_5ns_5_2_1_U20.ce ;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.clk  = \add_5ns_5ns_5_2_1_U20.clk ;
assign \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.reset  = \add_5ns_5ns_5_2_1_U20.reset ;
assign \add_5ns_5ns_5_2_1_U20.dout  = \add_5ns_5ns_5_2_1_U20.top_add_5ns_5ns_5_2_1_Adder_4_U.s ;
assign \add_5ns_5ns_5_2_1_U20.ce  = 1'h1;
assign \add_5ns_5ns_5_2_1_U20.clk  = ap_clk;
assign \add_5ns_5ns_5_2_1_U20.din0  = op_10_V_reg_706;
assign \add_5ns_5ns_5_2_1_U20.din1  = select_ln1192_reg_711;
assign grp_fu_439_p2 = \add_5ns_5ns_5_2_1_U20.dout ;
assign \add_5ns_5ns_5_2_1_U20.reset  = ap_rst;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ain_s0  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.a ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.bin_s0  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.b ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.s  = { \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.fas_s2 , \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.sum_s1  };
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.a  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ain_s1 ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.b  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.bin_s1 ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.cin  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.carry_s1 ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.facout_s2  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.cout ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.fas_s2  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u2.s ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.a  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.a [1:0];
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.b  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.b [1:0];
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.cin  = 1'h0;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.facout_s1  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.cout ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.fas_s1  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.u1.s ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.a  = \add_4ns_4s_4_2_1_U1.din0 ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.b  = \add_4ns_4s_4_2_1_U1.din1 ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.ce  = \add_4ns_4s_4_2_1_U1.ce ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.clk  = \add_4ns_4s_4_2_1_U1.clk ;
assign \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.reset  = \add_4ns_4s_4_2_1_U1.reset ;
assign \add_4ns_4s_4_2_1_U1.dout  = \add_4ns_4s_4_2_1_U1.top_add_4ns_4s_4_2_1_Adder_0_U.s ;
assign \add_4ns_4s_4_2_1_U1.ce  = 1'h1;
assign \add_4ns_4s_4_2_1_U1.clk  = ap_clk;
assign \add_4ns_4s_4_2_1_U1.din0  = op_2[3:0];
assign \add_4ns_4s_4_2_1_U1.din1  = { op_0[1], op_0[1], op_0 };
assign grp_fu_141_p2 = \add_4ns_4s_4_2_1_U1.dout ;
assign \add_4ns_4s_4_2_1_U1.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U9.din0 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U9.din1 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U9.ce ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U9.clk ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U9.reset ;
assign \add_32ns_32ns_32_2_1_U9.dout  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U9.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U9.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U9.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U9.din1  = 32'd14;
assign grp_fu_216_p2 = \add_32ns_32ns_32_2_1_U9.dout ;
assign \add_32ns_32ns_32_2_1_U9.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U8.din0 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U8.din1 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U8.ce ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U8.clk ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U8.reset ;
assign \add_32ns_32ns_32_2_1_U8.dout  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U8.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U8.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U8.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U8.din1  = 32'd12;
assign grp_fu_210_p2 = \add_32ns_32ns_32_2_1_U8.dout ;
assign \add_32ns_32ns_32_2_1_U8.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U7.din0 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U7.din1 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U7.ce ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U7.clk ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U7.reset ;
assign \add_32ns_32ns_32_2_1_U7.dout  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U7.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U7.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U7.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U7.din1  = 32'd10;
assign grp_fu_204_p2 = \add_32ns_32ns_32_2_1_U7.dout ;
assign \add_32ns_32ns_32_2_1_U7.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U6.din0 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U6.din1 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U6.ce ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U6.clk ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U6.reset ;
assign \add_32ns_32ns_32_2_1_U6.dout  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U6.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U6.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U6.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U6.din1  = 32'd8;
assign grp_fu_198_p2 = \add_32ns_32ns_32_2_1_U6.dout ;
assign \add_32ns_32ns_32_2_1_U6.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U5.din0 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U5.din1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U5.ce ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U5.clk ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U5.reset ;
assign \add_32ns_32ns_32_2_1_U5.dout  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U5.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U5.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U5.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U5.din1  = 32'd6;
assign grp_fu_192_p2 = \add_32ns_32ns_32_2_1_U5.dout ;
assign \add_32ns_32ns_32_2_1_U5.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U4.din0 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U4.din1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U4.ce ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U4.clk ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U4.reset ;
assign \add_32ns_32ns_32_2_1_U4.dout  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U4.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U4.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U4.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U4.din1  = 32'd4;
assign grp_fu_186_p2 = \add_32ns_32ns_32_2_1_U4.dout ;
assign \add_32ns_32ns_32_2_1_U4.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U3.din0 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U3.din1 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U3.ce ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U3.clk ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U3.reset ;
assign \add_32ns_32ns_32_2_1_U3.dout  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U3.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U3.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U3.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U3.din1  = 32'd2;
assign grp_fu_180_p2 = \add_32ns_32ns_32_2_1_U3.dout ;
assign \add_32ns_32ns_32_2_1_U3.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U18.din0 ;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U18.din1 ;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U18.ce ;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U18.clk ;
assign \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U18.reset ;
assign \add_32ns_32ns_32_2_1_U18.dout  = \add_32ns_32ns_32_2_1_U18.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U18.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U18.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U18.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U18.din1  = 32'd32;
assign grp_fu_397_p2 = \add_32ns_32ns_32_2_1_U18.dout ;
assign \add_32ns_32ns_32_2_1_U18.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U17.din0 ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U17.din1 ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U17.ce ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U17.clk ;
assign \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U17.reset ;
assign \add_32ns_32ns_32_2_1_U17.dout  = \add_32ns_32ns_32_2_1_U17.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U17.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U17.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U17.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U17.din1  = 32'd30;
assign grp_fu_264_p2 = \add_32ns_32ns_32_2_1_U17.dout ;
assign \add_32ns_32ns_32_2_1_U17.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U16.din0 ;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U16.din1 ;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U16.ce ;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U16.clk ;
assign \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U16.reset ;
assign \add_32ns_32ns_32_2_1_U16.dout  = \add_32ns_32ns_32_2_1_U16.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U16.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U16.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U16.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U16.din1  = 32'd28;
assign grp_fu_258_p2 = \add_32ns_32ns_32_2_1_U16.dout ;
assign \add_32ns_32ns_32_2_1_U16.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U15.din0 ;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U15.din1 ;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U15.ce ;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U15.clk ;
assign \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U15.reset ;
assign \add_32ns_32ns_32_2_1_U15.dout  = \add_32ns_32ns_32_2_1_U15.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U15.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U15.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U15.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U15.din1  = 32'd26;
assign grp_fu_252_p2 = \add_32ns_32ns_32_2_1_U15.dout ;
assign \add_32ns_32ns_32_2_1_U15.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U14.din0 ;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U14.din1 ;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U14.ce ;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U14.clk ;
assign \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U14.reset ;
assign \add_32ns_32ns_32_2_1_U14.dout  = \add_32ns_32ns_32_2_1_U14.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U14.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U14.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U14.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U14.din1  = 32'd24;
assign grp_fu_246_p2 = \add_32ns_32ns_32_2_1_U14.dout ;
assign \add_32ns_32ns_32_2_1_U14.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U13.din0 ;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U13.din1 ;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U13.ce ;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U13.clk ;
assign \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U13.reset ;
assign \add_32ns_32ns_32_2_1_U13.dout  = \add_32ns_32ns_32_2_1_U13.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U13.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U13.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U13.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U13.din1  = 32'd22;
assign grp_fu_240_p2 = \add_32ns_32ns_32_2_1_U13.dout ;
assign \add_32ns_32ns_32_2_1_U13.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U12.din0 ;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U12.din1 ;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U12.ce ;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U12.clk ;
assign \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U12.reset ;
assign \add_32ns_32ns_32_2_1_U12.dout  = \add_32ns_32ns_32_2_1_U12.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U12.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U12.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U12.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U12.din1  = 32'd20;
assign grp_fu_234_p2 = \add_32ns_32ns_32_2_1_U12.dout ;
assign \add_32ns_32ns_32_2_1_U12.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U11.din0 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U11.din1 ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U11.ce ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U11.clk ;
assign \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U11.reset ;
assign \add_32ns_32ns_32_2_1_U11.dout  = \add_32ns_32ns_32_2_1_U11.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U11.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U11.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U11.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U11.din1  = 32'd18;
assign grp_fu_228_p2 = \add_32ns_32ns_32_2_1_U11.dout ;
assign \add_32ns_32ns_32_2_1_U11.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s0  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.a ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s0  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.b ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.s  = { \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2 , \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.a  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.b  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cin  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s2  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s2  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.a  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.b  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.facout_s1  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.fas_s1  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.a  = \add_32ns_32ns_32_2_1_U10.din0 ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.b  = \add_32ns_32ns_32_2_1_U10.din1 ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.ce  = \add_32ns_32ns_32_2_1_U10.ce ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.clk  = \add_32ns_32ns_32_2_1_U10.clk ;
assign \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.reset  = \add_32ns_32ns_32_2_1_U10.reset ;
assign \add_32ns_32ns_32_2_1_U10.dout  = \add_32ns_32ns_32_2_1_U10.top_add_32ns_32ns_32_2_1_Adder_2_U.s ;
assign \add_32ns_32ns_32_2_1_U10.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U10.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U10.din0  = loop_1_loop_var_0_reg_115;
assign \add_32ns_32ns_32_2_1_U10.din1  = 32'd16;
assign grp_fu_222_p2 = \add_32ns_32ns_32_2_1_U10.dout ;
assign \add_32ns_32ns_32_2_1_U10.reset  = ap_rst;
endmodule


// Product machine:
module top_A_times_top_B (ap_start, op_0, op_1, op_2, op_3, op_8, ap_clk, unsafe_signal);
input ap_start;
input [1:0] op_0;
input [3:0] op_1;
input [15:0] op_2;
input [1:0] op_3;
input op_8;
input ap_clk;
output unsafe_signal;
reg _setup;
initial _setup = 1'b0;
always @ (posedge ap_clk) _setup <= 1'b1;
reg ap_start_internal;
always @ (posedge ap_clk) if (!_setup) ap_start_internal <= ap_start;
reg [1:0] op_0_internal;
always @ (posedge ap_clk) if (!_setup) op_0_internal <= op_0;
reg [3:0] op_1_internal;
always @ (posedge ap_clk) if (!_setup) op_1_internal <= op_1;
reg [15:0] op_2_internal;
always @ (posedge ap_clk) if (!_setup) op_2_internal <= op_2;
reg [1:0] op_3_internal;
always @ (posedge ap_clk) if (!_setup) op_3_internal <= op_3;
reg op_8_internal;
always @ (posedge ap_clk) if (!_setup) op_8_internal <= op_8;
wire ap_done_A;
wire ap_done_B;
wire ap_done_eq;
assign ap_done_eq = ap_done_A == ap_done_B;
wire ap_idle_A;
wire ap_idle_B;
wire ap_idle_eq;
assign ap_idle_eq = ap_idle_A == ap_idle_B;
wire ap_ready_A;
wire ap_ready_B;
wire ap_ready_eq;
assign ap_ready_eq = ap_ready_A == ap_ready_B;
wire [31:0] op_11_A;
wire [31:0] op_11_B;
wire op_11_eq;
assign op_11_eq = op_11_A == op_11_B;
wire op_11_ap_vld_A;
wire op_11_ap_vld_B;
wire clk_enable_A;
wire clk_enable_B;
assign clk_enable_A = _setup & (~op_11_ap_vld_A | op_11_ap_vld_B);
assign clk_enable_B = _setup;
wire divergent;
assign divergent = ~(ap_done_eq & ap_idle_eq & ap_ready_eq & op_11_eq);
assign unsafe_signal = op_11_ap_vld_A & op_11_ap_vld_B & divergent;
top_A instance_A (
    .ap_clk(ap_clk),
    .clk_enable(clk_enable_A),
    .ap_start(ap_start_internal),
    .op_0(op_0_internal),
    .op_1(op_1_internal),
    .op_2(op_2_internal),
    .op_3(op_3_internal),
    .op_8(op_8_internal),
    .ap_done(ap_done_A),
    .ap_idle(ap_idle_A),
    .ap_ready(ap_ready_A),
    .op_11(op_11_A),
    .op_11_ap_vld(op_11_ap_vld_A)
);
top_B instance_B (
    .ap_clk(ap_clk),
    .clk_enable(clk_enable_B),
    .ap_start(ap_start_internal),
    .op_0(op_0_internal),
    .op_1(op_1_internal),
    .op_2(op_2_internal),
    .op_3(op_3_internal),
    .op_8(op_8_internal),
    .ap_done(ap_done_B),
    .ap_idle(ap_idle_B),
    .ap_ready(ap_ready_B),
    .op_11(op_11_B),
    .op_11_ap_vld(op_11_ap_vld_B)
);
endmodule
