Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1b871576354410db05737bdc1b20964 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot irig_testbench_behav xil_defaultlib.irig_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 3 for port bcd_bit_idx [G:/my_project_reader/reader_nomsec/reader_nomsec.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/my_project_reader/reader_nomsec/reader_nomsec.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/reader_nomsec/reader_nomsec.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module irig_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/reader_nomsec/reader_nomsec.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v" Line 1. Module irig_timestamp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/reader_nomsec/reader_nomsec.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v" Line 1. Module bcd_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/reader_nomsec/reader_nomsec.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/reader_nomsec/reader_nomsec.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module irig_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/reader_nomsec/reader_nomsec.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v" Line 1. Module irig_timestamp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/reader_nomsec/reader_nomsec.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v" Line 1. Module bcd_decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.irig_symbol_decode
Compiling module xil_defaultlib.irig_state
Compiling module xil_defaultlib.bcd_decoder
Compiling module xil_defaultlib.irig_timestamp
Compiling module xil_defaultlib.irig
Compiling module xil_defaultlib.irig_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot irig_testbench_behav
