Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    LAPTOP-GK6ER3TV
Date:        Fri Nov 21 17:33:14 2025
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch TinyFPGA_BringUp_syn.prj
ProductType: synplify_pro





log file: "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\TinyFPGA_BringUp.srr"
Running: TinyFPGA_BringUp_Implmnt in foreground

Running TinyFPGA_BringUp_syn|TinyFPGA_BringUp_Implmnt

Running: compile (Compile) on TinyFPGA_BringUp_syn|TinyFPGA_BringUp_Implmnt
# Fri Nov 21 17:33:15 2025

Running: compile_flow (Compile Process) on TinyFPGA_BringUp_syn|TinyFPGA_BringUp_Implmnt
# Fri Nov 21 17:33:15 2025

Running: compiler (Compile Input) on TinyFPGA_BringUp_syn|TinyFPGA_BringUp_Implmnt
# Fri Nov 21 17:33:15 2025
Copied C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\synwork\TinyFPGA_BringUp_comp.srs to C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\TinyFPGA_BringUp.srs

compiler completed
# Fri Nov 21 17:33:16 2025

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on TinyFPGA_BringUp_syn|TinyFPGA_BringUp_Implmnt
# Fri Nov 21 17:33:16 2025

multi_srs_gen completed
# Fri Nov 21 17:33:16 2025

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\synwork\TinyFPGA_BringUp_mult.srs to C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\TinyFPGA_BringUp.srs
Complete: Compile Process on TinyFPGA_BringUp_syn|TinyFPGA_BringUp_Implmnt

Running: premap (Pre-mapping) on TinyFPGA_BringUp_syn|TinyFPGA_BringUp_Implmnt
# Fri Nov 21 17:33:16 2025

premap completed
# Fri Nov 21 17:33:17 2025

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on TinyFPGA_BringUp_syn|TinyFPGA_BringUp_Implmnt

Running: map (Map) on TinyFPGA_BringUp_syn|TinyFPGA_BringUp_Implmnt
# Fri Nov 21 17:33:17 2025
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on TinyFPGA_BringUp_syn|TinyFPGA_BringUp_Implmnt
# Fri Nov 21 17:33:17 2025
Copied C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\synwork\TinyFPGA_BringUp_m.srm to C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\TinyFPGA_BringUp.srm

fpga_mapper completed
# Fri Nov 21 17:33:17 2025

Return Code: 0
Run Time:00h:00m:00s
Complete: Map on TinyFPGA_BringUp_syn|TinyFPGA_BringUp_Implmnt
Complete: Logic Synthesis on TinyFPGA_BringUp_syn|TinyFPGA_BringUp_Implmnt

exit status=0

exit status=0

