/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited
 *  and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the
 *  terms and conditions of a separate, written license agreement executed
 *  between you and Broadcom (an "Authorized License").  Except as set forth in
 *  an Authorized License, Broadcom grants no license (express or implied),
 *  right to use, or waiver of any kind with respect to the Software, and
 *  Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE,
 *  THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD
 *  IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization,
 *  constitutes the valuable trade secrets of Broadcom, and you shall use all
 *  reasonable efforts to protect the confidentiality thereof, and to use this
 *  information only in connection with your use of Broadcom integrated circuit
 *  products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 *  "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS
 *  OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH
 *  RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL
 *  IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *  PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *  ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE
 *  ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR
 *  ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL,
 *  INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY
 *  RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM
 *  HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN
 *  EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1,
 *  WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY
 *  FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 ******************************************************************************/
#ifndef __ADC_REGS_H__
#define __ADC_REGS_H__

#ifdef __cplusplus
extern "C"
{
#endif

#define ADC_CONTROL_SPACE 0x06
#define ADC0_CHANNEL0_CNTRL1 0x440c0000
#define ADC0_CHANNEL0_CNTRL1_BASE 0x000
#define ADC0_CHANNEL0_CNTRL1_OFFSET 0x440c0000
#define ADC0_CHANNEL0_CNTRL1__dma_en_L 11
#define ADC0_CHANNEL0_CNTRL1__dma_en_R 11
#define ADC0_CHANNEL0_CNTRL1__dma_en 11
#define ADC0_CHANNEL0_CNTRL1__dma_en_WIDTH 1
#define ADC0_CHANNEL0_CNTRL1__dma_en_RESETVALUE 0x0
#define ADC0_CHANNEL0_CNTRL1__channel_rounds_L 7
#define ADC0_CHANNEL0_CNTRL1__channel_rounds_R 2
#define ADC0_CHANNEL0_CNTRL1__channel_rounds_WIDTH 6
#define ADC0_CHANNEL0_CNTRL1__channel_rounds_RESETVALUE 0x0
#define ADC0_CHANNEL0_CNTRL1__channel_mode_L 1
#define ADC0_CHANNEL0_CNTRL1__channel_mode_R 1
#define ADC0_CHANNEL0_CNTRL1__channel_mode 1
#define ADC0_CHANNEL0_CNTRL1__channel_mode_WIDTH 1
#define ADC0_CHANNEL0_CNTRL1__channel_mode_RESETVALUE 0x0
#define ADC0_CHANNEL0_CNTRL1__channel_enable_L 0
#define ADC0_CHANNEL0_CNTRL1__channel_enable_R 0
#define ADC0_CHANNEL0_CNTRL1__channel_enable 0
#define ADC0_CHANNEL0_CNTRL1__channel_enable_WIDTH 1
#define ADC0_CHANNEL0_CNTRL1__channel_enable_RESETVALUE 0x0
#define ADC0_CHANNEL0_CNTRL1__RESERVED_L 31
#define ADC0_CHANNEL0_CNTRL1__RESERVED_R 12
#define ADC0_CHANNEL0_CNTRL1_WIDTH 12
#define ADC0_CHANNEL0_CNTRL1__WIDTH 12
#define ADC0_CHANNEL0_CNTRL1_ALL_L 11
#define ADC0_CHANNEL0_CNTRL1_ALL_R 0
#define ADC0_CHANNEL0_CNTRL1__ALL_L 11
#define ADC0_CHANNEL0_CNTRL1__ALL_R 0
#define ADC0_CHANNEL0_CNTRL1_DATAMASK 0x000008ff
#define ADC0_CHANNEL0_CNTRL1_RESETVALUE 0x0
#define ADC0_CHANNEL0_CNTRL2 0x440c0004
#define ADC0_CHANNEL0_CNTRL2_BASE 0x004
#define ADC0_CHANNEL0_CNTRL2_OFFSET 0x440c0004
#define ADC0_CHANNEL0_CNTRL2__dma_burst_size_L 9
#define ADC0_CHANNEL0_CNTRL2__dma_burst_size_R 8
#define ADC0_CHANNEL0_CNTRL2__dma_burst_size_WIDTH 2
#define ADC0_CHANNEL0_CNTRL2__dma_burst_size_RESETVALUE 0x0
#define ADC0_CHANNEL0_CNTRL2__watermark_L 5
#define ADC0_CHANNEL0_CNTRL2__watermark_R 0
#define ADC0_CHANNEL0_CNTRL2__watermark_WIDTH 6
#define ADC0_CHANNEL0_CNTRL2__watermark_RESETVALUE 0xf
#define ADC0_CHANNEL0_CNTRL2__RESERVED_L 31
#define ADC0_CHANNEL0_CNTRL2__RESERVED_R 10
#define ADC0_CHANNEL0_CNTRL2_WIDTH 10
#define ADC0_CHANNEL0_CNTRL2__WIDTH 10
#define ADC0_CHANNEL0_CNTRL2_ALL_L 9
#define ADC0_CHANNEL0_CNTRL2_ALL_R 0
#define ADC0_CHANNEL0_CNTRL2__ALL_L 9
#define ADC0_CHANNEL0_CNTRL2__ALL_R 0
#define ADC0_CHANNEL0_CNTRL2_DATAMASK 0x0000033f
#define ADC0_CHANNEL0_CNTRL2_RESETVALUE 0xf
#define ADC0_CHANNEL0_STATUS 0x440c0008
#define ADC0_CHANNEL0_STATUS_BASE 0x008
#define ADC0_CHANNEL0_STATUS_OFFSET 0x440c0008
#define ADC0_CHANNEL0_STATUS__total_enteries_L 16
#define ADC0_CHANNEL0_STATUS__total_enteries_R 9
#define ADC0_CHANNEL0_STATUS__total_enteries_WIDTH 8
#define ADC0_CHANNEL0_STATUS__total_enteries_RESETVALUE 0x40
#define ADC0_CHANNEL0_STATUS__valid_enteries_L 8
#define ADC0_CHANNEL0_STATUS__valid_enteries_R 1
#define ADC0_CHANNEL0_STATUS__valid_enteries_WIDTH 8
#define ADC0_CHANNEL0_STATUS__valid_enteries_RESETVALUE 0x00
#define ADC0_CHANNEL0_STATUS__data_lost_L 0
#define ADC0_CHANNEL0_STATUS__data_lost_R 0
#define ADC0_CHANNEL0_STATUS__data_lost 0
#define ADC0_CHANNEL0_STATUS__data_lost_WIDTH 1
#define ADC0_CHANNEL0_STATUS__data_lost_RESETVALUE 0x0
#define ADC0_CHANNEL0_STATUS__RESERVED_L 31
#define ADC0_CHANNEL0_STATUS__RESERVED_R 17
#define ADC0_CHANNEL0_STATUS_WIDTH 17
#define ADC0_CHANNEL0_STATUS__WIDTH 17
#define ADC0_CHANNEL0_STATUS_ALL_L 16
#define ADC0_CHANNEL0_STATUS_ALL_R 0
#define ADC0_CHANNEL0_STATUS__ALL_L 16
#define ADC0_CHANNEL0_STATUS__ALL_R 0
#define ADC0_CHANNEL0_STATUS_DATAMASK 0x0001ffff
#define ADC0_CHANNEL0_STATUS_RESETVALUE 0x8000
#define ADC0_CHANNEL0_INTERRUPT_STATUS 0x440c000c
#define ADC0_CHANNEL0_INTERRUPT_STATUS_BASE 0x00c
#define ADC0_CHANNEL0_INTERRUPT_STATUS_OFFSET 0x440c000c
#define ADC0_CHANNEL0_INTERRUPT_STATUS__empty_intr_L 2
#define ADC0_CHANNEL0_INTERRUPT_STATUS__empty_intr_R 2
#define ADC0_CHANNEL0_INTERRUPT_STATUS__empty_intr 2
#define ADC0_CHANNEL0_INTERRUPT_STATUS__empty_intr_WIDTH 1
#define ADC0_CHANNEL0_INTERRUPT_STATUS__empty_intr_RESETVALUE 0x1
#define ADC0_CHANNEL0_INTERRUPT_STATUS__full_intr_L 1
#define ADC0_CHANNEL0_INTERRUPT_STATUS__full_intr_R 1
#define ADC0_CHANNEL0_INTERRUPT_STATUS__full_intr 1
#define ADC0_CHANNEL0_INTERRUPT_STATUS__full_intr_WIDTH 1
#define ADC0_CHANNEL0_INTERRUPT_STATUS__full_intr_RESETVALUE 0x0
#define ADC0_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr_L 0
#define ADC0_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr_R 0
#define ADC0_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr 0
#define ADC0_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr_WIDTH 1
#define ADC0_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr_RESETVALUE 0x0
#define ADC0_CHANNEL0_INTERRUPT_STATUS__RESERVED_L 31
#define ADC0_CHANNEL0_INTERRUPT_STATUS__RESERVED_R 3
#define ADC0_CHANNEL0_INTERRUPT_STATUS_WIDTH 3
#define ADC0_CHANNEL0_INTERRUPT_STATUS__WIDTH 3
#define ADC0_CHANNEL0_INTERRUPT_STATUS_ALL_L 2
#define ADC0_CHANNEL0_INTERRUPT_STATUS_ALL_R 0
#define ADC0_CHANNEL0_INTERRUPT_STATUS__ALL_L 2
#define ADC0_CHANNEL0_INTERRUPT_STATUS__ALL_R 0
#define ADC0_CHANNEL0_INTERRUPT_STATUS_DATAMASK 0x00000007
#define ADC0_CHANNEL0_INTERRUPT_STATUS_RESETVALUE 0x4
#define ADC0_CHANNEL0_INTERRUPT_MASK 0x440c0010
#define ADC0_CHANNEL0_INTERRUPT_MASK_BASE 0x010
#define ADC0_CHANNEL0_INTERRUPT_MASK_OFFSET 0x440c0010
#define ADC0_CHANNEL0_INTERRUPT_MASK__empty_intr_mask_L 2
#define ADC0_CHANNEL0_INTERRUPT_MASK__empty_intr_mask_R 2
#define ADC0_CHANNEL0_INTERRUPT_MASK__empty_intr_mask 2
#define ADC0_CHANNEL0_INTERRUPT_MASK__empty_intr_mask_WIDTH 1
#define ADC0_CHANNEL0_INTERRUPT_MASK__empty_intr_mask_RESETVALUE 0x0
#define ADC0_CHANNEL0_INTERRUPT_MASK__full_intr_mask_L 1
#define ADC0_CHANNEL0_INTERRUPT_MASK__full_intr_mask_R 1
#define ADC0_CHANNEL0_INTERRUPT_MASK__full_intr_mask 1
#define ADC0_CHANNEL0_INTERRUPT_MASK__full_intr_mask_WIDTH 1
#define ADC0_CHANNEL0_INTERRUPT_MASK__full_intr_mask_RESETVALUE 0x0
#define ADC0_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask_L 0
#define ADC0_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask_R 0
#define ADC0_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask 0
#define ADC0_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask_WIDTH 1
#define ADC0_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask_RESETVALUE 0x0
#define ADC0_CHANNEL0_INTERRUPT_MASK__RESERVED_L 31
#define ADC0_CHANNEL0_INTERRUPT_MASK__RESERVED_R 3
#define ADC0_CHANNEL0_INTERRUPT_MASK_WIDTH 3
#define ADC0_CHANNEL0_INTERRUPT_MASK__WIDTH 3
#define ADC0_CHANNEL0_INTERRUPT_MASK_ALL_L 2
#define ADC0_CHANNEL0_INTERRUPT_MASK_ALL_R 0
#define ADC0_CHANNEL0_INTERRUPT_MASK__ALL_L 2
#define ADC0_CHANNEL0_INTERRUPT_MASK__ALL_R 0
#define ADC0_CHANNEL0_INTERRUPT_MASK_DATAMASK 0x00000007
#define ADC0_CHANNEL0_INTERRUPT_MASK_RESETVALUE 0x0
#define ADC0_CHANNEL0_DATA 0x440c0014
#define ADC0_CHANNEL0_DATA_BASE 0x014
#define ADC0_CHANNEL0_DATA_OFFSET 0x440c0014
#define ADC0_CHANNEL0_DATA__Data_L 31
#define ADC0_CHANNEL0_DATA__Data_R 0
#define ADC0_CHANNEL0_DATA__Data_WIDTH 32
#define ADC0_CHANNEL0_DATA__Data_RESETVALUE 0x00000000
#define ADC0_CHANNEL0_DATA_WIDTH 32
#define ADC0_CHANNEL0_DATA__WIDTH 32
#define ADC0_CHANNEL0_DATA_ALL_L 31
#define ADC0_CHANNEL0_DATA_ALL_R 0
#define ADC0_CHANNEL0_DATA__ALL_L 31
#define ADC0_CHANNEL0_DATA__ALL_R 0
#define ADC0_CHANNEL0_DATA_DATAMASK 0xffffffff
#define ADC0_CHANNEL0_DATA_RESETVALUE 0x0
#define ADC0_CHANNEL1_CNTRL1 0x440c0020
#define ADC0_CHANNEL1_CNTRL1_BASE 0x020
#define ADC0_CHANNEL1_CNTRL1_OFFSET 0x440c0020
#define ADC0_CHANNEL1_CNTRL1__dma_en_L 11
#define ADC0_CHANNEL1_CNTRL1__dma_en_R 11
#define ADC0_CHANNEL1_CNTRL1__dma_en 11
#define ADC0_CHANNEL1_CNTRL1__dma_en_WIDTH 1
#define ADC0_CHANNEL1_CNTRL1__dma_en_RESETVALUE 0x0
#define ADC0_CHANNEL1_CNTRL1__channel_rounds_L 7
#define ADC0_CHANNEL1_CNTRL1__channel_rounds_R 2
#define ADC0_CHANNEL1_CNTRL1__channel_rounds_WIDTH 6
#define ADC0_CHANNEL1_CNTRL1__channel_rounds_RESETVALUE 0x0
#define ADC0_CHANNEL1_CNTRL1__channel_mode_L 1
#define ADC0_CHANNEL1_CNTRL1__channel_mode_R 1
#define ADC0_CHANNEL1_CNTRL1__channel_mode 1
#define ADC0_CHANNEL1_CNTRL1__channel_mode_WIDTH 1
#define ADC0_CHANNEL1_CNTRL1__channel_mode_RESETVALUE 0x0
#define ADC0_CHANNEL1_CNTRL1__channel_enable_L 0
#define ADC0_CHANNEL1_CNTRL1__channel_enable_R 0
#define ADC0_CHANNEL1_CNTRL1__channel_enable 0
#define ADC0_CHANNEL1_CNTRL1__channel_enable_WIDTH 1
#define ADC0_CHANNEL1_CNTRL1__channel_enable_RESETVALUE 0x0
#define ADC0_CHANNEL1_CNTRL1__RESERVED_L 31
#define ADC0_CHANNEL1_CNTRL1__RESERVED_R 12
#define ADC0_CHANNEL1_CNTRL1_WIDTH 12
#define ADC0_CHANNEL1_CNTRL1__WIDTH 12
#define ADC0_CHANNEL1_CNTRL1_ALL_L 11
#define ADC0_CHANNEL1_CNTRL1_ALL_R 0
#define ADC0_CHANNEL1_CNTRL1__ALL_L 11
#define ADC0_CHANNEL1_CNTRL1__ALL_R 0
#define ADC0_CHANNEL1_CNTRL1_DATAMASK 0x000008ff
#define ADC0_CHANNEL1_CNTRL1_RESETVALUE 0x0
#define ADC0_CHANNEL1_CNTRL2 0x440c0024
#define ADC0_CHANNEL1_CNTRL2_BASE 0x024
#define ADC0_CHANNEL1_CNTRL2_OFFSET 0x440c0024
#define ADC0_CHANNEL1_CNTRL2__dma_burst_size_L 9
#define ADC0_CHANNEL1_CNTRL2__dma_burst_size_R 8
#define ADC0_CHANNEL1_CNTRL2__dma_burst_size_WIDTH 2
#define ADC0_CHANNEL1_CNTRL2__dma_burst_size_RESETVALUE 0x0
#define ADC0_CHANNEL1_CNTRL2__watermark_L 5
#define ADC0_CHANNEL1_CNTRL2__watermark_R 0
#define ADC0_CHANNEL1_CNTRL2__watermark_WIDTH 6
#define ADC0_CHANNEL1_CNTRL2__watermark_RESETVALUE 0xf
#define ADC0_CHANNEL1_CNTRL2__RESERVED_L 31
#define ADC0_CHANNEL1_CNTRL2__RESERVED_R 10
#define ADC0_CHANNEL1_CNTRL2_WIDTH 10
#define ADC0_CHANNEL1_CNTRL2__WIDTH 10
#define ADC0_CHANNEL1_CNTRL2_ALL_L 9
#define ADC0_CHANNEL1_CNTRL2_ALL_R 0
#define ADC0_CHANNEL1_CNTRL2__ALL_L 9
#define ADC0_CHANNEL1_CNTRL2__ALL_R 0
#define ADC0_CHANNEL1_CNTRL2_DATAMASK 0x0000033f
#define ADC0_CHANNEL1_CNTRL2_RESETVALUE 0xf
#define ADC0_CHANNEL1_STATUS 0x440c0028
#define ADC0_CHANNEL1_STATUS_BASE 0x028
#define ADC0_CHANNEL1_STATUS_OFFSET 0x440c0028
#define ADC0_CHANNEL1_STATUS__total_enteries_L 16
#define ADC0_CHANNEL1_STATUS__total_enteries_R 9
#define ADC0_CHANNEL1_STATUS__total_enteries_WIDTH 8
#define ADC0_CHANNEL1_STATUS__total_enteries_RESETVALUE 0x40
#define ADC0_CHANNEL1_STATUS__valid_enteries_L 8
#define ADC0_CHANNEL1_STATUS__valid_enteries_R 1
#define ADC0_CHANNEL1_STATUS__valid_enteries_WIDTH 8
#define ADC0_CHANNEL1_STATUS__valid_enteries_RESETVALUE 0x00
#define ADC0_CHANNEL1_STATUS__data_lost_L 0
#define ADC0_CHANNEL1_STATUS__data_lost_R 0
#define ADC0_CHANNEL1_STATUS__data_lost 0
#define ADC0_CHANNEL1_STATUS__data_lost_WIDTH 1
#define ADC0_CHANNEL1_STATUS__data_lost_RESETVALUE 0x0
#define ADC0_CHANNEL1_STATUS__RESERVED_L 31
#define ADC0_CHANNEL1_STATUS__RESERVED_R 17
#define ADC0_CHANNEL1_STATUS_WIDTH 17
#define ADC0_CHANNEL1_STATUS__WIDTH 17
#define ADC0_CHANNEL1_STATUS_ALL_L 16
#define ADC0_CHANNEL1_STATUS_ALL_R 0
#define ADC0_CHANNEL1_STATUS__ALL_L 16
#define ADC0_CHANNEL1_STATUS__ALL_R 0
#define ADC0_CHANNEL1_STATUS_DATAMASK 0x0001ffff
#define ADC0_CHANNEL1_STATUS_RESETVALUE 0x8000
#define ADC0_CHANNEL1_INTERRUPT_STATUS 0x440c002c
#define ADC0_CHANNEL1_INTERRUPT_STATUS_BASE 0x02c
#define ADC0_CHANNEL1_INTERRUPT_STATUS_OFFSET 0x440c002c
#define ADC0_CHANNEL1_INTERRUPT_STATUS__empty_intr_L 2
#define ADC0_CHANNEL1_INTERRUPT_STATUS__empty_intr_R 2
#define ADC0_CHANNEL1_INTERRUPT_STATUS__empty_intr 2
#define ADC0_CHANNEL1_INTERRUPT_STATUS__empty_intr_WIDTH 1
#define ADC0_CHANNEL1_INTERRUPT_STATUS__empty_intr_RESETVALUE 0x1
#define ADC0_CHANNEL1_INTERRUPT_STATUS__full_intr_L 1
#define ADC0_CHANNEL1_INTERRUPT_STATUS__full_intr_R 1
#define ADC0_CHANNEL1_INTERRUPT_STATUS__full_intr 1
#define ADC0_CHANNEL1_INTERRUPT_STATUS__full_intr_WIDTH 1
#define ADC0_CHANNEL1_INTERRUPT_STATUS__full_intr_RESETVALUE 0x0
#define ADC0_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr_L 0
#define ADC0_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr_R 0
#define ADC0_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr 0
#define ADC0_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr_WIDTH 1
#define ADC0_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr_RESETVALUE 0x0
#define ADC0_CHANNEL1_INTERRUPT_STATUS__RESERVED_L 31
#define ADC0_CHANNEL1_INTERRUPT_STATUS__RESERVED_R 3
#define ADC0_CHANNEL1_INTERRUPT_STATUS_WIDTH 3
#define ADC0_CHANNEL1_INTERRUPT_STATUS__WIDTH 3
#define ADC0_CHANNEL1_INTERRUPT_STATUS_ALL_L 2
#define ADC0_CHANNEL1_INTERRUPT_STATUS_ALL_R 0
#define ADC0_CHANNEL1_INTERRUPT_STATUS__ALL_L 2
#define ADC0_CHANNEL1_INTERRUPT_STATUS__ALL_R 0
#define ADC0_CHANNEL1_INTERRUPT_STATUS_DATAMASK 0x00000007
#define ADC0_CHANNEL1_INTERRUPT_STATUS_RESETVALUE 0x4
#define ADC0_CHANNEL1_INTERRUPT_MASK 0x440c0030
#define ADC0_CHANNEL1_INTERRUPT_MASK_BASE 0x030
#define ADC0_CHANNEL1_INTERRUPT_MASK_OFFSET 0x440c0030
#define ADC0_CHANNEL1_INTERRUPT_MASK__empty_intr_mask_L 2
#define ADC0_CHANNEL1_INTERRUPT_MASK__empty_intr_mask_R 2
#define ADC0_CHANNEL1_INTERRUPT_MASK__empty_intr_mask 2
#define ADC0_CHANNEL1_INTERRUPT_MASK__empty_intr_mask_WIDTH 1
#define ADC0_CHANNEL1_INTERRUPT_MASK__empty_intr_mask_RESETVALUE 0x0
#define ADC0_CHANNEL1_INTERRUPT_MASK__full_intr_mask_L 1
#define ADC0_CHANNEL1_INTERRUPT_MASK__full_intr_mask_R 1
#define ADC0_CHANNEL1_INTERRUPT_MASK__full_intr_mask 1
#define ADC0_CHANNEL1_INTERRUPT_MASK__full_intr_mask_WIDTH 1
#define ADC0_CHANNEL1_INTERRUPT_MASK__full_intr_mask_RESETVALUE 0x0
#define ADC0_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask_L 0
#define ADC0_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask_R 0
#define ADC0_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask 0
#define ADC0_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask_WIDTH 1
#define ADC0_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask_RESETVALUE 0x0
#define ADC0_CHANNEL1_INTERRUPT_MASK__RESERVED_L 31
#define ADC0_CHANNEL1_INTERRUPT_MASK__RESERVED_R 3
#define ADC0_CHANNEL1_INTERRUPT_MASK_WIDTH 3
#define ADC0_CHANNEL1_INTERRUPT_MASK__WIDTH 3
#define ADC0_CHANNEL1_INTERRUPT_MASK_ALL_L 2
#define ADC0_CHANNEL1_INTERRUPT_MASK_ALL_R 0
#define ADC0_CHANNEL1_INTERRUPT_MASK__ALL_L 2
#define ADC0_CHANNEL1_INTERRUPT_MASK__ALL_R 0
#define ADC0_CHANNEL1_INTERRUPT_MASK_DATAMASK 0x00000007
#define ADC0_CHANNEL1_INTERRUPT_MASK_RESETVALUE 0x0
#define ADC0_CHANNEL1_DATA 0x440c0034
#define ADC0_CHANNEL1_DATA_BASE 0x034
#define ADC0_CHANNEL1_DATA_OFFSET 0x440c0034
#define ADC0_CHANNEL1_DATA__Data_L 31
#define ADC0_CHANNEL1_DATA__Data_R 0
#define ADC0_CHANNEL1_DATA__Data_WIDTH 32
#define ADC0_CHANNEL1_DATA__Data_RESETVALUE 0x00000000
#define ADC0_CHANNEL1_DATA_WIDTH 32
#define ADC0_CHANNEL1_DATA__WIDTH 32
#define ADC0_CHANNEL1_DATA_ALL_L 31
#define ADC0_CHANNEL1_DATA_ALL_R 0
#define ADC0_CHANNEL1_DATA__ALL_L 31
#define ADC0_CHANNEL1_DATA__ALL_R 0
#define ADC0_CHANNEL1_DATA_DATAMASK 0xffffffff
#define ADC0_CHANNEL1_DATA_RESETVALUE 0x0
#define ADC0_ANALOG_CONTROL 0x440c0040
#define ADC0_ANALOG_CONTROL_BASE 0x040
#define ADC0_ANALOG_CONTROL_OFFSET 0x440c0040
#define ADC0_ANALOG_CONTROL__data_rate_L 15
#define ADC0_ANALOG_CONTROL__data_rate_R 13
#define ADC0_ANALOG_CONTROL__data_rate_WIDTH 3
#define ADC0_ANALOG_CONTROL__data_rate_RESETVALUE 0x0
#define ADC0_ANALOG_CONTROL__logic_resetb_L 12
#define ADC0_ANALOG_CONTROL__logic_resetb_R 12
#define ADC0_ANALOG_CONTROL__logic_resetb 12
#define ADC0_ANALOG_CONTROL__logic_resetb_WIDTH 1
#define ADC0_ANALOG_CONTROL__logic_resetb_RESETVALUE 0x0
#define ADC0_ANALOG_CONTROL__testbuf_en_L 11
#define ADC0_ANALOG_CONTROL__testbuf_en_R 11
#define ADC0_ANALOG_CONTROL__testbuf_en 11
#define ADC0_ANALOG_CONTROL__testbuf_en_WIDTH 1
#define ADC0_ANALOG_CONTROL__testbuf_en_RESETVALUE 0x0
#define ADC0_ANALOG_CONTROL__adc_pd_L 10
#define ADC0_ANALOG_CONTROL__adc_pd_R 10
#define ADC0_ANALOG_CONTROL__adc_pd 10
#define ADC0_ANALOG_CONTROL__adc_pd_WIDTH 1
#define ADC0_ANALOG_CONTROL__adc_pd_RESETVALUE 0x1
#define ADC0_ANALOG_CONTROL__extclk_en_L 9
#define ADC0_ANALOG_CONTROL__extclk_en_R 9
#define ADC0_ANALOG_CONTROL__extclk_en 9
#define ADC0_ANALOG_CONTROL__extclk_en_WIDTH 1
#define ADC0_ANALOG_CONTROL__extclk_en_RESETVALUE 0x0
#define ADC0_ANALOG_CONTROL__comp_en_L 8
#define ADC0_ANALOG_CONTROL__comp_en_R 8
#define ADC0_ANALOG_CONTROL__comp_en 8
#define ADC0_ANALOG_CONTROL__comp_en_WIDTH 1
#define ADC0_ANALOG_CONTROL__comp_en_RESETVALUE 0x1
#define ADC0_ANALOG_CONTROL__cmpctrl_L 7
#define ADC0_ANALOG_CONTROL__cmpctrl_R 6
#define ADC0_ANALOG_CONTROL__cmpctrl_WIDTH 2
#define ADC0_ANALOG_CONTROL__cmpctrl_RESETVALUE 0x2
#define ADC0_ANALOG_CONTROL__bufctrl_L 5
#define ADC0_ANALOG_CONTROL__bufctrl_R 4
#define ADC0_ANALOG_CONTROL__bufctrl_WIDTH 2
#define ADC0_ANALOG_CONTROL__bufctrl_RESETVALUE 0x2
#define ADC0_ANALOG_CONTROL__buf_vout_ctrl_L 3
#define ADC0_ANALOG_CONTROL__buf_vout_ctrl_R 2
#define ADC0_ANALOG_CONTROL__buf_vout_ctrl_WIDTH 2
#define ADC0_ANALOG_CONTROL__buf_vout_ctrl_RESETVALUE 0x2
#define ADC0_ANALOG_CONTROL__bg_buf_en_L 1
#define ADC0_ANALOG_CONTROL__bg_buf_en_R 1
#define ADC0_ANALOG_CONTROL__bg_buf_en 1
#define ADC0_ANALOG_CONTROL__bg_buf_en_WIDTH 1
#define ADC0_ANALOG_CONTROL__bg_buf_en_RESETVALUE 0x1
#define ADC0_ANALOG_CONTROL__adc_digin_en_L 0
#define ADC0_ANALOG_CONTROL__adc_digin_en_R 0
#define ADC0_ANALOG_CONTROL__adc_digin_en 0
#define ADC0_ANALOG_CONTROL__adc_digin_en_WIDTH 1
#define ADC0_ANALOG_CONTROL__adc_digin_en_RESETVALUE 0x0
#define ADC0_ANALOG_CONTROL__RESERVED_L 31
#define ADC0_ANALOG_CONTROL__RESERVED_R 16
#define ADC0_ANALOG_CONTROL_WIDTH 16
#define ADC0_ANALOG_CONTROL__WIDTH 16
#define ADC0_ANALOG_CONTROL_ALL_L 15
#define ADC0_ANALOG_CONTROL_ALL_R 0
#define ADC0_ANALOG_CONTROL__ALL_L 15
#define ADC0_ANALOG_CONTROL__ALL_R 0
#define ADC0_ANALOG_CONTROL_DATAMASK 0x0000ffff
#define ADC0_ANALOG_CONTROL_RESETVALUE 0x5aa
#define ADC1_CHANNEL0_CNTRL1 0x440c0080
#define ADC1_CHANNEL0_CNTRL1_BASE 0x080
#define ADC1_CHANNEL0_CNTRL1_OFFSET 0x440c0080
#define ADC1_CHANNEL0_CNTRL1__dma_en_L 11
#define ADC1_CHANNEL0_CNTRL1__dma_en_R 11
#define ADC1_CHANNEL0_CNTRL1__dma_en 11
#define ADC1_CHANNEL0_CNTRL1__dma_en_WIDTH 1
#define ADC1_CHANNEL0_CNTRL1__dma_en_RESETVALUE 0x0
#define ADC1_CHANNEL0_CNTRL1__channel_rounds_L 7
#define ADC1_CHANNEL0_CNTRL1__channel_rounds_R 2
#define ADC1_CHANNEL0_CNTRL1__channel_rounds_WIDTH 6
#define ADC1_CHANNEL0_CNTRL1__channel_rounds_RESETVALUE 0x0
#define ADC1_CHANNEL0_CNTRL1__channel_mode_L 1
#define ADC1_CHANNEL0_CNTRL1__channel_mode_R 1
#define ADC1_CHANNEL0_CNTRL1__channel_mode 1
#define ADC1_CHANNEL0_CNTRL1__channel_mode_WIDTH 1
#define ADC1_CHANNEL0_CNTRL1__channel_mode_RESETVALUE 0x0
#define ADC1_CHANNEL0_CNTRL1__channel_enable_L 0
#define ADC1_CHANNEL0_CNTRL1__channel_enable_R 0
#define ADC1_CHANNEL0_CNTRL1__channel_enable 0
#define ADC1_CHANNEL0_CNTRL1__channel_enable_WIDTH 1
#define ADC1_CHANNEL0_CNTRL1__channel_enable_RESETVALUE 0x0
#define ADC1_CHANNEL0_CNTRL1__RESERVED_L 31
#define ADC1_CHANNEL0_CNTRL1__RESERVED_R 12
#define ADC1_CHANNEL0_CNTRL1_WIDTH 12
#define ADC1_CHANNEL0_CNTRL1__WIDTH 12
#define ADC1_CHANNEL0_CNTRL1_ALL_L 11
#define ADC1_CHANNEL0_CNTRL1_ALL_R 0
#define ADC1_CHANNEL0_CNTRL1__ALL_L 11
#define ADC1_CHANNEL0_CNTRL1__ALL_R 0
#define ADC1_CHANNEL0_CNTRL1_DATAMASK 0x000008ff
#define ADC1_CHANNEL0_CNTRL1_RESETVALUE 0x0
#define ADC1_CHANNEL0_CNTRL2 0x440c0084
#define ADC1_CHANNEL0_CNTRL2_BASE 0x084
#define ADC1_CHANNEL0_CNTRL2_OFFSET 0x440c0084
#define ADC1_CHANNEL0_CNTRL2__dma_burst_size_L 9
#define ADC1_CHANNEL0_CNTRL2__dma_burst_size_R 8
#define ADC1_CHANNEL0_CNTRL2__dma_burst_size_WIDTH 2
#define ADC1_CHANNEL0_CNTRL2__dma_burst_size_RESETVALUE 0x0
#define ADC1_CHANNEL0_CNTRL2__watermark_L 5
#define ADC1_CHANNEL0_CNTRL2__watermark_R 0
#define ADC1_CHANNEL0_CNTRL2__watermark_WIDTH 6
#define ADC1_CHANNEL0_CNTRL2__watermark_RESETVALUE 0xf
#define ADC1_CHANNEL0_CNTRL2__RESERVED_L 31
#define ADC1_CHANNEL0_CNTRL2__RESERVED_R 10
#define ADC1_CHANNEL0_CNTRL2_WIDTH 10
#define ADC1_CHANNEL0_CNTRL2__WIDTH 10
#define ADC1_CHANNEL0_CNTRL2_ALL_L 9
#define ADC1_CHANNEL0_CNTRL2_ALL_R 0
#define ADC1_CHANNEL0_CNTRL2__ALL_L 9
#define ADC1_CHANNEL0_CNTRL2__ALL_R 0
#define ADC1_CHANNEL0_CNTRL2_DATAMASK 0x0000033f
#define ADC1_CHANNEL0_CNTRL2_RESETVALUE 0xf
#define ADC1_CHANNEL0_STATUS 0x440c0088
#define ADC1_CHANNEL0_STATUS_BASE 0x088
#define ADC1_CHANNEL0_STATUS_OFFSET 0x440c0088
#define ADC1_CHANNEL0_STATUS__total_enteries_L 16
#define ADC1_CHANNEL0_STATUS__total_enteries_R 9
#define ADC1_CHANNEL0_STATUS__total_enteries_WIDTH 8
#define ADC1_CHANNEL0_STATUS__total_enteries_RESETVALUE 0x40
#define ADC1_CHANNEL0_STATUS__valid_enteries_L 8
#define ADC1_CHANNEL0_STATUS__valid_enteries_R 1
#define ADC1_CHANNEL0_STATUS__valid_enteries_WIDTH 8
#define ADC1_CHANNEL0_STATUS__valid_enteries_RESETVALUE 0x00
#define ADC1_CHANNEL0_STATUS__data_lost_L 0
#define ADC1_CHANNEL0_STATUS__data_lost_R 0
#define ADC1_CHANNEL0_STATUS__data_lost 0
#define ADC1_CHANNEL0_STATUS__data_lost_WIDTH 1
#define ADC1_CHANNEL0_STATUS__data_lost_RESETVALUE 0x0
#define ADC1_CHANNEL0_STATUS__RESERVED_L 31
#define ADC1_CHANNEL0_STATUS__RESERVED_R 17
#define ADC1_CHANNEL0_STATUS_WIDTH 17
#define ADC1_CHANNEL0_STATUS__WIDTH 17
#define ADC1_CHANNEL0_STATUS_ALL_L 16
#define ADC1_CHANNEL0_STATUS_ALL_R 0
#define ADC1_CHANNEL0_STATUS__ALL_L 16
#define ADC1_CHANNEL0_STATUS__ALL_R 0
#define ADC1_CHANNEL0_STATUS_DATAMASK 0x0001ffff
#define ADC1_CHANNEL0_STATUS_RESETVALUE 0x8000
#define ADC1_CHANNEL0_INTERRUPT_STATUS 0x440c008c
#define ADC1_CHANNEL0_INTERRUPT_STATUS_BASE 0x08c
#define ADC1_CHANNEL0_INTERRUPT_STATUS_OFFSET 0x440c008c
#define ADC1_CHANNEL0_INTERRUPT_STATUS__empty_intr_L 2
#define ADC1_CHANNEL0_INTERRUPT_STATUS__empty_intr_R 2
#define ADC1_CHANNEL0_INTERRUPT_STATUS__empty_intr 2
#define ADC1_CHANNEL0_INTERRUPT_STATUS__empty_intr_WIDTH 1
#define ADC1_CHANNEL0_INTERRUPT_STATUS__empty_intr_RESETVALUE 0x1
#define ADC1_CHANNEL0_INTERRUPT_STATUS__full_intr_L 1
#define ADC1_CHANNEL0_INTERRUPT_STATUS__full_intr_R 1
#define ADC1_CHANNEL0_INTERRUPT_STATUS__full_intr 1
#define ADC1_CHANNEL0_INTERRUPT_STATUS__full_intr_WIDTH 1
#define ADC1_CHANNEL0_INTERRUPT_STATUS__full_intr_RESETVALUE 0x0
#define ADC1_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr_L 0
#define ADC1_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr_R 0
#define ADC1_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr 0
#define ADC1_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr_WIDTH 1
#define ADC1_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr_RESETVALUE 0x0
#define ADC1_CHANNEL0_INTERRUPT_STATUS__RESERVED_L 31
#define ADC1_CHANNEL0_INTERRUPT_STATUS__RESERVED_R 3
#define ADC1_CHANNEL0_INTERRUPT_STATUS_WIDTH 3
#define ADC1_CHANNEL0_INTERRUPT_STATUS__WIDTH 3
#define ADC1_CHANNEL0_INTERRUPT_STATUS_ALL_L 2
#define ADC1_CHANNEL0_INTERRUPT_STATUS_ALL_R 0
#define ADC1_CHANNEL0_INTERRUPT_STATUS__ALL_L 2
#define ADC1_CHANNEL0_INTERRUPT_STATUS__ALL_R 0
#define ADC1_CHANNEL0_INTERRUPT_STATUS_DATAMASK 0x00000007
#define ADC1_CHANNEL0_INTERRUPT_STATUS_RESETVALUE 0x4
#define ADC1_CHANNEL0_INTERRUPT_MASK 0x440c0090
#define ADC1_CHANNEL0_INTERRUPT_MASK_BASE 0x090
#define ADC1_CHANNEL0_INTERRUPT_MASK_OFFSET 0x440c0090
#define ADC1_CHANNEL0_INTERRUPT_MASK__empty_intr_mask_L 2
#define ADC1_CHANNEL0_INTERRUPT_MASK__empty_intr_mask_R 2
#define ADC1_CHANNEL0_INTERRUPT_MASK__empty_intr_mask 2
#define ADC1_CHANNEL0_INTERRUPT_MASK__empty_intr_mask_WIDTH 1
#define ADC1_CHANNEL0_INTERRUPT_MASK__empty_intr_mask_RESETVALUE 0x0
#define ADC1_CHANNEL0_INTERRUPT_MASK__full_intr_mask_L 1
#define ADC1_CHANNEL0_INTERRUPT_MASK__full_intr_mask_R 1
#define ADC1_CHANNEL0_INTERRUPT_MASK__full_intr_mask 1
#define ADC1_CHANNEL0_INTERRUPT_MASK__full_intr_mask_WIDTH 1
#define ADC1_CHANNEL0_INTERRUPT_MASK__full_intr_mask_RESETVALUE 0x0
#define ADC1_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask_L 0
#define ADC1_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask_R 0
#define ADC1_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask 0
#define ADC1_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask_WIDTH 1
#define ADC1_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask_RESETVALUE 0x0
#define ADC1_CHANNEL0_INTERRUPT_MASK__RESERVED_L 31
#define ADC1_CHANNEL0_INTERRUPT_MASK__RESERVED_R 3
#define ADC1_CHANNEL0_INTERRUPT_MASK_WIDTH 3
#define ADC1_CHANNEL0_INTERRUPT_MASK__WIDTH 3
#define ADC1_CHANNEL0_INTERRUPT_MASK_ALL_L 2
#define ADC1_CHANNEL0_INTERRUPT_MASK_ALL_R 0
#define ADC1_CHANNEL0_INTERRUPT_MASK__ALL_L 2
#define ADC1_CHANNEL0_INTERRUPT_MASK__ALL_R 0
#define ADC1_CHANNEL0_INTERRUPT_MASK_DATAMASK 0x00000007
#define ADC1_CHANNEL0_INTERRUPT_MASK_RESETVALUE 0x0
#define ADC1_CHANNEL0_DATA 0x440c0094
#define ADC1_CHANNEL0_DATA_BASE 0x094
#define ADC1_CHANNEL0_DATA_OFFSET 0x440c0094
#define ADC1_CHANNEL0_DATA__Data_L 31
#define ADC1_CHANNEL0_DATA__Data_R 0
#define ADC1_CHANNEL0_DATA__Data_WIDTH 32
#define ADC1_CHANNEL0_DATA__Data_RESETVALUE 0x00000000
#define ADC1_CHANNEL0_DATA_WIDTH 32
#define ADC1_CHANNEL0_DATA__WIDTH 32
#define ADC1_CHANNEL0_DATA_ALL_L 31
#define ADC1_CHANNEL0_DATA_ALL_R 0
#define ADC1_CHANNEL0_DATA__ALL_L 31
#define ADC1_CHANNEL0_DATA__ALL_R 0
#define ADC1_CHANNEL0_DATA_DATAMASK 0xffffffff
#define ADC1_CHANNEL0_DATA_RESETVALUE 0x0
#define ADC1_CHANNEL1_CNTRL1 0x440c00a0
#define ADC1_CHANNEL1_CNTRL1_BASE 0x0a0
#define ADC1_CHANNEL1_CNTRL1_OFFSET 0x440c00a0
#define ADC1_CHANNEL1_CNTRL1__dma_en_L 11
#define ADC1_CHANNEL1_CNTRL1__dma_en_R 11
#define ADC1_CHANNEL1_CNTRL1__dma_en 11
#define ADC1_CHANNEL1_CNTRL1__dma_en_WIDTH 1
#define ADC1_CHANNEL1_CNTRL1__dma_en_RESETVALUE 0x0
#define ADC1_CHANNEL1_CNTRL1__channel_rounds_L 7
#define ADC1_CHANNEL1_CNTRL1__channel_rounds_R 2
#define ADC1_CHANNEL1_CNTRL1__channel_rounds_WIDTH 6
#define ADC1_CHANNEL1_CNTRL1__channel_rounds_RESETVALUE 0x0
#define ADC1_CHANNEL1_CNTRL1__channel_mode_L 1
#define ADC1_CHANNEL1_CNTRL1__channel_mode_R 1
#define ADC1_CHANNEL1_CNTRL1__channel_mode 1
#define ADC1_CHANNEL1_CNTRL1__channel_mode_WIDTH 1
#define ADC1_CHANNEL1_CNTRL1__channel_mode_RESETVALUE 0x0
#define ADC1_CHANNEL1_CNTRL1__channel_enable_L 0
#define ADC1_CHANNEL1_CNTRL1__channel_enable_R 0
#define ADC1_CHANNEL1_CNTRL1__channel_enable 0
#define ADC1_CHANNEL1_CNTRL1__channel_enable_WIDTH 1
#define ADC1_CHANNEL1_CNTRL1__channel_enable_RESETVALUE 0x0
#define ADC1_CHANNEL1_CNTRL1__RESERVED_L 31
#define ADC1_CHANNEL1_CNTRL1__RESERVED_R 12
#define ADC1_CHANNEL1_CNTRL1_WIDTH 12
#define ADC1_CHANNEL1_CNTRL1__WIDTH 12
#define ADC1_CHANNEL1_CNTRL1_ALL_L 11
#define ADC1_CHANNEL1_CNTRL1_ALL_R 0
#define ADC1_CHANNEL1_CNTRL1__ALL_L 11
#define ADC1_CHANNEL1_CNTRL1__ALL_R 0
#define ADC1_CHANNEL1_CNTRL1_DATAMASK 0x000008ff
#define ADC1_CHANNEL1_CNTRL1_RESETVALUE 0x0
#define ADC1_CHANNEL1_CNTRL2 0x440c00a4
#define ADC1_CHANNEL1_CNTRL2_BASE 0x0a4
#define ADC1_CHANNEL1_CNTRL2_OFFSET 0x440c00a4
#define ADC1_CHANNEL1_CNTRL2__dma_burst_size_L 9
#define ADC1_CHANNEL1_CNTRL2__dma_burst_size_R 8
#define ADC1_CHANNEL1_CNTRL2__dma_burst_size_WIDTH 2
#define ADC1_CHANNEL1_CNTRL2__dma_burst_size_RESETVALUE 0x0
#define ADC1_CHANNEL1_CNTRL2__watermark_L 5
#define ADC1_CHANNEL1_CNTRL2__watermark_R 0
#define ADC1_CHANNEL1_CNTRL2__watermark_WIDTH 6
#define ADC1_CHANNEL1_CNTRL2__watermark_RESETVALUE 0xf
#define ADC1_CHANNEL1_CNTRL2__RESERVED_L 31
#define ADC1_CHANNEL1_CNTRL2__RESERVED_R 10
#define ADC1_CHANNEL1_CNTRL2_WIDTH 10
#define ADC1_CHANNEL1_CNTRL2__WIDTH 10
#define ADC1_CHANNEL1_CNTRL2_ALL_L 9
#define ADC1_CHANNEL1_CNTRL2_ALL_R 0
#define ADC1_CHANNEL1_CNTRL2__ALL_L 9
#define ADC1_CHANNEL1_CNTRL2__ALL_R 0
#define ADC1_CHANNEL1_CNTRL2_DATAMASK 0x0000033f
#define ADC1_CHANNEL1_CNTRL2_RESETVALUE 0xf
#define ADC1_CHANNEL1_STATUS 0x440c00a8
#define ADC1_CHANNEL1_STATUS_BASE 0x0a8
#define ADC1_CHANNEL1_STATUS_OFFSET 0x440c00a8
#define ADC1_CHANNEL1_STATUS__total_enteries_L 16
#define ADC1_CHANNEL1_STATUS__total_enteries_R 9
#define ADC1_CHANNEL1_STATUS__total_enteries_WIDTH 8
#define ADC1_CHANNEL1_STATUS__total_enteries_RESETVALUE 0x40
#define ADC1_CHANNEL1_STATUS__valid_enteries_L 8
#define ADC1_CHANNEL1_STATUS__valid_enteries_R 1
#define ADC1_CHANNEL1_STATUS__valid_enteries_WIDTH 8
#define ADC1_CHANNEL1_STATUS__valid_enteries_RESETVALUE 0x00
#define ADC1_CHANNEL1_STATUS__data_lost_L 0
#define ADC1_CHANNEL1_STATUS__data_lost_R 0
#define ADC1_CHANNEL1_STATUS__data_lost 0
#define ADC1_CHANNEL1_STATUS__data_lost_WIDTH 1
#define ADC1_CHANNEL1_STATUS__data_lost_RESETVALUE 0x0
#define ADC1_CHANNEL1_STATUS__RESERVED_L 31
#define ADC1_CHANNEL1_STATUS__RESERVED_R 17
#define ADC1_CHANNEL1_STATUS_WIDTH 17
#define ADC1_CHANNEL1_STATUS__WIDTH 17
#define ADC1_CHANNEL1_STATUS_ALL_L 16
#define ADC1_CHANNEL1_STATUS_ALL_R 0
#define ADC1_CHANNEL1_STATUS__ALL_L 16
#define ADC1_CHANNEL1_STATUS__ALL_R 0
#define ADC1_CHANNEL1_STATUS_DATAMASK 0x0001ffff
#define ADC1_CHANNEL1_STATUS_RESETVALUE 0x8000
#define ADC1_CHANNEL1_INTERRUPT_STATUS 0x440c00ac
#define ADC1_CHANNEL1_INTERRUPT_STATUS_BASE 0x0ac
#define ADC1_CHANNEL1_INTERRUPT_STATUS_OFFSET 0x440c00ac
#define ADC1_CHANNEL1_INTERRUPT_STATUS__empty_intr_L 2
#define ADC1_CHANNEL1_INTERRUPT_STATUS__empty_intr_R 2
#define ADC1_CHANNEL1_INTERRUPT_STATUS__empty_intr 2
#define ADC1_CHANNEL1_INTERRUPT_STATUS__empty_intr_WIDTH 1
#define ADC1_CHANNEL1_INTERRUPT_STATUS__empty_intr_RESETVALUE 0x1
#define ADC1_CHANNEL1_INTERRUPT_STATUS__full_intr_L 1
#define ADC1_CHANNEL1_INTERRUPT_STATUS__full_intr_R 1
#define ADC1_CHANNEL1_INTERRUPT_STATUS__full_intr 1
#define ADC1_CHANNEL1_INTERRUPT_STATUS__full_intr_WIDTH 1
#define ADC1_CHANNEL1_INTERRUPT_STATUS__full_intr_RESETVALUE 0x0
#define ADC1_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr_L 0
#define ADC1_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr_R 0
#define ADC1_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr 0
#define ADC1_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr_WIDTH 1
#define ADC1_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr_RESETVALUE 0x0
#define ADC1_CHANNEL1_INTERRUPT_STATUS__RESERVED_L 31
#define ADC1_CHANNEL1_INTERRUPT_STATUS__RESERVED_R 3
#define ADC1_CHANNEL1_INTERRUPT_STATUS_WIDTH 3
#define ADC1_CHANNEL1_INTERRUPT_STATUS__WIDTH 3
#define ADC1_CHANNEL1_INTERRUPT_STATUS_ALL_L 2
#define ADC1_CHANNEL1_INTERRUPT_STATUS_ALL_R 0
#define ADC1_CHANNEL1_INTERRUPT_STATUS__ALL_L 2
#define ADC1_CHANNEL1_INTERRUPT_STATUS__ALL_R 0
#define ADC1_CHANNEL1_INTERRUPT_STATUS_DATAMASK 0x00000007
#define ADC1_CHANNEL1_INTERRUPT_STATUS_RESETVALUE 0x4
#define ADC1_CHANNEL1_INTERRUPT_MASK 0x440c00b0
#define ADC1_CHANNEL1_INTERRUPT_MASK_BASE 0x0b0
#define ADC1_CHANNEL1_INTERRUPT_MASK_OFFSET 0x440c00b0
#define ADC1_CHANNEL1_INTERRUPT_MASK__empty_intr_mask_L 2
#define ADC1_CHANNEL1_INTERRUPT_MASK__empty_intr_mask_R 2
#define ADC1_CHANNEL1_INTERRUPT_MASK__empty_intr_mask 2
#define ADC1_CHANNEL1_INTERRUPT_MASK__empty_intr_mask_WIDTH 1
#define ADC1_CHANNEL1_INTERRUPT_MASK__empty_intr_mask_RESETVALUE 0x0
#define ADC1_CHANNEL1_INTERRUPT_MASK__full_intr_mask_L 1
#define ADC1_CHANNEL1_INTERRUPT_MASK__full_intr_mask_R 1
#define ADC1_CHANNEL1_INTERRUPT_MASK__full_intr_mask 1
#define ADC1_CHANNEL1_INTERRUPT_MASK__full_intr_mask_WIDTH 1
#define ADC1_CHANNEL1_INTERRUPT_MASK__full_intr_mask_RESETVALUE 0x0
#define ADC1_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask_L 0
#define ADC1_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask_R 0
#define ADC1_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask 0
#define ADC1_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask_WIDTH 1
#define ADC1_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask_RESETVALUE 0x0
#define ADC1_CHANNEL1_INTERRUPT_MASK__RESERVED_L 31
#define ADC1_CHANNEL1_INTERRUPT_MASK__RESERVED_R 3
#define ADC1_CHANNEL1_INTERRUPT_MASK_WIDTH 3
#define ADC1_CHANNEL1_INTERRUPT_MASK__WIDTH 3
#define ADC1_CHANNEL1_INTERRUPT_MASK_ALL_L 2
#define ADC1_CHANNEL1_INTERRUPT_MASK_ALL_R 0
#define ADC1_CHANNEL1_INTERRUPT_MASK__ALL_L 2
#define ADC1_CHANNEL1_INTERRUPT_MASK__ALL_R 0
#define ADC1_CHANNEL1_INTERRUPT_MASK_DATAMASK 0x00000007
#define ADC1_CHANNEL1_INTERRUPT_MASK_RESETVALUE 0x0
#define ADC1_CHANNEL1_DATA 0x440c00b4
#define ADC1_CHANNEL1_DATA_BASE 0x0b4
#define ADC1_CHANNEL1_DATA_OFFSET 0x440c00b4
#define ADC1_CHANNEL1_DATA__Data_L 31
#define ADC1_CHANNEL1_DATA__Data_R 0
#define ADC1_CHANNEL1_DATA__Data_WIDTH 32
#define ADC1_CHANNEL1_DATA__Data_RESETVALUE 0x00000000
#define ADC1_CHANNEL1_DATA_WIDTH 32
#define ADC1_CHANNEL1_DATA__WIDTH 32
#define ADC1_CHANNEL1_DATA_ALL_L 31
#define ADC1_CHANNEL1_DATA_ALL_R 0
#define ADC1_CHANNEL1_DATA__ALL_L 31
#define ADC1_CHANNEL1_DATA__ALL_R 0
#define ADC1_CHANNEL1_DATA_DATAMASK 0xffffffff
#define ADC1_CHANNEL1_DATA_RESETVALUE 0x0
#define ADC1_ANALOG_CONTROL 0x440c00c0
#define ADC1_ANALOG_CONTROL_BASE 0x0c0
#define ADC1_ANALOG_CONTROL_OFFSET 0x440c00c0
#define ADC1_ANALOG_CONTROL__data_rate_L 15
#define ADC1_ANALOG_CONTROL__data_rate_R 13
#define ADC1_ANALOG_CONTROL__data_rate_WIDTH 3
#define ADC1_ANALOG_CONTROL__data_rate_RESETVALUE 0x0
#define ADC1_ANALOG_CONTROL__logic_resetb_L 12
#define ADC1_ANALOG_CONTROL__logic_resetb_R 12
#define ADC1_ANALOG_CONTROL__logic_resetb 12
#define ADC1_ANALOG_CONTROL__logic_resetb_WIDTH 1
#define ADC1_ANALOG_CONTROL__logic_resetb_RESETVALUE 0x0
#define ADC1_ANALOG_CONTROL__testbuf_en_L 11
#define ADC1_ANALOG_CONTROL__testbuf_en_R 11
#define ADC1_ANALOG_CONTROL__testbuf_en 11
#define ADC1_ANALOG_CONTROL__testbuf_en_WIDTH 1
#define ADC1_ANALOG_CONTROL__testbuf_en_RESETVALUE 0x0
#define ADC1_ANALOG_CONTROL__adc_pd_L 10
#define ADC1_ANALOG_CONTROL__adc_pd_R 10
#define ADC1_ANALOG_CONTROL__adc_pd 10
#define ADC1_ANALOG_CONTROL__adc_pd_WIDTH 1
#define ADC1_ANALOG_CONTROL__adc_pd_RESETVALUE 0x1
#define ADC1_ANALOG_CONTROL__extclk_en_L 9
#define ADC1_ANALOG_CONTROL__extclk_en_R 9
#define ADC1_ANALOG_CONTROL__extclk_en 9
#define ADC1_ANALOG_CONTROL__extclk_en_WIDTH 1
#define ADC1_ANALOG_CONTROL__extclk_en_RESETVALUE 0x0
#define ADC1_ANALOG_CONTROL__comp_en_L 8
#define ADC1_ANALOG_CONTROL__comp_en_R 8
#define ADC1_ANALOG_CONTROL__comp_en 8
#define ADC1_ANALOG_CONTROL__comp_en_WIDTH 1
#define ADC1_ANALOG_CONTROL__comp_en_RESETVALUE 0x1
#define ADC1_ANALOG_CONTROL__cmpctrl_L 7
#define ADC1_ANALOG_CONTROL__cmpctrl_R 6
#define ADC1_ANALOG_CONTROL__cmpctrl_WIDTH 2
#define ADC1_ANALOG_CONTROL__cmpctrl_RESETVALUE 0x2
#define ADC1_ANALOG_CONTROL__bufctrl_L 5
#define ADC1_ANALOG_CONTROL__bufctrl_R 4
#define ADC1_ANALOG_CONTROL__bufctrl_WIDTH 2
#define ADC1_ANALOG_CONTROL__bufctrl_RESETVALUE 0x2
#define ADC1_ANALOG_CONTROL__buf_vout_ctrl_L 3
#define ADC1_ANALOG_CONTROL__buf_vout_ctrl_R 2
#define ADC1_ANALOG_CONTROL__buf_vout_ctrl_WIDTH 2
#define ADC1_ANALOG_CONTROL__buf_vout_ctrl_RESETVALUE 0x2
#define ADC1_ANALOG_CONTROL__bg_buf_en_L 1
#define ADC1_ANALOG_CONTROL__bg_buf_en_R 1
#define ADC1_ANALOG_CONTROL__bg_buf_en 1
#define ADC1_ANALOG_CONTROL__bg_buf_en_WIDTH 1
#define ADC1_ANALOG_CONTROL__bg_buf_en_RESETVALUE 0x1
#define ADC1_ANALOG_CONTROL__adc_digin_en_L 0
#define ADC1_ANALOG_CONTROL__adc_digin_en_R 0
#define ADC1_ANALOG_CONTROL__adc_digin_en 0
#define ADC1_ANALOG_CONTROL__adc_digin_en_WIDTH 1
#define ADC1_ANALOG_CONTROL__adc_digin_en_RESETVALUE 0x0
#define ADC1_ANALOG_CONTROL__RESERVED_L 31
#define ADC1_ANALOG_CONTROL__RESERVED_R 16
#define ADC1_ANALOG_CONTROL_WIDTH 16
#define ADC1_ANALOG_CONTROL__WIDTH 16
#define ADC1_ANALOG_CONTROL_ALL_L 15
#define ADC1_ANALOG_CONTROL_ALL_R 0
#define ADC1_ANALOG_CONTROL__ALL_L 15
#define ADC1_ANALOG_CONTROL__ALL_R 0
#define ADC1_ANALOG_CONTROL_DATAMASK 0x0000ffff
#define ADC1_ANALOG_CONTROL_RESETVALUE 0x5aa
#define ADC2_CHANNEL0_CNTRL1 0x440c0100
#define ADC2_CHANNEL0_CNTRL1_BASE 0x100
#define ADC2_CHANNEL0_CNTRL1_OFFSET 0x440c0100
#define ADC2_CHANNEL0_CNTRL1__dma_en_L 11
#define ADC2_CHANNEL0_CNTRL1__dma_en_R 11
#define ADC2_CHANNEL0_CNTRL1__dma_en 11
#define ADC2_CHANNEL0_CNTRL1__dma_en_WIDTH 1
#define ADC2_CHANNEL0_CNTRL1__dma_en_RESETVALUE 0x0
#define ADC2_CHANNEL0_CNTRL1__channel_rounds_L 7
#define ADC2_CHANNEL0_CNTRL1__channel_rounds_R 2
#define ADC2_CHANNEL0_CNTRL1__channel_rounds_WIDTH 6
#define ADC2_CHANNEL0_CNTRL1__channel_rounds_RESETVALUE 0x0
#define ADC2_CHANNEL0_CNTRL1__channel_mode_L 1
#define ADC2_CHANNEL0_CNTRL1__channel_mode_R 1
#define ADC2_CHANNEL0_CNTRL1__channel_mode 1
#define ADC2_CHANNEL0_CNTRL1__channel_mode_WIDTH 1
#define ADC2_CHANNEL0_CNTRL1__channel_mode_RESETVALUE 0x0
#define ADC2_CHANNEL0_CNTRL1__channel_enable_L 0
#define ADC2_CHANNEL0_CNTRL1__channel_enable_R 0
#define ADC2_CHANNEL0_CNTRL1__channel_enable 0
#define ADC2_CHANNEL0_CNTRL1__channel_enable_WIDTH 1
#define ADC2_CHANNEL0_CNTRL1__channel_enable_RESETVALUE 0x0
#define ADC2_CHANNEL0_CNTRL1__RESERVED_L 31
#define ADC2_CHANNEL0_CNTRL1__RESERVED_R 12
#define ADC2_CHANNEL0_CNTRL1_WIDTH 12
#define ADC2_CHANNEL0_CNTRL1__WIDTH 12
#define ADC2_CHANNEL0_CNTRL1_ALL_L 11
#define ADC2_CHANNEL0_CNTRL1_ALL_R 0
#define ADC2_CHANNEL0_CNTRL1__ALL_L 11
#define ADC2_CHANNEL0_CNTRL1__ALL_R 0
#define ADC2_CHANNEL0_CNTRL1_DATAMASK 0x000008ff
#define ADC2_CHANNEL0_CNTRL1_RESETVALUE 0x0
#define ADC2_CHANNEL0_CNTRL2 0x440c0104
#define ADC2_CHANNEL0_CNTRL2_BASE 0x104
#define ADC2_CHANNEL0_CNTRL2_OFFSET 0x440c0104
#define ADC2_CHANNEL0_CNTRL2__dma_burst_size_L 9
#define ADC2_CHANNEL0_CNTRL2__dma_burst_size_R 8
#define ADC2_CHANNEL0_CNTRL2__dma_burst_size_WIDTH 2
#define ADC2_CHANNEL0_CNTRL2__dma_burst_size_RESETVALUE 0x0
#define ADC2_CHANNEL0_CNTRL2__watermark_L 5
#define ADC2_CHANNEL0_CNTRL2__watermark_R 0
#define ADC2_CHANNEL0_CNTRL2__watermark_WIDTH 6
#define ADC2_CHANNEL0_CNTRL2__watermark_RESETVALUE 0xf
#define ADC2_CHANNEL0_CNTRL2__RESERVED_L 31
#define ADC2_CHANNEL0_CNTRL2__RESERVED_R 10
#define ADC2_CHANNEL0_CNTRL2_WIDTH 10
#define ADC2_CHANNEL0_CNTRL2__WIDTH 10
#define ADC2_CHANNEL0_CNTRL2_ALL_L 9
#define ADC2_CHANNEL0_CNTRL2_ALL_R 0
#define ADC2_CHANNEL0_CNTRL2__ALL_L 9
#define ADC2_CHANNEL0_CNTRL2__ALL_R 0
#define ADC2_CHANNEL0_CNTRL2_DATAMASK 0x0000033f
#define ADC2_CHANNEL0_CNTRL2_RESETVALUE 0xf
#define ADC2_CHANNEL0_STATUS 0x440c0108
#define ADC2_CHANNEL0_STATUS_BASE 0x108
#define ADC2_CHANNEL0_STATUS_OFFSET 0x440c0108
#define ADC2_CHANNEL0_STATUS__total_enteries_L 16
#define ADC2_CHANNEL0_STATUS__total_enteries_R 9
#define ADC2_CHANNEL0_STATUS__total_enteries_WIDTH 8
#define ADC2_CHANNEL0_STATUS__total_enteries_RESETVALUE 0x40
#define ADC2_CHANNEL0_STATUS__valid_enteries_L 8
#define ADC2_CHANNEL0_STATUS__valid_enteries_R 1
#define ADC2_CHANNEL0_STATUS__valid_enteries_WIDTH 8
#define ADC2_CHANNEL0_STATUS__valid_enteries_RESETVALUE 0x00
#define ADC2_CHANNEL0_STATUS__data_lost_L 0
#define ADC2_CHANNEL0_STATUS__data_lost_R 0
#define ADC2_CHANNEL0_STATUS__data_lost 0
#define ADC2_CHANNEL0_STATUS__data_lost_WIDTH 1
#define ADC2_CHANNEL0_STATUS__data_lost_RESETVALUE 0x0
#define ADC2_CHANNEL0_STATUS__RESERVED_L 31
#define ADC2_CHANNEL0_STATUS__RESERVED_R 17
#define ADC2_CHANNEL0_STATUS_WIDTH 17
#define ADC2_CHANNEL0_STATUS__WIDTH 17
#define ADC2_CHANNEL0_STATUS_ALL_L 16
#define ADC2_CHANNEL0_STATUS_ALL_R 0
#define ADC2_CHANNEL0_STATUS__ALL_L 16
#define ADC2_CHANNEL0_STATUS__ALL_R 0
#define ADC2_CHANNEL0_STATUS_DATAMASK 0x0001ffff
#define ADC2_CHANNEL0_STATUS_RESETVALUE 0x8000
#define ADC2_CHANNEL0_INTERRUPT_STATUS 0x440c010c
#define ADC2_CHANNEL0_INTERRUPT_STATUS_BASE 0x10c
#define ADC2_CHANNEL0_INTERRUPT_STATUS_OFFSET 0x440c010c
#define ADC2_CHANNEL0_INTERRUPT_STATUS__empty_intr_L 2
#define ADC2_CHANNEL0_INTERRUPT_STATUS__empty_intr_R 2
#define ADC2_CHANNEL0_INTERRUPT_STATUS__empty_intr 2
#define ADC2_CHANNEL0_INTERRUPT_STATUS__empty_intr_WIDTH 1
#define ADC2_CHANNEL0_INTERRUPT_STATUS__empty_intr_RESETVALUE 0x1
#define ADC2_CHANNEL0_INTERRUPT_STATUS__full_intr_L 1
#define ADC2_CHANNEL0_INTERRUPT_STATUS__full_intr_R 1
#define ADC2_CHANNEL0_INTERRUPT_STATUS__full_intr 1
#define ADC2_CHANNEL0_INTERRUPT_STATUS__full_intr_WIDTH 1
#define ADC2_CHANNEL0_INTERRUPT_STATUS__full_intr_RESETVALUE 0x0
#define ADC2_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr_L 0
#define ADC2_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr_R 0
#define ADC2_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr 0
#define ADC2_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr_WIDTH 1
#define ADC2_CHANNEL0_INTERRUPT_STATUS__wtrmrk_intr_RESETVALUE 0x0
#define ADC2_CHANNEL0_INTERRUPT_STATUS__RESERVED_L 31
#define ADC2_CHANNEL0_INTERRUPT_STATUS__RESERVED_R 3
#define ADC2_CHANNEL0_INTERRUPT_STATUS_WIDTH 3
#define ADC2_CHANNEL0_INTERRUPT_STATUS__WIDTH 3
#define ADC2_CHANNEL0_INTERRUPT_STATUS_ALL_L 2
#define ADC2_CHANNEL0_INTERRUPT_STATUS_ALL_R 0
#define ADC2_CHANNEL0_INTERRUPT_STATUS__ALL_L 2
#define ADC2_CHANNEL0_INTERRUPT_STATUS__ALL_R 0
#define ADC2_CHANNEL0_INTERRUPT_STATUS_DATAMASK 0x00000007
#define ADC2_CHANNEL0_INTERRUPT_STATUS_RESETVALUE 0x4
#define ADC2_CHANNEL0_INTERRUPT_MASK 0x440c0110
#define ADC2_CHANNEL0_INTERRUPT_MASK_BASE 0x110
#define ADC2_CHANNEL0_INTERRUPT_MASK_OFFSET 0x440c0110
#define ADC2_CHANNEL0_INTERRUPT_MASK__empty_intr_mask_L 2
#define ADC2_CHANNEL0_INTERRUPT_MASK__empty_intr_mask_R 2
#define ADC2_CHANNEL0_INTERRUPT_MASK__empty_intr_mask 2
#define ADC2_CHANNEL0_INTERRUPT_MASK__empty_intr_mask_WIDTH 1
#define ADC2_CHANNEL0_INTERRUPT_MASK__empty_intr_mask_RESETVALUE 0x0
#define ADC2_CHANNEL0_INTERRUPT_MASK__full_intr_mask_L 1
#define ADC2_CHANNEL0_INTERRUPT_MASK__full_intr_mask_R 1
#define ADC2_CHANNEL0_INTERRUPT_MASK__full_intr_mask 1
#define ADC2_CHANNEL0_INTERRUPT_MASK__full_intr_mask_WIDTH 1
#define ADC2_CHANNEL0_INTERRUPT_MASK__full_intr_mask_RESETVALUE 0x0
#define ADC2_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask_L 0
#define ADC2_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask_R 0
#define ADC2_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask 0
#define ADC2_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask_WIDTH 1
#define ADC2_CHANNEL0_INTERRUPT_MASK__wtrmrk_intr_mask_RESETVALUE 0x0
#define ADC2_CHANNEL0_INTERRUPT_MASK__RESERVED_L 31
#define ADC2_CHANNEL0_INTERRUPT_MASK__RESERVED_R 3
#define ADC2_CHANNEL0_INTERRUPT_MASK_WIDTH 3
#define ADC2_CHANNEL0_INTERRUPT_MASK__WIDTH 3
#define ADC2_CHANNEL0_INTERRUPT_MASK_ALL_L 2
#define ADC2_CHANNEL0_INTERRUPT_MASK_ALL_R 0
#define ADC2_CHANNEL0_INTERRUPT_MASK__ALL_L 2
#define ADC2_CHANNEL0_INTERRUPT_MASK__ALL_R 0
#define ADC2_CHANNEL0_INTERRUPT_MASK_DATAMASK 0x00000007
#define ADC2_CHANNEL0_INTERRUPT_MASK_RESETVALUE 0x0
#define ADC2_CHANNEL0_DATA 0x440c0114
#define ADC2_CHANNEL0_DATA_BASE 0x114
#define ADC2_CHANNEL0_DATA_OFFSET 0x440c0114
#define ADC2_CHANNEL0_DATA__Data_L 31
#define ADC2_CHANNEL0_DATA__Data_R 0
#define ADC2_CHANNEL0_DATA__Data_WIDTH 32
#define ADC2_CHANNEL0_DATA__Data_RESETVALUE 0x00000000
#define ADC2_CHANNEL0_DATA_WIDTH 32
#define ADC2_CHANNEL0_DATA__WIDTH 32
#define ADC2_CHANNEL0_DATA_ALL_L 31
#define ADC2_CHANNEL0_DATA_ALL_R 0
#define ADC2_CHANNEL0_DATA__ALL_L 31
#define ADC2_CHANNEL0_DATA__ALL_R 0
#define ADC2_CHANNEL0_DATA_DATAMASK 0xffffffff
#define ADC2_CHANNEL0_DATA_RESETVALUE 0x0
#define ADC2_CHANNEL1_CNTRL1 0x440c0120
#define ADC2_CHANNEL1_CNTRL1_BASE 0x120
#define ADC2_CHANNEL1_CNTRL1_OFFSET 0x440c0120
#define ADC2_CHANNEL1_CNTRL1__dma_en_L 11
#define ADC2_CHANNEL1_CNTRL1__dma_en_R 11
#define ADC2_CHANNEL1_CNTRL1__dma_en 11
#define ADC2_CHANNEL1_CNTRL1__dma_en_WIDTH 1
#define ADC2_CHANNEL1_CNTRL1__dma_en_RESETVALUE 0x0
#define ADC2_CHANNEL1_CNTRL1__channel_rounds_L 7
#define ADC2_CHANNEL1_CNTRL1__channel_rounds_R 2
#define ADC2_CHANNEL1_CNTRL1__channel_rounds_WIDTH 6
#define ADC2_CHANNEL1_CNTRL1__channel_rounds_RESETVALUE 0x0
#define ADC2_CHANNEL1_CNTRL1__channel_mode_L 1
#define ADC2_CHANNEL1_CNTRL1__channel_mode_R 1
#define ADC2_CHANNEL1_CNTRL1__channel_mode 1
#define ADC2_CHANNEL1_CNTRL1__channel_mode_WIDTH 1
#define ADC2_CHANNEL1_CNTRL1__channel_mode_RESETVALUE 0x0
#define ADC2_CHANNEL1_CNTRL1__channel_enable_L 0
#define ADC2_CHANNEL1_CNTRL1__channel_enable_R 0
#define ADC2_CHANNEL1_CNTRL1__channel_enable 0
#define ADC2_CHANNEL1_CNTRL1__channel_enable_WIDTH 1
#define ADC2_CHANNEL1_CNTRL1__channel_enable_RESETVALUE 0x0
#define ADC2_CHANNEL1_CNTRL1__RESERVED_L 31
#define ADC2_CHANNEL1_CNTRL1__RESERVED_R 12
#define ADC2_CHANNEL1_CNTRL1_WIDTH 12
#define ADC2_CHANNEL1_CNTRL1__WIDTH 12
#define ADC2_CHANNEL1_CNTRL1_ALL_L 11
#define ADC2_CHANNEL1_CNTRL1_ALL_R 0
#define ADC2_CHANNEL1_CNTRL1__ALL_L 11
#define ADC2_CHANNEL1_CNTRL1__ALL_R 0
#define ADC2_CHANNEL1_CNTRL1_DATAMASK 0x000008ff
#define ADC2_CHANNEL1_CNTRL1_RESETVALUE 0x0
#define ADC2_CHANNEL1_CNTRL2 0x440c0124
#define ADC2_CHANNEL1_CNTRL2_BASE 0x124
#define ADC2_CHANNEL1_CNTRL2_OFFSET 0x440c0124
#define ADC2_CHANNEL1_CNTRL2__dma_burst_size_L 9
#define ADC2_CHANNEL1_CNTRL2__dma_burst_size_R 8
#define ADC2_CHANNEL1_CNTRL2__dma_burst_size_WIDTH 2
#define ADC2_CHANNEL1_CNTRL2__dma_burst_size_RESETVALUE 0x0
#define ADC2_CHANNEL1_CNTRL2__watermark_L 5
#define ADC2_CHANNEL1_CNTRL2__watermark_R 0
#define ADC2_CHANNEL1_CNTRL2__watermark_WIDTH 6
#define ADC2_CHANNEL1_CNTRL2__watermark_RESETVALUE 0xf
#define ADC2_CHANNEL1_CNTRL2__RESERVED_L 31
#define ADC2_CHANNEL1_CNTRL2__RESERVED_R 10
#define ADC2_CHANNEL1_CNTRL2_WIDTH 10
#define ADC2_CHANNEL1_CNTRL2__WIDTH 10
#define ADC2_CHANNEL1_CNTRL2_ALL_L 9
#define ADC2_CHANNEL1_CNTRL2_ALL_R 0
#define ADC2_CHANNEL1_CNTRL2__ALL_L 9
#define ADC2_CHANNEL1_CNTRL2__ALL_R 0
#define ADC2_CHANNEL1_CNTRL2_DATAMASK 0x0000033f
#define ADC2_CHANNEL1_CNTRL2_RESETVALUE 0xf
#define ADC2_CHANNEL1_STATUS 0x440c0128
#define ADC2_CHANNEL1_STATUS_BASE 0x128
#define ADC2_CHANNEL1_STATUS_OFFSET 0x440c0128
#define ADC2_CHANNEL1_STATUS__total_enteries_L 16
#define ADC2_CHANNEL1_STATUS__total_enteries_R 9
#define ADC2_CHANNEL1_STATUS__total_enteries_WIDTH 8
#define ADC2_CHANNEL1_STATUS__total_enteries_RESETVALUE 0x40
#define ADC2_CHANNEL1_STATUS__valid_enteries_L 8
#define ADC2_CHANNEL1_STATUS__valid_enteries_R 1
#define ADC2_CHANNEL1_STATUS__valid_enteries_WIDTH 8
#define ADC2_CHANNEL1_STATUS__valid_enteries_RESETVALUE 0x00
#define ADC2_CHANNEL1_STATUS__data_lost_L 0
#define ADC2_CHANNEL1_STATUS__data_lost_R 0
#define ADC2_CHANNEL1_STATUS__data_lost 0
#define ADC2_CHANNEL1_STATUS__data_lost_WIDTH 1
#define ADC2_CHANNEL1_STATUS__data_lost_RESETVALUE 0x0
#define ADC2_CHANNEL1_STATUS__RESERVED_L 31
#define ADC2_CHANNEL1_STATUS__RESERVED_R 17
#define ADC2_CHANNEL1_STATUS_WIDTH 17
#define ADC2_CHANNEL1_STATUS__WIDTH 17
#define ADC2_CHANNEL1_STATUS_ALL_L 16
#define ADC2_CHANNEL1_STATUS_ALL_R 0
#define ADC2_CHANNEL1_STATUS__ALL_L 16
#define ADC2_CHANNEL1_STATUS__ALL_R 0
#define ADC2_CHANNEL1_STATUS_DATAMASK 0x0001ffff
#define ADC2_CHANNEL1_STATUS_RESETVALUE 0x8000
#define ADC2_CHANNEL1_INTERRUPT_STATUS 0x440c012c
#define ADC2_CHANNEL1_INTERRUPT_STATUS_BASE 0x12c
#define ADC2_CHANNEL1_INTERRUPT_STATUS_OFFSET 0x440c012c
#define ADC2_CHANNEL1_INTERRUPT_STATUS__empty_intr_L 2
#define ADC2_CHANNEL1_INTERRUPT_STATUS__empty_intr_R 2
#define ADC2_CHANNEL1_INTERRUPT_STATUS__empty_intr 2
#define ADC2_CHANNEL1_INTERRUPT_STATUS__empty_intr_WIDTH 1
#define ADC2_CHANNEL1_INTERRUPT_STATUS__empty_intr_RESETVALUE 0x1
#define ADC2_CHANNEL1_INTERRUPT_STATUS__full_intr_L 1
#define ADC2_CHANNEL1_INTERRUPT_STATUS__full_intr_R 1
#define ADC2_CHANNEL1_INTERRUPT_STATUS__full_intr 1
#define ADC2_CHANNEL1_INTERRUPT_STATUS__full_intr_WIDTH 1
#define ADC2_CHANNEL1_INTERRUPT_STATUS__full_intr_RESETVALUE 0x0
#define ADC2_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr_L 0
#define ADC2_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr_R 0
#define ADC2_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr 0
#define ADC2_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr_WIDTH 1
#define ADC2_CHANNEL1_INTERRUPT_STATUS__wtrmrk_intr_RESETVALUE 0x0
#define ADC2_CHANNEL1_INTERRUPT_STATUS__RESERVED_L 31
#define ADC2_CHANNEL1_INTERRUPT_STATUS__RESERVED_R 3
#define ADC2_CHANNEL1_INTERRUPT_STATUS_WIDTH 3
#define ADC2_CHANNEL1_INTERRUPT_STATUS__WIDTH 3
#define ADC2_CHANNEL1_INTERRUPT_STATUS_ALL_L 2
#define ADC2_CHANNEL1_INTERRUPT_STATUS_ALL_R 0
#define ADC2_CHANNEL1_INTERRUPT_STATUS__ALL_L 2
#define ADC2_CHANNEL1_INTERRUPT_STATUS__ALL_R 0
#define ADC2_CHANNEL1_INTERRUPT_STATUS_DATAMASK 0x00000007
#define ADC2_CHANNEL1_INTERRUPT_STATUS_RESETVALUE 0x4
#define ADC2_CHANNEL1_INTERRUPT_MASK 0x440c0130
#define ADC2_CHANNEL1_INTERRUPT_MASK_BASE 0x130
#define ADC2_CHANNEL1_INTERRUPT_MASK_OFFSET 0x440c0130
#define ADC2_CHANNEL1_INTERRUPT_MASK__empty_intr_mask_L 2
#define ADC2_CHANNEL1_INTERRUPT_MASK__empty_intr_mask_R 2
#define ADC2_CHANNEL1_INTERRUPT_MASK__empty_intr_mask 2
#define ADC2_CHANNEL1_INTERRUPT_MASK__empty_intr_mask_WIDTH 1
#define ADC2_CHANNEL1_INTERRUPT_MASK__empty_intr_mask_RESETVALUE 0x0
#define ADC2_CHANNEL1_INTERRUPT_MASK__full_intr_mask_L 1
#define ADC2_CHANNEL1_INTERRUPT_MASK__full_intr_mask_R 1
#define ADC2_CHANNEL1_INTERRUPT_MASK__full_intr_mask 1
#define ADC2_CHANNEL1_INTERRUPT_MASK__full_intr_mask_WIDTH 1
#define ADC2_CHANNEL1_INTERRUPT_MASK__full_intr_mask_RESETVALUE 0x0
#define ADC2_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask_L 0
#define ADC2_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask_R 0
#define ADC2_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask 0
#define ADC2_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask_WIDTH 1
#define ADC2_CHANNEL1_INTERRUPT_MASK__wtrmrk_intr_mask_RESETVALUE 0x0
#define ADC2_CHANNEL1_INTERRUPT_MASK__RESERVED_L 31
#define ADC2_CHANNEL1_INTERRUPT_MASK__RESERVED_R 3
#define ADC2_CHANNEL1_INTERRUPT_MASK_WIDTH 3
#define ADC2_CHANNEL1_INTERRUPT_MASK__WIDTH 3
#define ADC2_CHANNEL1_INTERRUPT_MASK_ALL_L 2
#define ADC2_CHANNEL1_INTERRUPT_MASK_ALL_R 0
#define ADC2_CHANNEL1_INTERRUPT_MASK__ALL_L 2
#define ADC2_CHANNEL1_INTERRUPT_MASK__ALL_R 0
#define ADC2_CHANNEL1_INTERRUPT_MASK_DATAMASK 0x00000007
#define ADC2_CHANNEL1_INTERRUPT_MASK_RESETVALUE 0x0
#define ADC2_CHANNEL1_DATA 0x440c0134
#define ADC2_CHANNEL1_DATA_BASE 0x134
#define ADC2_CHANNEL1_DATA_OFFSET 0x440c0134
#define ADC2_CHANNEL1_DATA__Data_L 31
#define ADC2_CHANNEL1_DATA__Data_R 0
#define ADC2_CHANNEL1_DATA__Data_WIDTH 32
#define ADC2_CHANNEL1_DATA__Data_RESETVALUE 0x00000000
#define ADC2_CHANNEL1_DATA_WIDTH 32
#define ADC2_CHANNEL1_DATA__WIDTH 32
#define ADC2_CHANNEL1_DATA_ALL_L 31
#define ADC2_CHANNEL1_DATA_ALL_R 0
#define ADC2_CHANNEL1_DATA__ALL_L 31
#define ADC2_CHANNEL1_DATA__ALL_R 0
#define ADC2_CHANNEL1_DATA_DATAMASK 0xffffffff
#define ADC2_CHANNEL1_DATA_RESETVALUE 0x0
#define ADC2_ANALOG_CONTROL 0x440c0140
#define ADC2_ANALOG_CONTROL_BASE 0x140
#define ADC2_ANALOG_CONTROL_OFFSET 0x440c0140
#define ADC2_ANALOG_CONTROL__data_rate_L 15
#define ADC2_ANALOG_CONTROL__data_rate_R 13
#define ADC2_ANALOG_CONTROL__data_rate_WIDTH 3
#define ADC2_ANALOG_CONTROL__data_rate_RESETVALUE 0x0
#define ADC2_ANALOG_CONTROL__logic_resetb_L 12
#define ADC2_ANALOG_CONTROL__logic_resetb_R 12
#define ADC2_ANALOG_CONTROL__logic_resetb 12
#define ADC2_ANALOG_CONTROL__logic_resetb_WIDTH 1
#define ADC2_ANALOG_CONTROL__logic_resetb_RESETVALUE 0x0
#define ADC2_ANALOG_CONTROL__testbuf_en_L 11
#define ADC2_ANALOG_CONTROL__testbuf_en_R 11
#define ADC2_ANALOG_CONTROL__testbuf_en 11
#define ADC2_ANALOG_CONTROL__testbuf_en_WIDTH 1
#define ADC2_ANALOG_CONTROL__testbuf_en_RESETVALUE 0x0
#define ADC2_ANALOG_CONTROL__adc_pd_L 10
#define ADC2_ANALOG_CONTROL__adc_pd_R 10
#define ADC2_ANALOG_CONTROL__adc_pd 10
#define ADC2_ANALOG_CONTROL__adc_pd_WIDTH 1
#define ADC2_ANALOG_CONTROL__adc_pd_RESETVALUE 0x1
#define ADC2_ANALOG_CONTROL__extclk_en_L 9
#define ADC2_ANALOG_CONTROL__extclk_en_R 9
#define ADC2_ANALOG_CONTROL__extclk_en 9
#define ADC2_ANALOG_CONTROL__extclk_en_WIDTH 1
#define ADC2_ANALOG_CONTROL__extclk_en_RESETVALUE 0x0
#define ADC2_ANALOG_CONTROL__comp_en_L 8
#define ADC2_ANALOG_CONTROL__comp_en_R 8
#define ADC2_ANALOG_CONTROL__comp_en 8
#define ADC2_ANALOG_CONTROL__comp_en_WIDTH 1
#define ADC2_ANALOG_CONTROL__comp_en_RESETVALUE 0x1
#define ADC2_ANALOG_CONTROL__cmpctrl_L 7
#define ADC2_ANALOG_CONTROL__cmpctrl_R 6
#define ADC2_ANALOG_CONTROL__cmpctrl_WIDTH 2
#define ADC2_ANALOG_CONTROL__cmpctrl_RESETVALUE 0x2
#define ADC2_ANALOG_CONTROL__bufctrl_L 5
#define ADC2_ANALOG_CONTROL__bufctrl_R 4
#define ADC2_ANALOG_CONTROL__bufctrl_WIDTH 2
#define ADC2_ANALOG_CONTROL__bufctrl_RESETVALUE 0x2
#define ADC2_ANALOG_CONTROL__buf_vout_ctrl_L 3
#define ADC2_ANALOG_CONTROL__buf_vout_ctrl_R 2
#define ADC2_ANALOG_CONTROL__buf_vout_ctrl_WIDTH 2
#define ADC2_ANALOG_CONTROL__buf_vout_ctrl_RESETVALUE 0x2
#define ADC2_ANALOG_CONTROL__bg_buf_en_L 1
#define ADC2_ANALOG_CONTROL__bg_buf_en_R 1
#define ADC2_ANALOG_CONTROL__bg_buf_en 1
#define ADC2_ANALOG_CONTROL__bg_buf_en_WIDTH 1
#define ADC2_ANALOG_CONTROL__bg_buf_en_RESETVALUE 0x1
#define ADC2_ANALOG_CONTROL__adc_digin_en_L 0
#define ADC2_ANALOG_CONTROL__adc_digin_en_R 0
#define ADC2_ANALOG_CONTROL__adc_digin_en 0
#define ADC2_ANALOG_CONTROL__adc_digin_en_WIDTH 1
#define ADC2_ANALOG_CONTROL__adc_digin_en_RESETVALUE 0x0
#define ADC2_ANALOG_CONTROL__RESERVED_L 31
#define ADC2_ANALOG_CONTROL__RESERVED_R 16
#define ADC2_ANALOG_CONTROL_WIDTH 16
#define ADC2_ANALOG_CONTROL__WIDTH 16
#define ADC2_ANALOG_CONTROL_ALL_L 15
#define ADC2_ANALOG_CONTROL_ALL_R 0
#define ADC2_ANALOG_CONTROL__ALL_L 15
#define ADC2_ANALOG_CONTROL__ALL_R 0
#define ADC2_ANALOG_CONTROL_DATAMASK 0x0000ffff
#define ADC2_ANALOG_CONTROL_RESETVALUE 0x5aa
#define ADC_DMA_CHANNEL_SEL 0x440c0200
#define ADC_DMA_CHANNEL_SEL_BASE 0x200
#define ADC_DMA_CHANNEL_SEL_OFFSET 0x440c0200
#define ADC_DMA_CHANNEL_SEL__channel_sel_2_L 11
#define ADC_DMA_CHANNEL_SEL__channel_sel_2_R 8
#define ADC_DMA_CHANNEL_SEL__channel_sel_2_WIDTH 4
#define ADC_DMA_CHANNEL_SEL__channel_sel_2_RESETVALUE 0x0
#define ADC_DMA_CHANNEL_SEL__channel_sel_1_L 7
#define ADC_DMA_CHANNEL_SEL__channel_sel_1_R 4
#define ADC_DMA_CHANNEL_SEL__channel_sel_1_WIDTH 4
#define ADC_DMA_CHANNEL_SEL__channel_sel_1_RESETVALUE 0x0
#define ADC_DMA_CHANNEL_SEL__channel_sel_0_L 3
#define ADC_DMA_CHANNEL_SEL__channel_sel_0_R 0
#define ADC_DMA_CHANNEL_SEL__channel_sel_0_WIDTH 4
#define ADC_DMA_CHANNEL_SEL__channel_sel_0_RESETVALUE 0x0
#define ADC_DMA_CHANNEL_SEL__RESERVED_L 31
#define ADC_DMA_CHANNEL_SEL__RESERVED_R 12
#define ADC_DMA_CHANNEL_SEL_WIDTH 12
#define ADC_DMA_CHANNEL_SEL__WIDTH 12
#define ADC_DMA_CHANNEL_SEL_ALL_L 11
#define ADC_DMA_CHANNEL_SEL_ALL_R 0
#define ADC_DMA_CHANNEL_SEL__ALL_L 11
#define ADC_DMA_CHANNEL_SEL__ALL_R 0
#define ADC_DMA_CHANNEL_SEL_DATAMASK 0x00000fff
#define ADC_DMA_CHANNEL_SEL_RESETVALUE 0x0

#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT0 62
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT1 63
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT2 64
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT3 65
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT4 66
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT5 67

#define ADC_ISO_CONTROL 0x3001c038
#define ADC_ISO_CONTROL_BASE 0x038
#define ADC_ISO_CONTROL_OFFSET 0x3001c038
#define ADC_ISO_CONTROL__ADC0_ISO_AON_L 2
#define ADC_ISO_CONTROL__ADC0_ISO_AON_R 2
#define ADC_ISO_CONTROL__ADC0_ISO_AON 2
#define ADC_ISO_CONTROL__ADC0_ISO_AON_WIDTH 1
#define ADC_ISO_CONTROL__ADC0_ISO_AON_RESETVALUE 0x1
#define ADC_ISO_CONTROL__ADC1_ISO_AON_L 1
#define ADC_ISO_CONTROL__ADC1_ISO_AON_R 1
#define ADC_ISO_CONTROL__ADC1_ISO_AON 1
#define ADC_ISO_CONTROL__ADC1_ISO_AON_WIDTH 1
#define ADC_ISO_CONTROL__ADC1_ISO_AON_RESETVALUE 0x1
#define ADC_ISO_CONTROL__ADC2_ISO_AON_L 0
#define ADC_ISO_CONTROL__ADC2_ISO_AON_R 0
#define ADC_ISO_CONTROL__ADC2_ISO_AON 0
#define ADC_ISO_CONTROL__ADC2_ISO_AON_WIDTH 1
#define ADC_ISO_CONTROL__ADC2_ISO_AON_RESETVALUE 0x1
#define ADC_ISO_CONTROL__RESERVED_L 31
#define ADC_ISO_CONTROL__RESERVED_R 3
#define ADC_ISO_CONTROL_WIDTH 3
#define ADC_ISO_CONTROL__WIDTH 3
#define ADC_ISO_CONTROL_ALL_L 2
#define ADC_ISO_CONTROL_ALL_R 0
#define ADC_ISO_CONTROL__ALL_L 2
#define ADC_ISO_CONTROL__ALL_R 0
#define ADC_ISO_CONTROL_DATAMASK 0x00000007
#define ADC_ISO_CONTROL_RESETVALUE 0x7

#define CRMU_ADC_LDO_PU_CTRL 0x3001c010
#define CRMU_ADC_LDO_PU_CTRL_BASE 0x010
#define CRMU_ADC_LDO_PU_CTRL_OFFSET 0x3001c010
#define CRMU_ADC_LDO_PU_CTRL__PMU_ADC_LDO_PU_L 0
#define CRMU_ADC_LDO_PU_CTRL__PMU_ADC_LDO_PU_R 0
#define CRMU_ADC_LDO_PU_CTRL__PMU_ADC_LDO_PU 0
#define CRMU_ADC_LDO_PU_CTRL__PMU_ADC_LDO_PU_WIDTH 1
#define CRMU_ADC_LDO_PU_CTRL__PMU_ADC_LDO_PU_RESETVALUE 0x0
#define CRMU_ADC_LDO_PU_CTRL__RESERVED_L 31
#define CRMU_ADC_LDO_PU_CTRL__RESERVED_R 1
#define CRMU_ADC_LDO_PU_CTRL_WIDTH 1
#define CRMU_ADC_LDO_PU_CTRL__WIDTH 1
#define CRMU_ADC_LDO_PU_CTRL_ALL_L 0
#define CRMU_ADC_LDO_PU_CTRL_ALL_R 0
#define CRMU_ADC_LDO_PU_CTRL__ALL_L 0
#define CRMU_ADC_LDO_PU_CTRL__ALL_R 0
#define CRMU_ADC_LDO_PU_CTRL_DATAMASK 0x00000001
#define CRMU_ADC_LDO_PU_CTRL_RESETVALUE 0x0

#define CRMU_ADC_CLK_DIV 0x3001d034
#define CRMU_ADC_CLK_DIV_BASE 0x034
#define CRMU_ADC_CLK_DIV_OFFSET 0x3001d034
#define CRMU_ADC_CLK_DIV__CLK_DIV_ENABLE_L 31
#define CRMU_ADC_CLK_DIV__CLK_DIV_ENABLE_R 31
#define CRMU_ADC_CLK_DIV__CLK_DIV_ENABLE 31
#define CRMU_ADC_CLK_DIV__CLK_DIV_ENABLE_WIDTH 1
#define CRMU_ADC_CLK_DIV__CLK_DIV_ENABLE_RESETVALUE 0x1
#define CRMU_ADC_CLK_DIV__CLK_DIV_HIGH_L 25
#define CRMU_ADC_CLK_DIV__CLK_DIV_HIGH_R 16
#define CRMU_ADC_CLK_DIV__CLK_DIV_HIGH_WIDTH 10
#define CRMU_ADC_CLK_DIV__CLK_DIV_HIGH_RESETVALUE 0x9
#define CRMU_ADC_CLK_DIV__CLK_DIV_LOW_L 9
#define CRMU_ADC_CLK_DIV__CLK_DIV_LOW_R 0
#define CRMU_ADC_CLK_DIV__CLK_DIV_LOW_WIDTH 10
#define CRMU_ADC_CLK_DIV__CLK_DIV_LOW_RESETVALUE 0x9
#define CRMU_ADC_CLK_DIV__RESERVED_L 30
#define CRMU_ADC_CLK_DIV__RESERVED_R 26
#define CRMU_ADC_CLK_DIV_WIDTH 32
#define CRMU_ADC_CLK_DIV__WIDTH 32
#define CRMU_ADC_CLK_DIV_ALL_L 31
#define CRMU_ADC_CLK_DIV_ALL_R 0
#define CRMU_ADC_CLK_DIV__ALL_L 31
#define CRMU_ADC_CLK_DIV__ALL_R 0
#define CRMU_ADC_CLK_DIV_DATAMASK 0x83ff03ff
#define CRMU_ADC_CLK_DIV_RESETVALUE 0x80090009

#ifdef __cplusplus
}
#endif

#endif
