/*
* This Source Code Form is subject to the terms of the Mozilla Public
* License, v. 2.0.  If a copy of the MPL was not distributed with this
* file, You can obtain one at http://mozilla.org/MPL/2.0/.
*
* Copyright 1997 - July 2008 CWI, August 2008 - 2019 MonetDB B.V.
*/

// This file was generated automatically with mal2h.py. Do not edit this file directly.
{ "01_calc", "\n\nmodule calc;\n\npattern iszero(v:bte) :bit\naddress CMDvarISZERO\n;\n\npattern iszero(v:sht) :bit\naddress CMDvarISZERO\n;\n\npattern iszero(v:int) :bit\naddress CMDvarISZERO\n;\n\npattern iszero(v:lng) :bit\naddress CMDvarISZERO\n;\n\npattern iszero(v:flt) :bit\naddress CMDvarISZERO\n;\n\npattern iszero(v:dbl) :bit\naddress CMDvarISZERO\n;\n\n\npattern isnil(v:any) :bit\naddress CMDvarISNIL\n;\n\n\npattern isnotnil(v:any) :bit\naddress CMDvarISNOTNIL\n;\n\n\npattern not(v:bit) :bit\naddress CMDvarNOT\n;\n\npattern not(v:bte) :bte\naddress CMDvarNOT\n;\n\npattern not(v:sht) :sht\naddress CMDvarNOT\n;\n\npattern not(v:int) :int\naddress CMDvarNOT\n;\n\npattern not(v:lng) :lng\naddress CMDvarNOT\n;\n\n\npattern sign(v:bte) :bte\naddress CMDvarSIGN\n;\n\npattern sign(v:sht) :bte\naddress CMDvarSIGN\n;\n\npattern sign(v:int) :bte\naddress CMDvarSIGN\n;\n\npattern sign(v:lng) :bte\naddress CMDvarSIGN\n;\n\npattern sign(v:flt) :bte\naddress CMDvarSIGN\n;\n\npattern sign(v:dbl) :bte\naddress CMDvarSIGN\n;\n\n\npattern abs(v:bte) :bte\naddress CMDvarABS\n;\n\npattern abs(v:sht) :sht\naddress CMDvarABS\n;\n\npattern abs(v:int) :int\naddress CMDvarABS\n;\n\npattern abs(v:lng) :lng\naddress CMDvarABS\n;\n\npattern abs(v:flt) :flt\naddress CMDvarABS\n;\n\npattern abs(v:dbl) :dbl\naddress CMDvarABS\n;\n\n\npattern -(v:bte) :bte\naddress CMDvarNEG\n;\n\npattern -(v:sht) :sht\naddress CMDvarNEG\n;\n\npattern -(v:int) :int\naddress CMDvarNEG\n;\n\npattern -(v:lng) :lng\naddress CMDvarNEG\n;\n\npattern -(v:flt) :flt\naddress CMDvarNEG\n;\n\npattern -(v:dbl) :dbl\naddress CMDvarNEG\n;\n\n\npattern ++(v:bte) :bte\naddress CMDvarINCRsignal\n;\n\npattern ++(v:sht) :sht\naddress CMDvarINCRsignal\n;\n\npattern ++(v:int) :int\naddress CMDvarINCRsignal\n;\n\npattern ++(v:lng) :lng\naddress CMDvarINCRsignal\n;\n\npattern ++(v:flt) :flt\naddress CMDvarINCRsignal\n;\n\npattern ++(v:dbl) :dbl\naddress CMDvarINCRsignal\n;\n\n\npattern --(v:bte) :bte\naddress CMDvarDECRsignal\n;\n\npattern --(v:sht) :sht\naddress CMDvarDECRsignal\n;\n\npattern --(v:int) :int\naddress CMDvarDECRsignal\n;\n\npattern --(v:lng) :lng\naddress CMDvarDECRsignal\n;\n\npattern --(v:flt) :flt\naddress CMDvarDECRsignal\n;\n\npattern --(v:dbl) :dbl\naddress CMDvarDECRsignal\n;\n\n\npattern +(v1:bte,v2:bte) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:bte) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:bte) :lng\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:bte) :int\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:bte) :sht\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:bte) :bte\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:bte,v2:bte) :bte\naddress CMDvarADD\n;\n\npattern +(v1:bte,v2:sht) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:sht) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:sht) :lng\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:sht) :int\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:sht) :sht\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:bte,v2:sht) :sht\naddress CMDvarADD\n;\n\npattern +(v1:bte,v2:int) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:int) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:int) :lng\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:int) :int\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:bte,v2:int) :int\naddress CMDvarADD\n;\n\npattern +(v1:bte,v2:lng) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:lng) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:lng) :lng\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:bte,v2:lng) :lng\naddress CMDvarADD\n;\n\npattern +(v1:bte,v2:flt) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:bte,v2:flt) :flt\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:bte,v2:flt) :flt\naddress CMDvarADD\n;\n\npattern +(v1:bte,v2:dbl) :dbl\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:bte,v2:dbl) :dbl\naddress CMDvarADD\n;\n\npattern +(v1:sht,v2:bte) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:sht,v2:bte) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:sht,v2:bte) :lng\naddress CMDvarADDsignal\n;\n\npattern +(v1:sht,v2:bte) :int\naddress CMDvarADDsignal\n;\n\npattern +(v1:sht,v2:bte) :sht\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:sht,v2:bte) :sht\naddress CMDvarADD\n;\n\npattern +(v1:sht,v2:sht) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:sht,v2:sht) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:sht,v2:sht) :lng\naddress CMDvarADDsignal\n;\n\npattern +(v1:sht,v2:sht) :int\naddress CMDvarADDsignal\n;\n\npattern +(v1:sht,v2:sht) :sht\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:sht,v2:sht) :sht\naddress CMDvarADD\n;\n\npattern +(v1:sht,v2:int) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:sht,v2:int) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:sht,v2:int) :lng\naddress CMDvarADDsignal\n;\n\npattern +(v1:sht,v2:int) :int\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:sht,v2:int) :int\naddress CMDvarADD\n;\n\npattern +(v1:sht,v2:lng) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:sht,v2:lng) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:sht,v2:lng) :lng\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:sht,v2:lng) :lng\naddress CMDvarADD\n;\n\npattern +(v1:sht,v2:flt) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:sht,v2:flt) :flt\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:sht,v2:flt) :flt\naddress CMDvarADD\n;\n\npattern +(v1:sht,v2:dbl) :dbl\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:sht,v2:dbl) :dbl\naddress CMDvarADD\n;\n\npattern +(v1:int,v2:bte) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:int,v2:bte) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:int,v2:bte) :lng\naddress CMDvarADDsignal\n;\n\npattern +(v1:int,v2:bte) :int\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:int,v2:bte) :int\naddress CMDvarADD\n;\n\npattern +(v1:int,v2:sht) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:int,v2:sht) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:int,v2:sht) :lng\naddress CMDvarADDsignal\n;\n\npattern +(v1:int,v2:sht) :int\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:int,v2:sht) :int\naddress CMDvarADD\n;\n\npattern +(v1:int,v2:int) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:int,v2:int) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:int,v2:int) :lng\naddress CMDvarADDsignal\n;\n\npattern +(v1:int,v2:int) :int\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:int,v2:int) :int\naddress CMDvarADD\n;\n\npattern +(v1:int,v2:lng) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:int,v2:lng) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:int,v2:lng) :lng\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:int,v2:lng) :lng\naddress CMDvarADD\n;\n\npattern +(v1:int,v2:flt) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:int,v2:flt) :flt\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:int,v2:flt) :flt\naddress CMDvarADD\n;\n\npattern +(v1:int,v2:dbl) :dbl\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:int,v2:dbl) :dbl\naddress CMDvarADD\n;\n\npattern +(v1:lng,v2:bte) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:lng,v2:bte) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:lng,v2:bte) :lng\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:lng,v2:bte) :lng\naddress CMDvarADD\n;\n\npattern +(v1:lng,v2:sht) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:lng,v2:sht) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:lng,v2:sht) :lng\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:lng,v2:sht) :lng\naddress CMDvarADD\n;\n\npattern +(v1:lng,v2:int) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:lng,v2:int) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:lng,v2:int) :lng\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:lng,v2:int) :lng\naddress CMDvarADD\n;\n\npattern +(v1:lng,v2:lng) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:lng,v2:lng) :flt\naddress CMDvarADDsignal\n;\n\npattern +(v1:lng,v2:lng) :lng\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:lng,v2:lng) :lng\naddress CMDvarADD\n;\n\npattern +(v1:lng,v2:flt) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:lng,v2:flt) :flt\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:lng,v2:flt) :flt\naddress CMDvarADD\n;\n\npattern +(v1:lng,v2:dbl) :dbl\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:lng,v2:dbl) :dbl\naddress CMDvarADD\n;\n\npattern +(v1:flt,v2:bte) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:flt,v2:bte) :flt\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:flt,v2:bte) :flt\naddress CMDvarADD\n;\n\npattern +(v1:flt,v2:sht) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:flt,v2:sht) :flt\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:flt,v2:sht) :flt\naddress CMDvarADD\n;\n\npattern +(v1:flt,v2:int) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:flt,v2:int) :flt\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:flt,v2:int) :flt\naddress CMDvarADD\n;\n\npattern +(v1:flt,v2:lng) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:flt,v2:lng) :flt\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:flt,v2:lng) :flt\naddress CMDvarADD\n;\n\npattern +(v1:flt,v2:flt) :dbl\naddress CMDvarADDsignal\n;\n\npattern +(v1:flt,v2:flt) :flt\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:flt,v2:flt) :flt\naddress CMDvarADD\n;\n\npattern +(v1:flt,v2:dbl) :dbl\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:flt,v2:dbl) :dbl\naddress CMDvarADD\n;\n\npattern +(v1:dbl,v2:bte) :dbl\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:dbl,v2:bte) :dbl\naddress CMDvarADD\n;\n\npattern +(v1:dbl,v2:sht) :dbl\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:dbl,v2:sht) :dbl\naddress CMDvarADD\n;\n\npattern +(v1:dbl,v2:int) :dbl\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:dbl,v2:int) :dbl\naddress CMDvarADD\n;\n\npattern +(v1:dbl,v2:lng) :dbl\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:dbl,v2:lng) :dbl\naddress CMDvarADD\n;\n\npattern +(v1:dbl,v2:flt) :dbl\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:dbl,v2:flt) :dbl\naddress CMDvarADD\n;\n\npattern +(v1:dbl,v2:dbl) :dbl\naddress CMDvarADDsignal\n;\npattern add_noerror(v1:dbl,v2:dbl) :dbl\naddress CMDvarADD\n;\n\npattern -(v1:bte,v2:bte) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:bte) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:bte) :lng\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:bte) :int\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:bte) :sht\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:bte) :bte\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:bte,v2:bte) :bte\naddress CMDvarSUB\n;\n\npattern -(v1:bte,v2:sht) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:sht) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:sht) :lng\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:sht) :int\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:sht) :sht\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:bte,v2:sht) :sht\naddress CMDvarSUB\n;\n\npattern -(v1:bte,v2:int) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:int) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:int) :lng\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:int) :int\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:bte,v2:int) :int\naddress CMDvarSUB\n;\n\npattern -(v1:bte,v2:lng) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:lng) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:lng) :lng\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:bte,v2:lng) :lng\naddress CMDvarSUB\n;\n\npattern -(v1:bte,v2:flt) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:bte,v2:flt) :flt\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:bte,v2:flt) :flt\naddress CMDvarSUB\n;\n\npattern -(v1:bte,v2:dbl) :dbl\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:bte,v2:dbl) :dbl\naddress CMDvarSUB\n;\n\npattern -(v1:sht,v2:bte) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:sht,v2:bte) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:sht,v2:bte) :lng\naddress CMDvarSUBsignal\n;\n\npattern -(v1:sht,v2:bte) :int\naddress CMDvarSUBsignal\n;\n\npattern -(v1:sht,v2:bte) :sht\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:sht,v2:bte) :sht\naddress CMDvarSUB\n;\n\npattern -(v1:sht,v2:sht) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:sht,v2:sht) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:sht,v2:sht) :lng\naddress CMDvarSUBsignal\n;\n\npattern -(v1:sht,v2:sht) :int\naddress CMDvarSUBsignal\n;\n\npattern -(v1:sht,v2:sht) :sht\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:sht,v2:sht) :sht\naddress CMDvarSUB\n;\n\npattern -(v1:sht,v2:int) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:sht,v2:int) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:sht,v2:int) :lng\naddress CMDvarSUBsignal\n;\n\npattern -(v1:sht,v2:int) :int\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:sht,v2:int) :int\naddress CMDvarSUB\n;\n\npattern -(v1:sht,v2:lng) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:sht,v2:lng) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:sht,v2:lng) :lng\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:sht,v2:lng) :lng\naddress CMDvarSUB\n;\n\npattern -(v1:sht,v2:flt) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:sht,v2:flt) :flt\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:sht,v2:flt) :flt\naddress CMDvarSUB\n;\n\npattern -(v1:sht,v2:dbl) :dbl\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:sht,v2:dbl) :dbl\naddress CMDvarSUB\n;\n\npattern -(v1:int,v2:bte) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:int,v2:bte) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:int,v2:bte) :lng\naddress CMDvarSUBsignal\n;\n\npattern -(v1:int,v2:bte) :int\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:int,v2:bte) :int\naddress CMDvarSUB\n;\n\npattern -(v1:int,v2:sht) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:int,v2:sht) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:int,v2:sht) :lng\naddress CMDvarSUBsignal\n;\n\npattern -(v1:int,v2:sht) :int\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:int,v2:sht) :int\naddress CMDvarSUB\n;\n\npattern -(v1:int,v2:int) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:int,v2:int) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:int,v2:int) :lng\naddress CMDvarSUBsignal\n;\n\npattern -(v1:int,v2:int) :int\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:int,v2:int) :int\naddress CMDvarSUB\n;\n\npattern -(v1:int,v2:lng) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:int,v2:lng) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:int,v2:lng) :lng\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:int,v2:lng) :lng\naddress CMDvarSUB\n;\n\npattern -(v1:int,v2:flt) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:int,v2:flt) :flt\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:int,v2:flt) :flt\naddress CMDvarSUB\n;\n\npattern -(v1:int,v2:dbl) :dbl\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:int,v2:dbl) :dbl\naddress CMDvarSUB\n;\n\npattern -(v1:lng,v2:bte) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:lng,v2:bte) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:lng,v2:bte) :lng\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:lng,v2:bte) :lng\naddress CMDvarSUB\n;\n\npattern -(v1:lng,v2:sht) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:lng,v2:sht) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:lng,v2:sht) :lng\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:lng,v2:sht) :lng\naddress CMDvarSUB\n;\n\npattern -(v1:lng,v2:int) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:lng,v2:int) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:lng,v2:int) :lng\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:lng,v2:int) :lng\naddress CMDvarSUB\n;\n\npattern -(v1:lng,v2:lng) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:lng,v2:lng) :flt\naddress CMDvarSUBsignal\n;\n\npattern -(v1:lng,v2:lng) :lng\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:lng,v2:lng) :lng\naddress CMDvarSUB\n;\n\npattern -(v1:lng,v2:flt) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:lng,v2:flt) :flt\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:lng,v2:flt) :flt\naddress CMDvarSUB\n;\n\npattern -(v1:lng,v2:dbl) :dbl\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:lng,v2:dbl) :dbl\naddress CMDvarSUB\n;\n\npattern -(v1:flt,v2:bte) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:flt,v2:bte) :flt\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:flt,v2:bte) :flt\naddress CMDvarSUB\n;\n\npattern -(v1:flt,v2:sht) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:flt,v2:sht) :flt\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:flt,v2:sht) :flt\naddress CMDvarSUB\n;\n\npattern -(v1:flt,v2:int) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:flt,v2:int) :flt\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:flt,v2:int) :flt\naddress CMDvarSUB\n;\n\npattern -(v1:flt,v2:lng) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:flt,v2:lng) :flt\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:flt,v2:lng) :flt\naddress CMDvarSUB\n;\n\npattern -(v1:flt,v2:flt) :dbl\naddress CMDvarSUBsignal\n;\n\npattern -(v1:flt,v2:flt) :flt\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:flt,v2:flt) :flt\naddress CMDvarSUB\n;\n\npattern -(v1:flt,v2:dbl) :dbl\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:flt,v2:dbl) :dbl\naddress CMDvarSUB\n;\n\npattern -(v1:dbl,v2:bte) :dbl\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:dbl,v2:bte) :dbl\naddress CMDvarSUB\n;\n\npattern -(v1:dbl,v2:sht) :dbl\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:dbl,v2:sht) :dbl\naddress CMDvarSUB\n;\n\npattern -(v1:dbl,v2:int) :dbl\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:dbl,v2:int) :dbl\naddress CMDvarSUB\n;\n\npattern -(v1:dbl,v2:lng) :dbl\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:dbl,v2:lng) :dbl\naddress CMDvarSUB\n;\n\npattern -(v1:dbl,v2:flt) :dbl\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:dbl,v2:flt) :dbl\naddress CMDvarSUB\n;\n\npattern -(v1:dbl,v2:dbl) :dbl\naddress CMDvarSUBsignal\n;\npattern sub_noerror(v1:dbl,v2:dbl) :dbl\naddress CMDvarSUB\n;\n\npattern *(v1:bte,v2:bte) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:bte) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:bte) :lng\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:bte) :int\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:bte) :sht\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:bte) :bte\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:bte,v2:bte) :bte\naddress CMDvarMUL\n;\n\npattern *(v1:bte,v2:sht) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:sht) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:sht) :lng\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:sht) :int\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:sht) :sht\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:bte,v2:sht) :sht\naddress CMDvarMUL\n;\n\npattern *(v1:bte,v2:int) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:int) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:int) :lng\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:int) :int\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:bte,v2:int) :int\naddress CMDvarMUL\n;\n\npattern *(v1:bte,v2:lng) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:lng) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:lng) :lng\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:bte,v2:lng) :lng\naddress CMDvarMUL\n;\n\npattern *(v1:bte,v2:flt) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:bte,v2:flt) :flt\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:bte,v2:flt) :flt\naddress CMDvarMUL\n;\n\npattern *(v1:bte,v2:dbl) :dbl\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:bte,v2:dbl) :dbl\naddress CMDvarMUL\n;\n\npattern *(v1:sht,v2:bte) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:sht,v2:bte) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:sht,v2:bte) :lng\naddress CMDvarMULsignal\n;\n\npattern *(v1:sht,v2:bte) :int\naddress CMDvarMULsignal\n;\n\npattern *(v1:sht,v2:bte) :sht\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:sht,v2:bte) :sht\naddress CMDvarMUL\n;\n\npattern *(v1:sht,v2:sht) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:sht,v2:sht) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:sht,v2:sht) :lng\naddress CMDvarMULsignal\n;\n\npattern *(v1:sht,v2:sht) :int\naddress CMDvarMULsignal\n;\n\npattern *(v1:sht,v2:sht) :sht\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:sht,v2:sht) :sht\naddress CMDvarMUL\n;\n\npattern *(v1:sht,v2:int) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:sht,v2:int) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:sht,v2:int) :lng\naddress CMDvarMULsignal\n;\n\npattern *(v1:sht,v2:int) :int\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:sht,v2:int) :int\naddress CMDvarMUL\n;\n\npattern *(v1:sht,v2:lng) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:sht,v2:lng) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:sht,v2:lng) :lng\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:sht,v2:lng) :lng\naddress CMDvarMUL\n;\n\npattern *(v1:sht,v2:flt) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:sht,v2:flt) :flt\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:sht,v2:flt) :flt\naddress CMDvarMUL\n;\n\npattern *(v1:sht,v2:dbl) :dbl\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:sht,v2:dbl) :dbl\naddress CMDvarMUL\n;\n\npattern *(v1:int,v2:bte) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:int,v2:bte) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:int,v2:bte) :lng\naddress CMDvarMULsignal\n;\n\npattern *(v1:int,v2:bte) :int\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:int,v2:bte) :int\naddress CMDvarMUL\n;\n\npattern *(v1:int,v2:sht) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:int,v2:sht) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:int,v2:sht) :lng\naddress CMDvarMULsignal\n;\n\npattern *(v1:int,v2:sht) :int\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:int,v2:sht) :int\naddress CMDvarMUL\n;\n\npattern *(v1:int,v2:int) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:int,v2:int) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:int,v2:int) :lng\naddress CMDvarMULsignal\n;\n\npattern *(v1:int,v2:int) :int\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:int,v2:int) :int\naddress CMDvarMUL\n;\n\npattern *(v1:int,v2:lng) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:int,v2:lng) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:int,v2:lng) :lng\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:int,v2:lng) :lng\naddress CMDvarMUL\n;\n\npattern *(v1:int,v2:flt) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:int,v2:flt) :flt\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:int,v2:flt) :flt\naddress CMDvarMUL\n;\n\npattern *(v1:int,v2:dbl) :dbl\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:int,v2:dbl) :dbl\naddress CMDvarMUL\n;\n\npattern *(v1:lng,v2:bte) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:lng,v2:bte) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:lng,v2:bte) :lng\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:lng,v2:bte) :lng\naddress CMDvarMUL\n;\n\npattern *(v1:lng,v2:sht) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:lng,v2:sht) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:lng,v2:sht) :lng\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:lng,v2:sht) :lng\naddress CMDvarMUL\n;\n\npattern *(v1:lng,v2:int) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:lng,v2:int) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:lng,v2:int) :lng\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:lng,v2:int) :lng\naddress CMDvarMUL\n;\n\npattern *(v1:lng,v2:lng) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:lng,v2:lng) :flt\naddress CMDvarMULsignal\n;\n\npattern *(v1:lng,v2:lng) :lng\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:lng,v2:lng) :lng\naddress CMDvarMUL\n;\n\npattern *(v1:lng,v2:flt) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:lng,v2:flt) :flt\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:lng,v2:flt) :flt\naddress CMDvarMUL\n;\n\npattern *(v1:lng,v2:dbl) :dbl\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:lng,v2:dbl) :dbl\naddress CMDvarMUL\n;\n\npattern *(v1:flt,v2:bte) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:flt,v2:bte) :flt\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:flt,v2:bte) :flt\naddress CMDvarMUL\n;\n\npattern *(v1:flt,v2:sht) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:flt,v2:sht) :flt\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:flt,v2:sht) :flt\naddress CMDvarMUL\n;\n\npattern *(v1:flt,v2:int) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:flt,v2:int) :flt\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:flt,v2:int) :flt\naddress CMDvarMUL\n;\n\npattern *(v1:flt,v2:lng) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:flt,v2:lng) :flt\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:flt,v2:lng) :flt\naddress CMDvarMUL\n;\n\npattern *(v1:flt,v2:flt) :dbl\naddress CMDvarMULsignal\n;\n\npattern *(v1:flt,v2:flt) :flt\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:flt,v2:flt) :flt\naddress CMDvarMUL\n;\n\npattern *(v1:flt,v2:dbl) :dbl\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:flt,v2:dbl) :dbl\naddress CMDvarMUL\n;\n\npattern *(v1:dbl,v2:bte) :dbl\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:dbl,v2:bte) :dbl\naddress CMDvarMUL\n;\n\npattern *(v1:dbl,v2:sht) :dbl\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:dbl,v2:sht) :dbl\naddress CMDvarMUL\n;\n\npattern *(v1:dbl,v2:int) :dbl\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:dbl,v2:int) :dbl\naddress CMDvarMUL\n;\n\npattern *(v1:dbl,v2:lng) :dbl\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:dbl,v2:lng) :dbl\naddress CMDvarMUL\n;\n\npattern *(v1:dbl,v2:flt) :dbl\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:dbl,v2:flt) :dbl\naddress CMDvarMUL\n;\n\npattern *(v1:dbl,v2:dbl) :dbl\naddress CMDvarMULsignal\n;\npattern mul_noerror(v1:dbl,v2:dbl) :dbl\naddress CMDvarMUL\n;\n\ncommand +(v1:str,v2:str) :str\naddress CMDvarADDstr\n;\ncommand +(v1:str,i:int) :str\naddress CMDvarADDstrint\n;\n\npattern /(v1:bte,v2:bte) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:bte) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:bte) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:bte) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:bte) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:bte) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:bte) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:bte) :int\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:bte) :sht\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:bte) :sht\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:bte) :bte\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:bte) :bte\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:sht) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:sht) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:sht) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:sht) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:sht) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:sht) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:sht) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:sht) :int\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:sht) :sht\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:sht) :sht\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:sht) :bte\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:sht) :bte\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:int) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:int) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:int) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:int) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:int) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:int) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:int) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:int) :int\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:int) :sht\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:int) :sht\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:int) :bte\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:int) :bte\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:lng) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:lng) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:lng) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:lng) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:lng) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:lng) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:lng) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:lng) :int\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:lng) :sht\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:lng) :sht\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:lng) :bte\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:lng) :bte\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:flt) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:flt) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:flt) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:flt) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:flt) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:flt) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:flt) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:flt) :int\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:flt) :sht\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:flt) :sht\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:flt) :bte\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:flt) :bte\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:dbl) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:dbl) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:dbl) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:dbl) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:dbl) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:dbl) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:dbl) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:dbl) :int\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:dbl) :sht\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:dbl) :sht\naddress CMDvarDIV\n;\n\npattern /(v1:bte,v2:dbl) :bte\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:bte,v2:dbl) :bte\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:bte) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:bte) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:bte) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:bte) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:bte) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:bte) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:bte) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:bte) :int\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:bte) :sht\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:bte) :sht\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:sht) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:sht) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:sht) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:sht) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:sht) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:sht) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:sht) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:sht) :int\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:sht) :sht\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:sht) :sht\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:int) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:int) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:int) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:int) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:int) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:int) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:int) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:int) :int\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:int) :sht\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:int) :sht\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:lng) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:lng) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:lng) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:lng) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:lng) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:lng) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:lng) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:lng) :int\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:lng) :sht\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:lng) :sht\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:flt) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:flt) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:flt) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:flt) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:flt) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:flt) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:flt) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:flt) :int\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:flt) :sht\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:flt) :sht\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:dbl) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:dbl) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:dbl) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:dbl) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:dbl) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:dbl) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:dbl) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:dbl) :int\naddress CMDvarDIV\n;\n\npattern /(v1:sht,v2:dbl) :sht\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:sht,v2:dbl) :sht\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:bte) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:bte) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:bte) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:bte) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:bte) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:bte) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:bte) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:bte) :int\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:sht) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:sht) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:sht) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:sht) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:sht) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:sht) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:sht) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:sht) :int\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:int) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:int) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:int) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:int) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:int) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:int) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:int) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:int) :int\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:lng) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:lng) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:lng) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:lng) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:lng) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:lng) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:lng) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:lng) :int\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:flt) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:flt) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:flt) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:flt) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:flt) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:flt) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:flt) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:flt) :int\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:dbl) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:dbl) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:dbl) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:dbl) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:dbl) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:dbl) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:int,v2:dbl) :int\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:int,v2:dbl) :int\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:bte) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:bte) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:bte) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:bte) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:bte) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:bte) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:sht) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:sht) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:sht) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:sht) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:sht) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:sht) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:int) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:int) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:int) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:int) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:int) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:int) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:lng) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:lng) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:lng) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:lng) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:lng) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:lng) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:flt) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:flt) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:flt) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:flt) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:flt) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:flt) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:dbl) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:dbl) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:dbl) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:dbl) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:lng,v2:dbl) :lng\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:lng,v2:dbl) :lng\naddress CMDvarDIV\n;\n\npattern /(v1:flt,v2:bte) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:flt,v2:bte) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:flt,v2:bte) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:flt,v2:bte) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:flt,v2:sht) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:flt,v2:sht) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:flt,v2:sht) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:flt,v2:sht) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:flt,v2:int) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:flt,v2:int) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:flt,v2:int) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:flt,v2:int) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:flt,v2:lng) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:flt,v2:lng) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:flt,v2:lng) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:flt,v2:lng) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:flt,v2:flt) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:flt,v2:flt) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:flt,v2:flt) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:flt,v2:flt) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:flt,v2:dbl) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:flt,v2:dbl) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:flt,v2:dbl) :flt\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:flt,v2:dbl) :flt\naddress CMDvarDIV\n;\n\npattern /(v1:dbl,v2:bte) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:dbl,v2:bte) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:dbl,v2:sht) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:dbl,v2:sht) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:dbl,v2:int) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:dbl,v2:int) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:dbl,v2:lng) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:dbl,v2:lng) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:dbl,v2:flt) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:dbl,v2:flt) :dbl\naddress CMDvarDIV\n;\n\npattern /(v1:dbl,v2:dbl) :dbl\naddress CMDvarDIVsignal\n;\npattern div_noerror(v1:dbl,v2:dbl) :dbl\naddress CMDvarDIV\n;\n\n\npattern %(v1:bte,v2:bte) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:bte) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:bte) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:bte) :int\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:bte) :sht\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:bte) :sht\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:bte) :bte\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:bte) :bte\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:sht) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:sht) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:sht) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:sht) :int\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:sht) :sht\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:sht) :sht\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:sht) :bte\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:sht) :bte\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:int) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:int) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:int) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:int) :int\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:int) :sht\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:int) :sht\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:int) :bte\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:int) :bte\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:lng) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:lng) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:lng) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:lng) :int\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:lng) :sht\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:lng) :sht\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:lng) :bte\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:lng) :bte\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:flt) :flt\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:flt) :flt\naddress CMDvarMOD\n;\n\npattern %(v1:bte,v2:dbl) :dbl\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:bte,v2:dbl) :dbl\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:bte) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:bte) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:bte) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:bte) :int\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:bte) :sht\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:bte) :sht\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:bte) :bte\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:bte) :bte\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:sht) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:sht) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:sht) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:sht) :int\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:sht) :sht\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:sht) :sht\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:int) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:int) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:int) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:int) :int\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:int) :sht\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:int) :sht\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:lng) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:lng) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:lng) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:lng) :int\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:lng) :sht\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:lng) :sht\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:flt) :flt\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:flt) :flt\naddress CMDvarMOD\n;\n\npattern %(v1:sht,v2:dbl) :dbl\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:sht,v2:dbl) :dbl\naddress CMDvarMOD\n;\n\npattern %(v1:int,v2:bte) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:int,v2:bte) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:int,v2:bte) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:int,v2:bte) :int\naddress CMDvarMOD\n;\n\npattern %(v1:int,v2:bte) :sht\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:int,v2:bte) :sht\naddress CMDvarMOD\n;\n\npattern %(v1:int,v2:bte) :bte\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:int,v2:bte) :bte\naddress CMDvarMOD\n;\n\npattern %(v1:int,v2:sht) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:int,v2:sht) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:int,v2:sht) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:int,v2:sht) :int\naddress CMDvarMOD\n;\n\npattern %(v1:int,v2:sht) :sht\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:int,v2:sht) :sht\naddress CMDvarMOD\n;\n\npattern %(v1:int,v2:int) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:int,v2:int) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:int,v2:int) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:int,v2:int) :int\naddress CMDvarMOD\n;\n\npattern %(v1:int,v2:lng) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:int,v2:lng) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:int,v2:lng) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:int,v2:lng) :int\naddress CMDvarMOD\n;\n\npattern %(v1:int,v2:flt) :flt\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:int,v2:flt) :flt\naddress CMDvarMOD\n;\n\npattern %(v1:int,v2:dbl) :dbl\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:int,v2:dbl) :dbl\naddress CMDvarMOD\n;\n\npattern %(v1:lng,v2:bte) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:lng,v2:bte) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:lng,v2:bte) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:lng,v2:bte) :int\naddress CMDvarMOD\n;\n\npattern %(v1:lng,v2:bte) :sht\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:lng,v2:bte) :sht\naddress CMDvarMOD\n;\n\npattern %(v1:lng,v2:bte) :bte\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:lng,v2:bte) :bte\naddress CMDvarMOD\n;\n\npattern %(v1:lng,v2:sht) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:lng,v2:sht) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:lng,v2:sht) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:lng,v2:sht) :int\naddress CMDvarMOD\n;\n\npattern %(v1:lng,v2:sht) :sht\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:lng,v2:sht) :sht\naddress CMDvarMOD\n;\n\npattern %(v1:lng,v2:int) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:lng,v2:int) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:lng,v2:int) :int\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:lng,v2:int) :int\naddress CMDvarMOD\n;\n\npattern %(v1:lng,v2:lng) :lng\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:lng,v2:lng) :lng\naddress CMDvarMOD\n;\n\npattern %(v1:lng,v2:flt) :flt\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:lng,v2:flt) :flt\naddress CMDvarMOD\n;\n\npattern %(v1:lng,v2:dbl) :dbl\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:lng,v2:dbl) :dbl\naddress CMDvarMOD\n;\n\npattern %(v1:flt,v2:bte) :flt\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:flt,v2:bte) :flt\naddress CMDvarMOD\n;\n\npattern %(v1:flt,v2:sht) :flt\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:flt,v2:sht) :flt\naddress CMDvarMOD\n;\n\npattern %(v1:flt,v2:int) :flt\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:flt,v2:int) :flt\naddress CMDvarMOD\n;\n\npattern %(v1:flt,v2:lng) :flt\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:flt,v2:lng) :flt\naddress CMDvarMOD\n;\n\npattern %(v1:flt,v2:flt) :flt\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:flt,v2:flt) :flt\naddress CMDvarMOD\n;\n\npattern %(v1:flt,v2:dbl) :dbl\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:flt,v2:dbl) :dbl\naddress CMDvarMOD\n;\n\npattern %(v1:dbl,v2:bte) :dbl\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:dbl,v2:bte) :dbl\naddress CMDvarMOD\n;\n\npattern %(v1:dbl,v2:sht) :dbl\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:dbl,v2:sht) :dbl\naddress CMDvarMOD\n;\n\npattern %(v1:dbl,v2:int) :dbl\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:dbl,v2:int) :dbl\naddress CMDvarMOD\n;\n\npattern %(v1:dbl,v2:lng) :dbl\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:dbl,v2:lng) :dbl\naddress CMDvarMOD\n;\n\npattern %(v1:dbl,v2:flt) :dbl\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:dbl,v2:flt) :dbl\naddress CMDvarMOD\n;\n\npattern %(v1:dbl,v2:dbl) :dbl\naddress CMDvarMODsignal\n;\npattern mod_noerror(v1:dbl,v2:dbl) :dbl\naddress CMDvarMOD\n;\n\n\npattern and(v1:bit,v2:bit) :bit\naddress CMDvarAND\n;\n\npattern and(v1:bte,v2:bte) :bte\naddress CMDvarAND\n;\n\npattern and(v1:sht,v2:sht) :sht\naddress CMDvarAND\n;\n\npattern and(v1:int,v2:int) :int\naddress CMDvarAND\n;\n\npattern and(v1:lng,v2:lng) :lng\naddress CMDvarAND\n;\n\n\npattern or(v1:bit,v2:bit) :bit\naddress CMDvarOR\n;\n\npattern or(v1:bte,v2:bte) :bte\naddress CMDvarOR\n;\n\npattern or(v1:sht,v2:sht) :sht\naddress CMDvarOR\n;\n\npattern or(v1:int,v2:int) :int\naddress CMDvarOR\n;\n\npattern or(v1:lng,v2:lng) :lng\naddress CMDvarOR\n;\n\n\npattern xor(v1:bit,v2:bit) :bit\naddress CMDvarXOR\n;\n\npattern xor(v1:bte,v2:bte) :bte\naddress CMDvarXOR\n;\n\npattern xor(v1:sht,v2:sht) :sht\naddress CMDvarXOR\n;\n\npattern xor(v1:int,v2:int) :int\naddress CMDvarXOR\n;\n\npattern xor(v1:lng,v2:lng) :lng\naddress CMDvarXOR\n;\n\n\npattern <<(v1:bte,v2:bte) :bte\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:bte,v2:bte) :bte\naddress CMDvarLSH\n;\n\npattern <<(v1:bte,v2:sht) :bte\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:bte,v2:sht) :bte\naddress CMDvarLSH\n;\n\npattern <<(v1:bte,v2:int) :bte\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:bte,v2:int) :bte\naddress CMDvarLSH\n;\n\npattern <<(v1:bte,v2:lng) :bte\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:bte,v2:lng) :bte\naddress CMDvarLSH\n;\n\npattern <<(v1:sht,v2:bte) :sht\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:sht,v2:bte) :sht\naddress CMDvarLSH\n;\n\npattern <<(v1:sht,v2:sht) :sht\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:sht,v2:sht) :sht\naddress CMDvarLSH\n;\n\npattern <<(v1:sht,v2:int) :sht\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:sht,v2:int) :sht\naddress CMDvarLSH\n;\n\npattern <<(v1:sht,v2:lng) :sht\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:sht,v2:lng) :sht\naddress CMDvarLSH\n;\n\npattern <<(v1:int,v2:bte) :int\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:int,v2:bte) :int\naddress CMDvarLSH\n;\n\npattern <<(v1:int,v2:sht) :int\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:int,v2:sht) :int\naddress CMDvarLSH\n;\n\npattern <<(v1:int,v2:int) :int\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:int,v2:int) :int\naddress CMDvarLSH\n;\n\npattern <<(v1:int,v2:lng) :int\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:int,v2:lng) :int\naddress CMDvarLSH\n;\n\npattern <<(v1:lng,v2:bte) :lng\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:lng,v2:bte) :lng\naddress CMDvarLSH\n;\n\npattern <<(v1:lng,v2:sht) :lng\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:lng,v2:sht) :lng\naddress CMDvarLSH\n;\n\npattern <<(v1:lng,v2:int) :lng\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:lng,v2:int) :lng\naddress CMDvarLSH\n;\n\npattern <<(v1:lng,v2:lng) :lng\naddress CMDvarLSHsignal\n;\npattern lsh_noerror(v1:lng,v2:lng) :lng\naddress CMDvarLSH\n;\n\n\npattern >>(v1:bte,v2:bte) :bte\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:bte,v2:bte) :bte\naddress CMDvarRSH\n;\n\npattern >>(v1:bte,v2:sht) :bte\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:bte,v2:sht) :bte\naddress CMDvarRSH\n;\n\npattern >>(v1:bte,v2:int) :bte\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:bte,v2:int) :bte\naddress CMDvarRSH\n;\n\npattern >>(v1:bte,v2:lng) :bte\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:bte,v2:lng) :bte\naddress CMDvarRSH\n;\n\npattern >>(v1:sht,v2:bte) :sht\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:sht,v2:bte) :sht\naddress CMDvarRSH\n;\n\npattern >>(v1:sht,v2:sht) :sht\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:sht,v2:sht) :sht\naddress CMDvarRSH\n;\n\npattern >>(v1:sht,v2:int) :sht\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:sht,v2:int) :sht\naddress CMDvarRSH\n;\n\npattern >>(v1:sht,v2:lng) :sht\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:sht,v2:lng) :sht\naddress CMDvarRSH\n;\n\npattern >>(v1:int,v2:bte) :int\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:int,v2:bte) :int\naddress CMDvarRSH\n;\n\npattern >>(v1:int,v2:sht) :int\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:int,v2:sht) :int\naddress CMDvarRSH\n;\n\npattern >>(v1:int,v2:int) :int\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:int,v2:int) :int\naddress CMDvarRSH\n;\n\npattern >>(v1:int,v2:lng) :int\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:int,v2:lng) :int\naddress CMDvarRSH\n;\n\npattern >>(v1:lng,v2:bte) :lng\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:lng,v2:bte) :lng\naddress CMDvarRSH\n;\n\npattern >>(v1:lng,v2:sht) :lng\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:lng,v2:sht) :lng\naddress CMDvarRSH\n;\n\npattern >>(v1:lng,v2:int) :lng\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:lng,v2:int) :lng\naddress CMDvarRSH\n;\n\npattern >>(v1:lng,v2:lng) :lng\naddress CMDvarRSHsignal\n;\npattern rsh_noerror(v1:lng,v2:lng) :lng\naddress CMDvarRSH\n;\n\n\npattern <(v1:bit,v2:bit) :bit\naddress CMDvarLT\n;\n\npattern <(v1:str,v2:str) :bit\naddress CMDvarLT\n;\n\npattern <(v1:blob,v2:blob) :bit\naddress CMDvarLT\n;\n\npattern <(v1:oid,v2:oid) :bit\naddress CMDvarLT\n;\n\npattern <(v1:bte,v2:bte) :bit\naddress CMDvarLT\n;\n\npattern <(v1:bte,v2:sht) :bit\naddress CMDvarLT\n;\n\npattern <(v1:bte,v2:int) :bit\naddress CMDvarLT\n;\n\npattern <(v1:bte,v2:lng) :bit\naddress CMDvarLT\n;\n\npattern <(v1:bte,v2:flt) :bit\naddress CMDvarLT\n;\n\npattern <(v1:bte,v2:dbl) :bit\naddress CMDvarLT\n;\n\npattern <(v1:sht,v2:bte) :bit\naddress CMDvarLT\n;\n\npattern <(v1:sht,v2:sht) :bit\naddress CMDvarLT\n;\n\npattern <(v1:sht,v2:int) :bit\naddress CMDvarLT\n;\n\npattern <(v1:sht,v2:lng) :bit\naddress CMDvarLT\n;\n\npattern <(v1:sht,v2:flt) :bit\naddress CMDvarLT\n;\n\npattern <(v1:sht,v2:dbl) :bit\naddress CMDvarLT\n;\n\npattern <(v1:int,v2:bte) :bit\naddress CMDvarLT\n;\n\npattern <(v1:int,v2:sht) :bit\naddress CMDvarLT\n;\n\npattern <(v1:int,v2:int) :bit\naddress CMDvarLT\n;\n\npattern <(v1:int,v2:lng) :bit\naddress CMDvarLT\n;\n\npattern <(v1:int,v2:flt) :bit\naddress CMDvarLT\n;\n\npattern <(v1:int,v2:dbl) :bit\naddress CMDvarLT\n;\n\npattern <(v1:lng,v2:bte) :bit\naddress CMDvarLT\n;\n\npattern <(v1:lng,v2:sht) :bit\naddress CMDvarLT\n;\n\npattern <(v1:lng,v2:int) :bit\naddress CMDvarLT\n;\n\npattern <(v1:lng,v2:lng) :bit\naddress CMDvarLT\n;\n\npattern <(v1:lng,v2:flt) :bit\naddress CMDvarLT\n;\n\npattern <(v1:lng,v2:dbl) :bit\naddress CMDvarLT\n;\n\npattern <(v1:flt,v2:bte) :bit\naddress CMDvarLT\n;\n\npattern <(v1:flt,v2:sht) :bit\naddress CMDvarLT\n;\n\npattern <(v1:flt,v2:int) :bit\naddress CMDvarLT\n;\n\npattern <(v1:flt,v2:lng) :bit\naddress CMDvarLT\n;\n\npattern <(v1:flt,v2:flt) :bit\naddress CMDvarLT\n;\n\npattern <(v1:flt,v2:dbl) :bit\naddress CMDvarLT\n;\n\npattern <(v1:dbl,v2:bte) :bit\naddress CMDvarLT\n;\n\npattern <(v1:dbl,v2:sht) :bit\naddress CMDvarLT\n;\n\npattern <(v1:dbl,v2:int) :bit\naddress CMDvarLT\n;\n\npattern <(v1:dbl,v2:lng) :bit\naddress CMDvarLT\n;\n\npattern <(v1:dbl,v2:flt) :bit\naddress CMDvarLT\n;\n\npattern <(v1:dbl,v2:dbl) :bit\naddress CMDvarLT\n;\n\n\npattern <=(v1:bit,v2:bit) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:str,v2:str) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:blob,v2:blob) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:oid,v2:oid) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:bte,v2:bte) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:bte,v2:sht) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:bte,v2:int) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:bte,v2:lng) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:bte,v2:flt) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:bte,v2:dbl) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:sht,v2:bte) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:sht,v2:sht) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:sht,v2:int) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:sht,v2:lng) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:sht,v2:flt) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:sht,v2:dbl) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:int,v2:bte) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:int,v2:sht) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:int,v2:int) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:int,v2:lng) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:int,v2:flt) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:int,v2:dbl) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:lng,v2:bte) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:lng,v2:sht) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:lng,v2:int) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:lng,v2:lng) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:lng,v2:flt) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:lng,v2:dbl) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:flt,v2:bte) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:flt,v2:sht) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:flt,v2:int) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:flt,v2:lng) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:flt,v2:flt) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:flt,v2:dbl) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:dbl,v2:bte) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:dbl,v2:sht) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:dbl,v2:int) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:dbl,v2:lng) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:dbl,v2:flt) :bit\naddress CMDvarLE\n;\n\npattern <=(v1:dbl,v2:dbl) :bit\naddress CMDvarLE\n;\n\n\npattern >(v1:bit,v2:bit) :bit\naddress CMDvarGT\n;\n\npattern >(v1:str,v2:str) :bit\naddress CMDvarGT\n;\n\npattern >(v1:blob,v2:blob) :bit\naddress CMDvarGT\n;\n\npattern >(v1:oid,v2:oid) :bit\naddress CMDvarGT\n;\n\npattern >(v1:bte,v2:bte) :bit\naddress CMDvarGT\n;\n\npattern >(v1:bte,v2:sht) :bit\naddress CMDvarGT\n;\n\npattern >(v1:bte,v2:int) :bit\naddress CMDvarGT\n;\n\npattern >(v1:bte,v2:lng) :bit\naddress CMDvarGT\n;\n\npattern >(v1:bte,v2:flt) :bit\naddress CMDvarGT\n;\n\npattern >(v1:bte,v2:dbl) :bit\naddress CMDvarGT\n;\n\npattern >(v1:sht,v2:bte) :bit\naddress CMDvarGT\n;\n\npattern >(v1:sht,v2:sht) :bit\naddress CMDvarGT\n;\n\npattern >(v1:sht,v2:int) :bit\naddress CMDvarGT\n;\n\npattern >(v1:sht,v2:lng) :bit\naddress CMDvarGT\n;\n\npattern >(v1:sht,v2:flt) :bit\naddress CMDvarGT\n;\n\npattern >(v1:sht,v2:dbl) :bit\naddress CMDvarGT\n;\n\npattern >(v1:int,v2:bte) :bit\naddress CMDvarGT\n;\n\npattern >(v1:int,v2:sht) :bit\naddress CMDvarGT\n;\n\npattern >(v1:int,v2:int) :bit\naddress CMDvarGT\n;\n\npattern >(v1:int,v2:lng) :bit\naddress CMDvarGT\n;\n\npattern >(v1:int,v2:flt) :bit\naddress CMDvarGT\n;\n\npattern >(v1:int,v2:dbl) :bit\naddress CMDvarGT\n;\n\npattern >(v1:lng,v2:bte) :bit\naddress CMDvarGT\n;\n\npattern >(v1:lng,v2:sht) :bit\naddress CMDvarGT\n;\n\npattern >(v1:lng,v2:int) :bit\naddress CMDvarGT\n;\n\npattern >(v1:lng,v2:lng) :bit\naddress CMDvarGT\n;\n\npattern >(v1:lng,v2:flt) :bit\naddress CMDvarGT\n;\n\npattern >(v1:lng,v2:dbl) :bit\naddress CMDvarGT\n;\n\npattern >(v1:flt,v2:bte) :bit\naddress CMDvarGT\n;\n\npattern >(v1:flt,v2:sht) :bit\naddress CMDvarGT\n;\n\npattern >(v1:flt,v2:int) :bit\naddress CMDvarGT\n;\n\npattern >(v1:flt,v2:lng) :bit\naddress CMDvarGT\n;\n\npattern >(v1:flt,v2:flt) :bit\naddress CMDvarGT\n;\n\npattern >(v1:flt,v2:dbl) :bit\naddress CMDvarGT\n;\n\npattern >(v1:dbl,v2:bte) :bit\naddress CMDvarGT\n;\n\npattern >(v1:dbl,v2:sht) :bit\naddress CMDvarGT\n;\n\npattern >(v1:dbl,v2:int) :bit\naddress CMDvarGT\n;\n\npattern >(v1:dbl,v2:lng) :bit\naddress CMDvarGT\n;\n\npattern >(v1:dbl,v2:flt) :bit\naddress CMDvarGT\n;\n\npattern >(v1:dbl,v2:dbl) :bit\naddress CMDvarGT\n;\n\n\npattern >=(v1:bit,v2:bit) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:str,v2:str) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:blob,v2:blob) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:oid,v2:oid) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:bte,v2:bte) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:bte,v2:sht) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:bte,v2:int) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:bte,v2:lng) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:bte,v2:flt) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:bte,v2:dbl) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:sht,v2:bte) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:sht,v2:sht) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:sht,v2:int) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:sht,v2:lng) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:sht,v2:flt) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:sht,v2:dbl) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:int,v2:bte) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:int,v2:sht) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:int,v2:int) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:int,v2:lng) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:int,v2:flt) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:int,v2:dbl) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:lng,v2:bte) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:lng,v2:sht) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:lng,v2:int) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:lng,v2:lng) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:lng,v2:flt) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:lng,v2:dbl) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:flt,v2:bte) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:flt,v2:sht) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:flt,v2:int) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:flt,v2:lng) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:flt,v2:flt) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:flt,v2:dbl) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:dbl,v2:bte) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:dbl,v2:sht) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:dbl,v2:int) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:dbl,v2:lng) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:dbl,v2:flt) :bit\naddress CMDvarGE\n;\n\npattern >=(v1:dbl,v2:dbl) :bit\naddress CMDvarGE\n;\n\n\npattern ==(v1:bit,v2:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:bit,v2:bit,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:str,v2:str) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:str,v2:str,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:blob,v2:blob) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:blob,v2:blob,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:oid,v2:oid) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:oid,v2:oid,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:bte,v2:bte) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:bte,v2:bte,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:bte,v2:sht) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:bte,v2:sht,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:bte,v2:int) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:bte,v2:int,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:bte,v2:lng) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:bte,v2:lng,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:bte,v2:flt) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:bte,v2:flt,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:bte,v2:dbl) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:bte,v2:dbl,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:sht,v2:bte) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:sht,v2:bte,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:sht,v2:sht) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:sht,v2:sht,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:sht,v2:int) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:sht,v2:int,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:sht,v2:lng) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:sht,v2:lng,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:sht,v2:flt) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:sht,v2:flt,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:sht,v2:dbl) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:sht,v2:dbl,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:int,v2:bte) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:int,v2:bte,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:int,v2:sht) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:int,v2:sht,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:int,v2:int) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:int,v2:int,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:int,v2:lng) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:int,v2:lng,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:int,v2:flt) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:int,v2:flt,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:int,v2:dbl) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:int,v2:dbl,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:lng,v2:bte) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:lng,v2:bte,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:lng,v2:sht) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:lng,v2:sht,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:lng,v2:int) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:lng,v2:int,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:lng,v2:lng) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:lng,v2:lng,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:lng,v2:flt) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:lng,v2:flt,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:lng,v2:dbl) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:lng,v2:dbl,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:flt,v2:bte) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:flt,v2:bte,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:flt,v2:sht) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:flt,v2:sht,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:flt,v2:int) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:flt,v2:int,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:flt,v2:lng) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:flt,v2:lng,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:flt,v2:flt) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:flt,v2:flt,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:flt,v2:dbl) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:flt,v2:dbl,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:dbl,v2:bte) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:dbl,v2:bte,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:dbl,v2:sht) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:dbl,v2:sht,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:dbl,v2:int) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:dbl,v2:int,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:dbl,v2:lng) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:dbl,v2:lng,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:dbl,v2:flt) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:dbl,v2:flt,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:dbl,v2:dbl) :bit\naddress CMDvarEQ\n;\n\npattern ==(v1:dbl,v2:dbl,nil_matches:bit) :bit\naddress CMDvarEQ\n;\n\n\npattern !=(v1:bit,v2:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:bit,v2:bit,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:str,v2:str) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:str,v2:str,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:blob,v2:blob) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:blob,v2:blob,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:oid,v2:oid) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:oid,v2:oid,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:bte,v2:bte) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:bte,v2:bte,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:bte,v2:sht) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:bte,v2:sht,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:bte,v2:int) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:bte,v2:int,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:bte,v2:lng) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:bte,v2:lng,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:bte,v2:flt) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:bte,v2:flt,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:bte,v2:dbl) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:bte,v2:dbl,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:sht,v2:bte) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:sht,v2:bte,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:sht,v2:sht) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:sht,v2:sht,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:sht,v2:int) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:sht,v2:int,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:sht,v2:lng) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:sht,v2:lng,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:sht,v2:flt) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:sht,v2:flt,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:sht,v2:dbl) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:sht,v2:dbl,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:int,v2:bte) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:int,v2:bte,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:int,v2:sht) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:int,v2:sht,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:int,v2:int) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:int,v2:int,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:int,v2:lng) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:int,v2:lng,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:int,v2:flt) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:int,v2:flt,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:int,v2:dbl) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:int,v2:dbl,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:lng,v2:bte) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:lng,v2:bte,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:lng,v2:sht) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:lng,v2:sht,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:lng,v2:int) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:lng,v2:int,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:lng,v2:lng) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:lng,v2:lng,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:lng,v2:flt) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:lng,v2:flt,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:lng,v2:dbl) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:lng,v2:dbl,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:flt,v2:bte) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:flt,v2:bte,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:flt,v2:sht) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:flt,v2:sht,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:flt,v2:int) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:flt,v2:int,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:flt,v2:lng) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:flt,v2:lng,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:flt,v2:flt) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:flt,v2:flt,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:flt,v2:dbl) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:flt,v2:dbl,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:dbl,v2:bte) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:dbl,v2:bte,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:dbl,v2:sht) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:dbl,v2:sht,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:dbl,v2:int) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:dbl,v2:int,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:dbl,v2:lng) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:dbl,v2:lng,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:dbl,v2:flt) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:dbl,v2:flt,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:dbl,v2:dbl) :bit\naddress CMDvarNE\n;\n\npattern !=(v1:dbl,v2:dbl,nil_matches:bit) :bit\naddress CMDvarNE\n;\n\n\npattern cmp(v1:bit,v2:bit) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:str,v2:str) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:oid,v2:oid) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:bte,v2:bte) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:bte,v2:sht) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:bte,v2:int) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:bte,v2:lng) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:bte,v2:flt) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:bte,v2:dbl) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:sht,v2:bte) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:sht,v2:sht) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:sht,v2:int) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:sht,v2:lng) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:sht,v2:flt) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:sht,v2:dbl) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:int,v2:bte) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:int,v2:sht) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:int,v2:int) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:int,v2:lng) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:int,v2:flt) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:int,v2:dbl) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:lng,v2:bte) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:lng,v2:sht) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:lng,v2:int) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:lng,v2:lng) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:lng,v2:flt) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:lng,v2:dbl) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:flt,v2:bte) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:flt,v2:sht) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:flt,v2:int) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:flt,v2:lng) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:flt,v2:flt) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:flt,v2:dbl) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:dbl,v2:bte) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:dbl,v2:sht) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:dbl,v2:int) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:dbl,v2:lng) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:dbl,v2:flt) :bte\naddress CMDvarCMP\n;\n\npattern cmp(v1:dbl,v2:dbl) :bte\naddress CMDvarCMP\n;\n\n\npattern between(b:any_1,lo:any_1,hi:any_1) :bit\naddress CMDvarBETWEEN\n;\n\npattern between_symmetric(b:any_1,v1:any_1,v2:any_1) :bit\naddress CMDvarBETWEENsymmetric\n;\n\npattern void(v:void) :void\naddress CMDvarCONVERT\n;\n\npattern void(v:bit) :void\naddress CMDvarCONVERT\n;\n\npattern void(v:bte) :void\naddress CMDvarCONVERT\n;\n\npattern void(v:sht) :void\naddress CMDvarCONVERT\n;\n\npattern void(v:int) :void\naddress CMDvarCONVERT\n;\n\npattern void(v:lng) :void\naddress CMDvarCONVERT\n;\n\npattern void(v:flt) :void\naddress CMDvarCONVERT\n;\n\npattern void(v:dbl) :void\naddress CMDvarCONVERT\n;\n\npattern void(v:oid) :void\naddress CMDvarCONVERT\n;\n\npattern void(v:str) :void\naddress CMDvarCONVERT\n;\n\n\npattern bit(v:void) :bit\naddress CMDvarCONVERT\n;\n\npattern bit(v:bit) :bit\naddress CMDvarCONVERT\n;\n\npattern bit(v:bte) :bit\naddress CMDvarCONVERT\n;\n\npattern bit(v:sht) :bit\naddress CMDvarCONVERT\n;\n\npattern bit(v:int) :bit\naddress CMDvarCONVERT\n;\n\npattern bit(v:lng) :bit\naddress CMDvarCONVERT\n;\n\npattern bit(v:flt) :bit\naddress CMDvarCONVERT\n;\n\npattern bit(v:dbl) :bit\naddress CMDvarCONVERT\n;\n\npattern bit(v:oid) :bit\naddress CMDvarCONVERT\n;\n\npattern bit(v:str) :bit\naddress CMDvarCONVERT\n;\n\n\npattern bte(v:void) :bte\naddress CMDvarCONVERT\n;\n\npattern bte(v:bit) :bte\naddress CMDvarCONVERT\n;\n\npattern bte(v:bte) :bte\naddress CMDvarCONVERT\n;\n\npattern bte(v:sht) :bte\naddress CMDvarCONVERT\n;\n\npattern bte(v:int) :bte\naddress CMDvarCONVERT\n;\n\npattern bte(v:lng) :bte\naddress CMDvarCONVERT\n;\n\npattern bte(v:flt) :bte\naddress CMDvarCONVERT\n;\n\npattern bte(v:dbl) :bte\naddress CMDvarCONVERT\n;\n\npattern bte(v:oid) :bte\naddress CMDvarCONVERT\n;\n\npattern bte(v:str) :bte\naddress CMDvarCONVERT\n;\n\n\npattern sht(v:void) :sht\naddress CMDvarCONVERT\n;\n\npattern sht(v:bit) :sht\naddress CMDvarCONVERT\n;\n\npattern sht(v:bte) :sht\naddress CMDvarCONVERT\n;\n\npattern sht(v:sht) :sht\naddress CMDvarCONVERT\n;\n\npattern sht(v:int) :sht\naddress CMDvarCONVERT\n;\n\npattern sht(v:lng) :sht\naddress CMDvarCONVERT\n;\n\npattern sht(v:flt) :sht\naddress CMDvarCONVERT\n;\n\npattern sht(v:dbl) :sht\naddress CMDvarCONVERT\n;\n\npattern sht(v:oid) :sht\naddress CMDvarCONVERT\n;\n\npattern sht(v:str) :sht\naddress CMDvarCONVERT\n;\n\n\npattern int(v:void) :int\naddress CMDvarCONVERT\n;\n\npattern int(v:bit) :int\naddress CMDvarCONVERT\n;\n\npattern int(v:bte) :int\naddress CMDvarCONVERT\n;\n\npattern int(v:sht) :int\naddress CMDvarCONVERT\n;\n\npattern int(v:int) :int\naddress CMDvarCONVERT\n;\n\npattern int(v:lng) :int\naddress CMDvarCONVERT\n;\n\npattern int(v:flt) :int\naddress CMDvarCONVERT\n;\n\npattern int(v:dbl) :int\naddress CMDvarCONVERT\n;\n\npattern int(v:oid) :int\naddress CMDvarCONVERT\n;\n\npattern int(v:str) :int\naddress CMDvarCONVERT\n;\n\n\npattern lng(v:void) :lng\naddress CMDvarCONVERT\n;\n\npattern lng(v:bit) :lng\naddress CMDvarCONVERT\n;\n\npattern lng(v:bte) :lng\naddress CMDvarCONVERT\n;\n\npattern lng(v:sht) :lng\naddress CMDvarCONVERT\n;\n\npattern lng(v:int) :lng\naddress CMDvarCONVERT\n;\n\npattern lng(v:lng) :lng\naddress CMDvarCONVERT\n;\n\npattern lng(v:flt) :lng\naddress CMDvarCONVERT\n;\n\npattern lng(v:dbl) :lng\naddress CMDvarCONVERT\n;\n\npattern lng(v:oid) :lng\naddress CMDvarCONVERT\n;\n\npattern lng(v:str) :lng\naddress CMDvarCONVERT\n;\n\n\npattern flt(v:void) :flt\naddress CMDvarCONVERT\n;\n\npattern flt(v:bit) :flt\naddress CMDvarCONVERT\n;\n\npattern flt(v:bte) :flt\naddress CMDvarCONVERT\n;\n\npattern flt(v:sht) :flt\naddress CMDvarCONVERT\n;\n\npattern flt(v:int) :flt\naddress CMDvarCONVERT\n;\n\npattern flt(v:lng) :flt\naddress CMDvarCONVERT\n;\n\npattern flt(v:flt) :flt\naddress CMDvarCONVERT\n;\n\npattern flt(v:dbl) :flt\naddress CMDvarCONVERT\n;\n\npattern flt(v:oid) :flt\naddress CMDvarCONVERT\n;\n\npattern flt(v:str) :flt\naddress CMDvarCONVERT\n;\n\n\npattern dbl(v:void) :dbl\naddress CMDvarCONVERT\n;\n\npattern dbl(v:bit) :dbl\naddress CMDvarCONVERT\n;\n\npattern dbl(v:bte) :dbl\naddress CMDvarCONVERT\n;\n\npattern dbl(v:sht) :dbl\naddress CMDvarCONVERT\n;\n\npattern dbl(v:int) :dbl\naddress CMDvarCONVERT\n;\n\npattern dbl(v:lng) :dbl\naddress CMDvarCONVERT\n;\n\npattern dbl(v:flt) :dbl\naddress CMDvarCONVERT\n;\n\npattern dbl(v:dbl) :dbl\naddress CMDvarCONVERT\n;\n\npattern dbl(v:oid) :dbl\naddress CMDvarCONVERT\n;\n\npattern dbl(v:str) :dbl\naddress CMDvarCONVERT\n;\n\n\npattern oid(v:void) :oid\naddress CMDvarCONVERT\n;\n\npattern oid(v:bit) :oid\naddress CMDvarCONVERT\n;\n\npattern oid(v:bte) :oid\naddress CMDvarCONVERT\n;\n\npattern oid(v:sht) :oid\naddress CMDvarCONVERT\n;\n\npattern oid(v:int) :oid\naddress CMDvarCONVERT\n;\n\npattern oid(v:lng) :oid\naddress CMDvarCONVERT\n;\n\npattern oid(v:flt) :oid\naddress CMDvarCONVERT\n;\n\npattern oid(v:dbl) :oid\naddress CMDvarCONVERT\n;\n\npattern oid(v:oid) :oid\naddress CMDvarCONVERT\n;\n\npattern oid(v:str) :oid\naddress CMDvarCONVERT\n;\n\n\npattern str(v:any) :str\naddress CMDvarCONVERT\n;\n\n\npattern min(v1:any_1, v2:any_1) :any_1\naddress CALCmin\n;\n\npattern min_no_nil(v1:any_1, v2:any_1) :any_1\naddress CALCmin_no_nil\n;\n\npattern max(v1:any_1, v2:any_1) :any_1\naddress CALCmax\n;\n\npattern max_no_nil(v1:any_1, v2:any_1) :any_1\naddress CALCmax_no_nil\n;\n\ncommand ptr(v:ptr) :ptr\naddress CMDvarCONVERTptr\n;\n\npattern ifthenelse(b:bit,t:any_1,f:any_1):any_1\naddress CALCswitchbit\n;\n\ncommand length(s:str) :int\naddress CMDstrlength\n;\n\nmodule aggr;\n\npattern sum(b:bat[:bte]) :bte\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],nil_if_empty:bit) :bte\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],s:bat[:oid]) :bte\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],s:bat[:oid],nil_if_empty:bit) :bte\naddress CMDBATsum\n;\n\npattern sum(b:bat[:bte]) :sht\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],nil_if_empty:bit) :sht\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],s:bat[:oid]) :sht\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],s:bat[:oid],nil_if_empty:bit) :sht\naddress CMDBATsum\n;\n\npattern sum(b:bat[:bte]) :int\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],nil_if_empty:bit) :int\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],s:bat[:oid]) :int\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],s:bat[:oid],nil_if_empty:bit) :int\naddress CMDBATsum\n;\n\npattern sum(b:bat[:bte]) :lng\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],nil_if_empty:bit) :lng\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],s:bat[:oid]) :lng\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],s:bat[:oid],nil_if_empty:bit) :lng\naddress CMDBATsum\n;\n\npattern sum(b:bat[:bte]) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],nil_if_empty:bit) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],s:bat[:oid]) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:bte],s:bat[:oid],nil_if_empty:bit) :dbl\naddress CMDBATsum\n;\n\npattern sum(b:bat[:sht]) :sht\naddress CMDBATsum\n;\npattern sum(b:bat[:sht],nil_if_empty:bit) :sht\naddress CMDBATsum\n;\npattern sum(b:bat[:sht],s:bat[:oid]) :sht\naddress CMDBATsum\n;\npattern sum(b:bat[:sht],s:bat[:oid],nil_if_empty:bit) :sht\naddress CMDBATsum\n;\n\npattern sum(b:bat[:sht]) :int\naddress CMDBATsum\n;\npattern sum(b:bat[:sht],nil_if_empty:bit) :int\naddress CMDBATsum\n;\npattern sum(b:bat[:sht],s:bat[:oid]) :int\naddress CMDBATsum\n;\npattern sum(b:bat[:sht],s:bat[:oid],nil_if_empty:bit) :int\naddress CMDBATsum\n;\n\npattern sum(b:bat[:sht]) :lng\naddress CMDBATsum\n;\npattern sum(b:bat[:sht],nil_if_empty:bit) :lng\naddress CMDBATsum\n;\npattern sum(b:bat[:sht],s:bat[:oid]) :lng\naddress CMDBATsum\n;\npattern sum(b:bat[:sht],s:bat[:oid],nil_if_empty:bit) :lng\naddress CMDBATsum\n;\n\npattern sum(b:bat[:sht]) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:sht],nil_if_empty:bit) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:sht],s:bat[:oid]) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:sht],s:bat[:oid],nil_if_empty:bit) :dbl\naddress CMDBATsum\n;\n\npattern sum(b:bat[:int]) :int\naddress CMDBATsum\n;\npattern sum(b:bat[:int],nil_if_empty:bit) :int\naddress CMDBATsum\n;\npattern sum(b:bat[:int],s:bat[:oid]) :int\naddress CMDBATsum\n;\npattern sum(b:bat[:int],s:bat[:oid],nil_if_empty:bit) :int\naddress CMDBATsum\n;\n\npattern sum(b:bat[:int]) :lng\naddress CMDBATsum\n;\npattern sum(b:bat[:int],nil_if_empty:bit) :lng\naddress CMDBATsum\n;\npattern sum(b:bat[:int],s:bat[:oid]) :lng\naddress CMDBATsum\n;\npattern sum(b:bat[:int],s:bat[:oid],nil_if_empty:bit) :lng\naddress CMDBATsum\n;\n\npattern sum(b:bat[:int]) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:int],nil_if_empty:bit) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:int],s:bat[:oid]) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:int],s:bat[:oid],nil_if_empty:bit) :dbl\naddress CMDBATsum\n;\n\npattern sum(b:bat[:lng]) :lng\naddress CMDBATsum\n;\npattern sum(b:bat[:lng],nil_if_empty:bit) :lng\naddress CMDBATsum\n;\npattern sum(b:bat[:lng],s:bat[:oid]) :lng\naddress CMDBATsum\n;\npattern sum(b:bat[:lng],s:bat[:oid],nil_if_empty:bit) :lng\naddress CMDBATsum\n;\n\npattern sum(b:bat[:lng]) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:lng],nil_if_empty:bit) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:lng],s:bat[:oid]) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:lng],s:bat[:oid],nil_if_empty:bit) :dbl\naddress CMDBATsum\n;\n\npattern sum(b:bat[:flt]) :flt\naddress CMDBATsum\n;\npattern sum(b:bat[:flt],nil_if_empty:bit) :flt\naddress CMDBATsum\n;\npattern sum(b:bat[:flt],s:bat[:oid]) :flt\naddress CMDBATsum\n;\npattern sum(b:bat[:flt],s:bat[:oid],nil_if_empty:bit) :flt\naddress CMDBATsum\n;\n\npattern sum(b:bat[:flt]) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:flt],nil_if_empty:bit) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:flt],s:bat[:oid]) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:flt],s:bat[:oid],nil_if_empty:bit) :dbl\naddress CMDBATsum\n;\n\npattern sum(b:bat[:dbl]) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:dbl],nil_if_empty:bit) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:dbl],s:bat[:oid]) :dbl\naddress CMDBATsum\n;\npattern sum(b:bat[:dbl],s:bat[:oid],nil_if_empty:bit) :dbl\naddress CMDBATsum\n;\n\npattern prod(b:bat[:bte]) :bte\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],nil_if_empty:bit) :bte\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],s:bat[:oid]) :bte\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],s:bat[:oid],nil_if_empty:bit) :bte\naddress CMDBATprod\n;\n\npattern prod(b:bat[:bte]) :sht\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],nil_if_empty:bit) :sht\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],s:bat[:oid]) :sht\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],s:bat[:oid],nil_if_empty:bit) :sht\naddress CMDBATprod\n;\n\npattern prod(b:bat[:bte]) :int\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],nil_if_empty:bit) :int\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],s:bat[:oid]) :int\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],s:bat[:oid],nil_if_empty:bit) :int\naddress CMDBATprod\n;\n\npattern prod(b:bat[:bte]) :lng\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],nil_if_empty:bit) :lng\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],s:bat[:oid]) :lng\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],s:bat[:oid],nil_if_empty:bit) :lng\naddress CMDBATprod\n;\n\npattern prod(b:bat[:bte]) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],nil_if_empty:bit) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],s:bat[:oid]) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:bte],s:bat[:oid],nil_if_empty:bit) :dbl\naddress CMDBATprod\n;\n\npattern prod(b:bat[:sht]) :sht\naddress CMDBATprod\n;\npattern prod(b:bat[:sht],nil_if_empty:bit) :sht\naddress CMDBATprod\n;\npattern prod(b:bat[:sht],s:bat[:oid]) :sht\naddress CMDBATprod\n;\npattern prod(b:bat[:sht],s:bat[:oid],nil_if_empty:bit) :sht\naddress CMDBATprod\n;\n\npattern prod(b:bat[:sht]) :int\naddress CMDBATprod\n;\npattern prod(b:bat[:sht],nil_if_empty:bit) :int\naddress CMDBATprod\n;\npattern prod(b:bat[:sht],s:bat[:oid]) :int\naddress CMDBATprod\n;\npattern prod(b:bat[:sht],s:bat[:oid],nil_if_empty:bit) :int\naddress CMDBATprod\n;\n\npattern prod(b:bat[:sht]) :lng\naddress CMDBATprod\n;\npattern prod(b:bat[:sht],nil_if_empty:bit) :lng\naddress CMDBATprod\n;\npattern prod(b:bat[:sht],s:bat[:oid]) :lng\naddress CMDBATprod\n;\npattern prod(b:bat[:sht],s:bat[:oid],nil_if_empty:bit) :lng\naddress CMDBATprod\n;\n\npattern prod(b:bat[:sht]) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:sht],nil_if_empty:bit) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:sht],s:bat[:oid]) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:sht],s:bat[:oid],nil_if_empty:bit) :dbl\naddress CMDBATprod\n;\n\npattern prod(b:bat[:int]) :int\naddress CMDBATprod\n;\npattern prod(b:bat[:int],nil_if_empty:bit) :int\naddress CMDBATprod\n;\npattern prod(b:bat[:int],s:bat[:oid]) :int\naddress CMDBATprod\n;\npattern prod(b:bat[:int],s:bat[:oid],nil_if_empty:bit) :int\naddress CMDBATprod\n;\n\npattern prod(b:bat[:int]) :lng\naddress CMDBATprod\n;\npattern prod(b:bat[:int],nil_if_empty:bit) :lng\naddress CMDBATprod\n;\npattern prod(b:bat[:int],s:bat[:oid]) :lng\naddress CMDBATprod\n;\npattern prod(b:bat[:int],s:bat[:oid],nil_if_empty:bit) :lng\naddress CMDBATprod\n;\n\npattern prod(b:bat[:int]) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:int],nil_if_empty:bit) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:int],s:bat[:oid]) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:int],s:bat[:oid],nil_if_empty:bit) :dbl\naddress CMDBATprod\n;\n\npattern prod(b:bat[:lng]) :lng\naddress CMDBATprod\n;\npattern prod(b:bat[:lng],nil_if_empty:bit) :lng\naddress CMDBATprod\n;\npattern prod(b:bat[:lng],s:bat[:oid]) :lng\naddress CMDBATprod\n;\npattern prod(b:bat[:lng],s:bat[:oid],nil_if_empty:bit) :lng\naddress CMDBATprod\n;\n\npattern prod(b:bat[:lng]) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:lng],nil_if_empty:bit) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:lng],s:bat[:oid]) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:lng],s:bat[:oid],nil_if_empty:bit) :dbl\naddress CMDBATprod\n;\n\npattern prod(b:bat[:flt]) :flt\naddress CMDBATprod\n;\npattern prod(b:bat[:flt],nil_if_empty:bit) :flt\naddress CMDBATprod\n;\npattern prod(b:bat[:flt],s:bat[:oid]) :flt\naddress CMDBATprod\n;\npattern prod(b:bat[:flt],s:bat[:oid],nil_if_empty:bit) :flt\naddress CMDBATprod\n;\n\npattern prod(b:bat[:flt]) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:flt],nil_if_empty:bit) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:flt],s:bat[:oid]) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:flt],s:bat[:oid],nil_if_empty:bit) :dbl\naddress CMDBATprod\n;\n\npattern prod(b:bat[:dbl]) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:dbl],nil_if_empty:bit) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:dbl],s:bat[:oid]) :dbl\naddress CMDBATprod\n;\npattern prod(b:bat[:dbl],s:bat[:oid],nil_if_empty:bit) :dbl\naddress CMDBATprod\n;\n\npattern str_group_concat(b:bat[:str]) :str\naddress CMDBATstr_group_concat\n;\npattern str_group_concat(b:bat[:str],nil_if_empty:bit) :str\naddress CMDBATstr_group_concat\n;\npattern str_group_concat(b:bat[:str],s:bat[:oid]) :str\naddress CMDBATstr_group_concat\n;\npattern str_group_concat(b:bat[:str],s:bat[:oid],nil_if_empty:bit) :str\naddress CMDBATstr_group_concat\n;\n\npattern str_group_concat(b:bat[:str],sep:bat[:str]) :str\naddress CMDBATstr_group_concat\n;\npattern str_group_concat(b:bat[:str],sep:bat[:str],nil_if_empty:bit) :str\naddress CMDBATstr_group_concat\n;\npattern str_group_concat(b:bat[:str],sep:bat[:str],s:bat[:oid]) :str\naddress CMDBATstr_group_concat\n;\npattern str_group_concat(b:bat[:str],sep:bat[:str],s:bat[:oid],nil_if_empty:bit) :str\naddress CMDBATstr_group_concat\n;" }, 
