# DSD_by_Deepak
This repository includes codes for Digital System Design LABs (DSD Labs) course. The title of LAB 01 is "Verilog VHDL Gate-Level Modelling". 
