<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='simple_spi.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: simple_spi
    <br/>
    Created: Dec 16, 2002
    <br/>
    Updated: Jul 15, 2014
    <br/>
    SVN Updated: Mar 13, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Enhanced version of the Serial Peripheral Interface available on Motorola's MC68HC11 family of CPUs.Enhancements include a wider supported operating frequency range, 4deep read and write fifos, and programmable transfer count dependent interrupt generation.
     <br/>
     As with the SPI found in MC68HC11 processors the core features programmable clock phase (CPHA) and clock polarity (CPOL). The core features an 8bit wishbone interface.
     <br/>
     Very simple, very small.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - Compatible with Motorola's SPI specifications
     <br/>
     - Enhanced Motorola MC68HC11 Serial Peripheral Interface
     <br/>
     - 4 entries deep read FIFO
     <br/>
     - 4 entries deep write FIFO
     <br/>
     - Interrupt generation after 1, 2, 3, or 4 transfered bytes
     <br/>
     - 8 bit WISHBONE RevB.3 Classic interface
     <br/>
     - Operates from a wide range of input clock frequencies
     <br/>
     - Static synchronous design
     <br/>
     - Fully synthesizable
     <br/>
     - 130LUTs in a Spartan-II, 230 LCELLs in an ACEX
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     Design is finished and available in Verilog from OpenCores CVS.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
