

================================================================
== Vitis HLS Report for 'Context_layer_1'
================================================================
* Date:           Fri Sep 15 08:29:31 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.159 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2624|     2624|  8.738 us|  8.738 us|  2624|  2624|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_gemm_systolic_array_cont_16706_16707_1_fu_420  |gemm_systolic_array_cont_16706_16707_1  |     2109|     2109|  7.023 us|  7.023 us|  2109|  2109|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j1    |      512|      512|         2|          1|          1|   512|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       40|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|   304|    77903|   134779|    -|
|Memory               |       16|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      524|    -|
|Register             |        -|     -|       30|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|   304|    77933|   135343|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    10|        8|       31|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     3|        2|       10|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+-----+-------+--------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP |   FF  |   LUT  | URAM|
    +---------------------------------------------------+----------------------------------------+---------+-----+-------+--------+-----+
    |grp_gemm_systolic_array_cont_16706_16707_1_fu_420  |gemm_systolic_array_cont_16706_16707_1  |        0|  304|  77903|  134779|    0|
    +---------------------------------------------------+----------------------------------------+---------+-----+-------+--------+-----+
    |Total                                              |                                        |        0|  304|  77903|  134779|    0|
    +---------------------------------------------------+----------------------------------------+---------+-----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                   Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |inp_buf_data_U      |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_91_U   |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_92_U   |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_93_U   |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_94_U   |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_95_U   |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_96_U   |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_97_U   |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_98_U   |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_99_U   |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_100_U  |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_101_U  |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_102_U  |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_103_U  |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_104_U  |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |inp_buf_data_105_U  |Context_layer_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|    8|     1|         4096|
    +--------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                            |       16|  0|   0|    0|  8192|  128|    16|        65536|
    +--------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                            Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln210_fu_490_p2                                                 |         +|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_11001                                           |       and|   0|  0|   2|           1|           1|
    |icmp_ln210_fu_484_p2                                                |      icmp|   0|  0|  11|          10|          11|
    |ap_block_state1                                                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_cont_16706_16707_1_fu_420_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_cont_16706_16707_1_fu_420_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                                                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                                             |       xor|   0|  0|   2|           2|           1|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                               |          |   0|  0|  40|          27|          19|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  26|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |  14|          3|    1|          3|
    |inp_buf_data_100_address0  |  14|          3|    9|         27|
    |inp_buf_data_100_ce0       |  14|          3|    1|          3|
    |inp_buf_data_101_address0  |  14|          3|    9|         27|
    |inp_buf_data_101_ce0       |  14|          3|    1|          3|
    |inp_buf_data_102_address0  |  14|          3|    9|         27|
    |inp_buf_data_102_ce0       |  14|          3|    1|          3|
    |inp_buf_data_103_address0  |  14|          3|    9|         27|
    |inp_buf_data_103_ce0       |  14|          3|    1|          3|
    |inp_buf_data_104_address0  |  14|          3|    9|         27|
    |inp_buf_data_104_ce0       |  14|          3|    1|          3|
    |inp_buf_data_105_address0  |  14|          3|    9|         27|
    |inp_buf_data_105_ce0       |  14|          3|    1|          3|
    |inp_buf_data_91_address0   |  14|          3|    9|         27|
    |inp_buf_data_91_ce0        |  14|          3|    1|          3|
    |inp_buf_data_92_address0   |  14|          3|    9|         27|
    |inp_buf_data_92_ce0        |  14|          3|    1|          3|
    |inp_buf_data_93_address0   |  14|          3|    9|         27|
    |inp_buf_data_93_ce0        |  14|          3|    1|          3|
    |inp_buf_data_94_address0   |  14|          3|    9|         27|
    |inp_buf_data_94_ce0        |  14|          3|    1|          3|
    |inp_buf_data_95_address0   |  14|          3|    9|         27|
    |inp_buf_data_95_ce0        |  14|          3|    1|          3|
    |inp_buf_data_96_address0   |  14|          3|    9|         27|
    |inp_buf_data_96_ce0        |  14|          3|    1|          3|
    |inp_buf_data_97_address0   |  14|          3|    9|         27|
    |inp_buf_data_97_ce0        |  14|          3|    1|          3|
    |inp_buf_data_98_address0   |  14|          3|    9|         27|
    |inp_buf_data_98_ce0        |  14|          3|    1|          3|
    |inp_buf_data_99_address0   |  14|          3|    9|         27|
    |inp_buf_data_99_ce0        |  14|          3|    1|          3|
    |inp_buf_data_address0      |  14|          3|    9|         27|
    |inp_buf_data_ce0           |  14|          3|    1|          3|
    |j1_fu_142                  |   9|          2|   10|         20|
    |outp_sfa_write             |   9|          2|    1|          2|
    |sfm_outp_blk_n             |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 524|        112|  175|        514|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |   4|   0|    4|          0|
    |ap_done_reg                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                 |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_cont_16706_16707_1_fu_420_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_cont_16706_16707_1_fu_420_ap_ready  |   1|   0|    1|          0|
    |grp_gemm_systolic_array_cont_16706_16707_1_fu_420_ap_start_reg          |   1|   0|    1|          0|
    |j1_7_reg_707                                                            |  10|   0|   10|          0|
    |j1_fu_142                                                               |  10|   0|   10|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   |  30|   0|   30|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Context_layer.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Context_layer.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Context_layer.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Context_layer.1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  Context_layer.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Context_layer.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Context_layer.1|  return value|
|sfm_outp_dout            |   in|  128|     ap_fifo|         sfm_outp|       pointer|
|sfm_outp_num_data_valid  |   in|    3|     ap_fifo|         sfm_outp|       pointer|
|sfm_outp_fifo_cap        |   in|    3|     ap_fifo|         sfm_outp|       pointer|
|sfm_outp_empty_n         |   in|    1|     ap_fifo|         sfm_outp|       pointer|
|sfm_outp_read            |  out|    1|     ap_fifo|         sfm_outp|       pointer|
|V_0_address0             |  out|   15|   ap_memory|              V_0|         array|
|V_0_ce0                  |  out|    1|   ap_memory|              V_0|         array|
|V_0_q0                   |   in|    8|   ap_memory|              V_0|         array|
|V_1_address0             |  out|   15|   ap_memory|              V_1|         array|
|V_1_ce0                  |  out|    1|   ap_memory|              V_1|         array|
|V_1_q0                   |   in|    8|   ap_memory|              V_1|         array|
|V_2_address0             |  out|   15|   ap_memory|              V_2|         array|
|V_2_ce0                  |  out|    1|   ap_memory|              V_2|         array|
|V_2_q0                   |   in|    8|   ap_memory|              V_2|         array|
|V_3_address0             |  out|   15|   ap_memory|              V_3|         array|
|V_3_ce0                  |  out|    1|   ap_memory|              V_3|         array|
|V_3_q0                   |   in|    8|   ap_memory|              V_3|         array|
|V_4_address0             |  out|   15|   ap_memory|              V_4|         array|
|V_4_ce0                  |  out|    1|   ap_memory|              V_4|         array|
|V_4_q0                   |   in|    8|   ap_memory|              V_4|         array|
|V_5_address0             |  out|   15|   ap_memory|              V_5|         array|
|V_5_ce0                  |  out|    1|   ap_memory|              V_5|         array|
|V_5_q0                   |   in|    8|   ap_memory|              V_5|         array|
|V_6_address0             |  out|   15|   ap_memory|              V_6|         array|
|V_6_ce0                  |  out|    1|   ap_memory|              V_6|         array|
|V_6_q0                   |   in|    8|   ap_memory|              V_6|         array|
|V_7_address0             |  out|   15|   ap_memory|              V_7|         array|
|V_7_ce0                  |  out|    1|   ap_memory|              V_7|         array|
|V_7_q0                   |   in|    8|   ap_memory|              V_7|         array|
|V_8_address0             |  out|   15|   ap_memory|              V_8|         array|
|V_8_ce0                  |  out|    1|   ap_memory|              V_8|         array|
|V_8_q0                   |   in|    8|   ap_memory|              V_8|         array|
|V_9_address0             |  out|   15|   ap_memory|              V_9|         array|
|V_9_ce0                  |  out|    1|   ap_memory|              V_9|         array|
|V_9_q0                   |   in|    8|   ap_memory|              V_9|         array|
|V_10_address0            |  out|   15|   ap_memory|             V_10|         array|
|V_10_ce0                 |  out|    1|   ap_memory|             V_10|         array|
|V_10_q0                  |   in|    8|   ap_memory|             V_10|         array|
|V_11_address0            |  out|   15|   ap_memory|             V_11|         array|
|V_11_ce0                 |  out|    1|   ap_memory|             V_11|         array|
|V_11_q0                  |   in|    8|   ap_memory|             V_11|         array|
|V_12_address0            |  out|   15|   ap_memory|             V_12|         array|
|V_12_ce0                 |  out|    1|   ap_memory|             V_12|         array|
|V_12_q0                  |   in|    8|   ap_memory|             V_12|         array|
|V_13_address0            |  out|   15|   ap_memory|             V_13|         array|
|V_13_ce0                 |  out|    1|   ap_memory|             V_13|         array|
|V_13_q0                  |   in|    8|   ap_memory|             V_13|         array|
|V_14_address0            |  out|   15|   ap_memory|             V_14|         array|
|V_14_ce0                 |  out|    1|   ap_memory|             V_14|         array|
|V_14_q0                  |   in|    8|   ap_memory|             V_14|         array|
|V_15_address0            |  out|   15|   ap_memory|             V_15|         array|
|V_15_ce0                 |  out|    1|   ap_memory|             V_15|         array|
|V_15_q0                  |   in|    8|   ap_memory|             V_15|         array|
|outp_sfa_din             |  out|  128|     ap_fifo|         outp_sfa|       pointer|
|outp_sfa_num_data_valid  |   in|    3|     ap_fifo|         outp_sfa|       pointer|
|outp_sfa_fifo_cap        |   in|    3|     ap_fifo|         outp_sfa|       pointer|
|outp_sfa_full_n          |   in|    1|     ap_fifo|         outp_sfa|       pointer|
|outp_sfa_write           |  out|    1|     ap_fifo|         outp_sfa|       pointer|
|head_id                  |   in|    4|     ap_none|          head_id|        scalar|
|pack_seq_offset          |   in|    9|     ap_none|  pack_seq_offset|        scalar|
+-------------------------+-----+-----+------------+-----------------+--------------+

