{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "from magma import *\n",
      "import os\n",
      "os.environ[\"MANTLE\"] = os.getenv(\"MANTLE\", \"coreir\")\n",
      "from mantle import *\n",
      "import mantle.common.operator\n",
      "\n",
      "Serializer4 = DefineCircuit(\"Serializer4\", \"O\", Out(Bits(16)), \"I\", In(Array(4,Bits(16))), *ClockInterface(has_ce=False))\n",
      "\n",
      "Buffer = DefineCircuit(\"__silica_BufferSerializer4\", \"I\", In(Bits(5)), \"O\", Out(Bits(5)))\n",
      "wire(Buffer.I, Buffer.O)\n",
      "EndDefine()\n",
      "__silica_path_state = Buffer()\n",
      "__silica_yield_state = Register(5, init=1, has_ce=False)\n",
      "\n",
      "wireclock(Serializer4, __silica_yield_state)\n",
      "\n",
      "__silica_yield_state_next = Or(5, 5)\n",
      "wire(__silica_yield_state_next.O, __silica_yield_state.I)\n",
      "I = Serializer4.I\n",
      "__silica_yield_state_next_0 = And(2, 5)\n",
      "wire(__silica_yield_state_next_0.O, __silica_yield_state_next.I0)\n",
      "for __silica_j in range(5):\n",
      "    wire(__silica_yield_state_next_0.I0[__silica_j], __silica_path_state.O[0])\n",
      "__silica_yield_state_next_1 = And(2, 5)\n",
      "wire(__silica_yield_state_next_1.O, __silica_yield_state_next.I1)\n",
      "for __silica_j in range(5):\n",
      "    wire(__silica_yield_state_next_1.I0[__silica_j], __silica_path_state.O[1])\n",
      "__silica_yield_state_next_2 = And(2, 5)\n",
      "wire(__silica_yield_state_next_2.O, __silica_yield_state_next.I2)\n",
      "for __silica_j in range(5):\n",
      "    wire(__silica_yield_state_next_2.I0[__silica_j], __silica_path_state.O[2])\n",
      "__silica_yield_state_next_3 = And(2, 5)\n",
      "wire(__silica_yield_state_next_3.O, __silica_yield_state_next.I3)\n",
      "for __silica_j in range(5):\n",
      "    wire(__silica_yield_state_next_3.I0[__silica_j], __silica_path_state.O[3])\n",
      "__silica_yield_state_next_4 = And(2, 5)\n",
      "wire(__silica_yield_state_next_4.O, __silica_yield_state_next.I4)\n",
      "for __silica_j in range(5):\n",
      "    wire(__silica_yield_state_next_4.I0[__silica_j], __silica_path_state.O[4])\n",
      "data = [Register(16, has_ce=False) for _ in range(3)]\n",
      "data_next = [Or(5, 16) for _ in range(3)]\n",
      "for __silica_i in range(3):\n",
      "    wire(data_next[__silica_i].O, data[__silica_i].I)\n",
      "data_next_0 = [And(2, 16) for _ in range(3)]\n",
      "data_next_0_tmp = []\n",
      "for __silica_j in range(3):\n",
      "    data_next_0_tmp.append(data[__silica_j].O)\n",
      "    wire(data_next_0[__silica_j].O, data_next[__silica_j].I0)\n",
      "    for __silica_k in range(16):\n",
      "        wire(data_next_0[__silica_j].I0[__silica_k], __silica_path_state.O[0])\n",
      "data_next_1 = [And(2, 16) for _ in range(3)]\n",
      "data_next_1_tmp = []\n",
      "for __silica_j in range(3):\n",
      "    data_next_1_tmp.append(data[__silica_j].O)\n",
      "    wire(data_next_1[__silica_j].O, data_next[__silica_j].I1)\n",
      "    for __silica_k in range(16):\n",
      "        wire(data_next_1[__silica_j].I0[__silica_k], __silica_path_state.O[1])\n",
      "data_next_2 = [And(2, 16) for _ in range(3)]\n",
      "data_next_2_tmp = []\n",
      "for __silica_j in range(3):\n",
      "    data_next_2_tmp.append(data[__silica_j].O)\n",
      "    wire(data_next_2[__silica_j].O, data_next[__silica_j].I2)\n",
      "    for __silica_k in range(16):\n",
      "        wire(data_next_2[__silica_j].I0[__silica_k], __silica_path_state.O[2])\n",
      "data_next_3 = [And(2, 16) for _ in range(3)]\n",
      "data_next_3_tmp = []\n",
      "for __silica_j in range(3):\n",
      "    data_next_3_tmp.append(data[__silica_j].O)\n",
      "    wire(data_next_3[__silica_j].O, data_next[__silica_j].I3)\n",
      "    for __silica_k in range(16):\n",
      "        wire(data_next_3[__silica_j].I0[__silica_k], __silica_path_state.O[3])\n",
      "data_next_4 = [And(2, 16) for _ in range(3)]\n",
      "data_next_4_tmp = []\n",
      "for __silica_j in range(3):\n",
      "    data_next_4_tmp.append(data[__silica_j].O)\n",
      "    wire(data_next_4[__silica_j].O, data_next[__silica_j].I4)\n",
      "    for __silica_k in range(16):\n",
      "        wire(data_next_4[__silica_j].I0[__silica_k], __silica_path_state.O[4])\n",
      "O = Or(5, 16)\n",
      "wire(O.O, Serializer4.O)\n",
      "O_0 = And(2, 16)\n",
      "wire(O_0.O, O.I0)\n",
      "for __silica_j in range(16):\n",
      "    wire(O_0.I0[__silica_j], __silica_path_state.O[0])\n",
      "O_1 = And(2, 16)\n",
      "wire(O_1.O, O.I1)\n",
      "for __silica_j in range(16):\n",
      "    wire(O_1.I0[__silica_j], __silica_path_state.O[1])\n",
      "O_2 = And(2, 16)\n",
      "wire(O_2.O, O.I2)\n",
      "for __silica_j in range(16):\n",
      "    wire(O_2.I0[__silica_j], __silica_path_state.O[2])\n",
      "O_3 = And(2, 16)\n",
      "wire(O_3.O, O.I3)\n",
      "for __silica_j in range(16):\n",
      "    wire(O_3.I0[__silica_j], __silica_path_state.O[3])\n",
      "O_4 = And(2, 16)\n",
      "wire(O_4.O, O.I4)\n",
      "for __silica_j in range(16):\n",
      "    wire(O_4.I0[__silica_j], __silica_path_state.O[4])\n",
      "O_0_tmp = I[0]\n",
      "data_next_0_tmp[0] = I[1]\n",
      "data_next_0_tmp[1] = I[2]\n",
      "data_next_0_tmp[2] = I[3]\n",
      "wire(__silica_yield_state_next_0.I1, bits(1 << 1, 5))\n",
      "for __silica_i in range(3):\n",
      "    wire(data_next_0_tmp[__silica_i], data_next_0[__silica_i].I1)\n",
      "wire(O_0_tmp, O_0.I1)\n",
      "wire(__silica_path_state.I[0], __silica_yield_state.O[0])\n",
      "O_1_tmp = data[0].O\n",
      "wire(__silica_yield_state_next_1.I1, bits(1 << 2, 5))\n",
      "for __silica_i in range(3):\n",
      "    wire(data_next_1_tmp[__silica_i], data_next_1[__silica_i].I1)\n",
      "wire(O_1_tmp, O_1.I1)\n",
      "wire(__silica_path_state.I[1], __silica_yield_state.O[1])\n",
      "O_2_tmp = data[1].O\n",
      "wire(__silica_yield_state_next_2.I1, bits(1 << 3, 5))\n",
      "for __silica_i in range(3):\n",
      "    wire(data_next_2_tmp[__silica_i], data_next_2[__silica_i].I1)\n",
      "wire(O_2_tmp, O_2.I1)\n",
      "wire(__silica_path_state.I[2], __silica_yield_state.O[2])\n",
      "O_3_tmp = data[2].O\n",
      "wire(__silica_yield_state_next_3.I1, bits(1 << 4, 5))\n",
      "for __silica_i in range(3):\n",
      "    wire(data_next_3_tmp[__silica_i], data_next_3[__silica_i].I1)\n",
      "wire(O_3_tmp, O_3.I1)\n",
      "wire(__silica_path_state.I[3], __silica_yield_state.O[3])\n",
      "O_4_tmp = I[0]\n",
      "data_next_4_tmp[0] = I[1]\n",
      "data_next_4_tmp[1] = I[2]\n",
      "data_next_4_tmp[2] = I[3]\n",
      "wire(__silica_yield_state_next_4.I1, bits(1 << 1, 5))\n",
      "for __silica_i in range(3):\n",
      "    wire(data_next_4_tmp[__silica_i], data_next_4[__silica_i].I1)\n",
      "wire(O_4_tmp, O_4.I1)\n",
      "wire(__silica_path_state.I[4], __silica_yield_state.O[4])\n",
      "EndDefine()\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add, uint\n",
    "from magma.bit_vector import BitVector\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "@si.coroutine(inputs={\"I\" : si.Array(4, si.Bits(16))})\n",
    "def Serializer4():\n",
    "    data = [bits(0, 16) for _ in range(3)]\n",
    "    I = yield\n",
    "    while True:\n",
    "        O = I[0]\n",
    "        for i in range(3):\n",
    "            data[i] = I[i + 1]\n",
    "        I = yield O\n",
    "        for i in range(3):\n",
    "            O = data[i]\n",
    "            I = yield O\n",
    "\n",
    "        \n",
    "serializer4 = si.compile(Serializer4(), file_name=\"build/silica_serializer4.py\")\n",
    "with open(\"build/silica_serializer4.py\", \"r\") as magma_file:\n",
    "    print(magma_file.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "In Run Generators\n",
      "\n",
      "Modified?: Yes\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== Serializer4 ===\n",
      "\n",
      "   Number of wires:               1353\n",
      "   Number of wire bits:           4800\n",
      "   Number of public wires:        1319\n",
      "   Number of public wire bits:    4766\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                151\n",
      "     SB_DFF                         53\n",
      "     SB_LUT4                        98\n",
      "\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_serializer4.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          81 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          103 / 1280\n",
      "  DFF        53\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   5\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLK$2, 53 / 53\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 1446\n",
      "  at iteration #50: temp = 3.99824, wire length = 1131\n",
      "  at iteration #100: temp = 1.94984, wire length = 871\n",
      "  at iteration #150: temp = 0.423876, wire length = 460\n",
      "  at iteration #200: temp = 5.63427e-05, wire length = 412\n",
      "  final wire length = 412\n",
      "\n",
      "After placement:\n",
      "PIOs       44 / 96\n",
      "PLBs       48 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.54s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     195 / 6944\n",
      "span_12    55 / 1440\n",
      "\n",
      "  route time 0.18s\n",
      "write_txt build/silica_serializer4.txt...\n",
      "\n",
      "Total number of logic levels: 2\n",
      "Total path delay: 7.84 ns (127.50 MHz)\n"
     ]
    }
   ],
   "source": [
    "!magma -o coreir -m coreir -t Serializer4 build/silica_serializer4.py\n",
    "!coreir -i build/silica_serializer4.json -o build/silica_serializer4.v\n",
    "!yosys -p 'synth_ice40 -top Serializer4 -blif build/silica_serializer4.blif' build/silica_serializer4.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/silica_serializer4.txt build/silica_serializer4.blif\n",
    "!icetime -tmd hx1k build/silica_serializer4.txt  | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2.27. Printing statistics.\n",
      "\n",
      "=== serializer ===\n",
      "\n",
      "   Number of wires:                 27\n",
      "   Number of wire bits:            151\n",
      "   Number of public wires:           7\n",
      "   Number of public wire bits:     131\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 86\n",
      "     SB_DFFE                        48\n",
      "     SB_DFFSR                        2\n",
      "     SB_LUT4                        36\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/verilog_serializer.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          81 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          84 / 1280\n",
      "  DFF        50\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   48\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted clk$2, 50 / 50\n",
      "  promoted $abc$754$n175, 48 / 48\n",
      "  promoted 2 nets\n",
      "    1 cen/wclke\n",
      "    1 clk\n",
      "  2 globals\n",
      "    1 cen/wclke\n",
      "    1 clk\n",
      "realize_constants...\n",
      "place...\n",
      "  initial wire length = 1410\n",
      "  at iteration #50: temp = 4.90879, wire length = 1127\n",
      "  at iteration #100: temp = 2.2742, wire length = 738\n",
      "  at iteration #150: temp = 0.587085, wire length = 362\n",
      "  final wire length = 291\n",
      "\n",
      "After placement:\n",
      "PIOs       45 / 96\n",
      "PLBs       41 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.40s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     96 / 6944\n",
      "span_12    30 / 1440\n",
      "\n",
      "  route time 0.09s\n",
      "write_txt build/verilog_serializer.txt...\n",
      "\n",
      "Total number of logic levels: 3\n",
      "Total path delay: 6.78 ns (147.41 MHz)\n"
     ]
    }
   ],
   "source": [
    "!yosys -p 'synth_ice40 -top serializer -blif build/verilog_serializer.blif' ../verilog/serializer.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/verilog_serializer.txt build/verilog_serializer.blif\n",
    "!icetime -tmd hx1k build/verilog_serializer.txt | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
