{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614394528493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614394528496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 21:55:11 2021 " "Processing started: Fri Feb 26 21:55:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614394528496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394528496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off G25_LAB1 -c G25_LAB1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off G25_LAB1 -c G25_LAB1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394528496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614394528855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614394528855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 G25_LAB1-Behavioral " "Found design unit 1: G25_LAB1-Behavioral" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614394535638 ""} { "Info" "ISGN_ENTITY_NAME" "1 G25_LAB1 " "Found entity 1: G25_LAB1" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614394535638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "G25_LAB1 " "Elaborating entity \"G25_LAB1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614394535667 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count counter.vhd(49) " "VHDL Process Statement warning at counter.vhd(49): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1614394535676 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[0\] counter.vhd(24) " "Can't infer register for \"count\[0\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535676 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] counter.vhd(19) " "Inferred latch for \"count\[0\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535676 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[1\] counter.vhd(24) " "Can't infer register for \"count\[1\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535676 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] counter.vhd(19) " "Inferred latch for \"count\[1\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535676 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[2\] counter.vhd(24) " "Can't infer register for \"count\[2\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535676 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] counter.vhd(19) " "Inferred latch for \"count\[2\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535676 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[3\] counter.vhd(24) " "Can't infer register for \"count\[3\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535676 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] counter.vhd(19) " "Inferred latch for \"count\[3\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535676 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[4\] counter.vhd(24) " "Can't infer register for \"count\[4\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535676 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] counter.vhd(19) " "Inferred latch for \"count\[4\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535676 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[5\] counter.vhd(24) " "Can't infer register for \"count\[5\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535676 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] counter.vhd(19) " "Inferred latch for \"count\[5\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535676 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[6\] counter.vhd(24) " "Can't infer register for \"count\[6\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535676 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] counter.vhd(19) " "Inferred latch for \"count\[6\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535677 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[7\] counter.vhd(24) " "Can't infer register for \"count\[7\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535677 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] counter.vhd(19) " "Inferred latch for \"count\[7\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535677 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[8\] counter.vhd(24) " "Can't infer register for \"count\[8\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535677 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] counter.vhd(19) " "Inferred latch for \"count\[8\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535677 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[9\] counter.vhd(24) " "Can't infer register for \"count\[9\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535677 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] counter.vhd(19) " "Inferred latch for \"count\[9\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535677 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[10\] counter.vhd(24) " "Can't infer register for \"count\[10\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535677 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] counter.vhd(19) " "Inferred latch for \"count\[10\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535677 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[11\] counter.vhd(24) " "Can't infer register for \"count\[11\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535677 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] counter.vhd(19) " "Inferred latch for \"count\[11\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535677 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[12\] counter.vhd(24) " "Can't infer register for \"count\[12\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535677 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] counter.vhd(19) " "Inferred latch for \"count\[12\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535678 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[13\] counter.vhd(24) " "Can't infer register for \"count\[13\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535678 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] counter.vhd(19) " "Inferred latch for \"count\[13\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535678 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[14\] counter.vhd(24) " "Can't infer register for \"count\[14\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535678 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] counter.vhd(19) " "Inferred latch for \"count\[14\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535678 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[15\] counter.vhd(24) " "Can't infer register for \"count\[15\]\" at counter.vhd(24) because it does not hold its value outside the clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535678 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] counter.vhd(19) " "Inferred latch for \"count\[15\]\" at counter.vhd(19)" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535678 "|G25_LAB1"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "counter.vhd(24) " "HDL error at counter.vhd(24): couldn't implement registers for assignments on this clock edge" {  } { { "counter.vhd" "" { Text "P:/G25_LAB1/counter.vhd" 24 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1614394535678 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614394535679 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614394535997 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 26 21:55:35 2021 " "Processing ended: Fri Feb 26 21:55:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614394535997 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614394535997 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614394535997 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394535997 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 20 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614394536760 ""}
