0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/david/Desktop/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v,1651949315,verilog,,,,testbench,,,,,,,,
C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v,1651955234,verilog,,C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v,,alu;aluMux;controlUnit;dataMemory;datapath;exeMem;idexe_pipelineRegister;ifid_pipelineRegister;immediateExtender;instructionMemory;memWB;muxForwardA;muxForwardB;muxRegrt;pcAddr;programCounter;regFile;wbData,,,,,,,,
