============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 02 2025  12:45:06 am
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-20123 ps) Setup Check with Pin U4/alu_result_reg[17]/CK->D
          Group: CLK
     Startpoint: (R) U4/U0_rs2_data_internal_reg[3]/CK
          Clock: (R) CLK
       Endpoint: (R) U4/alu_result_reg[17]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1200          200     
                                              
             Setup:-    1276                  
       Uncertainty:-     300                  
     Required Time:=    -376                  
      Launch Clock:-     200                  
         Data Path:-   19547                  
             Slack:=  -20123                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  U4/U0_rs2_data_internal_reg[3]/CK -       -     R     (arrival)   1466     -     0     0     200    (-,-) 
  U4/U0_rs2_data_internal_reg[3]/Q  -       CK->Q F     DFFX1          1  55.4   716  2897    3097    (-,-) 
  U4/fopt481389/Y                   -       A->Y  R     INVX2          5 280.4   512  1137    4234    (-,-) 
  U4/g482463/Y                      -       B->Y  F     NOR2X2         3 163.5   300   573    4808    (-,-) 
  U4/g502047/Y                      -       A->Y  R     NAND2X2        1  76.7   209   501    5308    (-,-) 
  U4/g506548/Y                      -       A->Y  F     INVX3          3 190.4   170   355    5663    (-,-) 
  U4/g492901/Y                      -       B->Y  R     NAND2X2        2 112.6   266   485    6148    (-,-) 
  U4/g492900/Y                      -       A->Y  F     INVX3          4 218.7   204   401    6549    (-,-) 
  U4/g485409/Y                      -       A->Y  R     NAND2X1        1  36.7   267   473    7022    (-,-) 
  U4/g503996/Y                      -       C->Y  F     NAND3X1        1  55.8   500   703    7725    (-,-) 
  U4/g503994/Y                      -       B->Y  R     NOR2X2         1  55.5   284   678    8404    (-,-) 
  U4/g501496/Y                      -       A->Y  F     NAND2X2        1  79.6   232   420    8823    (-,-) 
  U4/g502127/Y                      -       A->Y  R     NOR2X3         2 137.2   386   785    9608    (-,-) 
  U4/g503362/Y                      -       A->Y  F     NAND2X2        2  89.2   265   456   10064    (-,-) 
  U4/g502130/Y                      -       A->Y  F     BUFX3          3 160.6   191   925   10989    (-,-) 
  U4/g486530/Y                      -       A->Y  R     NAND2X2        2 117.3   268   508   11498    (-,-) 
  U4/g507149/Y                      -       A->Y  F     NAND2X3        1  55.7   147   305   11803    (-,-) 
  U4/g507148/Y                      -       B->Y  R     NAND2X2        2  91.1   232   428   12231    (-,-) 
  U4/g507147/Y                      -       A->Y  F     NAND2X2        1  80.2   225   416   12647    (-,-) 
  U4/g487709/Y                      -       B->Y  R     NAND2X3        2 117.8   264   467   13113    (-,-) 
  U4/g486066/Y                      -       B->Y  F     NAND2X3        1  80.2   173   351   13465    (-,-) 
  U4/g494439/Y                      -       B->Y  R     NAND2X3        2  91.1   179   398   13862    (-,-) 
  U4/g494441/Y                      -       A->Y  F     NAND2X2        1  55.7   179   351   14213    (-,-) 
  U4/g494440/Y                      -       B->Y  R     NAND2X2        2  92.5   239   450   14663    (-,-) 
  U4/g486164/Y                      -       B->Y  F     NAND2X2        1  80.2   231   405   15068    (-,-) 
  U4/g486811/Y                      -       B->Y  R     NAND2X3        2 117.8   218   470   15538    (-,-) 
  U4/g402/Y                         -       B->Y  F     NAND2X3        2 160.4   293   473   16011    (-,-) 
  U4/g502066/Y                      -       B->Y  R     NAND2X3        3 167.1   287   580   16591    (-,-) 
  U4/g502068/Y                      -       A->Y  F     INVX3          1  74.7   106   239   16830    (-,-) 
  U4/fopt481178/Y                   -       A->Y  R     INVX3          5 238.6   290   506   17336    (-,-) 
  U4/g966/Y                         -       B->Y  F     NAND2X1        1  55.7   318   531   17867    (-,-) 
  U4/g956/Y                         -       B->Y  R     NAND2X2        1  56.9   152   460   18327    (-,-) 
  U4/g492660/Y                      -       B->Y  F     NAND2X2        1  36.3   144   277   18604    (-,-) 
  U4/g492657/Y                      -       C->Y  R     NAND3X1        1  56.3   334   505   19109    (-,-) 
  U4/g231/Y                         -       A->Y  F     INVX2          1  35.2   104   223   19332    (-,-) 
  U4/g230/Y                         -       B->Y  R     NAND3X1        1  33.0   256   415   19747    (-,-) 
  U4/alu_result_reg[17]/D           <<<     -     R     DFFX1          1     -     -     0   19747    (-,-) 
#-----------------------------------------------------------------------------------------------------------

