{
    "code": "module TopModule (\n    input logic clk,     // Clock signal, positive edge triggered\n    input logic w,       // Input from the previous stage of the shift register\n    input logic R,       // Value to load into the register\n    input logic E,       // Enable shift\n    input logic L,       // Load control signal\n    input logic reset,   // Synchronous reset signal\n    output logic Q       // Output to the next stage of the shift register\n);\n\n    always @(posedge clk) begin\n        if (reset) begin\n            Q <= 1'b0;\n        end else if (L) begin\n            Q <= R;\n        end else if (E) begin\n            Q <= w;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}