load ../lang_verilog.so 
     ^ ? "../lang_verilog.so": already loaded, replacing
#           v(in)      v(out)     iter(0)   
 0.         0.9        0.9        3.        
#Time       v(in)      v(out)     iter(0)   
 0.         0.         0.         2.        
 482.25n    3.0301u    1.461p     15.       
 964.51n    6.0601u    3.653p     3.        
 1.6958u    10.655u    9.765p     3.        
 2.4271u    15.25u     19.236p    3.        
 68.286u    429.05u    14.649n    3.        
 577.16u    0.0036263  1.0462u    3.        
 0.0027593  0.017336   23.891u    3.        
 0.0090313  0.056714   255.24u    3.        
 0.022795   0.14273    0.0016149  3.        
 0.046629   0.2888     0.006659   3.        
 0.081939   0.49239    0.019981   3.        
 0.11725    0.67184    0.039485   3.        
 0.16918    0.87379    0.076601   3.        
 0.2211     0.98355    0.11973    3.        
 0.27303    0.98954    0.1636     3.        
 0.32496    0.89113    0.20291    3.        
 0.37688    0.69869    0.23287    3.        
 0.45477    0.28037    0.25211    3.        
 0.53266   -0.20378    0.23609    3.        
 0.61055   -0.64008    0.18675    3.        
 0.74037   -0.99816    0.064134   3.        
 0.80528   -0.94028   -830.71u    3.        
 0.87018   -0.72817   -0.053225   3.        
 0.91346   -0.51736   -0.077348   3.        
 0.95673   -0.26855   -0.090716   3.        
 1.        -925.6n    -0.092561   3.        
#Freq       vm(in)     vm(out)    vp(in)     vp(out)   
 1.         0.99999    0.15718   -88.935u   -80.957    
 2.         0.99999    0.079326  -45.307u   -85.45     
 4.         0.99999    0.039757  -22.761u   -87.721    
 8.         0.99999    0.01989   -11.394u   -88.86     
 16.        0.99999    0.0099466 -5.6987u   -89.43     
Gnucap   System status
iterations: op=0, dc=3, tran=92, fourier=0, total=131
transient timesteps: accepted=27, rejected=4, total=31
nodes: user=2, subckt=0, model=0, total=2
dctran density=100.0%, ac density=100.0%
