Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sat Jun 15 20:38:18 2024
| Host         : maple running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   193 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             157 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             138 |           40 |
| Yes          | No                    | No                     |             810 |          642 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             422 |          233 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------+-------------------------------+------------------+----------------+--------------+
|       Clock Signal       |        Enable Signal        |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-----------------------------+-------------------------------+------------------+----------------+--------------+
|  n_0_5128_BUFG           | buzzing/prompt1_in[112]     | buzzing/prompt[114]_i_1_n_1   |                1 |              6 |         6.00 |
|  n_0_5128_BUFG           | buzzing/prompt[126]_i_2_n_1 | buzzing/prompt111_out         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG           | occupy[189]_i_1_n_1         | position[199]_i_1_n_1         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | occupy[89]_i_1_n_1          | position[199]_i_1_n_1         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | occupy[69]_i_1_n_1          | position[199]_i_1_n_1         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | occupy[59]_i_1_n_1          | position[199]_i_1_n_1         |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | occupy[49]_i_1_n_1          | position[199]_i_1_n_1         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | occupy[79]_i_1_n_1          | position[199]_i_1_n_1         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | score[9]_i_2_n_1            | JudgeImg/pre_lose0            |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | occupy[99]_i_1_n_1          | position[199]_i_1_n_1         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | occupy[9]_i_1_n_1           | position[199]_i_1_n_1         |                4 |             10 |         2.50 |
|  clk_div_reg_BUFG[1]     |                             | v0/v_count                    |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | occupy[109]_i_1_n_1         | position[199]_i_1_n_1         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | occupy[119]_i_1_n_1         | position[199]_i_1_n_1         |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | occupy[129]_i_1_n_1         | position[199]_i_1_n_1         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | occupy[169]_i_1_n_1         | position[199]_i_1_n_1         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | occupy[139]_i_1_n_1         | position[199]_i_1_n_1         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | occupy[159]_i_1_n_1         | position[199]_i_1_n_1         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | occupy[149]_i_1_n_1         | position[199]_i_1_n_1         |                5 |             10 |         2.00 |
|  clk_div_reg_BUFG[1]     | v0/v_count                  |                               |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | occupy[179]_i_1_n_1         | position[199]_i_1_n_1         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | occupy[199]_i_1_n_1         | position[199]_i_1_n_1         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | occupy[29]_i_1_n_1          | position[199]_i_1_n_1         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | occupy[19]_i_1_n_1          | position[199]_i_1_n_1         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | occupy[39]_i_1_n_1          | position[199]_i_1_n_1         |                6 |             10 |         1.67 |
|  clk_div_reg_BUFG[1]     |                             | v0/rdn_reg_n_1                |                5 |             12 |         2.40 |
|  n_0_5128_BUFG           |                             | buzzing/counter[5][0]_i_1_n_1 |                4 |             16 |         4.00 |
|  n_0_5128_BUFG           |                             | buzzing/counter[4][0]_i_1_n_1 |                4 |             16 |         4.00 |
|  n_0_5128_BUFG           |                             | buzzing/counter[6][0]_i_1_n_1 |                4 |             16 |         4.00 |
|  n_0_5128_BUFG           |                             | buzzing/counter[0][0]_i_1_n_1 |                5 |             17 |         3.40 |
|  n_0_5128_BUFG           |                             | buzzing/counter[2][0]_i_1_n_1 |                5 |             17 |         3.40 |
|  n_0_5128_BUFG           |                             | buzzing/counter[3][0]_i_1_n_1 |                5 |             17 |         3.40 |
|  n_0_5128_BUFG           |                             | buzzing/counter[1][0]_i_1_n_1 |                5 |             17 |         3.40 |
|  buzzing/clk_div_reg[23] |                             |                               |                6 |             18 |         3.00 |
|  clk_div_reg_BUFG[1]     |                             |                               |                7 |             22 |         3.14 |
|  n_0_5128_BUFG           |                             |                               |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG           |                             |                               |               29 |             99 |         3.41 |
|  clk_IBUF_BUFG           | nolabel_line96/E[0]         | position[199]_i_1_n_1         |              129 |            200 |         1.55 |
|  clk_IBUF_BUFG           | JudgeImg/E[0]               |                               |              638 |            800 |         1.25 |
+--------------------------+-----------------------------+-------------------------------+------------------+----------------+--------------+


