#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x556f5a5a3f00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556f5a5a4090 .scope module, "mips_cpu_registerfile_tb" "mips_cpu_registerfile_tb" 3 1;
 .timescale 0 0;
v0x556f5a5bc470_0 .var "in_RESET", 0 0;
v0x556f5a5bc530_0 .var "in_Rd", 4 0;
v0x556f5a5bc5d0_0 .var "in_Rs", 4 0;
v0x556f5a5bc6d0_0 .var "in_Rt", 4 0;
v0x556f5a5bc7a0_0 .var "in_WENREG", 0 0;
v0x556f5a5bc840_0 .var "in_clk", 0 0;
v0x556f5a5bc910_0 .var "in_write_Rd", 31 0;
v0x556f5a5bc9e0_0 .net "out_read_Rs", 31 0, v0x556f5a5bbcc0_0;  1 drivers
v0x556f5a5bcab0_0 .net "out_read_Rt", 31 0, v0x556f5a5bbed0_0;  1 drivers
v0x556f5a5bcc10_0 .net "out_read_v0", 31 0, v0x556f5a5bc1f0_0;  1 drivers
S_0x556f5a5a4220 .scope module, "reg_file" "registerfile" 3 14, 4 1 0, S_0x556f5a5a4090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WENREG";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 5 "Rs";
    .port_info 4 /INPUT 5 "Rt";
    .port_info 5 /INPUT 5 "Rd";
    .port_info 6 /INPUT 32 "RdDATA";
    .port_info 7 /OUTPUT 32 "RsDATA";
    .port_info 8 /OUTPUT 32 "RtDATA";
    .port_info 9 /OUTPUT 32 "register_v0";
v0x556f5a5674e0_0 .net "RESET", 0 0, v0x556f5a5bc470_0;  1 drivers
v0x556f5a568bd0_0 .net "Rd", 4 0, v0x556f5a5bc530_0;  1 drivers
v0x556f5a5bbb20_0 .net "RdDATA", 31 0, v0x556f5a5bc910_0;  1 drivers
v0x556f5a5bbbe0_0 .net "Rs", 4 0, v0x556f5a5bc5d0_0;  1 drivers
v0x556f5a5bbcc0_0 .var "RsDATA", 31 0;
v0x556f5a5bbdf0_0 .net "Rt", 4 0, v0x556f5a5bc6d0_0;  1 drivers
v0x556f5a5bbed0_0 .var "RtDATA", 31 0;
v0x556f5a5bbfb0_0 .net "WENREG", 0 0, v0x556f5a5bc7a0_0;  1 drivers
v0x556f5a5bc070_0 .net "clk", 0 0, v0x556f5a5bc840_0;  1 drivers
v0x556f5a5bc130 .array "regFile", 0 31, 31 0;
v0x556f5a5bc1f0_0 .var "register_v0", 31 0;
E_0x556f5a5a55f0 .event posedge, v0x556f5a5bc070_0;
S_0x556f5a592b60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 23, 4 23 0, S_0x556f5a5a4220;
 .timescale 0 0;
v0x556f5a567020_0 .var/2s "i", 31 0;
    .scope S_0x556f5a5a4220;
T_0 ;
    %wait E_0x556f5a5a55f0;
    %load/vec4 v0x556f5a5bbbe0_0;
    %pad/u 32;
    %cast2;
    %ix/vec4/s 4;
    %load/vec4a v0x556f5a5bc130, 4;
    %assign/vec4 v0x556f5a5bbcc0_0, 0;
    %load/vec4 v0x556f5a5bbdf0_0;
    %pad/u 32;
    %cast2;
    %ix/vec4/s 4;
    %load/vec4a v0x556f5a5bc130, 4;
    %assign/vec4 v0x556f5a5bbed0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x556f5a5bc130, 4;
    %assign/vec4 v0x556f5a5bc1f0_0, 0;
    %load/vec4 v0x556f5a5674e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0x556f5a592b60;
    %jmp t_0;
    .scope S_0x556f5a592b60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556f5a567020_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x556f5a567020_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556f5a567020_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f5a5bc130, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x556f5a567020_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x556f5a567020_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x556f5a5a4220;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556f5a5bbfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x556f5a5bbb20_0;
    %load/vec4 v0x556f5a568bd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f5a5bc130, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556f5a5a4090;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f5a5bc840_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f5a5bc840_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %wait E_0x556f5a5a55f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f5a5bc7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f5a5bc470_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x556f5a5bc5d0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x556f5a5bc6d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f5a5bc840_0, 0, 1;
    %wait E_0x556f5a5a55f0;
    %load/vec4 v0x556f5a5bc9e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 3 44 "$display", "Test 1 Rs read incorrect" {0 0 0};
T_1.3 ;
    %load/vec4 v0x556f5a5bcab0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %jmp T_1.5;
T_1.4 ;
    %vpi_call/w 3 45 "$display", "Test 1 Rt read incorrect" {0 0 0};
T_1.5 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_registerfile_tb.v";
    "mips_cpu_registerfile.v";
