INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/ip/dram/sim/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/ip/prom/sim/prom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/MIPS_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/hazarddect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazarddect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/idecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idecode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sim_1/new/MIPS_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_sim
