
*** Running vivado
    with args -log car_light.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source car_light.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source car_light.tcl -notrace
Command: synth_design -top car_light -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4216
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.488 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'car_light' [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:98]
WARNING: [Synth 8-567] referenced signal 'close' should be on the sensitivity list [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:112]
WARNING: [Synth 8-567] referenced signal 'door1' should be on the sensitivity list [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:112]
WARNING: [Synth 8-567] referenced signal 'back' should be on the sensitivity list [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:112]
WARNING: [Synth 8-567] referenced signal 'dire' should be on the sensitivity list [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:112]
WARNING: [Synth 8-567] referenced signal 'speed' should be on the sensitivity list [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:112]
WARNING: [Synth 8-567] referenced signal 'shift' should be on the sensitivity list [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:112]
WARNING: [Synth 8-567] referenced signal 'divclk2' should be on the sensitivity list [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:112]
WARNING: [Synth 8-567] referenced signal 'count' should be on the sensitivity list [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:112]
WARNING: [Synth 8-567] referenced signal 'double_flash' should be on the sensitivity list [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:112]
INFO: [Synth 8-6155] done synthesizing module 'car_light' (1#1) [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.949 ; gain = 6.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.949 ; gain = 6.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.949 ; gain = 6.461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1042.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/constrs_2/new/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'close_IBUF'. [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/constrs_2/new/top.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/constrs_2/new/top.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'double_flash_IBUF'. [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/constrs_2/new/top.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/constrs_2/new/top.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'speed_IBUF'. [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/constrs_2/new/top.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/constrs_2/new/top.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'shift_IBUF'. [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/constrs_2/new/top.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/constrs_2/new/top.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'door_IBUF'. [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/constrs_2/new/top.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/constrs_2/new/top.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/constrs_2/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/constrs_2/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/car_light_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/car_light_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1148.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1148.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1148.203 ; gain = 111.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1148.203 ; gain = 111.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1148.203 ; gain = 111.715
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'sw2_reg' [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'sw1_reg' [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'dm2_reg' [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:131]
WARNING: [Synth 8-327] inferring latch for variable 'wm2_reg' [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:131]
WARNING: [Synth 8-327] inferring latch for variable 'left_reg' [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:147]
WARNING: [Synth 8-327] inferring latch for variable 'right_reg' [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:147]
WARNING: [Synth 8-327] inferring latch for variable 'xklsd_reg' [C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v:115]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1148.203 ; gain = 111.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   7 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 36    
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1148.203 ; gain = 111.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1148.203 ; gain = 111.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1148.203 ; gain = 111.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1163.848 ; gain = 127.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1163.848 ; gain = 127.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1163.848 ; gain = 127.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1163.848 ; gain = 127.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1163.848 ; gain = 127.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1163.848 ; gain = 127.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1163.848 ; gain = 127.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     4|
|4     |LUT2   |     8|
|5     |LUT3   |    40|
|6     |LUT4   |    31|
|7     |LUT5   |    20|
|8     |LUT6   |    52|
|9     |FDRE   |    87|
|10    |LD     |     8|
|11    |LDC    |     3|
|12    |LDCP   |     1|
|13    |LDP    |     4|
|14    |IBUF   |    12|
|15    |OBUF   |    38|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1163.848 ; gain = 127.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1163.848 ; gain = 22.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1163.848 ; gain = 127.359
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1174.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1174.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 8 instances
  LDC => LDCE: 3 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 
  LDP => LDPE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 21 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1174.277 ; gain = 137.789
INFO: [Common 17-1381] The checkpoint 'C:/Users/LANGLANG/Desktop/car_light/car_light.runs/synth_1/car_light.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file car_light_utilization_synth.rpt -pb car_light_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 10:53:21 2021...
