<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cx23885reg.h source code [netbsd/sys/dev/pci/cx23885reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/cx23885reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='cx23885reg.h.html'>cx23885reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: cx23885reg.h,v 1.2 2011/08/09 11:26:40 jmcneill Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2008, 2011 Jonathan A. Kollasch</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</i></td></tr>
<tr><th id="17">17</th><td><i> * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="18">18</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="19">19</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT HOLDER OR</i></td></tr>
<tr><th id="20">20</th><td><i> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</i></td></tr>
<tr><th id="21">21</th><td><i> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</i></td></tr>
<tr><th id="22">22</th><td><i> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;</i></td></tr>
<tr><th id="23">23</th><td><i> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</i></td></tr>
<tr><th id="24">24</th><td><i> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR</i></td></tr>
<tr><th id="25">25</th><td><i> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF</i></td></tr>
<tr><th id="26">26</th><td><i> * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_CX23885REG_H">_DEV_PCI_CX23885REG_H</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/_DEV_PCI_CX23885REG_H" data-ref="_M/_DEV_PCI_CX23885REG_H">_DEV_PCI_CX23885REG_H</dfn></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="pcireg.h.html">&lt;dev/pci/pcireg.h&gt;</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/CX23885_MMBASE" data-ref="_M/CX23885_MMBASE">CX23885_MMBASE</dfn>		PCI_BAR(0)</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/* misc. registers */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/DEV_CNTRL2" data-ref="_M/DEV_CNTRL2">DEV_CNTRL2</dfn>		0x040000</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/PCI_INT_MSK" data-ref="_M/PCI_INT_MSK">PCI_INT_MSK</dfn>		0x040010</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/PCI_INT_STAT" data-ref="_M/PCI_INT_STAT">PCI_INT_STAT</dfn>		0x040014</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/PCI_INT_MSTAT" data-ref="_M/PCI_INT_MSTAT">PCI_INT_MSTAT</dfn>		0x040018</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/VID_C_INT_MSK" data-ref="_M/VID_C_INT_MSK">VID_C_INT_MSK</dfn>		0x040040</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/VID_C_INT_STAT" data-ref="_M/VID_C_INT_STAT">VID_C_INT_STAT</dfn>		0x040044</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/VID_C_INT_MSTAT" data-ref="_M/VID_C_INT_MSTAT">VID_C_INT_MSTAT</dfn>		0x040048</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/VID_C_INT_SSTAT" data-ref="_M/VID_C_INT_SSTAT">VID_C_INT_SSTAT</dfn>		0x04004c</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/DMA5_PTR1" data-ref="_M/DMA5_PTR1">DMA5_PTR1</dfn>		0x100010</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/DMA5_PTR2" data-ref="_M/DMA5_PTR2">DMA5_PTR2</dfn>		0x100050</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/DMA5_CNT1" data-ref="_M/DMA5_CNT1">DMA5_CNT1</dfn>		0x100090</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/DMA5_CNT2" data-ref="_M/DMA5_CNT2">DMA5_CNT2</dfn>		0x1000d0</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/* GPIO */</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/GP0_IO" data-ref="_M/GP0_IO">GP0_IO</dfn>			0x110010</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/GPIO_ISM" data-ref="_M/GPIO_ISM">GPIO_ISM</dfn>		0x110014</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/SOFT_RESET" data-ref="_M/SOFT_RESET">SOFT_RESET</dfn>		0x11001c</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/CLK_DELAY" data-ref="_M/CLK_DELAY">CLK_DELAY</dfn>		0x110048</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/PAD_CTRL" data-ref="_M/PAD_CTRL">PAD_CTRL</dfn>		0x11004c</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>/* Video C Interface */</i></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/VID_C_GPCNT" data-ref="_M/VID_C_GPCNT">VID_C_GPCNT</dfn>		0x130220</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/VID_C_GPCNT_CTL" data-ref="_M/VID_C_GPCNT_CTL">VID_C_GPCNT_CTL</dfn>		0x130230</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/VBI_C_GPCNT_CTL" data-ref="_M/VBI_C_GPCNT_CTL">VBI_C_GPCNT_CTL</dfn>		0x130234</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/VID_C_DMA_CTL" data-ref="_M/VID_C_DMA_CTL">VID_C_DMA_CTL</dfn>		0x130240</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/VID_C_LNGTH" data-ref="_M/VID_C_LNGTH">VID_C_LNGTH</dfn>		0x130250</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/VID_C_HW_SOP_CTL" data-ref="_M/VID_C_HW_SOP_CTL">VID_C_HW_SOP_CTL</dfn>	0x130254</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/VID_C_GEN_CTL" data-ref="_M/VID_C_GEN_CTL">VID_C_GEN_CTL</dfn>		0x130258</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/VID_C_BD_PKT_STATUS" data-ref="_M/VID_C_BD_PKT_STATUS">VID_C_BD_PKT_STATUS</dfn>	0x13025c</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/VID_C_SOP_STATUS" data-ref="_M/VID_C_SOP_STATUS">VID_C_SOP_STATUS</dfn>	0x130260</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/VID_C_FIFO_OVFL_STAT" data-ref="_M/VID_C_FIFO_OVFL_STAT">VID_C_FIFO_OVFL_STAT</dfn>	0x130264</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/VID_C_VLD_MISC" data-ref="_M/VID_C_VLD_MISC">VID_C_VLD_MISC</dfn>		0x130268</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/VID_C_TS_CLK_EN" data-ref="_M/VID_C_TS_CLK_EN">VID_C_TS_CLK_EN</dfn>		0x13026c</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/* serial controllers */</i></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/I2C_BASE" data-ref="_M/I2C_BASE">I2C_BASE</dfn>		0x180000</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/I2C_SIZE" data-ref="_M/I2C_SIZE">I2C_SIZE</dfn>		0x010000</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/I2C_NUM" data-ref="_M/I2C_NUM">I2C_NUM</dfn>			3</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/* RISC instructions */</i></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_WRITECR" data-ref="_M/CX_RISC_WRITECR">CX_RISC_WRITECR</dfn>		0xd0000000</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_WRITECM" data-ref="_M/CX_RISC_WRITECM">CX_RISC_WRITECM</dfn>		0xc0000000</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_WRITERM" data-ref="_M/CX_RISC_WRITERM">CX_RISC_WRITERM</dfn>		0xb0000000</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_READC" data-ref="_M/CX_RISC_READC">CX_RISC_READC</dfn>		0xa0000000</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_READ" data-ref="_M/CX_RISC_READ">CX_RISC_READ</dfn>		0x90000000</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_SYNC" data-ref="_M/CX_RISC_SYNC">CX_RISC_SYNC</dfn>		0x80000000</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_JUMP" data-ref="_M/CX_RISC_JUMP">CX_RISC_JUMP</dfn>		0x70000000</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_WRITEC" data-ref="_M/CX_RISC_WRITEC">CX_RISC_WRITEC</dfn>		0x50000000</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_SKIP" data-ref="_M/CX_RISC_SKIP">CX_RISC_SKIP</dfn>		0x20000000</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_WRITE" data-ref="_M/CX_RISC_WRITE">CX_RISC_WRITE</dfn>		0x10000000</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_SOL" data-ref="_M/CX_RISC_SOL">CX_RISC_SOL</dfn>		0x08000000</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_EOL" data-ref="_M/CX_RISC_EOL">CX_RISC_EOL</dfn>		0x04000000</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_IRQ2" data-ref="_M/CX_RISC_IRQ2">CX_RISC_IRQ2</dfn>		0x02000000</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_IRQ1" data-ref="_M/CX_RISC_IRQ1">CX_RISC_IRQ1</dfn>		0x01000000</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_IMM" data-ref="_M/CX_RISC_IMM">CX_RISC_IMM</dfn>		0x00000001</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_SRP" data-ref="_M/CX_RISC_SRP">CX_RISC_SRP</dfn>		0x00000001</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/CX_CNT_CTL_NOOP" data-ref="_M/CX_CNT_CTL_NOOP">CX_CNT_CTL_NOOP</dfn>		0x0</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/CX_CNT_CTL_INCR" data-ref="_M/CX_CNT_CTL_INCR">CX_CNT_CTL_INCR</dfn>		0x1</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/CX_CNT_CTL_ZERO" data-ref="_M/CX_CNT_CTL_ZERO">CX_CNT_CTL_ZERO</dfn>		0x3</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_CNT_CTL" data-ref="_M/CX_RISC_CNT_CTL">CX_RISC_CNT_CTL</dfn>		__BITS(17,16)</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_CNT_CTL_NOOP" data-ref="_M/CX_RISC_CNT_CTL_NOOP">CX_RISC_CNT_CTL_NOOP</dfn>	__SHIFTIN(CX_RISC_CNT_CTL,CX_CNT_CTL_NOOP)</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_CNT_CTL_INCR" data-ref="_M/CX_RISC_CNT_CTL_INCR">CX_RISC_CNT_CTL_INCR</dfn>	__SHIFTIN(CX_RISC_CNT_CTL,CX_CNT_CTL_INCR)</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/CX_RISC_CNT_CTL_ZERO" data-ref="_M/CX_RISC_CNT_CTL_ZERO">CX_RISC_CNT_CTL_ZERO</dfn>	__SHIFTIN(CX_RISC_CNT_CTL,CX_CNT_CTL_ZERO)</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/* Channel Management Data Structure */</i></td></tr>
<tr><th id="108">108</th><td><i>/*  offsets */</i></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/CMDS_O_IRPC" data-ref="_M/CMDS_O_IRPC">CMDS_O_IRPC</dfn>		0x00</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/CMDS_O_CDTB" data-ref="_M/CMDS_O_CDTB">CMDS_O_CDTB</dfn>		0x08</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/CMDS_O_CDTS" data-ref="_M/CMDS_O_CDTS">CMDS_O_CDTS</dfn>		0x0c</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/CMDS_O_IQB" data-ref="_M/CMDS_O_IQB">CMDS_O_IQB</dfn>		0x10</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/CMDS_O_IQS" data-ref="_M/CMDS_O_IQS">CMDS_O_IQS</dfn>		0x14</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>/*  bits */</i></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/CMDS_IQS_ISRP" data-ref="_M/CMDS_IQS_ISRP">CMDS_IQS_ISRP</dfn>		__BIT(31)</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#<span data-ppcond="29">endif</span> /* !_DEV_PCI_CX23885REG_H */</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='coram.c.html'>netbsd/sys/dev/pci/coram.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
