// Seed: 489354528
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3
);
  logic id_5;
  assign id_5 = 1;
  assign id_0 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    input tri1 id_2,
    inout uwire id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    output wor id_7,
    output wire id_8,
    input wire id_9,
    output uwire id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wand id_13,
    input wand id_14,
    input uwire id_15
);
  always @(posedge -1'b0 == id_9) begin : LABEL_0
    id_1 <= id_2 | id_2 | -1'b0;
  end
  module_0 modCall_1 (
      id_6,
      id_5,
      id_14,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
