0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/hhaof/Documents/LogicDesignRepositories/FPGA_CNN/FPGA_CNN.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/hhaof/Documents/LogicDesignRepositories/FPGA_CNN/FPGA_CNN.srcs/sim_1/new/exampleSim.v,1697775374,verilog,,,,exampleSim,,,,,,,,
C:/Users/hhaof/Documents/LogicDesignRepositories/FPGA_CNN/FPGA_CNN.srcs/sources_1/new/example.v,1697775163,verilog,,C:/Users/hhaof/Documents/LogicDesignRepositories/FPGA_CNN/FPGA_CNN.srcs/sim_1/new/exampleSim.v,,example,,,,,,,,
