
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033453                       # Number of seconds simulated
sim_ticks                                 33453146124                       # Number of ticks simulated
final_tick                               604956069243                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 119151                       # Simulator instruction rate (inst/s)
host_op_rate                                   153537                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1152824                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913252                       # Number of bytes of host memory used
host_seconds                                 29018.42                       # Real time elapsed on the host
sim_insts                                  3457570377                       # Number of instructions simulated
sim_ops                                    4455387498                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1771008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       492160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1791744                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4060928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1092224                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1092224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13836                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3845                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13998                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31726                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8533                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8533                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52939953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        80351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14711920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        42089                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53559806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               121391512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57394                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        80351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        42089                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             179834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32649366                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32649366                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32649366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52939953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        80351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14711920                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        42089                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53559806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              154040878                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80223373                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28428389                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24857131                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801690                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14174425                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13667731                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045306                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56868                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33520127                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158171731                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28428389                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15713037                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32560606                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8844539                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4082497                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16522529                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713656                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77195832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44635226     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615646      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950951      3.82%     63.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2764014      3.58%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4556103      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747833      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125327      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847569      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13953163     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77195832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354365                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971641                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34575224                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3953764                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31513306                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126134                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7027394                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093401                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176986297                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7027394                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36027476                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1515989                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       434933                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30174280                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2015751                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172335765                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690597                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       813150                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228833536                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784410808                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784410808                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79937251                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20311                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9942                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5396886                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26507241                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5760907                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96792                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1979544                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163090448                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137666912                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       183229                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48917395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134300830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77195832                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783346                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840150                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26832344     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14365520     18.61%     53.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12558995     16.27%     69.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7669150      9.93%     79.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8018099     10.39%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4726534      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2087521      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555592      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382077      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77195832                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542241     66.28%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175226     21.42%     87.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100641     12.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107984201     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085281      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23695401     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4892108      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137666912                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.716045                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818108                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005943                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353530991                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212028136                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133173507                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138485020                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338757                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7577167                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          887                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1407549                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7027394                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         926844                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58525                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163110315                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190997                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26507241                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5760907                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9942                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30258                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          205                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959096                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061459                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020555                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135093636                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22772636                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573274                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27546266                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416500                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4773630                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683969                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133322795                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133173507                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81831596                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199730707                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.660034                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409710                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49499355                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806449                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70168438                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619127                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317672                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32359889     46.12%     46.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14843612     21.15%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8305156     11.84%     79.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813094      4.01%     83.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2696067      3.84%     86.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1125984      1.60%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3008268      4.29%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876357      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4140011      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70168438                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4140011                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229139371                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333255071                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3027541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802234                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802234                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246520                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246520                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624902792                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174569325                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182402716                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80223373                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30042610                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24517391                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2003347                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12558335                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11847654                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3102238                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88153                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31103985                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             163265825                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30042610                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14949892                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35392063                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10452953                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5021794                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15143113                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       772893                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     79950810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.524633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44558747     55.73%     55.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2895239      3.62%     59.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4360134      5.45%     64.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3011095      3.77%     68.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2116350      2.65%     71.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2066766      2.59%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1236110      1.55%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2669204      3.34%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17037165     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     79950810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374487                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035140                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31994366                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5238414                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33789727                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       495766                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8432524                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5055109                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          768                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195488911                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2421                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8432524                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33782896                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         470165                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2184628                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32460506                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2620080                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     189640644                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1097946                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       890291                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    265909933                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    882686003                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    882686003                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163853771                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102056162                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34158                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16316                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7794697                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17407247                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8904354                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       111213                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2455607                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         176800072                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32571                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141279652                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       282243                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58893753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    180109015                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     79950810                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767082                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918932                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28844760     36.08%     36.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15987183     20.00%     56.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11370628     14.22%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7620602      9.53%     79.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7747711      9.69%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3707562      4.64%     94.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3294630      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       628899      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       748835      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     79950810                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         767578     70.85%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152835     14.11%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       163032     15.05%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118145559     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1788692      1.27%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16256      0.01%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13890257      9.83%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7438888      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141279652                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761078                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1083454                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007669                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    363875811                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    235726826                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137374066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142363106                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       444291                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6744491                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         5921                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          436                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2129656                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8432524                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         242373                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        46562                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176832645                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       612017                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17407247                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8904354                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16315                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         39554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          436                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1216238                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1094125                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2310363                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138683194                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12987017                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2596458                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20241056                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19710577                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7254039                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.728713                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137433464                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137374066                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88986172                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        252710951                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712395                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352126                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95295773                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117462110                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59370787                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32512                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2019241                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     71518286                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.642407                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174787                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27581442     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20372945     28.49%     67.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7707085     10.78%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4319457      6.04%     83.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3631355      5.08%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1627267      2.28%     91.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1553423      2.17%     93.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1068165      1.49%     94.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3657147      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     71518286                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95295773                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117462110                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17437454                       # Number of memory references committed
system.switch_cpus1.commit.loads             10662756                       # Number of loads committed
system.switch_cpus1.commit.membars              16256                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17036379                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105746687                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2427045                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3657147                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           244694036                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          362103781                       # The number of ROB writes
system.switch_cpus1.timesIdled                  16167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 272563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95295773                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117462110                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95295773                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841836                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841836                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187880                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187880                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       622904036                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191000309                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      179765141                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32512                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80223373                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28539813                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23413038                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1856442                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12237284                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11153128                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2907121                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        80268                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29521033                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             156947094                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28539813                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14060249                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             33717314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9965631                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6740355                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14442325                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       743116                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78057595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.470420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.328185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44340281     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3355920      4.30%     61.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2941621      3.77%     64.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3169369      4.06%     68.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2790822      3.58%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1446872      1.85%     74.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          950649      1.22%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2510276      3.22%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16551785     21.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78057595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355754                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.956376                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31046948                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6359561                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         32079359                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       498879                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8072842                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4671817                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6027                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     186104770                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        47577                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8072842                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32588922                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3031382                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       846501                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31004165                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2513778                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     179788010                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14192                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1560861                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       695569                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           74                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    249580698                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    838512311                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    838512311                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154980674                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        94599973                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31120                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16364                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          6700130                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17768051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9280181                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       223816                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2879755                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         169525644                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31094                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136264862                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       264685                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     56181155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    171703437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1606                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     78057595                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745696                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.907869                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28075862     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16459917     21.09%     57.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11012069     14.11%     71.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7048365      9.03%     80.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6964943      8.92%     89.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4091614      5.24%     94.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3116522      3.99%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       687686      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       600617      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78057595                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         997134     69.61%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            39      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        188770     13.18%     82.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       246573     17.21%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111999100     82.19%     82.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1859161      1.36%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14744      0.01%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14573111     10.69%     94.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7818746      5.74%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136264862                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.698568                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1432516                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010513                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    352284518                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    225738849                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132450546                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137697378                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       242314                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6463998                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          522                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          972                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2109942                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          547                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8072842                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2302726                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       148097                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    169556743                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       284543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17768051                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9280181                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16350                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        106334                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6280                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          972                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1138404                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1037013                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2175417                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133893067                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13700606                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2371793                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21294885                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18968411                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7594279                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.669003                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132585895                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132450546                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86386185                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        241096361                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.651022                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358306                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92178570                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112830959                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     56729214                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29488                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1880082                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69984753                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612222                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.167798                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28233988     40.34%     40.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     18837797     26.92%     67.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7722933     11.04%     78.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3955416      5.65%     83.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3385563      4.84%     88.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1679638      2.40%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1840648      2.63%     93.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       933442      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3395328      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69984753                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92178570                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112830959                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18474276                       # Number of memory references committed
system.switch_cpus2.commit.loads             11304046                       # Number of loads committed
system.switch_cpus2.commit.membars              14744                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16192016                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        101514233                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2220816                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3395328                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           236149598                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          347200842                       # The number of ROB writes
system.switch_cpus2.timesIdled                  38811                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2165778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92178570                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112830959                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92178570                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.870304                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.870304                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.149024                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.149024                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       604757275                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      181560235                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174683164                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29488                       # number of misc regfile writes
system.l20.replacements                         13851                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215038                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24091                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.926072                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.831904                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.187759                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5363.547426                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4670.432910                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019320                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000800                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523784                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456097                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35754                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35754                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9361                       # number of Writeback hits
system.l20.Writeback_hits::total                 9361                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35754                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35754                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35754                       # number of overall hits
system.l20.overall_hits::total                  35754                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13836                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13851                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13836                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13851                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13836                       # number of overall misses
system.l20.overall_misses::total                13851                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2664659                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1775216732                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1777881391                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2664659                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1775216732                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1777881391                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2664659                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1775216732                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1777881391                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49590                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49605                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9361                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9361                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49590                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49605                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49590                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49605                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279008                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279226                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279008                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279226                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279008                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279226                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128304.187048                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 128357.619739                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128304.187048                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 128357.619739                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128304.187048                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 128357.619739                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2210                       # number of writebacks
system.l20.writebacks::total                     2210                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13836                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13851                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13836                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13851                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13836                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13851                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1644379489                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1646901559                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1644379489                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1646901559                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1644379489                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1646901559                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279008                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279226                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279008                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279226                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279008                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279226                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118847.895996                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 118901.274926                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 118847.895996                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 118901.274926                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 118847.895996                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 118901.274926                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3866                       # number of replacements
system.l21.tagsinuse                     10239.889957                       # Cycle average of tags in use
system.l21.total_refs                          341221                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14106                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.189777                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          465.746875                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    17.280384                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1758.506688                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    2                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7996.356010                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.045483                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001688                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.171729                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000195                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.780894                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999989                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        27785                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27785                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9166                       # number of Writeback hits
system.l21.Writeback_hits::total                 9166                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        27785                       # number of demand (read+write) hits
system.l21.demand_hits::total                   27785                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        27785                       # number of overall hits
system.l21.overall_hits::total                  27785                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3826                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3847                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3845                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3866                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3845                       # number of overall misses
system.l21.overall_misses::total                 3866                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2704322                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    519527537                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      522231859                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      3123621                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      3123621                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2704322                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    522651158                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       525355480                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2704322                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    522651158                       # number of overall miss cycles
system.l21.overall_miss_latency::total      525355480                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           21                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        31611                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              31632                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9166                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9166                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           21                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        31630                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               31651                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           21                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        31630                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              31651                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121034                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.121617                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121562                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.122145                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121562                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.122145                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 128777.238095                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 135788.692368                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 135750.418248                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 164401.105263                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 164401.105263                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 128777.238095                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 135930.080104                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 135891.226073                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 128777.238095                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 135930.080104                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 135891.226073                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2532                       # number of writebacks
system.l21.writebacks::total                     2532                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3826                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3847                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           19                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3845                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3866                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3845                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3866                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2506973                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    483398442                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    485905415                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      2946040                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      2946040                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2506973                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    486344482                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    488851455                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2506973                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    486344482                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    488851455                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121034                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.121617                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121562                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.122145                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121562                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.122145                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119379.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126345.646106                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 126307.620224                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 155054.736842                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 155054.736842                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 119379.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 126487.511573                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 126448.901966                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 119379.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 126487.511573                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 126448.901966                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14009                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          772318                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26297                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.369054                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           34.780036                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.281484                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5665.317591                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6580.620888                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002830                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000593                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.461045                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.535532                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        74537                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  74537                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           17066                       # number of Writeback hits
system.l22.Writeback_hits::total                17066                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        74537                       # number of demand (read+write) hits
system.l22.demand_hits::total                   74537                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        74537                       # number of overall hits
system.l22.overall_hits::total                  74537                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        13998                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14009                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        13998                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14009                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        13998                       # number of overall misses
system.l22.overall_misses::total                14009                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1404392                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1917493681                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1918898073                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1404392                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1917493681                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1918898073                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1404392                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1917493681                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1918898073                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        88535                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              88546                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        17066                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            17066                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        88535                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               88546                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        88535                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              88546                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158107                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158212                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158107                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158212                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158107                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158212                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       127672                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 136983.403415                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 136976.092012                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       127672                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 136983.403415                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 136976.092012                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       127672                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 136983.403415                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 136976.092012                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3791                       # number of writebacks
system.l22.writebacks::total                     3791                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        13998                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14009                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        13998                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14009                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        13998                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14009                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1301762                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1785487046                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1786788808                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1301762                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1785487046                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1786788808                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1301762                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1785487046                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1786788808                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158107                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158212                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158107                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158212                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158107                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158212                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       118342                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 127553.010859                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 127545.778285                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       118342                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 127553.010859                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 127545.778285                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       118342                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 127553.010859                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 127545.778285                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.988933                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016554624                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875562.036900                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.988933                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024021                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868572                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16522510                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16522510                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16522510                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16522510                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16522510                       # number of overall hits
system.cpu0.icache.overall_hits::total       16522510                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3780676                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3780676                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16522529                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16522529                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16522529                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16522529                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16522529                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16522529                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49590                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246455525                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49846                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4944.339064                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.034710                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.965290                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824354                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175646                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20672755                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20672755                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25006247                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25006247                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25006247                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25006247                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157167                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157167                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157167                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157167                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157167                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157167                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12330455941                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12330455941                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12330455941                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12330455941                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12330455941                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12330455941                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20829922                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20829922                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25163414                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25163414                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25163414                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25163414                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007545                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007545                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006246                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006246                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006246                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006246                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78454.484345                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78454.484345                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78454.484345                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78454.484345                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78454.484345                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78454.484345                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9361                       # number of writebacks
system.cpu0.dcache.writebacks::total             9361                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107577                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107577                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107577                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107577                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107577                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107577                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49590                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49590                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49590                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49590                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49590                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49590                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2035594117                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2035594117                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2035594117                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2035594117                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2035594117                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2035594117                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41048.479875                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41048.479875                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41048.479875                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41048.479875                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41048.479875                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41048.479875                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               464.127420                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1103084376                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2362065.044968                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.127420                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.029050                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743794                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15143089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15143089                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15143089                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15143089                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15143089                       # number of overall hits
system.cpu1.icache.overall_hits::total       15143089                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.cpu1.icache.overall_misses::total           24                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3163554                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3163554                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3163554                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3163554                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3163554                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3163554                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15143113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15143113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15143113                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15143113                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15143113                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15143113                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 131814.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 131814.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 131814.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 131814.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 131814.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 131814.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2728425                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2728425                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2728425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2728425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2728425                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2728425                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       129925                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       129925                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       129925                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       129925                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       129925                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       129925                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 31630                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               176249400                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 31886                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5527.485417                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.929653                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.070347                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902069                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097931                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9889419                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9889419                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6741768                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6741768                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16288                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16288                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16256                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16256                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16631187                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16631187                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16631187                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16631187                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        63685                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        63685                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          148                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        63833                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         63833                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        63833                       # number of overall misses
system.cpu1.dcache.overall_misses::total        63833                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2224958605                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2224958605                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     26032568                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     26032568                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2250991173                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2250991173                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2250991173                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2250991173                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9953104                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9953104                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6741916                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6741916                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16256                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16256                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16695020                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16695020                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16695020                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16695020                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006399                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006399                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000022                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003823                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003823                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003823                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003823                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34936.933422                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34936.933422                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 175895.729730                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 175895.729730                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35263.753435                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35263.753435                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35263.753435                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35263.753435                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       143539                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       143539                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9166                       # number of writebacks
system.cpu1.dcache.writebacks::total             9166                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        32074                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        32074                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          129                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        32203                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        32203                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        32203                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        32203                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        31611                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        31611                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        31630                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        31630                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        31630                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        31630                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    738081950                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    738081950                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3151138                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3151138                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    741233088                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    741233088                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    741233088                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    741233088                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001895                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001895                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23348.895954                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23348.895954                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 165849.368421                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 165849.368421                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23434.495353                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23434.495353                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23434.495353                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23434.495353                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.997209                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1096612362                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1990222.072595                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.997209                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017624                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14442311                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14442311                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14442311                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14442311                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14442311                       # number of overall hits
system.cpu2.icache.overall_hits::total       14442311                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1836588                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1836588                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1836588                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1836588                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1836588                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1836588                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14442325                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14442325                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14442325                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14442325                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14442325                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14442325                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 131184.857143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 131184.857143                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 131184.857143                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 131184.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 131184.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 131184.857143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1415392                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1415392                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1415392                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1415392                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1415392                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1415392                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       128672                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       128672                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       128672                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       128672                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       128672                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       128672                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 88535                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               203572730                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 88791                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2292.718068                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.365816                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.634184                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915491                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084509                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10787263                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10787263                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7140565                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7140565                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15652                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15652                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14744                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14744                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17927828                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17927828                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17927828                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17927828                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       329941                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       329941                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           60                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       330001                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        330001                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       330001                       # number of overall misses
system.cpu2.dcache.overall_misses::total       330001                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13198021779                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13198021779                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2997477                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2997477                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13201019256                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13201019256                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13201019256                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13201019256                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11117204                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11117204                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7140625                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7140625                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14744                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14744                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18257829                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18257829                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18257829                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18257829                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029678                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029678                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018074                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018074                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018074                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018074                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40001.157113                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40001.157113                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 49957.950000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 49957.950000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40002.967433                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40002.967433                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40002.967433                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40002.967433                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17066                       # number of writebacks
system.cpu2.dcache.writebacks::total            17066                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       241406                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       241406                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       241466                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       241466                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       241466                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       241466                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        88535                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        88535                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        88535                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        88535                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        88535                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        88535                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2552931591                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2552931591                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2552931591                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2552931591                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2552931591                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2552931591                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007964                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007964                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004849                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004849                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004849                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004849                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28835.280861                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28835.280861                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 28835.280861                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28835.280861                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 28835.280861                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28835.280861                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
