version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/quick_test_vhdl/in1
/quick_test_vhdl/in2
/quick_test_vhdl/in3
/quick_test_vhdl/in4
/quick_test_vhdl/in5
/quick_test_vhdl/out1
/quick_test_vhdl/out2
/quick_test_vhdl/out3
/quick_test_vhdl/out4
/quick_test_vhdl/out5
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/quick_test_vhdl/in1
1
0
/quick_test_vhdl/in2
1
0
/quick_test_vhdl/in3
1
0
/quick_test_vhdl/in4
1
0
/quick_test_vhdl/in5
1
0
/quick_test_vhdl/out1
1
0
/quick_test_vhdl/out2
1
0
/quick_test_vhdl/out3
1
0
/quick_test_vhdl/out4
1
0
/quick_test_vhdl/out5
1
0
SIGPROPS_END
