// Seed: 4248674634
module module_0 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input wand id_4,
    input tri id_5,
    input tri1 id_6,
    output wor id_7,
    input uwire id_8,
    input wand id_9,
    output supply1 id_10
);
  localparam id_12 = 1;
  wire id_13;
  assign id_10 = 'd0;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1
    , id_11,
    input uwire id_2,
    output tri0 id_3,
    output supply0 id_4,
    output logic id_5,
    output tri0 id_6,
    input wor id_7,
    output wire id_8,
    output tri1 id_9
    , id_12
);
  always @(posedge id_11 or posedge 1'b0) begin : LABEL_0
    id_5 = -1;
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_7,
      id_7,
      id_9,
      id_2,
      id_0,
      id_9
  );
  assign modCall_1.id_3 = 0;
endmodule
