// Seed: 3448759231
`define pp_14 0
module module_0 (
    input logic id_0,
    output reg id_1,
    output id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    input logic id_8,
    input reg id_9,
    input id_10,
    input id_11,
    input logic id_12,
    output id_13
);
  logic id_14;
  always @(posedge 1'b0 or negedge 1) if (id_4) id_1 <= id_9;
  logic id_15 = 1;
  assign id_1  = id_11;
  assign id_15 = 1;
  assign id_14 = 1 / 1'b0 ? 1'd0 : 1;
endmodule
