Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Jun 23 00:00:29 2016
| Host         : desktop4480 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sigmoid_timing_summary_routed.rpt -rpx sigmoid_timing_summary_routed.rpx
| Design       : sigmoid
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_STATE_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_STATE_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.809        0.000                      0                   37        0.226        0.000                      0                   37        2.750        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
sysClk  {0.000 3.250}        6.500           153.846         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              0.809        0.000                      0                   37        0.226        0.000                      0                   37        2.750        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            outputMAC_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (sysClk rise@6.500ns - sysClk rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 3.541ns (70.445%)  route 1.486ns (29.555%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.102 - 6.500 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.901     8.212    multiplierMux1[1]
    SLICE_X11Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.336 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.336    outputMAC_reg_i_34_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.886 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.886    outputMAC_reg_i_5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.000    outputMAC_reg_i_4_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  outputMAC_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.114    outputMAC_reg_i_3_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  outputMAC_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.228    outputMAC_reg_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.562 r  outputMAC_reg_i_1/O[1]
                         net (fo=1, routed)           0.585    10.147    outputMAC_reg_i_1_n_6
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.500     6.500 r  
    AA9                                               0.000     6.500 r  clk (IN)
                         net (fo=0)                   0.000     6.500    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.665    11.102    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.620    
                         clock uncertainty           -0.035    11.585    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.629    10.956    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            outputMAC_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (sysClk rise@6.500ns - sysClk rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 3.427ns (69.759%)  route 1.486ns (30.241%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.102 - 6.500 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.901     8.212    multiplierMux1[1]
    SLICE_X11Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.336 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.336    outputMAC_reg_i_34_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.886 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.886    outputMAC_reg_i_5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.000    outputMAC_reg_i_4_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  outputMAC_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.114    outputMAC_reg_i_3_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.448 r  outputMAC_reg_i_2/O[1]
                         net (fo=1, routed)           0.585    10.033    outputMAC_reg_i_2_n_6
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.500     6.500 r  
    AA9                                               0.000     6.500 r  clk (IN)
                         net (fo=0)                   0.000     6.500    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.665    11.102    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.620    
                         clock uncertainty           -0.035    11.585    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.629    10.956    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            outputMAC_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (sysClk rise@6.500ns - sysClk rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 3.429ns (70.675%)  route 1.423ns (29.325%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.102 - 6.500 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.901     8.212    multiplierMux1[1]
    SLICE_X11Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.336 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.336    outputMAC_reg_i_34_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.886 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.886    outputMAC_reg_i_5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.000    outputMAC_reg_i_4_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  outputMAC_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.114    outputMAC_reg_i_3_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  outputMAC_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.228    outputMAC_reg_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.450 r  outputMAC_reg_i_1/O[0]
                         net (fo=1, routed)           0.522     9.972    outputMAC_reg_i_1_n_7
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.500     6.500 r  
    AA9                                               0.000     6.500 r  clk (IN)
                         net (fo=0)                   0.000     6.500    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.665    11.102    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.620    
                         clock uncertainty           -0.035    11.585    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.625    10.960    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            outputMAC_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (sysClk rise@6.500ns - sysClk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 3.332ns (70.080%)  route 1.423ns (29.920%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.102 - 6.500 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.901     8.212    multiplierMux1[1]
    SLICE_X11Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.336 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.336    outputMAC_reg_i_34_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.886 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.886    outputMAC_reg_i_5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.000    outputMAC_reg_i_4_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  outputMAC_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.114    outputMAC_reg_i_3_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.353 r  outputMAC_reg_i_2/O[2]
                         net (fo=1, routed)           0.522     9.875    outputMAC_reg_i_2_n_5
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.500     6.500 r  
    AA9                                               0.000     6.500 r  clk (IN)
                         net (fo=0)                   0.000     6.500    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.665    11.102    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.620    
                         clock uncertainty           -0.035    11.585    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.628    10.957    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            outputMAC_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (sysClk rise@6.500ns - sysClk rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 3.313ns (69.907%)  route 1.426ns (30.093%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.102 - 6.500 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.901     8.212    multiplierMux1[1]
    SLICE_X11Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.336 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.336    outputMAC_reg_i_34_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.886 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.886    outputMAC_reg_i_5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.000    outputMAC_reg_i_4_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.334 r  outputMAC_reg_i_3/O[1]
                         net (fo=1, routed)           0.526     9.859    outputMAC_reg_i_3_n_6
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.500     6.500 r  
    AA9                                               0.000     6.500 r  clk (IN)
                         net (fo=0)                   0.000     6.500    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.665    11.102    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.620    
                         clock uncertainty           -0.035    11.585    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.629    10.956    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            outputMAC_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (sysClk rise@6.500ns - sysClk rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 3.315ns (69.969%)  route 1.423ns (30.031%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.102 - 6.500 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.901     8.212    multiplierMux1[1]
    SLICE_X11Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.336 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.336    outputMAC_reg_i_34_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.886 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.886    outputMAC_reg_i_5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.000    outputMAC_reg_i_4_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  outputMAC_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.114    outputMAC_reg_i_3_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.336 r  outputMAC_reg_i_2/O[0]
                         net (fo=1, routed)           0.522     9.858    outputMAC_reg_i_2_n_7
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.500     6.500 r  
    AA9                                               0.000     6.500 r  clk (IN)
                         net (fo=0)                   0.000     6.500    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.665    11.102    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.620    
                         clock uncertainty           -0.035    11.585    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.625    10.960    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            outputMAC_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (sysClk rise@6.500ns - sysClk rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 3.292ns (69.826%)  route 1.423ns (30.174%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.102 - 6.500 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.901     8.212    multiplierMux1[1]
    SLICE_X11Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.336 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.336    outputMAC_reg_i_34_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.886 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.886    outputMAC_reg_i_5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.000    outputMAC_reg_i_4_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.313 r  outputMAC_reg_i_3/O[3]
                         net (fo=1, routed)           0.522     9.835    outputMAC_reg_i_3_n_4
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.500     6.500 r  
    AA9                                               0.000     6.500 r  clk (IN)
                         net (fo=0)                   0.000     6.500    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.665    11.102    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.620    
                         clock uncertainty           -0.035    11.585    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.632    10.953    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            outputMAC_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (sysClk rise@6.500ns - sysClk rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 3.406ns (72.438%)  route 1.296ns (27.562%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.102 - 6.500 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.901     8.212    multiplierMux1[1]
    SLICE_X11Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.336 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.336    outputMAC_reg_i_34_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.886 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.886    outputMAC_reg_i_5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.000    outputMAC_reg_i_4_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  outputMAC_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.114    outputMAC_reg_i_3_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.427 r  outputMAC_reg_i_2/O[3]
                         net (fo=1, routed)           0.395     9.822    outputMAC_reg_i_2_n_4
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.500     6.500 r  
    AA9                                               0.000     6.500 r  clk (IN)
                         net (fo=0)                   0.000     6.500    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.665    11.102    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.620    
                         clock uncertainty           -0.035    11.585    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.632    10.953    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            outputMAC_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (sysClk rise@6.500ns - sysClk rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 3.218ns (69.360%)  route 1.422ns (30.640%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.102 - 6.500 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.901     8.212    multiplierMux1[1]
    SLICE_X11Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.336 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.336    outputMAC_reg_i_34_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.886 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.886    outputMAC_reg_i_5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  outputMAC_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.000    outputMAC_reg_i_4_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.239 r  outputMAC_reg_i_3/O[2]
                         net (fo=1, routed)           0.521     9.760    outputMAC_reg_i_3_n_5
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.500     6.500 r  
    AA9                                               0.000     6.500 r  clk (IN)
                         net (fo=0)                   0.000     6.500    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.665    11.102    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.620    
                         clock uncertainty           -0.035    11.585    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.628    10.957    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 outputMAC_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            outputMAC_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (sysClk rise@6.500ns - sysClk rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 3.199ns (69.165%)  route 1.426ns (30.835%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.102 - 6.500 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.841     5.120    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.191     7.311 r  outputMAC_reg/P[12]
                         net (fo=3, routed)           0.901     8.212    multiplierMux1[1]
    SLICE_X11Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.336 r  outputMAC_reg_i_34/O
                         net (fo=1, routed)           0.000     8.336    outputMAC_reg_i_34_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.886 r  outputMAC_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.886    outputMAC_reg_i_5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.220 r  outputMAC_reg_i_4/O[1]
                         net (fo=1, routed)           0.526     9.745    outputMAC_reg_i_4_n_6
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     6.500     6.500 r  
    AA9                                               0.000     6.500 r  clk (IN)
                         net (fo=0)                   0.000     6.500    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.665    11.102    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  outputMAC_reg/CLK
                         clock pessimism              0.519    11.620    
                         clock uncertainty           -0.035    11.585    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.629    10.956    outputMAC_reg
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  1.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            adderMux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.622%)  route 0.197ns (51.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  FSM_onehot_STATE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  FSM_onehot_STATE_reg[7]/Q
                         net (fo=20, routed)          0.197     1.854    FSM_onehot_STATE_reg_n_0_[7]
    SLICE_X12Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.899 r  adderMux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.899    p_0_in[0]
    SLICE_X12Y11         FDRE                                         r  adderMux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.034    clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  adderMux_reg[0]/C
                         clock pessimism             -0.482     1.553    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.121     1.674    adderMux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            adderMux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.246ns (63.567%)  route 0.141ns (36.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  FSM_onehot_STATE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  FSM_onehot_STATE_reg[5]/Q
                         net (fo=20, routed)          0.141     1.806    FSM_onehot_STATE_reg_n_0_[5]
    SLICE_X12Y11         LUT6 (Prop_lut6_I4_O)        0.098     1.904 r  adderMux[8]_i_1/O
                         net (fo=1, routed)           0.000     1.904    p_0_in[8]
    SLICE_X12Y11         FDRE                                         r  adderMux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.034    clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  adderMux_reg[8]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.121     1.638    adderMux_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            FSM_onehot_STATE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  FSM_onehot_STATE_reg[2]/Q
                         net (fo=1, routed)           0.176     1.857    FSM_onehot_STATE_reg_n_0_[2]
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.034    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.063     1.580    FSM_onehot_STATE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            FSM_onehot_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  FSM_onehot_STATE_reg[1]/Q
                         net (fo=2, routed)           0.181     1.862    FSM_onehot_STATE_reg_n_0_[1]
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.034    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.063     1.580    FSM_onehot_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            FSM_onehot_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X14Y11         FDSE                                         r  FSM_onehot_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDSE (Prop_fdse_C_Q)         0.164     1.681 r  FSM_onehot_STATE_reg[0]/Q
                         net (fo=2, routed)           0.181     1.862    FSM_onehot_STATE_reg_n_0_[0]
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.034    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.052     1.569    FSM_onehot_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            adderMux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.246ns (56.569%)  route 0.189ns (43.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  FSM_onehot_STATE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  FSM_onehot_STATE_reg[5]/Q
                         net (fo=20, routed)          0.189     1.854    FSM_onehot_STATE_reg_n_0_[5]
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.098     1.952 r  adderMux[10]_i_1/O
                         net (fo=1, routed)           0.000     1.952    adderMux[10]_i_1_n_0
    SLICE_X12Y10         FDRE                                         r  adderMux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.034    clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  adderMux_reg[10]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.120     1.653    adderMux_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            FSM_onehot_STATE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.110%)  route 0.229ns (61.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  FSM_onehot_STATE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  FSM_onehot_STATE_reg[6]/Q
                         net (fo=20, routed)          0.229     1.887    FSM_onehot_STATE_reg_n_0_[6]
    SLICE_X11Y11         FDRE                                         r  FSM_onehot_STATE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.034    clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  FSM_onehot_STATE_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X11Y11         FDRE (Hold_fdre_C_D)         0.061     1.578    FSM_onehot_STATE_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            adderMux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.246ns (54.436%)  route 0.206ns (45.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  FSM_onehot_STATE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  FSM_onehot_STATE_reg[5]/Q
                         net (fo=20, routed)          0.206     1.871    FSM_onehot_STATE_reg_n_0_[5]
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.098     1.969 r  adderMux[6]_i_1/O
                         net (fo=1, routed)           0.000     1.969    p_0_in[6]
    SLICE_X12Y12         FDRE                                         r  adderMux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     2.032    clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  adderMux_reg[6]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X12Y12         FDRE (Hold_fdre_C_D)         0.121     1.652    adderMux_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            FSM_onehot_STATE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.021%)  route 0.226ns (57.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  FSM_onehot_STATE_reg[3]/Q
                         net (fo=20, routed)          0.226     1.907    FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X12Y11         FDRE                                         r  FSM_onehot_STATE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.034    clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  FSM_onehot_STATE_reg[4]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.053     1.586    FSM_onehot_STATE_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            FSM_onehot_STATE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.212%)  route 0.195ns (56.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.517    clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  FSM_onehot_STATE_reg[4]/Q
                         net (fo=20, routed)          0.195     1.859    FSM_onehot_STATE_reg_n_0_[4]
    SLICE_X12Y11         FDRE                                         r  FSM_onehot_STATE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.034    clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  FSM_onehot_STATE_reg[5]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.010     1.527    FSM_onehot_STATE_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 3.250 }
Period(ns):         6.500
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         6.500       4.345      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         6.500       4.346      DSP48_X0Y4     outputMAC_reg/CLK
Min Period        n/a     FDSE/C       n/a            1.000         6.500       5.500      SLICE_X14Y11   FSM_onehot_STATE_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         6.500       5.500      SLICE_X14Y11   FSM_onehot_STATE_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         6.500       5.500      SLICE_X14Y11   FSM_onehot_STATE_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         6.500       5.500      SLICE_X14Y11   FSM_onehot_STATE_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         6.500       5.500      SLICE_X12Y11   FSM_onehot_STATE_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         6.500       5.500      SLICE_X12Y11   FSM_onehot_STATE_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         6.500       5.500      SLICE_X11Y11   FSM_onehot_STATE_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         6.500       5.500      SLICE_X11Y11   FSM_onehot_STATE_reg[7]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         3.250       2.750      SLICE_X14Y11   FSM_onehot_STATE_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X14Y11   FSM_onehot_STATE_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X14Y11   FSM_onehot_STATE_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X14Y11   FSM_onehot_STATE_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X12Y11   FSM_onehot_STATE_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X12Y11   FSM_onehot_STATE_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X11Y11   FSM_onehot_STATE_reg[6]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X11Y11   FSM_onehot_STATE_reg[7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X12Y11   adderMux_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X12Y10   adderMux_reg[10]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         3.250       2.750      SLICE_X14Y11   FSM_onehot_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X14Y11   FSM_onehot_STATE_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X14Y11   FSM_onehot_STATE_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X14Y11   FSM_onehot_STATE_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X12Y11   FSM_onehot_STATE_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X12Y11   FSM_onehot_STATE_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X11Y11   FSM_onehot_STATE_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X11Y11   FSM_onehot_STATE_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X12Y11   adderMux_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         3.250       2.750      SLICE_X12Y10   adderMux_reg[10]/C



