#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Jun 28 16:36:32 2024
# Process ID: 10194
# Current directory: /data2/work/github/ea/src
# Command line: vivado
# Log file: /data2/work/github/ea/src/vivado.log
# Journal file: /data2/work/github/ea/src/vivado.jou
# Running On: suzhifeng, OS: Linux, CPU Frequency: 800.169 MHz, CPU Physical cores: 6, Host memory: 33571 MB
#-----------------------------------------------------------
start_gui
open_project /data2/work/fpga/ea/ea.xpr
add_files {/data2/work/github/ea/src/axis_adapter.v /data2/work/github/ea/src/eth_mac_1g_rgmii.v /data2/work/github/ea/src/axis_async_fifo.v /data2/work/github/ea/src/mac_ctrl_tx.v /data2/work/github/ea/src/eth_mac_1g_rgmii_fifo.v /data2/work/github/ea/src/ssio_ddr_in.v /data2/work/github/ea/src/mac_ctrl_rx.v /data2/work/github/ea/src/test_mac.v /data2/work/github/ea/src/lfsr.v /data2/work/github/ea/src/eth_mac_1g.v /data2/work/github/ea/src/axis_async_fifo_adapter.v /data2/work/github/ea/src/test_sender.v /data2/work/github/ea/src/axis_gmii_rx.v /data2/work/github/ea/src/rgmii_phy_if.v /data2/work/github/ea/src/mac_pause_ctrl_tx.v /data2/work/github/ea/src/test_receiver.v /data2/work/github/ea/src/axis_gmii_tx.v /data2/work/github/ea/src/mac_pause_ctrl_rx.v /data2/work/github/ea/src/oddr.v /data2/work/github/ea/src/fpga.v /data2/work/github/ea/src/eth_axis_rx.v /data2/work/github/ea/src/iddr.v /data2/work/github/ea/src/eth_axis_tx.v /data2/work/github/ea/src/fpga_core.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {/data2/work/github/ea/xdc/eth.xdc /data2/work/github/ea/xdc/fpga.xdc}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fpga [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /data2/work/github/ea/src/test_mac.v] -no_script -reset -force -quiet
remove_files  /data2/work/github/ea/src/test_mac.v
update_compile_order -fileset sources_1
add_files -norecurse /data2/work/github/ea/src/sync_reset.v
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
