# This is the QIP file for DSP Builder for Intel FPGAs system 'final_project_txrx_fp_Scale3_I5'

set_global_assignment -name VHDL_FILE C:/git_projects/MCC150/./rtl/final_project/final_project_txrx_fp_Scale3_I5.vhd
set_global_assignment -name VHDL_FILE C:/git_projects/MCC150/./rtl/final_project/final_project_txrx_fp_Scale3_I5.vhd
set_global_assignment -name VHDL_FILE C:/git_projects/MCC150/./rtl/final_project/final_project_txrx_fp_Scale3_I5.vhd
set_global_assignment -name VHDL_FILE C:/git_projects/MCC150/./rtl/final_project/final_project_txrx_fp_Scale3_I5.vhd
