

================================================================
== Vitis HLS Report for 'setup_aie'
================================================================
* Date:           Thu Oct 17 12:34:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        setup_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_setup_aie_Pipeline_VITIS_LOOP_53_1_fu_117  |setup_aie_Pipeline_VITIS_LOOP_53_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     147|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        0|     -|     1616|    2830|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     322|    -|
|Register         |        -|     -|      265|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|     1881|    3299|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                |control_s_axi                       |        0|   0|   144|   232|    0|
    |gmem0_m_axi_U                                  |gmem0_m_axi                         |        0|   0|  1437|  2465|    0|
    |grp_setup_aie_Pipeline_VITIS_LOOP_53_1_fu_117  |setup_aie_Pipeline_VITIS_LOOP_53_1  |        0|   0|    35|   133|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |        0|   0|  1616|  2830|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub_ln45_1_fu_180_p2                                    |         -|   0|  0|  31|           1|          31|
    |sub_ln45_fu_135_p2                                      |         -|   0|  0|  32|           1|          32|
    |ap_ext_blocking_cur_n                                   |       and|   0|  0|   2|           1|           0|
    |ap_ext_blocking_n                                       |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                                       |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_cur_n                                   |       and|   0|  0|   2|           1|           0|
    |ap_str_blocking_n                                       |       and|   0|  0|   2|           1|           1|
    |grp_setup_aie_Pipeline_VITIS_LOOP_53_1_fu_117_s_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln53_fu_171_p2                                     |      icmp|   0|  0|  15|          30|           1|
    |ap_block_state1                                         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                                      |        or|   0|  0|   2|           1|           1|
    |empty_fu_227_p3                                         |    select|   0|  0|  27|           1|          29|
    |size_loop_fu_189_p3                                     |    select|   0|  0|  26|           1|          31|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0| 147|          42|         131|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |   86|         76|    1|         76|
    |ap_done                |    2|          2|    1|          2|
    |gmem0_ARADDR           |   64|          3|   64|        192|
    |gmem0_ARLEN            |   32|          3|   32|         96|
    |gmem0_ARVALID          |    2|          3|    1|          3|
    |gmem0_RREADY           |    2|          2|    1|          2|
    |gmem0_blk_n_AR         |    2|          2|    1|          2|
    |s_TDATA_blk_n          |    2|          2|    1|          2|
    |s_TDATA_int_regslice   |  128|          3|  128|        384|
    |s_TVALID_int_regslice  |    2|          3|    1|          3|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  322|         99|  231|        762|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |  75|   0|   75|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                       |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                                       |   1|   0|    1|          0|
    |ap_rst_n_inv                                                |   1|   0|    1|          0|
    |ap_rst_reg_1                                                |   1|   0|    1|          0|
    |ap_rst_reg_2                                                |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                                       |   1|   0|    1|          0|
    |empty_reg_284                                               |  29|   0|   29|          0|
    |grp_setup_aie_Pipeline_VITIS_LOOP_53_1_fu_117_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln53_reg_263                                           |   1|   0|    1|          0|
    |size_loop_reg_268                                           |  31|   0|   31|          0|
    |tmp_reg_248                                                 |   1|   0|    1|          0|
    |trunc_ln1_reg_278                                           |  60|   0|   60|          0|
    |trunc_ln45_1_reg_253                                        |  30|   0|   30|          0|
    |trunc_ln45_2_reg_258                                        |  30|   0|   30|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 265|   0|  265|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|     setup_aie|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|     setup_aie|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|     setup_aie|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|     setup_aie|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|     setup_aie|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|     setup_aie|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|     setup_aie|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|     setup_aie|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|     setup_aie|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|     setup_aie|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|     setup_aie|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  128|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   16|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  128|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|s_TDATA                |  out|  128|           axis|             s|       pointer|
|s_TVALID               |  out|    1|           axis|             s|       pointer|
|s_TREADY               |   in|    1|           axis|             s|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

