// Seed: 4020836514
module module_0 (
    input  wire id_0,
    input  wire id_1,
    input  tri  id_2,
    input  tri1 id_3,
    input  tri  id_4,
    output tri0 id_5,
    output tri  id_6
);
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output uwire id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output logic id_8,
    output supply0 id_9,
    input tri1 id_10,
    output tri id_11,
    input supply0 id_12,
    input tri id_13,
    input wor id_14,
    input wire id_15,
    input tri id_16,
    output tri0 id_17
);
  initial begin : LABEL_0
    disable id_19;
    id_8 <= 1;
    release id_11;
  end
  always @(id_6) id_0 = 1;
  or primCall (id_11, id_12, id_15, id_21, id_20, id_7, id_10, id_19, id_5, id_1, id_13);
  wire  id_20;
  uwire id_21 = 1 - id_4;
  module_0 modCall_1 (
      id_7,
      id_15,
      id_7,
      id_5,
      id_4,
      id_3,
      id_11
  );
  assign modCall_1.type_8 = 0;
  assign id_2 = id_12;
endmodule
