$date
	Tue May 28 22:12:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module jk_tb $end
$var wire 1 ! q0 $end
$var parameter 32 " DURATION $end
$var reg 1 # clk0 $end
$var reg 2 $ i_b [1:0] $end
$var reg 1 % j0 $end
$var reg 1 & k0 $end
$var integer 32 ' i [31:0] $end
$scope module UUT $end
$var wire 1 % J $end
$var wire 1 & K $end
$var wire 1 # clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 '
0&
0%
b0 $
0#
x!
$end
#50000
1#
#100000
0!
0#
1&
b1 $
b1 '
#150000
1#
#200000
1!
0#
0&
1%
b10 $
b10 '
#250000
1#
#300000
0!
0#
1&
b11 $
b11 '
#350000
1#
#400000
1!
0#
b100 '
#450000
1#
#500000
0!
0#
#550000
1#
#600000
1!
0#
#650000
1#
#700000
0!
0#
#750000
1#
#800000
1!
0#
#850000
1#
#900000
0!
0#
#950000
1#
#1000000
1!
0#
#1050000
1#
#1100000
0!
0#
#1150000
1#
#1200000
1!
0#
#1250000
1#
#1300000
0!
0#
#1350000
1#
#1400000
1!
0#
