{
  "main": {
    "id": "21c87e6fab086ae1",
    "type": "split",
    "children": [
      {
        "id": "e4f3559324ee7efe",
        "type": "tabs",
        "children": [
          {
            "id": "ab85773fb3542664",
            "type": "leaf",
            "pinned": true,
            "state": {
              "type": "markdown",
              "state": {
                "file": "GATE/Digital-Logic/Digital Logic.md",
                "mode": "source",
                "backlinks": true,
                "source": false
              },
              "pinned": true
            }
          },
          {
            "id": "8df101f9592a3385",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "GATE/Digital-Logic/Sequential Circuits/Finite State Machine.md",
                "mode": "source",
                "backlinks": true,
                "source": false
              }
            }
          },
          {
            "id": "05ffa2c23571be49",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "GATE/Digital-Logic/Sequential Circuits/Flip Flop.md",
                "mode": "source",
                "backlinks": true,
                "source": false
              }
            }
          },
          {
            "id": "46611d790c989b67",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "GATE/Digital-Logic/Sequential Circuits/Combinational Circuits vs Sequential Circuits.md",
                "mode": "source",
                "backlinks": true,
                "source": false
              }
            }
          }
        ],
        "currentTab": 1
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "447c3cf29e385729",
    "type": "split",
    "children": [
      {
        "id": "a1c6d5c6e7c6aea0",
        "type": "tabs",
        "children": [
          {
            "id": "80784521bca5ca54",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "885564d7ad2cc180",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "2bf0657860158803",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          },
          {
            "id": "25fb3027bb42d785",
            "type": "leaf",
            "state": {
              "type": "recent-files",
              "state": {}
            }
          },
          {
            "id": "38f421e89b39431e",
            "type": "leaf",
            "state": {
              "type": "file-tree-view",
              "state": {}
            }
          }
        ],
        "currentTab": 4
      }
    ],
    "direction": "horizontal",
    "width": 267.5
  },
  "right": {
    "id": "fb0455d62c4f6c20",
    "type": "split",
    "children": [
      {
        "id": "e047f71d444b979e",
        "type": "tabs",
        "dimension": 66.4,
        "children": [
          {
            "id": "4de834b516a58502",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "GATE/Digital-Logic/Sequential Circuits/Finite State Machine.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "8ba157ab7f239193",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "GATE/Digital-Logic/Sequential Circuits/Finite State Machine.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "40d15956871d0fde",
            "type": "leaf",
            "state": {
              "type": "all-properties",
              "state": {
                "sortOrder": "frequency",
                "showSearch": false,
                "searchQuery": ""
              }
            }
          },
          {
            "id": "8488c56ed1a27af9",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "GATE/Digital-Logic/Sequential Circuits/Finite State Machine.md"
              }
            }
          },
          {
            "id": "13c145e73a31e17b",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "2ec29c1e38047089",
            "type": "leaf",
            "state": {
              "type": "mermaid-toolbar-view",
              "state": {}
            }
          }
        ],
        "currentTab": 3
      },
      {
        "id": "5df95600f2476df0",
        "type": "tabs",
        "dimension": 33.6,
        "children": [
          {
            "id": "537addfb8bc17cc8",
            "type": "leaf",
            "state": {
              "type": "map-of-content",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 336.5
  },
  "left-ribbon": {
    "hiddenItems": {
      "audio-recorder:Start/stop recording": false,
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "darlal-switcher-plus:Open in Headings Mode": false,
      "darlal-switcher-plus:Open Symbols for the active editor": false,
      "mermaid-tools:Open Mermaid Toolbar": false,
      "map-of-content:Update Map of Content": false,
      "periodic-notes:Open today": false
    }
  },
  "active": "8df101f9592a3385",
  "lastOpenFiles": [
    "attachments/Finite State Machine-20240703230410985.webp",
    "attachments/Finite State Machine-20240703230000715.webp",
    "attachments/Finite State Machine-20240703225424216.webp",
    "attachments/Finite State Machine-20240703225411623.webp",
    "attachments/Finite State Machine-20240703225310669.webp",
    "attachments/Finite State Machine-20240703225117981.webp",
    "attachments/Finite State Machine-20240703224920123.webp",
    "attachments/Finite State Machine-20240703214516045.webp",
    "attachments/Finite State Machine-20240703213157655.webp",
    "attachments/Finite State Machine-20240703211809370.webp",
    "attachments/Finite State Machine-20240703195303040.webp",
    "GATE/Digital-Logic/Sequential Circuits/Flip Flop.md",
    "GATE/Digital-Logic/Sequential Circuits/Combinational Circuits vs Sequential Circuits.md",
    "GATE/Digital-Logic/Digital Logic.md",
    "GATE/Digital-Logic/Sequential Circuits/Terminologies of Sequential Circuits.md",
    "GATE/Digital-Logic/Sequential Circuits/Finite State Machine.md",
    "GATE/Digital-Logic/Sequential Circuits/Registers.md",
    "GATE/DiscreteMathematics/Discrete Mathematics.md",
    "GATE/Digital-Logic/Sequential Circuits/Variations of Shift Register.md",
    "GATE/Digital-Logic/Sequential Circuits/Counters.md",
    "GATE/Digital-Logic/Sequential Circuits/Timing Issues in Flip Flop.md",
    "GATE/Digital-Logic/Sequential Circuits/Clock in Digital Circuits.md",
    "GATE/Digital-Logic/Sequential Circuits/Race Around Condition in Flip Flop.md",
    "GATE/Pending Lectures.md",
    "GATE/Digital-Logic/Sequential Circuits/Design of Flip Flops.md",
    "GATE/Digital-Logic/Sequential Circuits/Preset and Clear Inputs in Flip Flop.md",
    "GATE/Digital-Logic/Sequential Circuits/Flip Flop Conversion.md",
    "GATE/Digital-Logic/Combinational Circuits/Half Adder and Full Adder.md",
    "GATE/Guidelines to GATE-CS.md",
    "GATE/Digital-Logic/Sequential Circuits/T Flip Flop.md",
    "GATE/Digital-Logic/Sequential Circuits/JK Flip Flop.md",
    "GATE/Digital-Logic/Sequential Circuits/D Flip Flop.md",
    "GATE/Digital-Logic/Sequential Circuits/SR Flip Flop.md",
    "GATE/Digital-Logic/Sequential Circuits/SR and S'R' Latch.md",
    "GATE/Digital-Logic/Sequential Circuits/Memory Device.md",
    "GATE/Digital-Logic/Sequential Circuits/Sequential Circuits.md",
    "GATE/Digital-Logic/Digital-Logic-Mindmap.canvas",
    "GATE/Algorithms/Dynamic-Programming",
    "GATE/Algorithms/Graph Algorithms",
    "GATE/Algorithms/Sorts",
    "GATE/Calculus",
    "GATE/Algorithms/Maximum-and-Minimum",
    "Machine-Learning",
    "GATE",
    "GATE/ComputerNetworks/Data-Link-Layer",
    "Project Euler",
    "GATE/ComputerNetworks/IP-Addressing-Subnetting-Supernetting",
    "SR Latch.canvas",
    "Untitled.canvas"
  ]
}