Jaume Abella , Antonio González, Power Efficient Data Cache Designs, Proceedings of the 21st International Conference on Computer Design, p.8, October 13-15, 2003
Jaume Abella , Javier Carretero , Pedro Chaparro , Xavier Vera , Antonio González, Low Vccmin fault-tolerant cache with highly predictable performance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669128]
C. Acosta, F. J. Cazorla, A. Ramirez, and M. Valero. 2009. The mpsim simulation tool. Tech. rep. UPC-DAC-RR-CAP-2009-15.
David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
Amin Ansari , Shantanu Gupta , Shuguang Feng , Scott Mahlke, ZerehCache: armoring cache architectures in high defect density technologies, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669127]
ARM. 2009. Cortex-a5tm technical reference manual. http://infocenter.arm.com/help/index.jsp&quest;topic=/com.arm.doc.ddi0433b/index.html.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Benton H. Calhoun , Anantha Chandrakasan, Characterizing and modeling minimum energy operation for subthreshold circuits, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013265]
B. Calhoun and A. Chandrakasan. 2007. A 256-kb 65-nm sub-threshold sram design for ultra-low-voltage operation. IEEE J. Solid-State Circ. 42, 3, 680--688.
C. L. Chen , M. Y. Hsiao, Error-correcting codes for semiconductor memory applications: a state-of-the-art review, IBM Journal of Research and Development, v.28 n.2, p.124-134, March 1984[doi>10.1147/rd.282.0124]
J. Chen, L. Clark, and T.-H. Chen. 2006. An ultra-low-power memory with a subthreshold power supply voltage. IEEE J. Solid-State Circ. 41, 10, 2344--2353.
Gregory K. Chen , David Blaauw , Trevor Mudge , Dennis Sylvester , Nam Sung Kim, Yield-driven near-threshold SRAM design, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Zeshan Chishti , Alaa R. Alameldeen , Chris Wilkerson , Wei Wu , Shih-Lien Lu, Improving cache lifetime reliability at ultra-low voltages, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669126]
Young Geun Choi , Sungjoo Yoo , Sunggu Lee , Jung Ho Ahn, Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024940]
Ronald G. Dreslinski , Gregory K. Chen , Trevor Mudge , David Blaauw , Dennis Sylvester , Krisztian Flautner, Reconfigurable energy efficient near threshold cache architectures, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.459-470, November 08-12, 2008[doi>10.1109/MICRO.2008.4771813]
Christian Ferdinand , Reinhard Wilhelm, Efficient and Precise Cache Behavior Prediction for Real-TimeSystems, Real-Time Systems, v.17 n.2-3, p.131-181, Nov. 1999[doi>10.1023/A:1008186323068]
Krisztián Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Michael Floyd , Malcolm Allen-Ware , Karthick Rajamani , Bishop Brock , Charles Lefurgy , Alan J. Drake , Lorena Pesantez , Tilman Gloekler , Jose A. Tierno , Pradip Bose , Alper Buyuktosunoglu, Introducing the Adaptive Energy Management Features of the Power7 Chip, IEEE Micro, v.31 n.2, p.60-75, March 2011[doi>10.1109/MM.2011.29]
S. Fujii and T. Sato. 2004. Non-uniform set-associative caches for power-aware embedded processors. In Proceedings of the International Conference on Embedded and Ubiquitous Computing (EUC'04). Lecture Notes in Computer Science, vol. 3207, Springer, 217--226.
G. Gerosa, S. Curtis, M. D'addeo, B. Jiang, B. Kuttanna et al. 2009. A sub-2w low power ia processor for mobile internet devices in 45nm high-k metal gate cmos. IEEE J. Solid-State Circ. 44, 1, 73--82.
Hamid Reza Ghasemi , Stark C. Draper , Nam Sung Kim, Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.38-49, February 12-16, 2011
Scott Hanson , Bo Zhai , David Blaauw , Dennis Sylvester , Andres Bryant , Xinlin Wang, Energy optimality and variability in subthreshold design, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165660]
S. Hanson, M. Seok, Y.-S. Lin, Z. Y. Foo, D. Kim et al. 2009. A low-voltage processor for sensing applications with picowatt standby mode. IEEE J. Solid-State Circ. 4, 1145--1155.
Yifeng He , Wenwu Zhu , Ling Guan, Optimal Resource Allocation for Pervasive Health Monitoring Systems with Body Sensor Networks, IEEE Transactions on Mobile Computing, v.10 n.11, p.1558-1575, November 2011[doi>10.1109/TMC.2011.83]
Wei Huang , Charles Lefurgy , William Kuk , Alper Buyuktosunoglu , Michael Floyd , Karthick Rajamani , Malcolm Allen-Ware , Bishop Brock, Accurate Fine-Grained Processor Power Proxies, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.224-234, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.29]
Intel Corporation. 2008. First the tick, now the tock: Next generation intel® microarchitecture ( nehalem). http://www.intel.com/technology/architecture-silicon/next-gen/whitepaper.pdf.
Sanjeev K. Jain , Pankaj Agarwal, A Low Leakage and SNM Free SRAM Cell Design in Deep Sub Micron CMOS Technology, Proceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design, p.495-498, January 03-07, 2006[doi>10.1109/VLSID.2006.12]
S. Jain, S. Khare, S. Yada, V. Ambili, P. Salihundam et al. 2012. A 280mv-to-1.2v wide-operating-range ia-32 processor in 32nm cmos. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'12). 66--68.
D. Kanter. 2008. Amd fusion architecture and llano. http://realworldtech.com/page.cfm&quest;ArticleID=RWT062711124854.
Samira M. Khan , Alaa R. Alameldeen , Chris Wilkerson , Jaydeep Kulkarni , Daniel A. Jimenez, Improving multi-core performance using mixed-cell cache architecture, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.119-130, February 23-27, 2013[doi>10.1109/HPCA.2013.6522312]
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Jaydeep P. Kulkarni , Keejong Kim , Kaushik Roy, A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283818]
F. Kusumoto and N. Goldschlager. 2008. Cardiac Pacing for the Clinician. Springer Science&plus;Business Media.
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Z. Liu and V. Kursun. 2007. High read stability and low leakage cache memory cell. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'07). 2774--2777.
Bojan Maric , Jaume Abella , Francisco J. Cazorla , Mateo Valero, Hybrid high-performance low-power and ultra-low energy reliable caches, Proceedings of the 8th ACM International Conference on Computing Frontiers, May 03-05, 2011, Ischia, Italy[doi>10.1145/2016604.2016619]
Bojan Maric , Jaume Abella , Mateo Valero, ADAM: an efficient data management mechanism for hybrid high and ultra-low voltage operation caches, Proceedings of the great lakes symposium on VLSI, May 03-04, 2012, Salt Lake City, Utah, USA[doi>10.1145/2206781.2206840]
N. Muralimanohar, R. Balasubramonian, and N. Jouppi. 2009. CACTI 6.0: A tool to understand large caches. http://www.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf.
Siva Narendra , Vivek De , Shekhar Borkar , Dimitri Antoniadis , Anantha Chandrakasan, Full-chip sub-threshold leakage power prediction model for sub-0.18 μm CMOS, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566415]
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344526]
David Roberts , Nam Sung Kim , Trevor Mudge, On-Chip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale Technology, Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, p.570-578, August 29-31, 2007[doi>10.1109/DSD.2007.83]
Avesta Sasan , Houman Homayoun , Ahmed Eltawil , Fadi Kurdahi, A fault tolerant cache architecture for sub 500mV operation: resizable data composer cache (RDC-cache), Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629431]
R. Szewczyk, J. Polastre, A. Mainwaring, and D. Culler. 2004. Lessons from a sensor network expedition. In Proceedings of the European Workshop on Sensor Networks (EWSN'04). 307--322.
D. N. Truong, W. H. Cheng, T. Mohsenin, Z. Yu, A. T. Jacobson et al. 2009. A 167-processor computational platform in 65 nm cmos. IEEE J. Solid-State Circ. 4, 1130--1144.
Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224449]
N. Verma and A. P. Chandrakasan. 2008. A 256 kb 65 nm 8t subtreshold sram employing sense-amplifier redundancy. IEEE J. Solid-State Circ. 40, 1.
Geoffrey Werner-Allen , Konrad Lorincz , Matt Welsh , Omar Marcillo , Jeff Johnson , Mario Ruiz , Jonathan Lees, Deploying a Wireless Sensor Network on an Active Volcano, IEEE Internet Computing, v.10 n.2, p.18-25, March 2006[doi>10.1109/MIC.2006.26]
Reinhard Wilhelm , Jakob Engblom , Andreas Ermedahl , Niklas Holsti , Stephan Thesing , David Whalley , Guillem Bernat , Christian Ferdinand , Reinhold Heckmann , Tulika Mitra , Frank Mueller , Isabelle Puaut , Peter Puschner , Jan Staschulat , Per Stenström, The worst-case execution-time problem—overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-53, April 2008[doi>10.1145/1347375.1347389]
Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.203-214, June 21-25, 2008[doi>10.1109/ISCA.2008.22]
Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Ram Rajamony , Yuan Xie, Hybrid cache architecture with disparate memory technologies, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555761]
B. Zhai, D. Blaauw, D. Sylvester, and S. Hanson. 2007. A sub-200mv 6t sram in 130nm cmos. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'07). 332--333.
Bo Zhai , Sanjay Pant , Leyla Nazhandali , Scott Hanson , Javin Olson , Anna Reeves , Michael Minuth , Ryan Helfand , Todd Austin , Dennis Sylvester , David Blaauw, Energy-efficient subthreshold processor design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.8, p.1127-1137, August 2009[doi>10.1109/TVLSI.2008.2007564]
Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache architecture for embedded systems, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859635]
Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]
S.-T. Zhou, S. Katariya, H. Ghasemi, S. Draper, and N. S. Kim. 2010. Minimizing total area of low-voltage sram arrays through joint optimization of cell size, redundancy, and ecc. In Proceedings of the IEEE International Conference on Computer Design (ICCD'10). 112--117.
