Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 17 21:35:10 2023
| Host         : LAPTOP-8P1599A7 running 64-bit major release  (build 9200)
| Command      : report_methodology -file improved_16_to_4_priority_encoder_methodology_drc_routed.rpt -pb improved_16_to_4_priority_encoder_methodology_drc_routed.pb -rpx improved_16_to_4_priority_encoder_methodology_drc_routed.rpx
| Design       : improved_16_to_4_priority_encoder
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_improved_16_to_4_priority_encoder
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

