#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Oct 25 18:03:43 2017
# Process ID: 5116
# Current directory: D:/BakkArbeit/git/VivadoProject/PicroRV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13136 D:\BakkArbeit\git\VivadoProject\PicroRV\PicroRV.xpr
# Log file: D:/BakkArbeit/git/VivadoProject/PicroRV/vivado.log
# Journal file: D:/BakkArbeit/git/VivadoProject/PicroRV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.xpr
INFO: [Project 1-313] Project file moved from 'D:/BakkArbeit_git/VivadoProject/PicroRV' since last save.
WARNING: [Project 1-312] File not found as 'D:/BakkArbeit/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/imports/picorv32-master/picorv32.v'; using path 'D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/imports/picorv32-master/picorv32.v' instead.
WARNING: [Project 1-312] File not found as 'D:/BakkArbeit/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd'; using path 'D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd' instead.
WARNING: [Project 1-312] File not found as 'D:/BakkArbeit/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v'; using path 'D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v' instead.
WARNING: [Project 1-312] File not found as 'D:/BakkArbeit/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/constrs_1/new/picorv32_axi.xdc'; using path 'D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/constrs_1/new/picorv32_axi.xdc' instead.
WARNING: [Project 1-312] File not found as 'D:/BakkArbeit/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sim_1/imports/picorv32-master/testbench.v'; using path 'D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sim_1/imports/picorv32-master/testbench.v' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'D:/BakkArbeit/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/imports/picorv32-master/picorv32.v'; using path 'D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/imports/picorv32-master/picorv32.v' instead.
WARNING: [Project 1-312] File not found as 'D:/BakkArbeit/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd'; using path 'D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd' instead.
WARNING: [Project 1-312] File not found as 'D:/BakkArbeit/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v'; using path 'D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v' instead.
WARNING: [Project 1-312] File not found as 'D:/BakkArbeit/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/constrs_1/new/picorv32_axi.xdc'; using path 'D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/constrs_1/new/picorv32_axi.xdc' instead.
WARNING: [Project 1-312] File not found as 'D:/BakkArbeit/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/imports/picorv32-master/picorv32.v'; using path 'D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/imports/picorv32-master/picorv32.v' instead.
WARNING: [Project 1-312] File not found as 'D:/BakkArbeit/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd'; using path 'D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd' instead.
WARNING: [Project 1-312] File not found as 'D:/BakkArbeit/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v'; using path 'D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v' instead.
WARNING: [Project 1-312] File not found as 'D:/BakkArbeit/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/constrs_1/new/picorv32_axi.xdc'; using path 'D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/constrs_1/new/picorv32_axi.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2017/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 767.387 ; gain = 90.012
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248685889
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210248685889}
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:picorv32_axi:1.0 - picorv32_axi_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:module_ref:UART_datagenerator:1.0 - UART_datagenerator_0
Successfully read diagram <design_1> from BD file <D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.523 ; gain = 54.598
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.215 ; gain = 35.621
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {EMIO}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_nets UART_datagenerator_0_out]
connect_bd_net [get_bd_pins UART_datagenerator_0/out] [get_bd_pins processing_system7_0/UART1_RX]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/UART1_RX is being overridden by the user. This pin will not be connected as a part of interface connection UART_1
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1182.117 ; gain = 70.117
unexpected "," outside function argument list
in expression "0,1 / (100.000*1.0)"
unexpected "," outside function argument list
in expression "0,1 / (100.000*1.0)"
unexpected "," outside function argument list
in expression "0,1 / (100.000*1.0)"
unexpected "," outside function argument list
in expression "0,1 / (100.000*1.0)"
unexpected "," outside function argument list
in expression "0,1 / (100.000*1.0)"
unexpected "," outside function argument list
in expression "0,1 / (100.000*1.0)"
unexpected "," outside function argument list
in expression "0,1 / (100.000*1.0)"
unexpected "," outside function argument list
in expression "0,1 / (100.000*1.0)"
unexpected "," outside function argument list
in expression "0,1 / (100.000*1.0)"
unexpected "," outside function argument list
in expression "100.000 *1.0 / 0,1"
unexpected "," outside function argument list
in expression "100.000 *1.0 / 0,1"
unexpected "," outside function argument list
in expression "100.000 *1.0 / 0,1"
unexpected "," outside function argument list
in expression "100.000 *1.0 / 0,1"
unexpected "," outside function argument list
in expression "100.000 *1.0 / 0,1"
unexpected "," outside function argument list
in expression "0,1 / (100.000*1.0)"
unexpected "," outside function argument list
in expression "0,1 / (100.000*1.0)"
unexpected "," outside function argument list
in expression "0,1 / (100.000*1.0)"
delete_bd_objs [get_bd_cells clk_wiz_0]
close [ open D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.srcs/sources_1/new/clk_divider.v w ]
add_files D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.srcs/sources_1/new/clk_divider.v
update_compile_order -fileset sources_1
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets clk_1]'
disconnect_bd_net /clk_1 [get_bd_pins UART_datagenerator_0/clk]
create_bd_cell -type module -reference clk_divider clk_divider_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference clk_divider clk_divider_1
connect_bd_net [get_bd_ports clk] [get_bd_pins clk_divider_0/clk_in]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(clk) and /clk_divider_0/clk_in(undef)
connect_bd_net [get_bd_pins clk_divider_0/clk_out] [get_bd_pins clk_divider_1/clk_in]
create_bd_cell -type module -reference clk_divider clk_divider_2
create_bd_cell -type module -reference clk_divider clk_divider_3
create_bd_cell -type module -reference clk_divider clk_divider_4
create_bd_cell -type module -reference clk_divider clk_divider_5
create_bd_cell -type module -reference clk_divider clk_divider_6
create_bd_cell -type module -reference clk_divider clk_divider_7
create_bd_cell -type module -reference clk_divider clk_divider_8
connect_bd_net [get_bd_pins clk_divider_1/clk_out] [get_bd_pins clk_divider_3/clk_in]
connect_bd_net [get_bd_pins clk_divider_3/clk_out] [get_bd_pins clk_divider_2/clk_in]
connect_bd_net [get_bd_pins clk_divider_2/clk_out] [get_bd_pins clk_divider_5/clk_in]
connect_bd_net [get_bd_pins clk_divider_5/clk_out] [get_bd_pins clk_divider_8/clk_in]
connect_bd_net [get_bd_pins clk_divider_8/clk_out] [get_bd_pins clk_divider_7/clk_in]
connect_bd_net [get_bd_pins clk_divider_7/clk_out] [get_bd_pins clk_divider_6/clk_in]
connect_bd_net [get_bd_pins clk_divider_6/clk_out] [get_bd_pins clk_divider_4/clk_in]
connect_bd_net [get_bd_pins clk_divider_4/clk_out] [get_bd_pins UART_datagenerator_0/clk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_divider_4/clk_out(undef) and /UART_datagenerator_0/clk(clk)
save_bd_design
Wrote  : <D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/synth_1

update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'out' of cell '/UART_datagenerator_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </picorv32_axi_0/mem_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/picorv32_axi_0/pcpi_wr
/picorv32_axi_0/pcpi_rd
/picorv32_axi_0/pcpi_wait
/picorv32_axi_0/pcpi_ready
/picorv32_axi_0/irq

Wrote  : <D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(13) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
Verilog Output written to : D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block picorv32_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block UART_datagenerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divider_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divider_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divider_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divider_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divider_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divider_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divider_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divider_8 .
Exporting to file D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Oct 25 18:39:56 2017] Launched synth_1...
Run output will be captured here: D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1554.512 ; gain = 100.777
launch_runs impl_1 -jobs 4
[Wed Oct 25 18:49:44 2017] Launched impl_1...
Run output will be captured here: D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 25 18:53:19 2017] Launched impl_1...
Run output will be captured here: D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 18:57:36 2017...
