WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

CPU 0 PAp branch predictor
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1250149 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1250149 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 10000004 cycles: 2561147 heartbeat IPC: 3.905 cumulative IPC: 3.814 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5713072 heartbeat IPC: 3.173 cumulative IPC: 3.361 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 20000004 cycles: 5963471 cumulative IPC: 3.354 (Simulation time: 00 hr 04 min 00 sec)
Simulation complete CPU 0 instructions: 20000004 cycles: 5963471 cumulative IPC: 3.354 (Simulation time: 00 hr 04 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/600.perlbench_s-1273B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.354 instructions: 20000004 cycles: 5963471
CPU 0 Branch Prediction Accuracy: 98.94% MPKI: 1.421 Average ROB Occupancy at Mispredict: 115
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0194
BRANCH_INDIRECT: 0.328
BRANCH_CONDITIONAL: 1.07
BRANCH_DIRECT_CALL: 0.0009
BRANCH_INDIRECT_CALL: 0.0004
BRANCH_RETURN: 0.0009

LLC TOTAL        ACCESS:       1180 HIT:          0 MISS:       1180
LLC LOAD         ACCESS:       1058 HIT:          0 MISS:       1058
LLC RFO          ACCESS:         30 HIT:          0 MISS:         30
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:         92 HIT:          0 MISS:         92
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 166.3 cycles
cpu0_DTLB TOTAL        ACCESS:    4608559 HIT:    4595757 MISS:      12802
cpu0_DTLB LOAD         ACCESS:    4608559 HIT:    4595757 MISS:      12802
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.44 cycles
cpu0_ITLB TOTAL        ACCESS:      14110 HIT:      13919 MISS:        191
cpu0_ITLB LOAD         ACCESS:      14110 HIT:      13919 MISS:        191
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.131 cycles
cpu0_L1D TOTAL        ACCESS:    6694159 HIT:    6691694 MISS:       2465
cpu0_L1D LOAD         ACCESS:    2272859 HIT:    2270658 MISS:       2201
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    4421150 HIT:    4421009 MISS:        141
cpu0_L1D TRANSLATION  ACCESS:        150 HIT:         27 MISS:        123
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 85.02 cycles
cpu0_L1I TOTAL        ACCESS:      16158 HIT:      15427 MISS:        731
cpu0_L1I LOAD         ACCESS:      16158 HIT:      15427 MISS:        731
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 19.44 cycles
cpu0_L2C TOTAL        ACCESS:       1878 HIT:        698 MISS:       1180
cpu0_L2C LOAD         ACCESS:       1594 HIT:        536 MISS:       1058
cpu0_L2C RFO          ACCESS:         42 HIT:         12 MISS:         30
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        119 HIT:        119 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        123 HIT:         31 MISS:         92
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 187.3 cycles
cpu0_STLB TOTAL        ACCESS:      11333 HIT:      11192 MISS:        141
cpu0_STLB LOAD         ACCESS:      11333 HIT:      11192 MISS:        141
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 371.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        384
  ROW_BUFFER_MISS:        796
 AVG DBUS CONGESTED CYCLE: 3.749
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
