{"Source Block": ["hdl/library/common/ad_dds_1.v@61:93@HdlStmIf", "  wire    [DDS_D_DW+17:0] s1_data_s;\n\n  // sine\n\n  generate\n    if (DDS_TYPE == DDS_CORDIC_TYPE) begin\n\n      ad_dds_sine_cordic #(\n        .CORDIC_DW(DDS_D_DW),\n        .PHASE_DW(DDS_P_DW),\n        .DELAY_DW(1))\n      i_dds_sine (\n        .clk (clk),\n        .angle (angle),\n        .sine (sine_s),\n        .cosine (),\n        .ddata_in (1'b0),\n        .ddata_out ());\n\n    end else begin\n\n      ad_dds_sine i_dds_sine (\n        .clk (clk),\n        .angle (angle),\n        .sine (sine_s),\n        .ddata_in (1'b0),\n        .ddata_out ());\n    end\n  endgenerate\n\n  // scale for a sine generator\n\n  ad_mul #(\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[71, "        .DELAY_DW(1))\n"], [72, "      i_dds_sine (\n"]], "Add": [[72, "        .DELAY_DW(1)\n"], [72, "      ) i_dds_sine (\n"]]}}