library std;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity Temp_reg is
port(
  clk, rst, wr: in std_logic;
  Din: in std_logic_vector(15 downto 0);
  Dout: out std_logic_vector(15 downto 0));
end entity;

architecture reg1 of Temp_reg is
  signal reg: std_logic_vector(50 downto 0) := "0000000000000000";
begin
process(clk)
  begin
    if(clk = '1' and clk'event) then
      if(rst = '1') then
          reg <= "0000000000000000";

      else
        if(wr = '1') then
          reg <= Din;
        end if;
		end if;
    end if;
		
	 Dout <= reg;

	 end process;

end reg1;