add x5, x5, #0xb74, lsl #0
sub x26, x26, #0xb3, lsl #0
bics x20, x5, x26, ror #61
and x0, x0, x0
