Sat Feb 16 14:53:29 EST 2019

This is just the TDP RAM with dual clock from the Quartus verilog template