# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do asip_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/zero_extension.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:48 on Jul 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/zero_extension.sv 
# -- Compiling module zero_extension
# 
# Top level modules:
# 	zero_extension
# End time: 20:03:48 on Jul 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:48 on Jul 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/registers.sv 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 20:03:48 on Jul 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/rb_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:48 on Jul 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/rb_mux.sv 
# -- Compiling module rb_mux
# 
# Top level modules:
# 	rb_mux
# End time: 20:03:49 on Jul 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/id_stage_test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:49 on Jul 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/id_stage_test.sv 
# -- Compiling module id_stage_test
# 
# Top level modules:
# 	id_stage_test
# End time: 20:03:49 on Jul 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/id_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:49 on Jul 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/id_stage.sv 
# -- Compiling module id_stage
# 
# Top level modules:
# 	id_stage
# End time: 20:03:49 on Jul 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.id_stage_test
# vsim work.id_stage_test 
# Start time: 20:03:55 on Jul 09,2020
# Loading sv_std.std
# Loading work.id_stage_test
# Loading work.id_stage
# Loading work.rb_mux
# Loading work.registers
# Loading work.zero_extension
add wave -position end  sim:/id_stage_test/clk
add wave -position end  sim:/id_stage_test/reset
add wave -position end  sim:/id_stage_test/rb_selector
add wave -position end  sim:/id_stage_test/we
add wave -position end  sim:/id_stage_test/ext_selector
add wave -position end  sim:/id_stage_test/func
add wave -position end  sim:/id_stage_test/op
add wave -position end  sim:/id_stage_test/instruction
add wave -position end  sim:/id_stage_test/wd
add wave -position end  sim:/id_stage_test/rda
add wave -position end  sim:/id_stage_test/rdb
add wave -position end  sim:/id_stage_test/extended
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: erick  Hostname: DESKTOP-4PN9CM5  ProcessID: 12636
#           Attempting to use alternate WLF file "./wlft7rg0ns".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7rg0ns
run 100
# clk=1, inst=00088000, rb_sel=0, we=0, wd=00000000, ext_sel=11, op=000, func=00, rda=00000000, rdb=00000000, extended=00000000000000000000000000000000
# 
# clk=0, inst=00088000, rb_sel=0, we=0, wd=00000001, ext_sel=11, op=000, func=00, rda=00000000, rdb=00000000, extended=00000000000000000000000000000000
# 
# 
# clk=1, inst=00088000, rb_sel=0, we=0, wd=00000000, ext_sel=00, op=000, func=00, rda=00000000, rdb=00000000, extended=00000000000000000000000000000000
# 
# clk=0, inst=01100029, rb_sel=0, we=0, wd=00000001, ext_sel=00, op=000, func=01, rda=00000000, rdb=00000000, extended=00000000000000000000000000001010
# 
# 
# End time: 20:05:29 on Jul 09,2020, Elapsed time: 0:01:34
# Errors: 0, Warnings: 2
