//
// File created by:  ncverilog
// Do not modify this file
//
TESTBED.v
-v
/misc/RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18io3v5v.v
-v
/misc/RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v
-v
../04_MEM/RA1SH.v
+define+POSIM
+access+wr
+maxdelays
+incdir+/usr/syn/dw/sim_ver
