Loading db file '/s/synopsys-2012_06_27/@sys/G-2012.06/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2012_06_27/@sys/G-2012.06/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt1p05v25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../../../src/verilog/rtl/sgpr/build/reg_512x32b_3r_3w.v:387: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../src/verilog/rtl/sgpr/build/reg_512x32b_3r_3w.v:435: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../src/verilog/rtl/sgpr/build/reg_512x32b_3r_3w.v:483: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 183 in file
	'../../../src/verilog/rtl/sgpr/build/reg_512x32b_3r_3w.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           185            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 289 in file
	'../../../src/verilog/rtl/sgpr/build/reg_512x32b_3r_3w.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           291            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 384 in file
	'../../../src/verilog/rtl/sgpr/build/reg_512x32b_3r_3w.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           387            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 432 in file
	'../../../src/verilog/rtl/sgpr/build/reg_512x32b_3r_3w.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           435            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 480 in file
	'../../../src/verilog/rtl/sgpr/build/reg_512x32b_3r_3w.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           483            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'reg_512x32b_3r_3w'.
Information: Building the design 'reg_128x32b_3r_3w'. (HDL-193)
Presto compilation completed successfully.
1
