
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+1706 (git sha1 abba1541, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/yosys_1579076353586/work=/usr/local/src/conda/yosys-0.9_3065_gabba1541 -fdebug-prefix-map=/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v' to AST representation.
Generating RTLIL representation for module `\InstructionCache'.
Generating RTLIL representation for module `\VexRiscv'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4527: Warning: System task `$display' outside initial block is unsupported.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4530: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ICE40 pass.

4.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \VexRiscv
Used module:         \InstructionCache

4.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \VexRiscv
Used module:         \InstructionCache
Removed 0 unused modules.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1665$1496'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1619$1495'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
Cleaned up 4 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 20 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1045$1264 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1034$1263 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1023$1262 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1012$1261 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1001$1260 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:990$1259 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:979$1258 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:968$1257 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:691$933 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:663$930 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:634$919 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:604$908 in module top.
Marked 6 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4235$715 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4221$714 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4201$711 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4194$710 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4119$642 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4110$639 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4101$638 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4090$636 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4081$632 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4072$631 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4060$626 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4014$613 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4005$609 in module VexRiscv.
Marked 7 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3956$604 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3940$593 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3929$592 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3922$591 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3915$590 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3904$583 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3891$581 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3881$580 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3874$579 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3864$578 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3846$572 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3786$562 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3751$560 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3735$555 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3655$551 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3643$544 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3605$534 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3577$532 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3566$530 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3551$522 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3533$521 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3467$518 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3451$515 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3437$511 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3428$509 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3351$479 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3284$472 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3273$471 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3257$468 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3237$467 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3208$455 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3192$454 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3179$443 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3155$434 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3145$433 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3135$430 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3122$429 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3054$411 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3009$404 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2970$397 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2950$386 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2939$382 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2928$378 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2913$374 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2906$373 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2899$372 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2872$366 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2862$365 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2855$363 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2845$360 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2832$358 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2818$357 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2810$356 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2795$355 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2788$354 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2778$353 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2760$346 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2751$345 in module VexRiscv.
Marked 6 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2731$336 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2721$335 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2710$334 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2697$323 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2690$320 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2677$319 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2667$318 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2658$317 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2651$316 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2644$315 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2637$314 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2598$312 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2588$310 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2580$309 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2553$308 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2523$306 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2493$304 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2479$301 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1792$300 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:262$50 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:217$28 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:201$23 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:192$21 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:184$20 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:177$19 in module InstructionCache.
Removed a total of 0 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 34 redundant assignments.
Promoted 504 assignments to connections.

4.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:502$1494'.
  Set init value: \regs1 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:501$1493'.
  Set init value: \regs0 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:500$1492'.
  Set init value: \array_muxed7 = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:499$1491'.
  Set init value: \array_muxed6 = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:498$1490'.
  Set init value: \array_muxed5 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:497$1489'.
  Set init value: \array_muxed4 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:496$1488'.
  Set init value: \array_muxed3 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:495$1487'.
  Set init value: \array_muxed2 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:494$1486'.
  Set init value: \array_muxed1 = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:493$1485'.
  Set init value: \array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:471$1484'.
  Set init value: \csrbankarray_interface5_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:454$1483'.
  Set init value: \csrbankarray_interface4_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:389$1482'.
  Set init value: \csrbankarray_interface3_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:372$1481'.
  Set init value: \csrbankarray_interface2_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:368$1480'.
  Set init value: \csrbankarray_sel_r = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:364$1479'.
  Set init value: \csrbankarray_sram_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:327$1478'.
  Set init value: \csrbankarray_interface1_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:318$1477'.
  Set init value: \csrbankarray_interface0_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:314$1476'.
  Set init value: \count = 20'11110100001001000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:311$1475'.
  Set init value: \error = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:310$1474'.
  Set init value: \slave_sel_r = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:309$1473'.
  Set init value: \slave_sel = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:308$1472'.
  Set init value: \grant = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:302$1471'.
  Set init value: \shared_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:298$1470'.
  Set init value: \shared_dat_r = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:295$1469'.
  Set init value: \next_state = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:294$1468'.
  Set init value: \state = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:293$1467'.
  Set init value: \counter = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:292$1466'.
  Set init value: \miso = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:291$1465'.
  Set init value: \i = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:290$1464'.
  Set init value: \sr = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:289$1463'.
  Set init value: \clk = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:288$1462'.
  Set init value: \cs_n = 1'1
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:287$1461'.
  Set init value: \bitbang_en_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:286$1460'.
  Set init value: \bitbang_en_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:284$1459'.
  Set init value: \miso_status = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:283$1458'.
  Set init value: \bitbang_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:282$1457'.
  Set init value: \bitbang_storage = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:277$1455'.
  Set init value: \bus_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:270$1454'.
  Set init value: \cas_leds_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:269$1453'.
  Set init value: \cas_leds_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:267$1452'.
  Set init value: \crg_reset_delay = 12'111111111111
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:257$1449'.
  Set init value: \bus_wishbone_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:248$1448'.
  Set init value: \interface_we = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:247$1447'.
  Set init value: \interface_adr = 14'00000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:246$1446'.
  Set init value: \timer0_value = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:245$1445'.
  Set init value: \timer0_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:244$1444'.
  Set init value: \timer0_eventmanager_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:235$1443'.
  Set init value: \timer0_zero_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:234$1442'.
  Set init value: \timer0_zero_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:232$1441'.
  Set init value: \timer0_zero_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:228$1440'.
  Set init value: \timer0_value_status = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:227$1439'.
  Set init value: \timer0_update_value_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:226$1438'.
  Set init value: \timer0_update_value_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:225$1437'.
  Set init value: \timer0_en_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:224$1436'.
  Set init value: \timer0_en_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:223$1435'.
  Set init value: \timer0_reload_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:222$1434'.
  Set init value: \timer0_reload_storage = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:221$1433'.
  Set init value: \timer0_load_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:220$1432'.
  Set init value: \timer0_load_storage = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:204$1430'.
  Set init value: \uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:203$1429'.
  Set init value: \uart_rx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:202$1428'.
  Set init value: \uart_rx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:200$1426'.
  Set init value: \uart_rx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:193$1425'.
  Set init value: \uart_rx_fifo_readable = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:167$1424'.
  Set init value: \uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:166$1423'.
  Set init value: \uart_tx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:165$1422'.
  Set init value: \uart_tx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:163$1420'.
  Set init value: \uart_tx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:156$1419'.
  Set init value: \uart_tx_fifo_readable = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:144$1416'.
  Set init value: \uart_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:143$1415'.
  Set init value: \uart_eventmanager_storage = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:142$1414'.
  Set init value: \uart_eventmanager_pending_w = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:138$1413'.
  Set init value: \uart_eventmanager_status_w = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:134$1412'.
  Set init value: \uart_rx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:133$1411'.
  Set init value: \uart_rx_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:131$1410'.
  Set init value: \uart_rx_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:129$1409'.
  Set init value: \uart_tx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:128$1408'.
  Set init value: \uart_tx_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:126$1407'.
  Set init value: \uart_tx_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:115$1406'.
  Set init value: \uart_phy_rx_busy = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:114$1405'.
  Set init value: \uart_phy_rx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:113$1404'.
  Set init value: \uart_phy_rx_reg = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:112$1403'.
  Set init value: \uart_phy_rx_r = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:110$1402'.
  Set init value: \uart_phy_phase_accumulator_rx = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:109$1401'.
  Set init value: \uart_phy_uart_clk_rxen = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:108$1400'.
  Set init value: \uart_phy_source_payload_data = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:104$1397'.
  Set init value: \uart_phy_source_valid = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:103$1396'.
  Set init value: \uart_phy_tx_busy = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:102$1395'.
  Set init value: \uart_phy_tx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:101$1394'.
  Set init value: \uart_phy_tx_reg = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:100$1393'.
  Set init value: \uart_phy_phase_accumulator_tx = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:99$1392'.
  Set init value: \uart_phy_uart_clk_txen = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:95$1391'.
  Set init value: \uart_phy_sink_ready = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:93$1390'.
  Set init value: \uart_phy_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:92$1389'.
  Set init value: \uart_phy_storage = 30923764
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:90$1388'.
  Set init value: \sram_we = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:83$1386'.
  Set init value: \sram_bus_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:54$1385'.
  Set init value: \cpu_interrupt = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:30$1384'.
  Set init value: \ctrl_bus_errors = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:25$1383'.
  Set init value: \ctrl_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:24$1382'.
  Set init value: \ctrl_storage = 305419896
Found init rule in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1209$870'.
  Set init value: \CsrPlugin_minstret = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1208$869'.
  Set init value: \CsrPlugin_mcycle = 64'0000000000000000000000000000000000000000000000000000000000000000

4.3.5. Executing PROC_ARST pass (detect async resets in processes).

4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:502$1494'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:501$1493'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:500$1492'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:499$1491'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:498$1490'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:497$1489'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:496$1488'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:495$1487'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:494$1486'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:493$1485'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:471$1484'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:454$1483'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:389$1482'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:372$1481'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:368$1480'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:364$1479'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:327$1478'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:318$1477'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:314$1476'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:311$1475'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:310$1474'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:309$1473'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:308$1472'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:302$1471'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:298$1470'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:295$1469'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:294$1468'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:293$1467'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:292$1466'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:291$1465'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:290$1464'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:289$1463'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:288$1462'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:287$1461'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:286$1460'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:284$1459'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:283$1458'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:282$1457'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:281$1456'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:277$1455'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:270$1454'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:269$1453'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:267$1452'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:264$1451'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:261$1450'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:257$1449'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:248$1448'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:247$1447'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:246$1446'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:245$1445'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:244$1444'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:235$1443'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:234$1442'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:232$1441'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:228$1440'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:227$1439'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:226$1438'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:225$1437'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:224$1436'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:223$1435'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:222$1434'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:221$1433'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:220$1432'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:219$1431'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:204$1430'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:203$1429'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:202$1428'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:201$1427'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:200$1426'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:193$1425'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:167$1424'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:166$1423'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:165$1422'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:164$1421'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:163$1420'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:156$1419'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:148$1418'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:147$1417'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:144$1416'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:143$1415'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:142$1414'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:138$1413'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:134$1412'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:133$1411'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:131$1410'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:129$1409'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:128$1408'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:126$1407'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:115$1406'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:114$1405'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:113$1404'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:112$1403'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:110$1402'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:109$1401'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:108$1400'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:107$1399'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:106$1398'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:104$1397'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:103$1396'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:102$1395'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:101$1394'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:100$1393'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:99$1392'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:95$1391'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:93$1390'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:92$1389'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:90$1388'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:87$1387'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:83$1386'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:54$1385'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:30$1384'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:25$1383'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:24$1382'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:23$1381'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1659$1371'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1649$1369'.
     1/1: $0\memdat_3[9:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1643$1364'.
     1/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_EN[9:0]$1367
     2/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_DATA[9:0]$1366
     3/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_ADDR[3:0]$1365
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1632$1362'.
     1/1: $0\memdat_1[9:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1626$1357'.
     1/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_EN[9:0]$1360
     2/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_DATA[9:0]$1359
     3/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_ADDR[3:0]$1358
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
     1/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_EN[31:0]$1346
     2/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_DATA[31:0]$1345
     3/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_ADDR[11:0]$1344
     4/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_EN[31:0]$1349
     5/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_DATA[31:0]$1348
     6/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_ADDR[11:0]$1347
     7/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN[31:0]$1352
     8/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_DATA[31:0]$1351
     9/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_ADDR[11:0]$1350
    10/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_EN[31:0]$1355
    11/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_DATA[31:0]$1354
    12/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_ADDR[11:0]$1353
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
     1/87: $0\sr[31:0] [31:24]
     2/87: $0\uart_phy_phase_accumulator_rx[31:0]
     3/87: $0\uart_phy_phase_accumulator_tx[31:0]
     4/87: $0\ctrl_storage[31:0] [31:24]
     5/87: $0\uart_phy_storage[31:0] [15:8]
     6/87: $0\uart_phy_storage[31:0] [23:16]
     7/87: $0\timer0_load_storage[31:0] [31:24]
     8/87: $0\timer0_reload_storage[31:0] [15:8]
     9/87: $0\timer0_reload_storage[31:0] [23:16]
    10/87: $0\uart_phy_uart_clk_rxen[0:0]
    11/87: $0\timer0_load_storage[31:0] [15:8]
    12/87: $0\timer0_load_storage[31:0] [23:16]
    13/87: $0\uart_phy_storage[31:0] [7:0]
    14/87: $0\ctrl_storage[31:0] [15:8]
    15/87: $0\ctrl_storage[31:0] [23:16]
    16/87: $0\timer0_reload_storage[31:0] [31:24]
    17/87: $0\sr[31:0] [7:0]
    18/87: $0\timer0_value[31:0]
    19/87: $0\uart_phy_uart_clk_txen[0:0]
    20/87: $0\uart_phy_storage[31:0] [31:24]
    21/87: $0\uart_phy_re[0:0]
    22/87: $0\csrbankarray_interface5_bank_bus_dat_r[7:0]
    23/87: $0\uart_eventmanager_re[0:0]
    24/87: $0\csrbankarray_interface4_bank_bus_dat_r[7:0]
    25/87: $0\timer0_eventmanager_re[0:0]
    26/87: $0\timer0_update_value_re[0:0]
    27/87: $0\timer0_en_re[0:0]
    28/87: $0\timer0_reload_re[0:0]
    29/87: $0\timer0_load_re[0:0]
    30/87: $0\csrbankarray_interface3_bank_bus_dat_r[7:0]
    31/87: $0\bitbang_en_re[0:0]
    32/87: $0\bitbang_re[0:0]
    33/87: $0\csrbankarray_interface2_bank_bus_dat_r[7:0]
    34/87: $0\csrbankarray_sel_r[0:0]
    35/87: $0\ctrl_re[0:0]
    36/87: $0\csrbankarray_interface1_bank_bus_dat_r[7:0]
    37/87: $0\cas_leds_re[0:0]
    38/87: $0\csrbankarray_interface0_bank_bus_dat_r[7:0]
    39/87: $0\slave_sel_r[2:0]
    40/87: $0\state[0:0]
    41/87: $0\timer0_zero_old_trigger[0:0]
    42/87: $0\uart_rx_old_trigger[0:0]
    43/87: $0\uart_tx_old_trigger[0:0]
    44/87: $0\uart_phy_rx_r[0:0]
    45/87: $0\uart_phy_source_valid[0:0]
    46/87: $0\uart_phy_sink_ready[0:0]
    47/87: $0\sram_bus_ack[0:0]
    48/87: $0\count[19:0]
    49/87: $0\grant[0:0]
    50/87: $0\counter[7:0]
    51/87: $0\miso[0:0]
    52/87: $0\i[0:0]
    53/87: $0\cs_n[0:0]
    54/87: $0\bitbang_en_storage[0:0]
    55/87: $0\bitbang_storage[3:0]
    56/87: $0\bus_ack[0:0]
    57/87: $0\cas_leds_storage[0:0]
    58/87: $0\timer0_eventmanager_storage[0:0]
    59/87: $0\timer0_zero_pending[0:0]
    60/87: $0\timer0_value_status[31:0]
    61/87: $0\timer0_update_value_storage[0:0]
    62/87: $0\timer0_en_storage[0:0]
    63/87: $0\timer0_load_storage[31:0] [7:0]
    64/87: $0\ctrl_storage[31:0] [7:0]
    65/87: $0\uart_rx_fifo_consume[3:0]
    66/87: $0\uart_rx_fifo_produce[3:0]
    67/87: $0\uart_rx_fifo_level0[4:0]
    68/87: $0\uart_rx_fifo_readable[0:0]
    69/87: $0\uart_tx_fifo_consume[3:0]
    70/87: $0\uart_tx_fifo_produce[3:0]
    71/87: $0\uart_tx_fifo_level0[4:0]
    72/87: $0\uart_tx_fifo_readable[0:0]
    73/87: $0\uart_eventmanager_storage[1:0]
    74/87: $0\uart_rx_pending[0:0]
    75/87: $0\uart_tx_pending[0:0]
    76/87: $0\uart_phy_rx_busy[0:0]
    77/87: $0\uart_phy_rx_bitcount[3:0]
    78/87: $0\uart_phy_rx_reg[7:0]
    79/87: $0\uart_phy_source_payload_data[7:0]
    80/87: $0\uart_phy_tx_busy[0:0]
    81/87: $0\uart_phy_tx_bitcount[3:0]
    82/87: $0\uart_phy_tx_reg[7:0]
    83/87: $0\timer0_reload_storage[31:0] [7:0]
    84/87: $0\ctrl_bus_errors[31:0]
    85/87: $0\sr[31:0] [23:8]
    86/87: $0\serial_tx[0:0]
    87/87: $0\clk[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1058$1265'.
     1/1: $0\crg_reset_delay[11:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1045$1264'.
     1/1: $0\array_muxed7[1:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1034$1263'.
     1/1: $0\array_muxed6[2:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1023$1262'.
     1/1: $0\array_muxed5[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1012$1261'.
     1/1: $0\array_muxed4[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1001$1260'.
     1/1: $0\array_muxed3[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:990$1259'.
     1/1: $0\array_muxed2[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:979$1258'.
     1/1: $0\array_muxed1[31:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:968$1257'.
     1/1: $0\array_muxed0[29:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:812$1036'.
     1/1: $0\csrbankarray_sram_bus_dat_r[7:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:756$954'.
     1/3: $0\shared_dat_r[31:0]
     2/3: $0\shared_ack[0:0]
     3/3: $0\error[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:724$942'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:691$933'.
     1/4: $0\spiflash_mosi[0:0]
     2/4: $0\spiflash_cs_n[0:0]
     3/4: $0\spiflash_clk[0:0]
     4/4: $0\miso_status[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:663$930'.
     1/4: $0\next_state[0:0]
     2/4: $0\bus_wishbone_ack[0:0]
     3/4: $0\interface_we[0:0]
     4/4: $0\interface_adr[13:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:652$927'.
     1/1: $0\timer0_zero_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:634$919'.
     1/1: $0\uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:604$908'.
     1/1: $0\uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:582$900'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:576$898'.
     1/1: $0\uart_rx_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:571$897'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:565$895'.
     1/1: $0\uart_tx_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:537$878'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:508$877'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1209$870'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1208$869'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
     1/89: $0\memory_MulDivIterativePlugin_rs1[32:0] [32]
     2/89: $0\memory_MulDivIterativePlugin_accumulator[64:0] [31:0]
     3/89: $0\memory_MulDivIterativePlugin_accumulator[64:0] [64:32]
     4/89: $0\dBus_cmd_halfPipe_regs_payload_size[1:0]
     5/89: $0\dBus_cmd_halfPipe_regs_payload_data[31:0]
     6/89: $0\dBus_cmd_halfPipe_regs_payload_address[31:0]
     7/89: $0\dBus_cmd_halfPipe_regs_payload_wr[0:0]
     8/89: $0\decode_to_execute_ALU_CTRL[1:0]
     9/89: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    10/89: $0\decode_to_execute_SRC2_CTRL[1:0]
    11/89: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    12/89: $0\execute_to_memory_MMU_RSP_refilling[0:0]
    13/89: $0\execute_to_memory_MMU_RSP_exception[0:0]
    14/89: $0\execute_to_memory_MMU_RSP_allowExecute[0:0]
    15/89: $0\execute_to_memory_MMU_RSP_allowWrite[0:0]
    16/89: $0\execute_to_memory_MMU_RSP_allowRead[0:0]
    17/89: $0\execute_to_memory_MMU_RSP_isIoAccess[0:0]
    18/89: $0\execute_to_memory_MMU_RSP_physicalAddress[31:0]
    19/89: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    20/89: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    21/89: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    22/89: $0\execute_to_memory_IS_DIV[0:0]
    23/89: $0\decode_to_execute_IS_DIV[0:0]
    24/89: $0\memory_to_writeBack_MEMORY_ADDRESS_LOW[1:0]
    25/89: $0\execute_to_memory_MEMORY_ADDRESS_LOW[1:0]
    26/89: $0\execute_to_memory_IS_MUL[0:0]
    27/89: $0\decode_to_execute_IS_MUL[0:0]
    28/89: $0\decode_to_execute_RS2[31:0]
    29/89: $0\execute_to_memory_BRANCH_CALC[31:0]
    30/89: $0\execute_to_memory_MMU_FAULT[0:0]
    31/89: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    32/89: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    33/89: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    34/89: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    35/89: $0\decode_to_execute_BRANCH_CTRL[1:0]
    36/89: $0\decode_to_execute_SRC1_CTRL[1:0]
    37/89: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    38/89: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    39/89: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    40/89: $0\decode_to_execute_RS1[31:0]
    41/89: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    42/89: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    43/89: $0\execute_to_memory_BRANCH_DO[0:0]
    44/89: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    45/89: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    46/89: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    47/89: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    48/89: $0\memory_to_writeBack_ENV_CTRL[0:0]
    49/89: $0\execute_to_memory_ENV_CTRL[0:0]
    50/89: $0\decode_to_execute_ENV_CTRL[0:0]
    51/89: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    52/89: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    53/89: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    54/89: $0\memory_to_writeBack_MEMORY_STORE[0:0]
    55/89: $0\execute_to_memory_MEMORY_STORE[0:0]
    56/89: $0\decode_to_execute_MEMORY_STORE[0:0]
    57/89: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    58/89: $0\memory_to_writeBack_PC[31:0]
    59/89: $0\execute_to_memory_PC[31:0]
    60/89: $0\decode_to_execute_PC[31:0]
    61/89: $0\decode_to_execute_IS_CSR[0:0]
    62/89: $0\decode_to_execute_SHIFT_CTRL[1:0]
    63/89: $0\memory_to_writeBack_MEMORY_READ_DATA[31:0]
    64/89: $0\execute_to_memory_ALIGNEMENT_FAULT[0:0]
    65/89: $0\execute_to_memory_INSTRUCTION[31:0]
    66/89: $0\decode_to_execute_INSTRUCTION[31:0]
    67/89: $0\memory_MulDivIterativePlugin_div_result[31:0]
    68/89: $0\memory_MulDivIterativePlugin_div_done[0:0]
    69/89: $0\memory_MulDivIterativePlugin_div_needRevert[0:0]
    70/89: $0\memory_MulDivIterativePlugin_rs1[32:0] [31:0]
    71/89: $0\memory_MulDivIterativePlugin_rs2[31:0]
    72/89: $0\CsrPlugin_mip_MSIP[0:0]
    73/89: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    74/89: $0\CsrPlugin_interrupt_code[3:0]
    75/89: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    76/89: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    77/89: $0\CsrPlugin_minstret[63:0]
    78/89: $0\CsrPlugin_mtval[31:0]
    79/89: $0\CsrPlugin_mcause_exceptionCode[3:0]
    80/89: $0\CsrPlugin_mcause_interrupt[0:0]
    81/89: $0\CsrPlugin_mepc[31:0]
    82/89: $0\CsrPlugin_mtvec_base[29:0]
    83/89: $0\CsrPlugin_mtvec_mode[1:0]
    84/89: $0\_zz_163_[31:0]
    85/89: $0\_zz_162_[4:0]
    86/89: $0\execute_LightShifterPlugin_amplitudeReg[4:0]
    87/89: $0\IBusCachedPlugin_s2_tightlyCoupledHit[0:0]
    88/89: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
    89/89: $0\_zz_115_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
     1/40: $0\dBus_cmd_halfPipe_regs_ready[0:0]
     2/40: $0\dBus_cmd_halfPipe_regs_valid[0:0]
     3/40: $0\_zz_203_[0:0]
     4/40: $0\memory_MulDivIterativePlugin_div_counter_value[5:0]
     5/40: $0\memory_MulDivIterativePlugin_mul_counter_value[5:0]
     6/40: $0\execute_CsrPlugin_wfiWake[0:0]
     7/40: $0\CsrPlugin_hadException[0:0]
     8/40: $0\CsrPlugin_interrupt_valid[0:0]
     9/40: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
    10/40: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
    11/40: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
    12/40: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
    13/40: $0\_zz_161_[0:0]
    14/40: $0\_zz_149_[0:0]
    15/40: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    16/40: $0\_zz_202_[2:0]
    17/40: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    18/40: $0\memory_to_writeBack_INSTRUCTION[31:0]
    19/40: $0\_zz_200_[31:0]
    20/40: $0\CsrPlugin_mie_MSIE[0:0]
    21/40: $0\CsrPlugin_mie_MTIE[0:0]
    22/40: $0\CsrPlugin_mie_MEIE[0:0]
    23/40: $0\CsrPlugin_mstatus_MPP[1:0]
    24/40: $0\CsrPlugin_mstatus_MPIE[0:0]
    25/40: $0\CsrPlugin_mstatus_MIE[0:0]
    26/40: $0\execute_LightShifterPlugin_isActive[0:0]
    27/40: $0\IBusCachedPlugin_rspCounter[31:0]
    28/40: $0\IBusCachedPlugin_injector_decodeRemoved[0:0]
    29/40: $0\IBusCachedPlugin_injector_nextPcCalc_valids_4[0:0]
    30/40: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    31/40: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    32/40: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    33/40: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    34/40: $0\_zz_114_[0:0]
    35/40: $0\_zz_112_[0:0]
    36/40: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    37/40: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    38/40: $0\writeBack_arbitration_isValid[0:0]
    39/40: $0\memory_arbitration_isValid[0:0]
    40/40: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4235$715'.
     1/1: $1\dBusWishbone_SEL[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4221$714'.
     1/1: $1\_zz_204_[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4201$711'.
     1/1: $1\iBusWishbone_STB[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4194$710'.
     1/1: $1\iBusWishbone_CYC[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4136$651'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4119$642'.
     1/2: $2\memory_MulDivIterativePlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_MulDivIterativePlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4110$639'.
     1/1: $1\memory_MulDivIterativePlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4101$638'.
     1/2: $2\memory_MulDivIterativePlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_MulDivIterativePlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4090$636'.
     1/2: $2\memory_MulDivIterativePlugin_mul_counter_valueNext[5:0]
     2/2: $1\memory_MulDivIterativePlugin_mul_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4081$632'.
     1/1: $1\memory_MulDivIterativePlugin_mul_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4072$631'.
     1/2: $2\memory_MulDivIterativePlugin_mul_counter_willIncrement[0:0]
     2/2: $1\memory_MulDivIterativePlugin_mul_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4060$626'.
     1/1: $1\execute_CsrPlugin_writeData[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4014$613'.
     1/9: $1\execute_CsrPlugin_readData[31:0] [31]
     2/9: $1\execute_CsrPlugin_readData[31:0] [12]
     3/9: $1\execute_CsrPlugin_readData[31:0] [3]
     4/9: $1\execute_CsrPlugin_readData[31:0] [2:0]
     5/9: $1\execute_CsrPlugin_readData[31:0] [7]
     6/9: $1\execute_CsrPlugin_readData[31:0] [6:4]
     7/9: $1\execute_CsrPlugin_readData[31:0] [11]
     8/9: $1\execute_CsrPlugin_readData[31:0] [30:13]
     9/9: $1\execute_CsrPlugin_readData[31:0] [10:8]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4005$609'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3956$604'.
     1/7: $7\execute_CsrPlugin_illegalAccess[0:0]
     2/7: $6\execute_CsrPlugin_illegalAccess[0:0]
     3/7: $5\execute_CsrPlugin_illegalAccess[0:0]
     4/7: $4\execute_CsrPlugin_illegalAccess[0:0]
     5/7: $3\execute_CsrPlugin_illegalAccess[0:0]
     6/7: $2\execute_CsrPlugin_illegalAccess[0:0]
     7/7: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3940$593'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3929$592'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3922$591'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3915$590'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3904$583'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3891$581'.
     1/1: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3881$580'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3874$579'.
     1/1: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3864$578'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3846$572'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3816$566'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3801$565'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3786$562'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3763$561'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3751$560'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3735$555'.
     1/1: $1\_zz_179_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3713$554'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3698$553'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3674$552'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3655$551'.
     1/1: $1\_zz_172_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3643$544'.
     1/3: $3\_zz_171_[0:0]
     2/3: $2\_zz_171_[0:0]
     3/3: $1\_zz_171_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3605$534'.
     1/10: $10\_zz_159_[0:0]
     2/10: $9\_zz_159_[0:0]
     3/10: $8\_zz_159_[0:0]
     4/10: $7\_zz_159_[0:0]
     5/10: $6\_zz_159_[0:0]
     6/10: $5\_zz_159_[0:0]
     7/10: $4\_zz_159_[0:0]
     8/10: $3\_zz_159_[0:0]
     9/10: $2\_zz_159_[0:0]
    10/10: $1\_zz_159_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3577$532'.
     1/10: $10\_zz_158_[0:0]
     2/10: $9\_zz_158_[0:0]
     3/10: $8\_zz_158_[0:0]
     4/10: $7\_zz_158_[0:0]
     5/10: $6\_zz_158_[0:0]
     6/10: $5\_zz_158_[0:0]
     7/10: $4\_zz_158_[0:0]
     8/10: $3\_zz_158_[0:0]
     9/10: $2\_zz_158_[0:0]
    10/10: $1\_zz_158_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3566$530'.
     1/1: $1\_zz_157_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3551$522'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3533$521'.
     1/1: $1\_zz_156_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3510$520'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3486$519'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3467$518'.
     1/1: $1\_zz_151_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3451$515'.
     1/1: $1\_zz_150_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3437$511'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3428$509'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3351$479'.
     1/1: $1\writeBack_DBusSimplePlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3331$478'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3302$475'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3284$472'.
     1/2: $1\writeBack_DBusSimplePlugin_rspShifted[15:0] [15:8]
     2/2: $1\writeBack_DBusSimplePlugin_rspShifted[15:0] [7:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3273$471'.
     1/2: $2\DBusSimplePlugin_redoBranch_valid[0:0]
     2/2: $1\DBusSimplePlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3257$468'.
     1/4: $4\DBusSimplePlugin_memoryExceptionPort_payload_code[3:0]
     2/4: $3\DBusSimplePlugin_memoryExceptionPort_payload_code[3:0]
     3/4: $2\DBusSimplePlugin_memoryExceptionPort_payload_code[3:0]
     4/4: $1\DBusSimplePlugin_memoryExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3237$467'.
     1/5: $5\DBusSimplePlugin_memoryExceptionPort_valid[0:0]
     2/5: $4\DBusSimplePlugin_memoryExceptionPort_valid[0:0]
     3/5: $3\DBusSimplePlugin_memoryExceptionPort_valid[0:0]
     4/5: $2\DBusSimplePlugin_memoryExceptionPort_valid[0:0]
     5/5: $1\DBusSimplePlugin_memoryExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3208$455'.
     1/1: $1\_zz_130_[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3192$454'.
     1/1: $1\_zz_129_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3179$443'.
     1/2: $2\execute_DBusSimplePlugin_skipCmd[0:0]
     2/2: $1\execute_DBusSimplePlugin_skipCmd[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3155$434'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3145$433'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3135$430'.
     1/2: $2\_zz_213_[0:0]
     2/2: $1\_zz_213_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3122$429'.
     1/3: $3\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/3: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     3/3: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3106$418'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3082$414'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3067$413'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3054$411'.
     1/1: $1\_zz_122_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3032$410'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3017$409'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3009$404'.
     1/1: $1\IBusCachedPlugin_decodePrediction_cmd_hadBranch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2987$403'.
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2970$397'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2950$386'.
     1/1: $1\IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2939$382'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2928$378'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2913$374'.
     1/1: $1\IBusCachedPlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2906$373'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2899$372'.
     1/1: $1\IBusCachedPlugin_fetchPc_corrected[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2872$366'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2862$365'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2855$363'.
     1/1: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2845$360'.
     1/2: $2\IBusCachedPlugin_fetcherflushIt[0:0]
     2/2: $1\IBusCachedPlugin_fetcherflushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2832$358'.
     1/3: $3\IBusCachedPlugin_fetcherHalt[0:0]
     2/3: $2\IBusCachedPlugin_fetcherHalt[0:0]
     3/3: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2818$357'.
     1/2: $2\writeBack_arbitration_flushNext[0:0]
     2/2: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2810$356'.
     1/1: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2795$355'.
     1/3: $3\memory_arbitration_flushNext[0:0]
     2/3: $2\memory_arbitration_flushNext[0:0]
     3/3: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2788$354'.
     1/1: $1\memory_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2778$353'.
     1/2: $2\memory_arbitration_removeIt[0:0]
     2/2: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2760$346'.
     1/5: $5\memory_arbitration_haltItself[0:0]
     2/5: $4\memory_arbitration_haltItself[0:0]
     3/5: $3\memory_arbitration_haltItself[0:0]
     4/5: $2\memory_arbitration_haltItself[0:0]
     5/5: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2751$345'.
     1/1: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2731$336'.
     1/6: $6\execute_arbitration_haltItself[0:0]
     2/6: $5\execute_arbitration_haltItself[0:0]
     3/6: $4\execute_arbitration_haltItself[0:0]
     4/6: $3\execute_arbitration_haltItself[0:0]
     5/6: $2\execute_arbitration_haltItself[0:0]
     6/6: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2721$335'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2710$334'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2697$323'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2690$320'.
     1/1: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2677$319'.
     1/2: $2\_zz_97_[31:0]
     2/2: $1\_zz_97_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2667$318'.
     1/2: $2\_zz_96_[31:0]
     2/2: $1\_zz_96_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2658$317'.
     1/1: $1\_zz_93_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2651$316'.
     1/1: $1\_zz_92_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2644$315'.
     1/1: $1\_zz_91_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2637$314'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2598$312'.
     1/1: $1\_zz_79_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2588$310'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2580$309'.
     1/1: $1\_zz_52_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2553$308'.
     1/2: $2\_zz_36_[31:0]
     2/2: $1\_zz_36_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2523$306'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2493$304'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2479$301'.
     1/2: $2\_zz_35_[31:0]
     2/2: $1\_zz_35_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1792$300'.
     1/1: $1\_zz_216_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1738$298'.
     1/1: $0\_zz_215_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1732$296'.
     1/1: $0\_zz_214_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1726$292'.
     1/3: $0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295
     2/3: $0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_DATA[31:0]$294
     3/3: $0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_ADDR[4:0]$293
Creating decoders for process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
     1/12: $0\decodeStage_hit_error[0:0]
     2/12: $0\decodeStage_hit_valid[0:0]
     3/12: $0\decodeStage_mmuRsp_refilling[0:0]
     4/12: $0\decodeStage_mmuRsp_exception[0:0]
     5/12: $0\decodeStage_mmuRsp_allowExecute[0:0]
     6/12: $0\decodeStage_mmuRsp_allowWrite[0:0]
     7/12: $0\decodeStage_mmuRsp_allowRead[0:0]
     8/12: $0\decodeStage_mmuRsp_isIoAccess[0:0]
     9/12: $0\decodeStage_mmuRsp_physicalAddress[31:0]
    10/12: $0\io_cpu_fetch_data_regNextWhen[31:0]
    11/12: $0\lineLoader_flushCounter[6:0]
    12/12: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:262$50'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:217$28'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:201$23'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:192$21'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:184$20'.
     1/1: $1\_zz_2_[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:177$19'.
     1/1: $1\_zz_1_[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:171$17'.
     1/1: $0\_zz_11_[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:165$13'.
     1/3: $0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16
     2/3: $0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_DATA[31:0]$15
     3/3: $0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_ADDR[8:0]$14
Creating decoders for process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:159$11'.
     1/1: $0\_zz_10_[22:0]
Creating decoders for process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:153$7'.
     1/3: $0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10
     2/3: $0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_DATA[22:0]$9
     3/3: $0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_ADDR[5:0]$8

4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\bus_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:281$1456'.
No latch inferred for signal `\top.\crg_reset' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:264$1451'.
No latch inferred for signal `\top.\bus_wishbone_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:261$1450'.
No latch inferred for signal `\top.\uart_reset' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:219$1431'.
No latch inferred for signal `\top.\uart_rx_fifo_replace' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:201$1427'.
No latch inferred for signal `\top.\uart_tx_fifo_replace' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:164$1421'.
No latch inferred for signal `\top.\uart_tx_fifo_sink_last' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:148$1418'.
No latch inferred for signal `\top.\uart_tx_fifo_sink_first' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:147$1417'.
No latch inferred for signal `\top.\uart_phy_source_last' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:107$1399'.
No latch inferred for signal `\top.\uart_phy_source_first' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:106$1398'.
No latch inferred for signal `\top.\sram_bus_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:87$1387'.
No latch inferred for signal `\top.\ctrl_reset_reset_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:23$1381'.
No latch inferred for signal `\top.\array_muxed7' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1045$1264'.
No latch inferred for signal `\top.\array_muxed6' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1034$1263'.
No latch inferred for signal `\top.\array_muxed5' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1023$1262'.
No latch inferred for signal `\top.\array_muxed4' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1012$1261'.
No latch inferred for signal `\top.\array_muxed3' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1001$1260'.
No latch inferred for signal `\top.\array_muxed2' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:990$1259'.
No latch inferred for signal `\top.\array_muxed1' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:979$1258'.
No latch inferred for signal `\top.\array_muxed0' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:968$1257'.
No latch inferred for signal `\top.\csrbankarray_sram_bus_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:812$1036'.
No latch inferred for signal `\top.\shared_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:756$954'.
No latch inferred for signal `\top.\shared_ack' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:756$954'.
No latch inferred for signal `\top.\error' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:756$954'.
No latch inferred for signal `\top.\slave_sel' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:724$942'.
No latch inferred for signal `\top.\spiflash_cs_n' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:691$933'.
No latch inferred for signal `\top.\spiflash_clk' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:691$933'.
No latch inferred for signal `\top.\spiflash_mosi' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:691$933'.
No latch inferred for signal `\top.\miso_status' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:691$933'.
No latch inferred for signal `\top.\interface_adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:663$930'.
No latch inferred for signal `\top.\interface_we' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:663$930'.
No latch inferred for signal `\top.\bus_wishbone_ack' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:663$930'.
No latch inferred for signal `\top.\next_state' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:663$930'.
No latch inferred for signal `\top.\timer0_zero_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:652$927'.
No latch inferred for signal `\top.\uart_rx_fifo_wrport_adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:634$919'.
No latch inferred for signal `\top.\uart_tx_fifo_wrport_adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:604$908'.
No latch inferred for signal `\top.\uart_eventmanager_pending_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:582$900'.
No latch inferred for signal `\top.\uart_rx_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:576$898'.
No latch inferred for signal `\top.\uart_eventmanager_status_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:571$897'.
No latch inferred for signal `\top.\uart_tx_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:565$895'.
No latch inferred for signal `\top.\sram_we' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:537$878'.
No latch inferred for signal `\top.\cpu_interrupt' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:508$877'.
No latch inferred for signal `\VexRiscv.\dBusWishbone_SEL' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4235$715'.
No latch inferred for signal `\VexRiscv.\_zz_204_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4221$714'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_STB' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4201$711'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_CYC' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4194$710'.
No latch inferred for signal `\VexRiscv.\_zz_199_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4136$651'.
No latch inferred for signal `\VexRiscv.\memory_MulDivIterativePlugin_div_counter_valueNext' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4119$642'.
No latch inferred for signal `\VexRiscv.\memory_MulDivIterativePlugin_div_counter_willClear' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4110$639'.
No latch inferred for signal `\VexRiscv.\memory_MulDivIterativePlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4101$638'.
No latch inferred for signal `\VexRiscv.\memory_MulDivIterativePlugin_mul_counter_valueNext' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4090$636'.
No latch inferred for signal `\VexRiscv.\memory_MulDivIterativePlugin_mul_counter_willClear' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4081$632'.
No latch inferred for signal `\VexRiscv.\memory_MulDivIterativePlugin_mul_counter_willIncrement' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4072$631'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeData' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4060$626'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readData' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4014$613'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4005$609'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3956$604'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3940$593'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3929$592'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3922$591'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3915$590'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3904$583'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3891$581'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3881$580'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3874$579'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3864$578'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3846$572'.
No latch inferred for signal `\VexRiscv.\_zz_185_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3816$566'.
No latch inferred for signal `\VexRiscv.\_zz_183_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3801$565'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3786$562'.
No latch inferred for signal `\VexRiscv.\_zz_181_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3763$561'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3751$560'.
No latch inferred for signal `\VexRiscv.\_zz_179_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3735$555'.
No latch inferred for signal `\VexRiscv.\_zz_178_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3713$554'.
No latch inferred for signal `\VexRiscv.\_zz_176_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3698$553'.
No latch inferred for signal `\VexRiscv.\_zz_174_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3674$552'.
No latch inferred for signal `\VexRiscv.\_zz_172_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3655$551'.
No latch inferred for signal `\VexRiscv.\_zz_171_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3643$544'.
No latch inferred for signal `\VexRiscv.\_zz_159_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3605$534'.
No latch inferred for signal `\VexRiscv.\_zz_158_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3577$532'.
No latch inferred for signal `\VexRiscv.\_zz_157_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3566$530'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3551$522'.
No latch inferred for signal `\VexRiscv.\_zz_156_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3533$521'.
No latch inferred for signal `\VexRiscv.\_zz_155_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3510$520'.
No latch inferred for signal `\VexRiscv.\_zz_153_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3486$519'.
No latch inferred for signal `\VexRiscv.\_zz_151_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3467$518'.
No latch inferred for signal `\VexRiscv.\_zz_150_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3451$515'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3437$511'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3428$509'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusSimplePlugin_rspFormated' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3351$479'.
No latch inferred for signal `\VexRiscv.\_zz_134_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3331$478'.
No latch inferred for signal `\VexRiscv.\_zz_132_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3302$475'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusSimplePlugin_rspShifted' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3284$472'.
No latch inferred for signal `\VexRiscv.\DBusSimplePlugin_redoBranch_valid' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3273$471'.
No latch inferred for signal `\VexRiscv.\DBusSimplePlugin_memoryExceptionPort_payload_code' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3257$468'.
No latch inferred for signal `\VexRiscv.\DBusSimplePlugin_memoryExceptionPort_valid' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3237$467'.
No latch inferred for signal `\VexRiscv.\_zz_130_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3208$455'.
No latch inferred for signal `\VexRiscv.\_zz_129_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3192$454'.
No latch inferred for signal `\VexRiscv.\execute_DBusSimplePlugin_skipCmd' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3179$443'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3155$434'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3145$433'.
No latch inferred for signal `\VexRiscv.\_zz_213_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3135$430'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3122$429'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3106$418'.
No latch inferred for signal `\VexRiscv.\_zz_126_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3082$414'.
No latch inferred for signal `\VexRiscv.\_zz_124_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3067$413'.
No latch inferred for signal `\VexRiscv.\_zz_122_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3054$411'.
No latch inferred for signal `\VexRiscv.\_zz_121_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3032$410'.
No latch inferred for signal `\VexRiscv.\_zz_119_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3017$409'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePrediction_cmd_hadBranch' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3009$404'.
No latch inferred for signal `\VexRiscv.\_zz_117_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2987$403'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2970$397'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2950$386'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2939$382'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2928$378'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2913$374'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2906$373'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_corrected' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2899$372'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2872$366'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2862$365'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2855$363'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherflushIt' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2845$360'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2832$358'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2818$357'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2810$356'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2795$355'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushIt' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2788$354'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2778$353'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2760$346'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2751$345'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2731$336'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2721$335'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2710$334'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2697$323'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2690$320'.
No latch inferred for signal `\VexRiscv.\_zz_97_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2677$319'.
No latch inferred for signal `\VexRiscv.\_zz_96_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2667$318'.
No latch inferred for signal `\VexRiscv.\_zz_93_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2658$317'.
No latch inferred for signal `\VexRiscv.\_zz_92_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2651$316'.
No latch inferred for signal `\VexRiscv.\_zz_91_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2644$315'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2637$314'.
No latch inferred for signal `\VexRiscv.\_zz_79_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2598$312'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2588$310'.
No latch inferred for signal `\VexRiscv.\_zz_52_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2580$309'.
No latch inferred for signal `\VexRiscv.\_zz_36_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2553$308'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2523$306'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2493$304'.
No latch inferred for signal `\VexRiscv.\_zz_35_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2479$301'.
No latch inferred for signal `\VexRiscv.\_zz_216_' from process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1792$300'.
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:217$28'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:201$23'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:192$21'.
No latch inferred for signal `\InstructionCache.\_zz_2_' from process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:184$20'.
No latch inferred for signal `\InstructionCache.\_zz_1_' from process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:177$19'.

4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\memadr_1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1659$1371'.
  created $dff cell `$procdff$3768' with positive edge clock.
Creating register for signal `\top.\memdat_3' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1649$1369'.
  created $dff cell `$procdff$3769' with positive edge clock.
Creating register for signal `\top.\memdat_2' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1643$1364'.
  created $dff cell `$procdff$3770' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1643$1364'.
  created $dff cell `$procdff$3771' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1643$1364'.
  created $dff cell `$procdff$3772' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1643$1364'.
  created $dff cell `$procdff$3773' with positive edge clock.
Creating register for signal `\top.\memdat_1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1632$1362'.
  created $dff cell `$procdff$3774' with positive edge clock.
Creating register for signal `\top.\memdat' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1626$1357'.
  created $dff cell `$procdff$3775' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1626$1357'.
  created $dff cell `$procdff$3776' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1626$1357'.
  created $dff cell `$procdff$3777' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1626$1357'.
  created $dff cell `$procdff$3778' with positive edge clock.
Creating register for signal `\top.\memadr' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
  created $dff cell `$procdff$3779' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
  created $dff cell `$procdff$3780' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
  created $dff cell `$procdff$3781' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
  created $dff cell `$procdff$3782' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
  created $dff cell `$procdff$3783' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
  created $dff cell `$procdff$3784' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
  created $dff cell `$procdff$3785' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
  created $dff cell `$procdff$3786' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
  created $dff cell `$procdff$3787' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
  created $dff cell `$procdff$3788' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
  created $dff cell `$procdff$3789' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
  created $dff cell `$procdff$3790' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
  created $dff cell `$procdff$3791' with positive edge clock.
Creating register for signal `\top.\clk' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3792' with positive edge clock.
Creating register for signal `\top.\serial_tx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3793' with positive edge clock.
Creating register for signal `\top.\ctrl_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3794' with positive edge clock.
Creating register for signal `\top.\ctrl_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3795' with positive edge clock.
Creating register for signal `\top.\ctrl_bus_errors' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3796' with positive edge clock.
Creating register for signal `\top.\sram_bus_ack' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3797' with positive edge clock.
Creating register for signal `\top.\uart_phy_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3798' with positive edge clock.
Creating register for signal `\top.\uart_phy_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3799' with positive edge clock.
Creating register for signal `\top.\uart_phy_sink_ready' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3800' with positive edge clock.
Creating register for signal `\top.\uart_phy_uart_clk_txen' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3801' with positive edge clock.
Creating register for signal `\top.\uart_phy_phase_accumulator_tx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3802' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_reg' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3803' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_bitcount' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3804' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_busy' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3805' with positive edge clock.
Creating register for signal `\top.\uart_phy_source_valid' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3806' with positive edge clock.
Creating register for signal `\top.\uart_phy_source_payload_data' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3807' with positive edge clock.
Creating register for signal `\top.\uart_phy_uart_clk_rxen' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3808' with positive edge clock.
Creating register for signal `\top.\uart_phy_phase_accumulator_rx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3809' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3810' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_reg' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3811' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_bitcount' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3812' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_busy' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3813' with positive edge clock.
Creating register for signal `\top.\uart_tx_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3814' with positive edge clock.
Creating register for signal `\top.\uart_tx_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3815' with positive edge clock.
Creating register for signal `\top.\uart_rx_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3816' with positive edge clock.
Creating register for signal `\top.\uart_rx_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3817' with positive edge clock.
Creating register for signal `\top.\uart_eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3818' with positive edge clock.
Creating register for signal `\top.\uart_eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3819' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_readable' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3820' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_level0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3821' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_produce' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3822' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_consume' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3823' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_readable' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3824' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_level0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3825' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_produce' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3826' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_consume' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3827' with positive edge clock.
Creating register for signal `\top.\timer0_load_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3828' with positive edge clock.
Creating register for signal `\top.\timer0_load_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3829' with positive edge clock.
Creating register for signal `\top.\timer0_reload_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3830' with positive edge clock.
Creating register for signal `\top.\timer0_reload_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3831' with positive edge clock.
Creating register for signal `\top.\timer0_en_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3832' with positive edge clock.
Creating register for signal `\top.\timer0_en_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3833' with positive edge clock.
Creating register for signal `\top.\timer0_update_value_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3834' with positive edge clock.
Creating register for signal `\top.\timer0_update_value_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3835' with positive edge clock.
Creating register for signal `\top.\timer0_value_status' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3836' with positive edge clock.
Creating register for signal `\top.\timer0_zero_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3837' with positive edge clock.
Creating register for signal `\top.\timer0_zero_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3838' with positive edge clock.
Creating register for signal `\top.\timer0_eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3839' with positive edge clock.
Creating register for signal `\top.\timer0_eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3840' with positive edge clock.
Creating register for signal `\top.\timer0_value' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3841' with positive edge clock.
Creating register for signal `\top.\cas_leds_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3842' with positive edge clock.
Creating register for signal `\top.\cas_leds_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3843' with positive edge clock.
Creating register for signal `\top.\bus_ack' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3844' with positive edge clock.
Creating register for signal `\top.\bitbang_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3845' with positive edge clock.
Creating register for signal `\top.\bitbang_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3846' with positive edge clock.
Creating register for signal `\top.\bitbang_en_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3847' with positive edge clock.
Creating register for signal `\top.\bitbang_en_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3848' with positive edge clock.
Creating register for signal `\top.\cs_n' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3849' with positive edge clock.
Creating register for signal `\top.\sr' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3850' with positive edge clock.
Creating register for signal `\top.\i' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3851' with positive edge clock.
Creating register for signal `\top.\miso' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3852' with positive edge clock.
Creating register for signal `\top.\counter' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3853' with positive edge clock.
Creating register for signal `\top.\state' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3854' with positive edge clock.
Creating register for signal `\top.\grant' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3855' with positive edge clock.
Creating register for signal `\top.\slave_sel_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3856' with positive edge clock.
Creating register for signal `\top.\count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3857' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface0_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3858' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface1_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3859' with positive edge clock.
Creating register for signal `\top.\csrbankarray_sel_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3860' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface2_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3861' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface3_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3862' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface4_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3863' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface5_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3864' with positive edge clock.
Creating register for signal `\top.\regs0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3865' with positive edge clock.
Creating register for signal `\top.\regs1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
  created $dff cell `$procdff$3866' with positive edge clock.
Creating register for signal `\top.\crg_reset_delay' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1058$1265'.
  created $dff cell `$procdff$3867' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_115_' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3868' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3869' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s2_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3870' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_LightShifterPlugin_amplitudeReg' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3871' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_162_' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3872' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_163_' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3873' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_mode' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3874' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3875' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3876' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3877' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3878' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3879' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3880' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3881' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3882' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3883' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3884' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3885' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3886' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3887' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3888' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_MulDivIterativePlugin_rs1' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3889' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_MulDivIterativePlugin_rs2' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3890' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_MulDivIterativePlugin_accumulator' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3891' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_MulDivIterativePlugin_div_needRevert' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3892' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_MulDivIterativePlugin_div_done' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3893' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_MulDivIterativePlugin_div_result' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3894' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3895' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3896' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3897' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ALIGNEMENT_FAULT' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3898' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_READ_DATA' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3899' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3900' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3901' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3902' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3903' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3904' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3905' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_STORE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3906' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3907' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3908' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3909' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3910' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3911' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3912' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3913' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3914' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3915' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3916' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3917' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3918' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3919' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3920' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3921' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3922' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3923' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3924' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3925' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3926' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3927' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3928' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3929' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3930' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3931' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MMU_FAULT' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3932' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3933' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3934' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3935' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3936' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ADDRESS_LOW' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3937' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ADDRESS_LOW' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3938' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3939' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3940' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3941' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3942' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3943' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MMU_RSP_physicalAddress' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3944' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MMU_RSP_isIoAccess' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3945' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MMU_RSP_allowRead' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3946' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MMU_RSP_allowWrite' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3947' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MMU_RSP_allowExecute' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3948' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MMU_RSP_exception' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3949' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MMU_RSP_refilling' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3950' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3951' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3952' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3953' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3954' with positive edge clock.
Creating register for signal `\VexRiscv.\iBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3955' with positive edge clock.
Creating register for signal `\VexRiscv.\dBus_cmd_halfPipe_regs_payload_wr' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3956' with positive edge clock.
Creating register for signal `\VexRiscv.\dBus_cmd_halfPipe_regs_payload_address' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3957' with positive edge clock.
Creating register for signal `\VexRiscv.\dBus_cmd_halfPipe_regs_payload_data' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3958' with positive edge clock.
Creating register for signal `\VexRiscv.\dBus_cmd_halfPipe_regs_payload_size' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
  created $dff cell `$procdff$3959' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3960' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3961' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3962' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3963' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3964' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3965' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_112_' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3966' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_114_' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3967' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3968' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3969' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3970' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3971' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_4' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3972' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_decodeRemoved' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3973' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3974' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_149_' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3975' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_LightShifterPlugin_isActive' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3976' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_161_' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3977' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3978' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3979' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3980' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3981' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3982' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3983' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3984' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3985' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3986' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3987' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3988' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3989' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3990' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_MulDivIterativePlugin_mul_counter_value' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3991' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_MulDivIterativePlugin_div_counter_value' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3992' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_200_' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3993' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3994' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3995' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_202_' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3996' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_203_' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3997' with positive edge clock.
Creating register for signal `\VexRiscv.\dBus_cmd_halfPipe_regs_valid' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3998' with positive edge clock.
Creating register for signal `\VexRiscv.\dBus_cmd_halfPipe_regs_ready' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
  created $dff cell `$procdff$3999' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_215_' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1738$298'.
  created $dff cell `$procdff$4000' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_214_' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1732$296'.
  created $dff cell `$procdff$4001' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_ADDR' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1726$292'.
  created $dff cell `$procdff$4002' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_DATA' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1726$292'.
  created $dff cell `$procdff$4003' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN' using process `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1726$292'.
  created $dff cell `$procdff$4004' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
  created $dff cell `$procdff$4005' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
  created $dff cell `$procdff$4006' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_3_' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
  created $dff cell `$procdff$4007' with positive edge clock.
Creating register for signal `\InstructionCache.\io_cpu_fetch_data_regNextWhen' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
  created $dff cell `$procdff$4008' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_physicalAddress' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
  created $dff cell `$procdff$4009' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isIoAccess' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
  created $dff cell `$procdff$4010' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowRead' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
  created $dff cell `$procdff$4011' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowWrite' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
  created $dff cell `$procdff$4012' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowExecute' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
  created $dff cell `$procdff$4013' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_exception' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
  created $dff cell `$procdff$4014' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_refilling' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
  created $dff cell `$procdff$4015' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_valid' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
  created $dff cell `$procdff$4016' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_error' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
  created $dff cell `$procdff$4017' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:262$50'.
  created $dff cell `$procdff$4018' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:262$50'.
  created $dff cell `$procdff$4019' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:262$50'.
  created $dff cell `$procdff$4020' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:262$50'.
  created $dff cell `$procdff$4021' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:262$50'.
  created $dff cell `$procdff$4022' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_11_' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:171$17'.
  created $dff cell `$procdff$4023' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_ADDR' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:165$13'.
  created $dff cell `$procdff$4024' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_DATA' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:165$13'.
  created $dff cell `$procdff$4025' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:165$13'.
  created $dff cell `$procdff$4026' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_10_' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:159$11'.
  created $dff cell `$procdff$4027' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_ADDR' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:153$7'.
  created $dff cell `$procdff$4028' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_DATA' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:153$7'.
  created $dff cell `$procdff$4029' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN' using process `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:153$7'.
  created $dff cell `$procdff$4030' with positive edge clock.

4.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:502$1494'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:501$1493'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:500$1492'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:499$1491'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:498$1490'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:497$1489'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:496$1488'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:495$1487'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:494$1486'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:493$1485'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:471$1484'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:454$1483'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:389$1482'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:372$1481'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:368$1480'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:364$1479'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:327$1478'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:318$1477'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:314$1476'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:311$1475'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:310$1474'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:309$1473'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:308$1472'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:302$1471'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:298$1470'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:295$1469'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:294$1468'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:293$1467'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:292$1466'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:291$1465'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:290$1464'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:289$1463'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:288$1462'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:287$1461'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:286$1460'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:284$1459'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:283$1458'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:282$1457'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:281$1456'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:277$1455'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:270$1454'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:269$1453'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:267$1452'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:264$1451'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:261$1450'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:257$1449'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:248$1448'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:247$1447'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:246$1446'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:245$1445'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:244$1444'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:235$1443'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:234$1442'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:232$1441'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:228$1440'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:227$1439'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:226$1438'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:225$1437'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:224$1436'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:223$1435'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:222$1434'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:221$1433'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:220$1432'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:219$1431'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:204$1430'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:203$1429'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:202$1428'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:201$1427'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:200$1426'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:193$1425'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:167$1424'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:166$1423'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:165$1422'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:164$1421'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:163$1420'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:156$1419'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:148$1418'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:147$1417'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:144$1416'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:143$1415'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:142$1414'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:138$1413'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:134$1412'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:133$1411'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:131$1410'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:129$1409'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:128$1408'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:126$1407'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:115$1406'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:114$1405'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:113$1404'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:112$1403'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:110$1402'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:109$1401'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:108$1400'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:107$1399'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:106$1398'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:104$1397'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:103$1396'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:102$1395'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:101$1394'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:100$1393'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:99$1392'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:95$1391'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:93$1390'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:92$1389'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:90$1388'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:87$1387'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:83$1386'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:54$1385'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:30$1384'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:25$1383'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:24$1382'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:23$1381'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1659$1371'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1649$1369'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1649$1369'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1643$1364'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1643$1364'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1632$1362'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1632$1362'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1626$1357'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1626$1357'.
Found and cleaned up 4 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1605$1343'.
Found and cleaned up 92 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1067$1268'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1058$1265'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1058$1265'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1045$1264'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1045$1264'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1034$1263'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1034$1263'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1023$1262'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1023$1262'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1012$1261'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1012$1261'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1001$1260'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1001$1260'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:990$1259'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:990$1259'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:979$1258'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:979$1258'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:968$1257'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:968$1257'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:812$1036'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:812$1036'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:756$954'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:756$954'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:724$942'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:691$933'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:691$933'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:663$930'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:663$930'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:652$927'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:652$927'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:634$919'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:634$919'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:604$908'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:604$908'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:582$900'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:576$898'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:576$898'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:571$897'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:565$895'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:565$895'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:537$878'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:508$877'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1209$870'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1208$869'.
Found and cleaned up 82 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4516$769'.
Found and cleaned up 57 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4250$721'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4235$715'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4235$715'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4221$714'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4221$714'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4201$711'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4201$711'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4194$710'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4194$710'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4136$651'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4119$642'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4119$642'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4110$639'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4110$639'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4101$638'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4101$638'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4090$636'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4090$636'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4081$632'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4081$632'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4072$631'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4072$631'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4060$626'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4060$626'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4014$613'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4014$613'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4005$609'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4005$609'.
Found and cleaned up 7 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3956$604'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3956$604'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3940$593'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3940$593'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3929$592'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3929$592'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3922$591'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3922$591'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3915$590'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3915$590'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3904$583'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3904$583'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3891$581'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3891$581'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3881$580'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3881$580'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3874$579'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3874$579'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3864$578'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3864$578'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3846$572'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3846$572'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3816$566'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3801$565'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3786$562'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3786$562'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3763$561'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3751$560'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3751$560'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3735$555'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3735$555'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3713$554'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3698$553'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3674$552'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3655$551'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3655$551'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3643$544'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3643$544'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3605$534'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3605$534'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3577$532'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3577$532'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3566$530'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3566$530'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3551$522'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3551$522'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3533$521'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3533$521'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3510$520'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3486$519'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3467$518'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3467$518'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3451$515'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3451$515'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3437$511'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3437$511'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3428$509'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3428$509'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3351$479'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3351$479'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3331$478'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3302$475'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3284$472'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3284$472'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3273$471'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3273$471'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3257$468'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3257$468'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3237$467'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3237$467'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3208$455'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3208$455'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3192$454'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3192$454'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3179$443'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3179$443'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3155$434'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3155$434'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3145$433'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3145$433'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3135$430'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3135$430'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3122$429'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3122$429'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3106$418'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3082$414'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3067$413'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3054$411'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3054$411'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3032$410'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3017$409'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3009$404'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3009$404'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2987$403'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2970$397'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2970$397'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2950$386'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2950$386'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2939$382'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2939$382'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2928$378'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2928$378'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2913$374'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2913$374'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2906$373'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2906$373'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2899$372'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2899$372'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2872$366'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2872$366'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2862$365'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2862$365'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2855$363'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2855$363'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2845$360'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2845$360'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2832$358'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2832$358'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2818$357'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2818$357'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2810$356'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2810$356'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2795$355'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2795$355'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2788$354'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2788$354'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2778$353'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2778$353'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2760$346'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2760$346'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2751$345'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2751$345'.
Found and cleaned up 6 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2731$336'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2731$336'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2721$335'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2721$335'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2710$334'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2710$334'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2697$323'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2697$323'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2690$320'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2690$320'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2677$319'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2677$319'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2667$318'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2667$318'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2658$317'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2658$317'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2651$316'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2651$316'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2644$315'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2644$315'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2637$314'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2637$314'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2598$312'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2598$312'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2588$310'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2588$310'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2580$309'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2580$309'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2553$308'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2553$308'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2523$306'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2523$306'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2493$304'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2493$304'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2479$301'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2479$301'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1792$300'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1792$300'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1738$298'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1738$298'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1732$296'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1732$296'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1726$292'.
Removing empty process `VexRiscv.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1726$292'.
Found and cleaned up 7 empty switches in `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
Removing empty process `InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:300$53'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:262$50'.
Removing empty process `InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:262$50'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:217$28'.
Removing empty process `InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:217$28'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:201$23'.
Removing empty process `InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:201$23'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:192$21'.
Removing empty process `InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:192$21'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:184$20'.
Removing empty process `InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:184$20'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:177$19'.
Removing empty process `InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:177$19'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:171$17'.
Removing empty process `InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:171$17'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:165$13'.
Removing empty process `InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:165$13'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:159$11'.
Removing empty process `InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:159$11'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:153$7'.
Removing empty process `InstructionCache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:153$7'.
Cleaned up 478 empty switches.

4.4. Executing FLATTEN pass (flatten design).
Using template VexRiscv for cells of type VexRiscv.
Using template InstructionCache for cells of type InstructionCache.
No more expansions possible.
Deleting now unused module VexRiscv.
Deleting now unused module InstructionCache.

4.5. Executing TRIBUF pass.

4.6. Executing DEMINOUT pass (demote inout ports to input or output).

4.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 464 unused cells and 2651 unused wires.

4.9. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

4.10. Executing OPT pass (performing simple optimizations).

4.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 163 cells.

4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$2252: \state -> 1'0
      Replacing known input bits on port A of cell $procmux$1912: \grant -> 1'0
      Replacing known input bits on port B of cell $procmux$1910: \grant -> 1'1
      Replacing known input bits on port A of cell $procmux$1908: \grant -> 1'1
      Replacing known input bits on port B of cell $procmux$1916: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$1914: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$2086: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2082: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2079: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2089: \uart_phy_rx_busy -> 1'0
      Replacing known input bits on port B of cell $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$3684: \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [5:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2195.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$2726.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$2735.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$2744.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$2835.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$2853.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3040.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3061.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3064.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3070.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3083.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3085.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3091.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3101.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3103.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3109.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3127.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3140.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3142.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3148.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3158.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3160.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3166.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3184.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3239.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3257.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3340.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3403.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3412.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3427.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3437.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3439.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3445.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3521.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3523.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3529.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3539.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3541.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3547.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3559.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3565.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3574.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3584.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3586.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3592.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3602.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3604.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3610.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3622.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3628.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3637.
    dead port 2/2 on $mux $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$3741.
Removed 52 multiplexer ports.

4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$1627:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_EN[9:0]$1367
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_EN[9:0]$1367 [0]
      New connections: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_EN[9:0]$1367 [9:1] = { $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_EN[9:0]$1367 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_EN[9:0]$1367 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_EN[9:0]$1367 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_EN[9:0]$1367 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_EN[9:0]$1367 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_EN[9:0]$1367 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_EN[9:0]$1367 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_EN[9:0]$1367 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_EN[9:0]$1367 [0] }
    Consolidated identical input bits for $mux cell $procmux$1635:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_EN[9:0]$1360
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_EN[9:0]$1360 [0]
      New connections: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_EN[9:0]$1360 [9:1] = { $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_EN[9:0]$1360 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_EN[9:0]$1360 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_EN[9:0]$1360 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_EN[9:0]$1360 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_EN[9:0]$1360 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_EN[9:0]$1360 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_EN[9:0]$1360 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_EN[9:0]$1360 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_EN[9:0]$1360 [0] }
    Consolidated identical input bits for $mux cell $procmux$1641:
      Old ports: A=0, B=255, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_EN[31:0]$1346
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_EN[31:0]$1346 [0]
      New connections: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_EN[31:0]$1346 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_EN[31:0]$1346 [0] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_EN[31:0]$1346 [0] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_EN[31:0]$1346 [0] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_EN[31:0]$1346 [0] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_EN[31:0]$1346 [0] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_EN[31:0]$1346 [0] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_EN[31:0]$1346 [0] }
    Consolidated identical input bits for $mux cell $procmux$1647:
      Old ports: A=0, B=65280, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_EN[31:0]$1349
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_EN[31:0]$1349 [8]
      New connections: { $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_EN[31:0]$1349 [31:9] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_EN[31:0]$1349 [7:0] } = { 16'0000000000000000 $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_EN[31:0]$1349 [8] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_EN[31:0]$1349 [8] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_EN[31:0]$1349 [8] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_EN[31:0]$1349 [8] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_EN[31:0]$1349 [8] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_EN[31:0]$1349 [8] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_EN[31:0]$1349 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$1653:
      Old ports: A=0, B=16711680, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN[31:0]$1352
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN[31:0]$1352 [16]
      New connections: { $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN[31:0]$1352 [31:17] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN[31:0]$1352 [15:0] } = { 8'00000000 $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN[31:0]$1352 [16] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN[31:0]$1352 [16] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN[31:0]$1352 [16] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN[31:0]$1352 [16] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN[31:0]$1352 [16] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN[31:0]$1352 [16] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN[31:0]$1352 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1659:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_EN[31:0]$1355
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_EN[31:0]$1355 [24]
      New connections: { $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_EN[31:0]$1355 [31:25] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_EN[31:0]$1355 [23:0] } = { $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_EN[31:0]$1355 [24] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_EN[31:0]$1355 [24] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_EN[31:0]$1355 [24] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_EN[31:0]$1355 [24] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_EN[31:0]$1355 [24] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_EN[31:0]$1355 [24] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$874_EN[31:0]$1355 [24] 24'000000000000000000000000 }
    New ctrl vector for $pmux cell $procmux$1831: { $procmux$1839_CMP $procmux$1838_CMP $procmux$1837_CMP $procmux$1836_CMP $procmux$1835_CMP $procmux$1834_CMP $procmux$1833_CMP $procmux$1832_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$3053: { $techmap\VexRiscv.$procmux$3056_CMP $auto$opt_reduce.cc:132:opt_mux$4032 }
    New ctrl vector for $mux cell $techmap\VexRiscv.$procmux$3130: { }
    New ctrl vector for $mux cell $techmap\VexRiscv.$procmux$3187: { }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$procmux$3658:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295
      New ports: A=1'0, B=1'1, Y=$techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0]
      New connections: $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [31:1] = { $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$61_EN[31:0]$295 [0] }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$3754:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16
      New ports: A=1'0, B=1'1, Y=$techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0]
      New connections: $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [31:1] = { $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$2_EN[31:0]$16 [0] }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$3762:
      Old ports: A=23'00000000000000000000000, B=23'11111111111111111111111, Y=$techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10
      New ports: A=1'0, B=1'1, Y=$techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0]
      New connections: $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [22:1] = { $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$1_EN[22:0]$10 [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4031: { $techmap\VexRiscv.$procmux$3041_CMP $techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3792$563_Y }
  Optimizing cells in module \top.
Performed a total of 14 changes.

4.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 6 cells.

4.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\VexRiscv.$procdff$3869 ($dff) from module top.
Removing $techmap\VexRiscv.$procdff$3878 ($dff) from module top.
Removing $techmap\VexRiscv.$procdff$3932 ($dff) from module top.
Removing $techmap\VexRiscv.$procdff$3950 ($dff) from module top.
Removing $techmap\VexRiscv.IBusCachedPlugin_cache.$procdff$4013 ($dff) from module top.
Removing $techmap\VexRiscv.IBusCachedPlugin_cache.$procdff$4014 ($dff) from module top.
Removing $techmap\VexRiscv.IBusCachedPlugin_cache.$procdff$4015 ($dff) from module top.
Promoting init spec \ctrl_re = 1'0 to constant driver in module top.
Promoting init spec \uart_phy_re = 1'0 to constant driver in module top.
Promoting init spec \uart_eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_load_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_reload_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_en_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \cas_leds_re = 1'0 to constant driver in module top.
Promoting init spec \bitbang_re = 1'0 to constant driver in module top.
Promoting init spec \bitbang_en_re = 1'0 to constant driver in module top.
Promoting init spec \array_muxed6 = 3'000 to constant driver in module top.
Promoting init spec \VexRiscv.CsrPlugin_minstret = 64'0000000000000000000000000000000000000000000000000000000000000000 to constant driver in module top.
Promoting init spec \VexRiscv.CsrPlugin_mcycle = 64'0000000000000000000000000000000000000000000000000000000000000000 to constant driver in module top.
Promoted 13 init specs to constant drivers.
Replaced 7 DFF cells.

4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 6 unused cells and 218 unused wires.

4.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.10.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3267$470.
    dead port 2/2 on $mux $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3267$470.
Removed 2 multiplexer ports.

4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$2896: { $techmap\VexRiscv.$procmux$2621_CMP $techmap\VexRiscv.$procmux$2658_CMP $techmap\VexRiscv.$procmux$2503_CMP $techmap\VexRiscv.$procmux$2865_CMP $techmap\VexRiscv.$procmux$2864_CMP $techmap\VexRiscv.$procmux$2628_CMP }
  Optimizing cells in module \top.
Performed a total of 1 changes.

4.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 1 cells.

4.10.13. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\VexRiscv.$procdff$3870 ($dff) from module top.
Replaced 1 DFF cells.

4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 26 unused wires.

4.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.10.16. Rerunning OPT passes. (Maybe there is more to do..)

4.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

4.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.

4.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.10.23. Finished OPT passes. (There is nothing left to do.)

4.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory init port top.$meminit$\mem_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1666$1374 (mem_1).
Removed top 24 bits (of 32) from port B of cell top.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$958 ($and).
Removed cell top.$procmux$1629 ($mux).
Removed cell top.$procmux$1631 ($mux).
Removed cell top.$procmux$1637 ($mux).
Removed cell top.$procmux$1639 ($mux).
Removed cell top.$procmux$1643 ($mux).
Removed cell top.$procmux$1645 ($mux).
Removed cell top.$procmux$1649 ($mux).
Removed cell top.$procmux$1651 ($mux).
Removed cell top.$procmux$1655 ($mux).
Removed cell top.$procmux$1657 ($mux).
Removed cell top.$procmux$1661 ($mux).
Removed cell top.$procmux$1663 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$procmux$1764_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$1775_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$1776_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$1777_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$1795_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$1796_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$1797_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$1798_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$1799_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$1800_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$1801_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$1802_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$1803_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$1804_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$1805_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$1806_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$1807_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$1808_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$procmux$1809_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell top.$procmux$1819 ($pmux).
Removed top 4 bits (of 8) from mux cell top.$procmux$1823 ($mux).
Removed top 4 bits (of 8) from mux cell top.$procmux$1825 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$procmux$1833_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$1834_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$1835_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$1836_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$1837_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$1838_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$procmux$1839_CMP0 ($eq).
Removed top 7 bits (of 8) from mux cell top.$procmux$1847 ($mux).
Removed top 7 bits (of 8) from mux cell top.$procmux$1849 ($mux).
Removed top 7 bits (of 8) from mux cell top.$procmux$1851 ($mux).
Removed cell top.$procmux$2225 ($mux).
Removed top 1 bits (of 30) from mux cell top.$procmux$2228 ($mux).
Removed top 2 bits (of 10) from FF cell top.$procdff$3772 ($dff).
Removed top 9 bits (of 10) from FF cell top.$procdff$3773 ($dff).
Removed top 2 bits (of 10) from FF cell top.$procdff$3777 ($dff).
Removed top 9 bits (of 10) from FF cell top.$procdff$3778 ($dff).
Removed top 24 bits (of 32) from FF cell top.$procdff$3781 ($dff).
Removed top 24 bits (of 32) from FF cell top.$procdff$3782 ($dff).
Removed top 16 bits (of 32) from FF cell top.$procdff$3784 ($dff).
Removed top 16 bits (of 32) from FF cell top.$procdff$3785 ($dff).
Removed top 8 bits (of 32) from FF cell top.$procdff$3787 ($dff).
Removed top 8 bits (of 32) from FF cell top.$procdff$3788 ($dff).
Removed top 7 bits (of 32) from FF cell top.$procdff$3791 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$3858 ($dff).
Removed top 4 bits (of 8) from FF cell top.$procdff$3861 ($dff).
Removed top 31 bits (of 32) from FF cell top.$techmap\VexRiscv.$procdff$4004 ($dff).
Removed top 2 bits (of 32) from FF cell top.$techmap\VexRiscv.$procdff$3994 ($dff).
Removed top 30 bits (of 32) from FF cell top.$techmap\VexRiscv.$procdff$3895 ($dff).
Removed cell top.$techmap\VexRiscv.$procmux$3662 ($mux).
Removed cell top.$techmap\VexRiscv.$procmux$3660 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$techmap\VexRiscv.$procmux$3652_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\VexRiscv.$procmux$3651_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\VexRiscv.$procmux$3650_CMP0 ($eq).
Removed cell top.$techmap\VexRiscv.$procmux$3346 ($mux).
Removed cell top.$techmap\VexRiscv.$procmux$3283 ($mux).
Removed cell top.$techmap\VexRiscv.$procmux$3245 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$procmux$3228_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$procmux$3218_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$procmux$3211_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$procmux$3207_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$procmux$3202_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$procmux$3198_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$procmux$3191_CMP0 ($eq).
Removed cell top.$techmap\VexRiscv.$procmux$2999 ($mux).
Removed top 2 bits (of 12) from port B of cell top.$techmap\VexRiscv.$procmux$2865_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$techmap\VexRiscv.$procmux$2863_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$procmux$2814_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$techmap\VexRiscv.$procmux$2658_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$techmap\VexRiscv.$procmux$2628_CMP0 ($eq).
Removed top 2 bits (of 32) from mux cell top.$techmap\VexRiscv.$procmux$2614 ($mux).
Removed top 2 bits (of 12) from port B of cell top.$techmap\VexRiscv.$procmux$2508_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$techmap\VexRiscv.$procmux$2503_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$techmap\VexRiscv.$procmux$2453_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4608$801 ($add).
Removed top 32 bits (of 33) from port B of cell top.$techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4607$798 ($add).
Removed top 1 bits (of 4) from mux cell top.$techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4553$786 ($mux).
Removed top 2 bits (of 4) from mux cell top.$techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4549$784 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4534$781 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4502$765 ($add).
Removed top 30 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4141$653 ($and).
Removed top 1 bits (of 33) from port B of cell top.$techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4132$644 ($sub).
Removed top 5 bits (of 6) from port B of cell top.$techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4123$643 ($add).
Removed top 5 bits (of 6) from port B of cell top.$techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4094$637 ($add).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3952$594 ($eq).
Removed top 12 bits (of 32) from mux cell top.$techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3792$564 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3646$546 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3388$504 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3388$503 ($and).
Removed top 25 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3388$502 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3388$501 ($and).
Removed top 30 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3388$500 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3388$499 ($and).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3388$498 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3388$497 ($and).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3388$496 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3386$491 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3386$490 ($and).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3385$489 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3384$487 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3384$486 ($and).
Removed top 25 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3383$485 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3383$484 ($and).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3382$483 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3382$482 ($and).
Removed top 29 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3381$481 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3381$480 ($and).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3178$439 ($eq).
Removed top 7 bits (of 32) from mux cell top.$techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3120$428 ($mux).
Removed top 12 bits (of 32) from mux cell top.$techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3104$416 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3010$406 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2914$375 ($add).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1717$289 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1717$287 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1717$285 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1717$283 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1717$282 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1716$281 ($eq).
Removed top 28 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1715$279 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1715$278 ($and).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1713$277 ($and).
Removed top 26 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1711$276 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1711$275 ($and).
Removed top 30 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1711$274 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1711$272 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1711$271 ($and).
Removed top 25 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1711$270 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1710$269 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1709$267 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1709$266 ($and).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1707$265 ($and).
Removed top 27 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1705$264 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1705$263 ($and).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1704$262 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1704$261 ($and).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1703$260 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1703$259 ($and).
Removed top 26 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1700$257 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1700$256 ($and).
Removed top 27 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1699$255 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1699$254 ($and).
Removed top 6 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1697$253 ($and).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1688$247 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1688$246 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1687$245 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1687$244 ($and).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1686$243 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1686$242 ($and).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1685$241 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1685$240 ($and).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1675$236 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1674$234 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1674$233 ($and).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1673$232 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1673$231 ($and).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1672$230 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1672$229 ($and).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1671$228 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1671$227 ($and).
Removed top 26 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1670$226 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1665$220 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1665$219 ($and).
Removed top 6 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1664$218 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1664$217 ($and).
Removed top 25 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1662$216 ($and).
Removed top 27 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1660$215 ($and).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1658$214 ($and).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1656$213 ($and).
Removed top 26 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1653$212 ($and).
Removed top 28 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1651$211 ($and).
Removed top 25 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1645$208 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1644$207 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1641$206 ($and).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1640$205 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1639$204 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1638$202 ($and).
Removed top 29 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1632$199 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1631$198 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1631$197 ($and).
Removed top 25 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1623$193 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1620$191 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1620$190 ($and).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1619$189 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1619$188 ($and).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1617$187 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1616$186 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1616$185 ($and).
Removed top 26 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1608$181 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1608$180 ($and).
Removed top 26 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1607$179 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1607$178 ($and).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1605$177 ($and).
Removed top 1 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1602$176 ($and).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1600$175 ($and).
Removed top 19 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1596$171 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1594$170 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1593$168 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1593$167 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1592$166 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1591$163 ($and).
Removed top 25 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1589$162 ($and).
Removed top 26 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1582$158 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1570$148 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1570$147 ($and).
Removed top 29 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1568$146 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1568$145 ($and).
Removed top 29 bits (of 32) from port B of cell top.$techmap\VexRiscv.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1567$144 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1567$143 ($and).
Removed top 3 bits (of 7) from port A of cell top.$techmap\VexRiscv.$sshl$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1560$142 ($sshl).
Removed top 3 bits (of 7) from port Y of cell top.$techmap\VexRiscv.$sshl$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1560$142 ($sshl).
Removed top 1 bits (of 33) from port A of cell top.$techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1546$140 ($add).
Removed top 32 bits (of 33) from port B of cell top.$techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1546$140 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1546$140 ($add).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1529$133 ($sub).
Removed top 1 bits (of 2) from port Y of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1528$132 ($and).
Removed top 1 bits (of 2) from port A of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1528$132 ($and).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1528$132 ($and).
Removed top 1 bits (of 2) from port Y of cell top.$techmap\VexRiscv.$not$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1528$131 ($not).
Removed top 1 bits (of 2) from port A of cell top.$techmap\VexRiscv.$not$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1528$131 ($not).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1527$130 ($sub).
Removed top 1 bits (of 2) from port Y of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1526$129 ($and).
Removed top 1 bits (of 2) from port A of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1526$129 ($and).
Removed top 1 bits (of 2) from port B of cell top.$techmap\VexRiscv.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1526$129 ($and).
Removed top 1 bits (of 2) from port Y of cell top.$techmap\VexRiscv.$not$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1526$128 ($not).
Removed top 1 bits (of 2) from port A of cell top.$techmap\VexRiscv.$not$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1526$128 ($not).
Removed top 31 bits (of 32) from mux cell top.$techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1511$124 ($mux).
Removed top 30 bits (of 32) from port B of cell top.$techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1507$120 ($add).
Removed top 1 bits (of 3) from mux cell top.$techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1485$119 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1474$118 ($sub).
Removed top 22 bits (of 23) from FF cell top.$techmap\VexRiscv.IBusCachedPlugin_cache.$procdff$4030 ($dff).
Removed top 31 bits (of 32) from FF cell top.$techmap\VexRiscv.IBusCachedPlugin_cache.$procdff$4026 ($dff).
Removed cell top.$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$3766 ($mux).
Removed cell top.$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$3764 ($mux).
Removed cell top.$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$3758 ($mux).
Removed cell top.$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$3756 ($mux).
Removed top 6 bits (of 7) from port B of cell top.$techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:305$54 ($add).
Removed top 2 bits (of 3) from port B of cell top.$techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:292$52 ($add).
Removed top 7 bits (of 8) from port A of cell top.$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:967$1251 ($or).
Removed top 4 bits (of 8) from port B of cell top.$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:967$1252 ($or).
Removed top 7 bits (of 8) from FF cell top.$procdff$3782 ($dff).
Removed top 7 bits (of 16) from FF cell top.$procdff$3785 ($dff).
Removed top 7 bits (of 24) from FF cell top.$procdff$3788 ($dff).
Removed top 1 bits (of 2) from port Y of cell top.$techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1529$133 ($sub).
Removed top 1 bits (of 2) from port A of cell top.$techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1529$133 ($sub).
Removed top 1 bits (of 2) from port Y of cell top.$techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1527$130 ($sub).
Removed top 1 bits (of 2) from port A of cell top.$techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1527$130 ($sub).
Removed top 24 bits (of 32) from wire top.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_EN[31:0]$1346.
Removed top 16 bits (of 32) from wire top.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_DATA[31:0]$1348.
Removed top 8 bits (of 32) from wire top.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_DATA[31:0]$1351.
Removed top 8 bits (of 32) from wire top.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN[31:0]$1352.
Removed top 7 bits (of 8) from wire top.$0\csrbankarray_interface0_bank_bus_dat_r[7:0].
Removed top 4 bits (of 8) from wire top.$0\csrbankarray_interface2_bank_bus_dat_r[7:0].
Removed top 24 bits (of 32) from wire top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$871_DATA.
Removed top 16 bits (of 32) from wire top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$872_DATA.
Removed top 8 bits (of 32) from wire top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_DATA.
Removed top 8 bits (of 32) from wire top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$873_EN.
Removed top 2 bits (of 10) from wire top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$875_DATA.
Removed top 2 bits (of 10) from wire top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$876_DATA.
Removed top 4 bits (of 8) from wire top.$procmux$1819_Y.
Removed top 4 bits (of 8) from wire top.$procmux$1823_Y.
Removed top 7 bits (of 8) from wire top.$procmux$1847_Y.
Removed top 7 bits (of 8) from wire top.$procmux$1849_Y.
Removed top 2 bits (of 32) from wire top.$techmap\VexRiscv.$0\memory_to_writeBack_INSTRUCTION[31:0].
Removed top 10 bits (of 32) from wire top.$techmap\VexRiscv.$0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0].
Removed top 1 bits (of 2) from wire top.$techmap\VexRiscv.$not$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1526$128_Y.
Removed top 1 bits (of 2) from wire top.$techmap\VexRiscv.$not$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1528$131_Y.
Removed top 2 bits (of 4) from wire top.$techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4549$784_Y.
Removed top 1 bits (of 32) from wire top.$techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4550$785_Y.
Removed top 1 bits (of 32) from wire top.$techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4554$787_Y.
Removed top 2 bits (of 4) from wire top.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code.
Removed top 1 bits (of 3) from wire top.VexRiscv._zz_266_.
Removed top 31 bits (of 32) from wire top.VexRiscv._zz_292_.
Removed top 1 bits (of 2) from wire top.VexRiscv._zz_308_.
Removed top 1 bits (of 2) from wire top.VexRiscv._zz_310_.
Removed top 1 bits (of 34) from wire top.VexRiscv._zz_313_.
Removed top 1 bits (of 33) from wire top.VexRiscv._zz_314_.
Removed top 2 bits (of 33) from wire top.VexRiscv._zz_325_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_370_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_381_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_383_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_386_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_410_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_417_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_422_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_432_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_434_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_437_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_439_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_441_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_443_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_476_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_478_.
Removed top 1 bits (of 32) from wire top.VexRiscv._zz_488_.
Removed top 2 bits (of 32) from wire top.VexRiscv._zz_50_.
Removed top 7 bits (of 32) from wire top.VexRiscv._zz_94_.
Removed top 30 bits (of 32) from wire top.VexRiscv.externalInterruptArray.
Removed top 30 bits (of 32) from wire top.VexRiscv.externalInterruptArray_regNext.
Removed top 2 bits (of 32) from wire top.VexRiscv.lastStageInstruction.
Removed top 2 bits (of 32) from wire top.VexRiscv.memory_to_writeBack_INSTRUCTION.
Removed top 1 bits (of 30) from wire top.bus_adr.
Removed top 1 bits (of 30) from wire top.bus_wishbone_adr.
Removed top 1 bits (of 30) from wire top.shared_adr.

4.12. Executing PEEPOPT pass (run peephole optimizers).
dffcemux pattern in top: dff=$techmap\VexRiscv.$procdff$3933, cemux=$techmap\VexRiscv.$procmux$2350, rstmux=n/a; removed 1 constant bits.
dffcemux pattern in top: dff=$techmap\VexRiscv.$procdff$3963, cemux=$techmap\VexRiscv.$procmux$2783, rstmux=$techmap\VexRiscv.$procmux$2786; removed 2 constant bits.
dffcemux pattern in top: dff=$techmap\VexRiscv.$procdff$3868, cemux=$techmap\VexRiscv.$procmux$2526, rstmux=n/a; removed 2 constant bits.
dffcemux pattern in top: dff=$techmap\VexRiscv.IBusCachedPlugin_cache.$procdff$4009, cemux=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$3680, rstmux=n/a; removed 2 constant bits.
dffcemux pattern in top: dff=$techmap\VexRiscv.$procdff$3902, cemux=$techmap\VexRiscv.$procmux$2412, rstmux=n/a; removed 2 constant bits.
dffcemux pattern in top: dff=$techmap\VexRiscv.IBusCachedPlugin_cache.$procdff$4005, cemux=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$3688, rstmux=n/a; removed 2 constant bits.
dffcemux pattern in top: dff=$techmap\VexRiscv.$procdff$3903, cemux=$techmap\VexRiscv.$procmux$2410, rstmux=n/a; removed 2 constant bits.
dffcemux pattern in top: dff=$techmap\VexRiscv.$procdff$3904, cemux=$techmap\VexRiscv.$procmux$2408, rstmux=n/a; removed 2 constant bits.

4.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 59 unused wires.

4.14. Executing SHARE pass (SAT-based resource sharing).
Found 6 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\VexRiscv.IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:161$12 ($memrd):
    Found 1 activation_patterns using ctrl signal \VexRiscv.IBusCachedPlugin_iBusRsp_stages_0_output_ready.
    No candidates found.
  Analyzing resource sharing options for $techmap\VexRiscv.IBusCachedPlugin_cache.$memrd$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:173$18 ($memrd):
    Found 1 activation_patterns using ctrl signal \VexRiscv.IBusCachedPlugin_iBusRsp_stages_0_output_ready.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1651$1370 ($memrd):
    Found 1 activation_patterns using ctrl signal \uart_rx_fifo_do_read.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1634$1363 ($memrd):
    Found 1 activation_patterns using ctrl signal \uart_tx_fifo_do_read.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1663$1372 ($memrd):
    Found 1 activation_patterns using ctrl signal { \csrbankarray_sel_r \done }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1617$1356 ($memrd):
    Found 1 activation_patterns using ctrl signal \done.
    No candidates found.

4.15. Executing TECHMAP pass (map to technology primitives).

4.15.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.15.2. Continuing TECHMAP pass.
No more expansions possible.

4.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1085$1279 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1101$1282 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1114$1286 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1133$1289 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1159$1297 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1162$1298 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1166$1303 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1181$1308 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1184$1309 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1188$1314 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1238$1322 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1262$1335 ($add).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1060$1267 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1170$1304 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1192$1315 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1213$1317 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1288$1342 ($sub).
  creating $macc model for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1507$120 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1508$121 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1532$134 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1546$140 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2914$375 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3104$417 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3838$567 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4094$637 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4123$643 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4502$765 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4607$798 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4608$801 ($add).
  creating $macc model for $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1474$118 ($sub).
  creating $macc model for $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1527$130 ($sub).
  creating $macc model for $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1529$133 ($sub).
  creating $macc model for $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4132$644 ($sub).
  creating $macc model for $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4534$781 ($sub).
  creating $macc model for $techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:292$52 ($add).
  creating $macc model for $techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:305$54 ($add).
  merging $macc model for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1508$121 into $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1507$120.
  creating $alu model for $macc $techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:292$52.
  creating $alu model for $macc $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4534$781.
  creating $alu model for $macc $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4132$644.
  creating $alu model for $macc $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1529$133.
  creating $alu model for $macc $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1527$130.
  creating $alu model for $macc $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1474$118.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4608$801.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4607$798.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4502$765.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4123$643.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4094$637.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3838$567.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3104$417.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2914$375.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1546$140.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1532$134.
  creating $alu model for $macc $techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:305$54.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1288$1342.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1213$1317.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1192$1315.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1170$1304.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1060$1267.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1262$1335.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1238$1322.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1188$1314.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1184$1309.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1181$1308.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1166$1303.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1162$1298.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1159$1297.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1133$1289.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1114$1286.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1101$1282.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1085$1279.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270.
  creating $macc cell for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1507$120: $auto$alumacc.cc:365:replace_macc$4089
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270: $auto$alumacc.cc:485:replace_alu$4090
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1085$1279: $auto$alumacc.cc:485:replace_alu$4093
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1101$1282: $auto$alumacc.cc:485:replace_alu$4096
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1114$1286: $auto$alumacc.cc:485:replace_alu$4099
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1133$1289: $auto$alumacc.cc:485:replace_alu$4102
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1159$1297: $auto$alumacc.cc:485:replace_alu$4105
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1162$1298: $auto$alumacc.cc:485:replace_alu$4108
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1166$1303: $auto$alumacc.cc:485:replace_alu$4111
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1181$1308: $auto$alumacc.cc:485:replace_alu$4114
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1184$1309: $auto$alumacc.cc:485:replace_alu$4117
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1188$1314: $auto$alumacc.cc:485:replace_alu$4120
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1238$1322: $auto$alumacc.cc:485:replace_alu$4123
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1262$1335: $auto$alumacc.cc:485:replace_alu$4126
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1060$1267: $auto$alumacc.cc:485:replace_alu$4129
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1170$1304: $auto$alumacc.cc:485:replace_alu$4132
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1192$1315: $auto$alumacc.cc:485:replace_alu$4135
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1213$1317: $auto$alumacc.cc:485:replace_alu$4138
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1288$1342: $auto$alumacc.cc:485:replace_alu$4141
  creating $alu cell for $techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:305$54: $auto$alumacc.cc:485:replace_alu$4144
  creating $alu cell for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1532$134: $auto$alumacc.cc:485:replace_alu$4147
  creating $alu cell for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1546$140: $auto$alumacc.cc:485:replace_alu$4150
  creating $alu cell for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:2914$375: $auto$alumacc.cc:485:replace_alu$4153
  creating $alu cell for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3104$417: $auto$alumacc.cc:485:replace_alu$4156
  creating $alu cell for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3838$567: $auto$alumacc.cc:485:replace_alu$4159
  creating $alu cell for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4094$637: $auto$alumacc.cc:485:replace_alu$4162
  creating $alu cell for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4123$643: $auto$alumacc.cc:485:replace_alu$4165
  creating $alu cell for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4502$765: $auto$alumacc.cc:485:replace_alu$4168
  creating $alu cell for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4607$798: $auto$alumacc.cc:485:replace_alu$4171
  creating $alu cell for $techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4608$801: $auto$alumacc.cc:485:replace_alu$4174
  creating $alu cell for $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1474$118: $auto$alumacc.cc:485:replace_alu$4177
  creating $alu cell for $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1527$130: $auto$alumacc.cc:485:replace_alu$4180
  creating $alu cell for $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1529$133: $auto$alumacc.cc:485:replace_alu$4183
  creating $alu cell for $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4132$644: $auto$alumacc.cc:485:replace_alu$4186
  creating $alu cell for $techmap\VexRiscv.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4534$781: $auto$alumacc.cc:485:replace_alu$4189
  creating $alu cell for $techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:292$52: $auto$alumacc.cc:485:replace_alu$4192
  created 35 $alu and 1 $macc cells.

4.19. Executing OPT pass (performing simple optimizations).

4.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 20 cells.

4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 21 unused wires.

4.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.19.9. Rerunning OPT passes. (Maybe there is more to do..)

4.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.19.16. Finished OPT passes. (There is nothing left to do.)

4.20. Executing FSM pass (extract and optimize FSM).

4.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.

4.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.21. Executing OPT pass (performing simple optimizations).

4.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.21.5. Finished fast OPT passes.

4.22. Executing MEMORY pass.

4.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$1375' in module `\top': merged $dff to cell.
Checking cell `$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$1376' in module `\top': merged $dff to cell.
Checking cell `$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$1377' in module `\top': merged $dff to cell.
Checking cell `$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$1378' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$1379' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$1380' in module `\top': merged $dff to cell.
Checking cell `$techmap\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$868' in module `\top': merged $dff to cell.
Checking cell `$techmap\VexRiscv.IBusCachedPlugin_cache.$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$60' in module `\top': merged $dff to cell.
Checking cell `$techmap\VexRiscv.IBusCachedPlugin_cache.$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$59' in module `\top': merged $dff to cell.
Checking cell `$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1617$1356' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\mem_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1663$1372' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1634$1363' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1651$1370' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$techmap\VexRiscv.$memrd$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1734$297' in module `\top': merged data $dff to cell.
Checking cell `$techmap\VexRiscv.$memrd$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1740$299' in module `\top': merged data $dff to cell.
Checking cell `$techmap\VexRiscv.IBusCachedPlugin_cache.$memrd$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:173$18' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$techmap\VexRiscv.IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:161$12' in module `\top': merged data $dff with rd enable to cell.

4.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 34 unused cells and 40 unused wires.

4.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory top.mem by address:
  New clock domain: posedge \clk16
    Port 0 ($memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1607$1375) has addr \bus_adr [11:0].
      Active bits: 00000000000000000000000011111111
    Port 1 ($memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1609$1376) has addr \bus_adr [11:0].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1611$1377) has addr \bus_adr [11:0].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$1378) has addr \bus_adr [11:0].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111

4.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.IBusCachedPlugin_cache.ways_0_datas' in module `\top':
  $techmap\VexRiscv.IBusCachedPlugin_cache.$memwr$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:167$60 ($memwr)
  $techmap\VexRiscv.IBusCachedPlugin_cache.$memrd$\ways_0_datas$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:173$18 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.IBusCachedPlugin_cache.ways_0_tags' in module `\top':
  $techmap\VexRiscv.IBusCachedPlugin_cache.$memwr$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:155$59 ($memwr)
  $techmap\VexRiscv.IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:161$12 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.RegFilePlugin_regFile' in module `\top':
  $techmap\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1728$868 ($memwr)
  $techmap\VexRiscv.$memrd$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1740$299 ($memrd)
  $techmap\VexRiscv.$memrd$\RegFilePlugin_regFile$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1734$297 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem' in module `\top':
  $memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1613$1378 ($memwr)
  $memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1617$1356 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem_1' in module `\top':
  $meminit$\mem_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1666$1374 ($meminit)
  $memrd$\mem_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1663$1372 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage' in module `\top':
  $memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1628$1379 ($memwr)
  $memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1634$1363 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_1' in module `\top':
  $memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1645$1380 ($memwr)
  $memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1651$1370 ($memrd)

4.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.VexRiscv.IBusCachedPlugin_cache.ways_0_datas:
  Properties: ports=2 bits=16384 rports=1 wports=1 dbits=32 abits=9 words=512
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=25, cells=16, acells=1
    Efficiency for rule 2.2: efficiency=50, cells=8, acells=1
    Efficiency for rule 2.1: efficiency=100, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=100, cells=4, acells=2
    Selected rule 2.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_datas.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_datas.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_datas.3.0.0
Processing top.VexRiscv.IBusCachedPlugin_cache.ways_0_tags:
  Properties: ports=2 bits=1472 rports=1 wports=1 dbits=23 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=9 bwaste=3648 waste=3648 efficiency=17
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3648 efficiency=17
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=1 bwaste=3648 waste=3648 efficiency=11
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3648 efficiency=11
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=1 bwaste=3904 waste=3904 efficiency=5
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3904 efficiency=5
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=1 bwaste=4032 waste=4032 efficiency=2
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=4032 efficiency=2
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=2, cells=12, acells=1
    Efficiency for rule 2.2: efficiency=5, cells=6, acells=1
    Efficiency for rule 2.1: efficiency=11, cells=3, acells=1
    Efficiency for rule 1.1: efficiency=17, cells=2, acells=1
    Selected rule 1.1 with efficiency 17.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_tags.1.0.0
Processing top.VexRiscv.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk16.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk16.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk16.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk16.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk16.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk16.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 2 rules:
    Efficiency for rule 2.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk16.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk16.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: VexRiscv.RegFilePlugin_regFile.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: VexRiscv.RegFilePlugin_regFile.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: VexRiscv.RegFilePlugin_regFile.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: VexRiscv.RegFilePlugin_regFile.1.0.1
Processing top.mem:
  Properties: ports=2 bits=81920 rports=1 wports=1 dbits=32 abits=12 words=2560
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=83
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=83
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=62
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=62, cells=32, acells=2
    Efficiency for rule 2.2: efficiency=83, cells=24, acells=3
    Efficiency for rule 2.1: efficiency=100, cells=20, acells=5
    Efficiency for rule 1.1: efficiency=100, cells=20, acells=10
    Selected rule 2.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: mem.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 0>: mem.0.1.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 0>: mem.0.2.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 3 0>: mem.0.3.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 4 0>: mem.0.4.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: mem.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 1 0>: mem.1.1.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 2 0>: mem.1.2.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 3 0>: mem.1.3.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 4 0>: mem.1.4.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: mem.2.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 1 0>: mem.2.1.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 2 0>: mem.2.2.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 3 0>: mem.2.3.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 4 0>: mem.2.4.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: mem.3.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 1 0>: mem.3.1.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 2 0>: mem.3.2.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 3 0>: mem.3.3.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 4 0>: mem.3.4.0
        Adding extra logic for transparent port A1.1.
Processing top.mem_1:
  Properties: ports=1 bits=64 rports=1 wports=0 dbits=8 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=8 bwaste=4032 waste=4032 efficiency=1
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing top.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=3, cells=1, acells=1
    Selected rule 1.1 with efficiency 3.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: storage.0.0.0
Processing top.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=3, cells=1, acells=1
    Selected rule 1.1 with efficiency 3.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk16.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk16.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: storage_1.0.0.0

4.25. Executing TECHMAP pass (map to technology primitives).

4.25.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

4.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=9\CFG_DBITS=8\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$66c3fa288a62dc560ce3ddd26d81551ab195105f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.

4.26. Executing ICE40_BRAMINIT pass.

4.27. Executing OPT pass (performing simple optimizations).

4.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 75 cells.

4.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 1107 unused wires.

4.27.5. Finished fast OPT passes.

4.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \mem_1 in module \top:
  created 8 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$procmux$2786:
      Old ports: A={ $techmap\VexRiscv.$procmux$2783_Y [31:2] 2'xx }, B=537198592, Y=$techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0]
      New ports: A={ $techmap\VexRiscv.$procmux$2783_Y [31:2] 1'x }, B=31'0010000000000101000000000000000, Y={ $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [31:2] $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [0] }
      New connections: $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [1] = $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [0]
    Consolidated identical input bits for $pmux cell $techmap\VexRiscv.$procmux$2813:
      Old ports: A=4'1111, B=8'00010011, Y=\VexRiscv._zz_204_
      New ports: A=2'11, B=4'0001, Y=\VexRiscv._zz_204_ [2:1]
      New connections: { \VexRiscv._zz_204_ [3] \VexRiscv._zz_204_ [0] } = { \VexRiscv._zz_204_ [2] 1'1 }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$2862: { $techmap\VexRiscv.$procmux$2621_CMP $techmap\VexRiscv.$procmux$2503_CMP $techmap\VexRiscv.$procmux$2865_CMP $techmap\VexRiscv.$procmux$2863_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$2871: { $techmap\VexRiscv.$procmux$2621_CMP $techmap\VexRiscv.$procmux$2658_CMP $techmap\VexRiscv.$procmux$2503_CMP $techmap\VexRiscv.$procmux$2865_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$2878: { $techmap\VexRiscv.$procmux$2621_CMP $techmap\VexRiscv.$procmux$2658_CMP $techmap\VexRiscv.$procmux$2503_CMP $techmap\VexRiscv.$procmux$2453_CMP $techmap\VexRiscv.$procmux$2865_CMP $techmap\VexRiscv.$procmux$2628_CMP $techmap\VexRiscv.$procmux$2863_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$2896: { $techmap\VexRiscv.$procmux$2621_CMP $techmap\VexRiscv.$procmux$2658_CMP $techmap\VexRiscv.$procmux$2503_CMP $techmap\VexRiscv.$procmux$2865_CMP $techmap\VexRiscv.$procmux$2628_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$2907: { $techmap\VexRiscv.$procmux$2621_CMP $techmap\VexRiscv.$procmux$2503_CMP $techmap\VexRiscv.$procmux$2865_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$2914: { $techmap\VexRiscv.$procmux$2621_CMP $techmap\VexRiscv.$procmux$2658_CMP $techmap\VexRiscv.$procmux$2503_CMP $techmap\VexRiscv.$procmux$2453_CMP $techmap\VexRiscv.$procmux$2865_CMP $techmap\VexRiscv.$procmux$2628_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$2925: { $techmap\VexRiscv.$procmux$2621_CMP $techmap\VexRiscv.$procmux$2503_CMP $techmap\VexRiscv.$procmux$2865_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$2933: { $techmap\VexRiscv.$procmux$2621_CMP $techmap\VexRiscv.$procmux$2503_CMP $techmap\VexRiscv.$procmux$2865_CMP }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$procmux$3037:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3792$564_Y [19:0] }, B=4, Y=$techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3792$564_Y [19:0] }, B=21'000000000000000000100, Y=$techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $techmap\VexRiscv.$procmux$3217:
      Old ports: A={ \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [31:16] \VexRiscv._zz_134_ [15:8] \VexRiscv._zz_132_ [7:0] }, B={ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_132_ [7:0] \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_134_ [15:8] \VexRiscv._zz_132_ [7:0] }, Y=\VexRiscv.writeBack_DBusSimplePlugin_rspFormated
      New ports: A={ \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [31:16] \VexRiscv._zz_134_ [15:8] }, B={ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_131_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_133_ \VexRiscv._zz_134_ [15:8] }, Y=\VexRiscv.writeBack_DBusSimplePlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusSimplePlugin_rspFormated [7:0] = \VexRiscv._zz_132_ [7:0]
    Consolidated identical input bits for $pmux cell $techmap\VexRiscv.$procmux$3273:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv.dBus_cmd_payload_data
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv.dBus_cmd_payload_data [31:8]
      New connections: \VexRiscv.dBus_cmd_payload_data [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:1485$119:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code
      New ports: A=1'0, B=1'1, Y=\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code [1]
      New connections: \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3104$416:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] 1'0 }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:21] 1'0 }, Y={ $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3104$416_Y [19:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1:0] }
      New ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24:21] }, Y={ $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3104$416_Y [19:11] $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3104$416_Y [4:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1] }
      New connections: { $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3104$416_Y [10:5] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3792$564:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3792$564_Y [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] }, Y={ $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3792$564_Y [19:11] $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3792$564_Y [4:1] }
      New connections: { $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3792$564_Y [10:5] $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3792$564_Y [0] } = { \VexRiscv.decode_to_execute_INSTRUCTION [30:25] 1'0 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$procmux$3037:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3792$564_Y [19:0] }, B=21'000000000000000000100, Y=$techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3792$564_Y [19:11] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3792$564_Y [4:1] }, B=20'00000000000000000010, Y=$techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$procmux$3043:
      Old ports: A=$techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2
      New ports: A=$techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [31:21] = { \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4553$786:
      Old ports: A=3'000, B={ 1'1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code }, Y=$techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4553$786_Y [2:0]
      New ports: A=2'00, B={ 1'1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code [1] }, Y=$techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4553$786_Y [2:1]
      New connections: $techmap\VexRiscv.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4553$786_Y [0] = 1'0
  Optimizing cells in module \top.
Performed a total of 19 changes.

4.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\mem_1[7]$4981 ($dff) from module top.
Removing $memory\mem_1[2]$4971 ($dff) from module top.
Removing $memory\mem_1[3]$4973 ($dff) from module top.
Removing $memory\mem_1[4]$4975 ($dff) from module top.
Removing $memory\mem_1[5]$4977 ($dff) from module top.
Removing $memory\mem_1[6]$4979 ($dff) from module top.
Removing $memory\mem_1[1]$4969 ($dff) from module top.
Removing $memory\mem_1[0]$4967 ($dff) from module top.
Replaced 8 DFF cells.

4.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 37 unused wires.

4.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.29.9. Rerunning OPT passes. (Maybe there is more to do..)

4.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem_1$rdmux[0][2][0]$4994:
      Old ports: A=8'01000010, B=8'01100001, Y=$memory\mem_1$rdmux[0][1][0]$a$4989
      New ports: A=2'10, B=2'01, Y=$memory\mem_1$rdmux[0][1][0]$a$4989 [1:0]
      New connections: $memory\mem_1$rdmux[0][1][0]$a$4989 [7:2] = { 2'01 $memory\mem_1$rdmux[0][1][0]$a$4989 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem_1$rdmux[0][2][1]$4997:
      Old ports: A=8'01110011, B=8'01100101, Y=$memory\mem_1$rdmux[0][1][0]$b$4990
      New ports: A=2'01, B=2'10, Y=$memory\mem_1$rdmux[0][1][0]$b$4990 [2:1]
      New connections: { $memory\mem_1$rdmux[0][1][0]$b$4990 [7:3] $memory\mem_1$rdmux[0][1][0]$b$4990 [0] } = { 3'011 $memory\mem_1$rdmux[0][1][0]$b$4990 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem_1$rdmux[0][2][2]$5000:
      Old ports: A=8'01010011, B=8'01101111, Y=$memory\mem_1$rdmux[0][1][1]$a$4992
      New ports: A=2'10, B=2'01, Y={ $memory\mem_1$rdmux[0][1][1]$a$4992 [4] $memory\mem_1$rdmux[0][1][1]$a$4992 [2] }
      New connections: { $memory\mem_1$rdmux[0][1][1]$a$4992 [7:5] $memory\mem_1$rdmux[0][1][1]$a$4992 [3] $memory\mem_1$rdmux[0][1][1]$a$4992 [1:0] } = { 2'01 $memory\mem_1$rdmux[0][1][1]$a$4992 [2] $memory\mem_1$rdmux[0][1][1]$a$4992 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem_1$rdmux[0][2][3]$5003:
      Old ports: A=8'01000011, B=8'00000000, Y=$memory\mem_1$rdmux[0][1][1]$b$4993
      New ports: A=1'1, B=1'0, Y=$memory\mem_1$rdmux[0][1][1]$b$4993 [0]
      New connections: $memory\mem_1$rdmux[0][1][1]$b$4993 [7:1] = { 1'0 $memory\mem_1$rdmux[0][1][1]$b$4993 [0] 4'0000 $memory\mem_1$rdmux[0][1][1]$b$4993 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem_1$rdmux[0][1][0]$4988:
      Old ports: A=$memory\mem_1$rdmux[0][1][0]$a$4989, B=$memory\mem_1$rdmux[0][1][0]$b$4990, Y=$memory\mem_1$rdmux[0][0][0]$a$4986
      New ports: A={ 2'00 $memory\mem_1$rdmux[0][1][0]$a$4989 [1:0] }, B={ $memory\mem_1$rdmux[0][1][0]$b$4990 [1] $memory\mem_1$rdmux[0][1][0]$b$4990 [2:1] 1'1 }, Y={ $memory\mem_1$rdmux[0][0][0]$a$4986 [4] $memory\mem_1$rdmux[0][0][0]$a$4986 [2:0] }
      New connections: { $memory\mem_1$rdmux[0][0][0]$a$4986 [7:5] $memory\mem_1$rdmux[0][0][0]$a$4986 [3] } = { 2'01 $memory\mem_1$rdmux[0][0][0]$a$4986 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem_1$rdmux[0][1][1]$4991:
      Old ports: A=$memory\mem_1$rdmux[0][1][1]$a$4992, B=$memory\mem_1$rdmux[0][1][1]$b$4993, Y=$memory\mem_1$rdmux[0][0][0]$b$4987
      New ports: A={ $memory\mem_1$rdmux[0][1][1]$a$4992 [4] $memory\mem_1$rdmux[0][1][1]$a$4992 [2] 1'1 }, B={ 2'00 $memory\mem_1$rdmux[0][1][1]$b$4993 [0] }, Y={ $memory\mem_1$rdmux[0][0][0]$b$4987 [4] $memory\mem_1$rdmux[0][0][0]$b$4987 [2] $memory\mem_1$rdmux[0][0][0]$b$4987 [0] }
      New connections: { $memory\mem_1$rdmux[0][0][0]$b$4987 [7:5] $memory\mem_1$rdmux[0][0][0]$b$4987 [3] $memory\mem_1$rdmux[0][0][0]$b$4987 [1] } = { 1'0 $memory\mem_1$rdmux[0][0][0]$b$4987 [0] $memory\mem_1$rdmux[0][0][0]$b$4987 [2] $memory\mem_1$rdmux[0][0][0]$b$4987 [2] $memory\mem_1$rdmux[0][0][0]$b$4987 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem_1$rdmux[0][0][0]$4985:
      Old ports: A=$memory\mem_1$rdmux[0][0][0]$a$4986, B=$memory\mem_1$rdmux[0][0][0]$b$4987, Y=\csrbankarray_dat_r
      New ports: A={ 1'1 $memory\mem_1$rdmux[0][0][0]$a$4986 [0] $memory\mem_1$rdmux[0][0][0]$a$4986 [4] 1'0 $memory\mem_1$rdmux[0][0][0]$a$4986 [2:0] }, B={ $memory\mem_1$rdmux[0][0][0]$b$4987 [0] $memory\mem_1$rdmux[0][0][0]$b$4987 [2] $memory\mem_1$rdmux[0][0][0]$b$4987 [4] $memory\mem_1$rdmux[0][0][0]$b$4987 [2] $memory\mem_1$rdmux[0][0][0]$b$4987 [2] $memory\mem_1$rdmux[0][0][0]$b$4987 [0] $memory\mem_1$rdmux[0][0][0]$b$4987 [0] }, Y=\csrbankarray_dat_r [6:0]
      New connections: \csrbankarray_dat_r [7] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$2230:
      Old ports: A=8'00000000, B=\csrbankarray_dat_r, Y=\csrbankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csrbankarray_dat_r [6:0], Y=\csrbankarray_sram_bus_dat_r [6:0]
      New connections: \csrbankarray_sram_bus_dat_r [7] = 1'0
  Optimizing cells in module \top.
Performed a total of 8 changes.

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 1 cells.

4.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.

4.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.29.16. Rerunning OPT passes. (Maybe there is more to do..)

4.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

4.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.

4.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.29.23. Finished OPT passes. (There is nothing left to do.)

4.30. Executing ICE40_WRAPCARRY pass (wrap carries).

4.31. Executing TECHMAP pass (map to technology primitives).

4.31.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.31.2. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

4.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=12\B_WIDTH=1\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=17 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=30\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=18\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \VexRiscv._zz_290_ (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_291_ (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$4953c9d565c18659745e06f13317fd2eea31522c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=34\B_WIDTH=34\Y_WIDTH=34 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
No more expansions possible.

4.32. Executing ICE40_OPT pass (performing simple optimizations).

4.32.1. Running ICE40 specific optimizations.

4.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 825 cells.

4.32.4. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 851 unused cells and 2161 unused wires.

4.32.6. Rerunning OPT passes. (Removed registers in this run.)

4.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4090.slice[0].carry: CO=\ctrl_bus_errors [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4093.slice[0].carry: CO=\uart_phy_tx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4096.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4099.slice[0].carry: CO=\uart_phy_rx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4102.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4105.slice[0].carry: CO=\uart_tx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4108.slice[0].carry: CO=\uart_tx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4111.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4114.slice[0].carry: CO=\uart_rx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4117.slice[0].carry: CO=\uart_rx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4120.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4126.slice[0].carry: CO=\counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4129.slice[0].carry: CO=\crg_reset_delay [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4132.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4135.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4138.slice[0].carry: CO=\timer0_value [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4141.slice[0].carry: CO=\count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4144.slice[0].carry: CO=\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4168.slice[0].carry: CO=\VexRiscv._zz_202_ [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4177.slice[0].carry: CO=\VexRiscv.CsrPlugin_jumpInterface_valid
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4177.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$4177.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4189.slice[0].carry: CO=\VexRiscv.execute_LightShifterPlugin_amplitude [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4192.slice[0].carry: CO=\VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [0]

4.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.32.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.32.10. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 2 unused wires.

4.32.12. Rerunning OPT passes. (Removed registers in this run.)

4.32.13. Running ICE40 specific optimizations.

4.32.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.32.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.32.16. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.32.18. Rerunning OPT passes. (Removed registers in this run.)

4.32.19. Running ICE40 specific optimizations.

4.32.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.32.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.32.22. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.32.24. Finished OPT passes. (There is nothing left to do.)

4.33. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

4.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16068 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_wordIndex[2:0] [0] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16069 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_wordIndex[2:0] [1] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16070 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_wordIndex[2:0] [2] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16071 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_cmdSent[0:0] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16072 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_flushPending[0:0] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16073 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_hadError[0:0] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16074 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_valid[0:0] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16075 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_hit_error[0:0] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16076 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_hit_valid[0:0] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16080 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [5] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16081 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [6] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16082 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [7] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16083 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [8] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16084 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [9] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16085 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [10] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16086 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [11] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16087 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [12] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16088 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [13] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16089 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [14] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16090 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [15] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16091 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [16] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16092 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [17] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16093 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [18] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16094 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [19] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16095 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [20] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16096 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [21] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16097 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [22] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16098 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [23] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16099 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [24] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16100 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [25] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16101 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [26] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16102 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [27] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16103 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [28] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16104 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [29] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16105 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [30] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16106 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [31] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16107 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [0] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16108 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [1] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16109 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [2] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16110 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [3] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16111 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [4] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16112 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [5] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16113 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [6] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16114 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [7] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16115 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [8] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16116 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [9] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16117 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [10] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16118 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [11] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16119 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [12] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16120 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [13] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16121 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [14] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16122 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [15] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16123 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [16] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16124 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [17] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16125 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [18] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16126 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [19] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16127 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [20] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16128 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [21] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16129 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [22] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16130 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [23] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16131 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [24] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16132 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [25] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16133 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [26] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16134 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [27] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16135 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [28] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16136 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [29] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16137 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [30] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16138 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [31] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16140 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_flushCounter[6:0] [0] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16141 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_flushCounter[6:0] [1] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16142 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_flushCounter[6:0] [2] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16143 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_flushCounter[6:0] [3] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16144 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_flushCounter[6:0] [4] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16145 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_flushCounter[6:0] [5] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16150 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [5] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16151 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [6] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16152 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [7] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16153 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [8] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16154 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [9] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16155 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [10] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16156 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [11] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16157 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [12] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16158 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [13] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16159 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [14] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16160 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [15] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16161 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [16] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16162 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [17] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16163 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [18] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16164 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [19] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16165 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [20] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16166 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [21] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16167 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [22] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16168 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [23] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16169 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [24] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16170 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [25] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16171 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [26] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16172 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [27] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16173 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [28] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16174 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [29] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16175 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [30] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16176 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [31] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7988 to $_DFFE_PP_ for $0\serial_tx[0:0] -> \serial_tx.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7989 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [0] -> \ctrl_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7990 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [1] -> \ctrl_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7991 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [2] -> \ctrl_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7992 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [3] -> \ctrl_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7993 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [4] -> \ctrl_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7994 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [5] -> \ctrl_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7995 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [6] -> \ctrl_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7996 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [7] -> \ctrl_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7997 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [8] -> \ctrl_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7998 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [9] -> \ctrl_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7999 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [10] -> \ctrl_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8000 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [11] -> \ctrl_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8001 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [12] -> \ctrl_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8002 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [13] -> \ctrl_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8003 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [14] -> \ctrl_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8004 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [15] -> \ctrl_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8005 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [16] -> \ctrl_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8006 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [17] -> \ctrl_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8007 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [18] -> \ctrl_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8008 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [19] -> \ctrl_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8009 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [20] -> \ctrl_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8010 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [21] -> \ctrl_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8011 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [22] -> \ctrl_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8012 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [23] -> \ctrl_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8013 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [24] -> \ctrl_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8014 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [25] -> \ctrl_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8015 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [26] -> \ctrl_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8016 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [27] -> \ctrl_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8017 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [28] -> \ctrl_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8018 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [29] -> \ctrl_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8019 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [30] -> \ctrl_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8020 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [31] -> \ctrl_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8021 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [0] -> \ctrl_bus_errors [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8022 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [1] -> \ctrl_bus_errors [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8023 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [2] -> \ctrl_bus_errors [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8024 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [3] -> \ctrl_bus_errors [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8025 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [4] -> \ctrl_bus_errors [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8026 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [5] -> \ctrl_bus_errors [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8027 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [6] -> \ctrl_bus_errors [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8028 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [7] -> \ctrl_bus_errors [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8029 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [8] -> \ctrl_bus_errors [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8030 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [9] -> \ctrl_bus_errors [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8031 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [10] -> \ctrl_bus_errors [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8032 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [11] -> \ctrl_bus_errors [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8033 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [12] -> \ctrl_bus_errors [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8034 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [13] -> \ctrl_bus_errors [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8035 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [14] -> \ctrl_bus_errors [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8036 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [15] -> \ctrl_bus_errors [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8037 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [16] -> \ctrl_bus_errors [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8038 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [17] -> \ctrl_bus_errors [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8039 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [18] -> \ctrl_bus_errors [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8040 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [19] -> \ctrl_bus_errors [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8041 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [20] -> \ctrl_bus_errors [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8042 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [21] -> \ctrl_bus_errors [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8043 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [22] -> \ctrl_bus_errors [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8044 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [23] -> \ctrl_bus_errors [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8045 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [24] -> \ctrl_bus_errors [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8046 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [25] -> \ctrl_bus_errors [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8047 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [26] -> \ctrl_bus_errors [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8048 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [27] -> \ctrl_bus_errors [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8049 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [28] -> \ctrl_bus_errors [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8050 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [29] -> \ctrl_bus_errors [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8051 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [30] -> \ctrl_bus_errors [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8052 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [31] -> \ctrl_bus_errors [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8054 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [0] -> \uart_phy_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8055 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [1] -> \uart_phy_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8056 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [2] -> \uart_phy_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8057 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [3] -> \uart_phy_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8058 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [4] -> \uart_phy_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8059 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [5] -> \uart_phy_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8060 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [6] -> \uart_phy_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8061 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [7] -> \uart_phy_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8062 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [8] -> \uart_phy_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8063 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [9] -> \uart_phy_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8064 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [10] -> \uart_phy_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8065 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [11] -> \uart_phy_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8066 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [12] -> \uart_phy_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8067 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [13] -> \uart_phy_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8068 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [14] -> \uart_phy_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8069 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [15] -> \uart_phy_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8070 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [16] -> \uart_phy_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8071 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [17] -> \uart_phy_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8072 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [18] -> \uart_phy_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8073 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [19] -> \uart_phy_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8074 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [20] -> \uart_phy_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8075 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [21] -> \uart_phy_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8076 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [22] -> \uart_phy_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8077 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [23] -> \uart_phy_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8078 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [24] -> \uart_phy_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8079 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [25] -> \uart_phy_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8080 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [26] -> \uart_phy_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8081 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [27] -> \uart_phy_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8082 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [28] -> \uart_phy_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8083 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [29] -> \uart_phy_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8084 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [30] -> \uart_phy_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8085 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [31] -> \uart_phy_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8120 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [0] -> \uart_phy_tx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8121 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [1] -> \uart_phy_tx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8122 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [2] -> \uart_phy_tx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8123 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [3] -> \uart_phy_tx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8124 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [4] -> \uart_phy_tx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8125 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [5] -> \uart_phy_tx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8126 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [6] -> \uart_phy_tx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8127 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [7] -> \uart_phy_tx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8128 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [0] -> \uart_phy_tx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8129 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [1] -> \uart_phy_tx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8130 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [2] -> \uart_phy_tx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8131 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [3] -> \uart_phy_tx_bitcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8132 to $_DFFE_PP_ for $0\uart_phy_tx_busy[0:0] -> \uart_phy_tx_busy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8134 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [0] -> \uart_phy_source_payload_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8135 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [1] -> \uart_phy_source_payload_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8136 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [2] -> \uart_phy_source_payload_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8137 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [3] -> \uart_phy_source_payload_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8138 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [4] -> \uart_phy_source_payload_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8139 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [5] -> \uart_phy_source_payload_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8140 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [6] -> \uart_phy_source_payload_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8141 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [7] -> \uart_phy_source_payload_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8176 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [0] -> \uart_phy_rx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8177 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [1] -> \uart_phy_rx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8178 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [2] -> \uart_phy_rx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8179 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [3] -> \uart_phy_rx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8180 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [4] -> \uart_phy_rx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8181 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [5] -> \uart_phy_rx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8182 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [6] -> \uart_phy_rx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8183 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [7] -> \uart_phy_rx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8184 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [0] -> \uart_phy_rx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8185 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [1] -> \uart_phy_rx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8186 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [2] -> \uart_phy_rx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8187 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [3] -> \uart_phy_rx_bitcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8189 to $_DFFE_PP_ for $0\uart_tx_pending[0:0] -> \uart_tx_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8191 to $_DFFE_PP_ for $0\uart_rx_pending[0:0] -> \uart_rx_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8193 to $_DFFE_PP_ for $0\uart_eventmanager_storage[1:0] [0] -> \uart_eventmanager_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8194 to $_DFFE_PP_ for $0\uart_eventmanager_storage[1:0] [1] -> \uart_eventmanager_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8195 to $_DFFE_PP_ for $0\uart_tx_fifo_readable[0:0] -> \uart_tx_fifo_readable.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8196 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [0] -> \uart_tx_fifo_level0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8197 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [1] -> \uart_tx_fifo_level0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8198 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [2] -> \uart_tx_fifo_level0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8199 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [3] -> \uart_tx_fifo_level0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8200 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [4] -> \uart_tx_fifo_level0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8201 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [0] -> \uart_tx_fifo_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8202 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [1] -> \uart_tx_fifo_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8203 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [2] -> \uart_tx_fifo_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8204 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [3] -> \uart_tx_fifo_produce [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8205 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [0] -> \uart_tx_fifo_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8206 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [1] -> \uart_tx_fifo_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8207 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [2] -> \uart_tx_fifo_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8208 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [3] -> \uart_tx_fifo_consume [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8209 to $_DFFE_PP_ for $0\uart_rx_fifo_readable[0:0] -> \uart_rx_fifo_readable.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8210 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [0] -> \uart_rx_fifo_level0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8211 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [1] -> \uart_rx_fifo_level0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8212 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [2] -> \uart_rx_fifo_level0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8213 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [3] -> \uart_rx_fifo_level0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8214 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [4] -> \uart_rx_fifo_level0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8215 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [0] -> \uart_rx_fifo_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8216 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [1] -> \uart_rx_fifo_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8217 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [2] -> \uart_rx_fifo_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8218 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [3] -> \uart_rx_fifo_produce [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8219 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [0] -> \uart_rx_fifo_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8220 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [1] -> \uart_rx_fifo_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8221 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [2] -> \uart_rx_fifo_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8222 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [3] -> \uart_rx_fifo_consume [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8223 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [0] -> \timer0_load_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8224 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [1] -> \timer0_load_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8225 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [2] -> \timer0_load_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8226 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [3] -> \timer0_load_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8227 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [4] -> \timer0_load_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8228 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [5] -> \timer0_load_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8229 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [6] -> \timer0_load_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8230 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [7] -> \timer0_load_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8231 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [8] -> \timer0_load_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8232 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [9] -> \timer0_load_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8233 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [10] -> \timer0_load_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8234 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [11] -> \timer0_load_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8235 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [12] -> \timer0_load_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8236 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [13] -> \timer0_load_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8237 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [14] -> \timer0_load_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8238 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [15] -> \timer0_load_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8239 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [16] -> \timer0_load_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8240 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [17] -> \timer0_load_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8241 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [18] -> \timer0_load_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8242 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [19] -> \timer0_load_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8243 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [20] -> \timer0_load_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8244 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [21] -> \timer0_load_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8245 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [22] -> \timer0_load_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8246 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [23] -> \timer0_load_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8247 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [24] -> \timer0_load_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8248 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [25] -> \timer0_load_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8249 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [26] -> \timer0_load_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8250 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [27] -> \timer0_load_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8251 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [28] -> \timer0_load_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8252 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [29] -> \timer0_load_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8253 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [30] -> \timer0_load_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8254 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [31] -> \timer0_load_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8255 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [0] -> \timer0_reload_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8256 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [1] -> \timer0_reload_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8257 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [2] -> \timer0_reload_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8258 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [3] -> \timer0_reload_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8259 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [4] -> \timer0_reload_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8260 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [5] -> \timer0_reload_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8261 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [6] -> \timer0_reload_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8262 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [7] -> \timer0_reload_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8263 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [8] -> \timer0_reload_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8264 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [9] -> \timer0_reload_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8265 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [10] -> \timer0_reload_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8266 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [11] -> \timer0_reload_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8267 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [12] -> \timer0_reload_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8268 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [13] -> \timer0_reload_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8269 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [14] -> \timer0_reload_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8270 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [15] -> \timer0_reload_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8271 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [16] -> \timer0_reload_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8272 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [17] -> \timer0_reload_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8273 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [18] -> \timer0_reload_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8274 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [19] -> \timer0_reload_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8275 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [20] -> \timer0_reload_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8276 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [21] -> \timer0_reload_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8277 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [22] -> \timer0_reload_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8278 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [23] -> \timer0_reload_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8279 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [24] -> \timer0_reload_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8280 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [25] -> \timer0_reload_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8281 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [26] -> \timer0_reload_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8282 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [27] -> \timer0_reload_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8283 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [28] -> \timer0_reload_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8284 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [29] -> \timer0_reload_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8285 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [30] -> \timer0_reload_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8286 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [31] -> \timer0_reload_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8287 to $_DFFE_PP_ for $0\timer0_en_storage[0:0] -> \timer0_en_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8288 to $_DFFE_PP_ for $0\timer0_update_value_storage[0:0] -> \timer0_update_value_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8290 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [0] -> \timer0_value_status [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8291 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [1] -> \timer0_value_status [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8292 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [2] -> \timer0_value_status [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8293 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [3] -> \timer0_value_status [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8294 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [4] -> \timer0_value_status [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8295 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [5] -> \timer0_value_status [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8296 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [6] -> \timer0_value_status [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8297 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [7] -> \timer0_value_status [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8298 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [8] -> \timer0_value_status [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8299 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [9] -> \timer0_value_status [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8300 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [10] -> \timer0_value_status [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8301 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [11] -> \timer0_value_status [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8302 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [12] -> \timer0_value_status [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8303 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [13] -> \timer0_value_status [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8304 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [14] -> \timer0_value_status [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8305 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [15] -> \timer0_value_status [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8306 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [16] -> \timer0_value_status [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8307 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [17] -> \timer0_value_status [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8308 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [18] -> \timer0_value_status [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8309 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [19] -> \timer0_value_status [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8310 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [20] -> \timer0_value_status [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8311 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [21] -> \timer0_value_status [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8312 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [22] -> \timer0_value_status [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8313 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [23] -> \timer0_value_status [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8314 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [24] -> \timer0_value_status [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8315 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [25] -> \timer0_value_status [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8316 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [26] -> \timer0_value_status [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8317 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [27] -> \timer0_value_status [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8318 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [28] -> \timer0_value_status [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8319 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [29] -> \timer0_value_status [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8320 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [30] -> \timer0_value_status [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8321 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [31] -> \timer0_value_status [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8322 to $_DFFE_PP_ for $0\timer0_zero_pending[0:0] -> \timer0_zero_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8324 to $_DFFE_PP_ for $0\timer0_eventmanager_storage[0:0] -> \timer0_eventmanager_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8357 to $_DFFE_PP_ for $0\cas_leds_storage[0:0] -> \cas_leds_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8358 to $_DFFE_PP_ for $0\bus_ack[0:0] -> \bus_ack.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8359 to $_DFFE_PP_ for $0\bitbang_storage[3:0] [0] -> \bitbang_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8360 to $_DFFE_PP_ for $0\bitbang_storage[3:0] [1] -> \bitbang_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8361 to $_DFFE_PP_ for $0\bitbang_storage[3:0] [2] -> \bitbang_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8362 to $_DFFE_PP_ for $0\bitbang_storage[3:0] [3] -> \bitbang_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8363 to $_DFFE_PP_ for $0\bitbang_en_storage[0:0] -> \bitbang_en_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8364 to $_DFFE_PP_ for $0\cs_n[0:0] -> \cs_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8365 to $_DFFE_PP_ for $0\sr[31:0] [0] -> \sr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8366 to $_DFFE_PP_ for $0\sr[31:0] [1] -> \sr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8367 to $_DFFE_PP_ for $0\sr[31:0] [2] -> \sr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8368 to $_DFFE_PP_ for $0\sr[31:0] [3] -> \sr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8369 to $_DFFE_PP_ for $0\sr[31:0] [4] -> \sr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8370 to $_DFFE_PP_ for $0\sr[31:0] [5] -> \sr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8371 to $_DFFE_PP_ for $0\sr[31:0] [6] -> \sr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8372 to $_DFFE_PP_ for $0\sr[31:0] [7] -> \sr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8373 to $_DFFE_PP_ for $0\sr[31:0] [8] -> \sr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8374 to $_DFFE_PP_ for $0\sr[31:0] [9] -> \sr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8375 to $_DFFE_PP_ for $0\sr[31:0] [10] -> \sr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8376 to $_DFFE_PP_ for $0\sr[31:0] [11] -> \sr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8377 to $_DFFE_PP_ for $0\sr[31:0] [12] -> \sr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8378 to $_DFFE_PP_ for $0\sr[31:0] [13] -> \sr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8379 to $_DFFE_PP_ for $0\sr[31:0] [14] -> \sr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8380 to $_DFFE_PP_ for $0\sr[31:0] [15] -> \sr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8381 to $_DFFE_PP_ for $0\sr[31:0] [16] -> \sr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8382 to $_DFFE_PP_ for $0\sr[31:0] [17] -> \sr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8383 to $_DFFE_PP_ for $0\sr[31:0] [18] -> \sr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8384 to $_DFFE_PP_ for $0\sr[31:0] [19] -> \sr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8385 to $_DFFE_PP_ for $0\sr[31:0] [20] -> \sr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8386 to $_DFFE_PP_ for $0\sr[31:0] [21] -> \sr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8387 to $_DFFE_PP_ for $0\sr[31:0] [22] -> \sr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8388 to $_DFFE_PP_ for $0\sr[31:0] [23] -> \sr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8389 to $_DFFE_PP_ for $0\sr[31:0] [24] -> \sr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8390 to $_DFFE_PP_ for $0\sr[31:0] [25] -> \sr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8391 to $_DFFE_PP_ for $0\sr[31:0] [26] -> \sr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8392 to $_DFFE_PP_ for $0\sr[31:0] [27] -> \sr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8393 to $_DFFE_PP_ for $0\sr[31:0] [28] -> \sr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8394 to $_DFFE_PP_ for $0\sr[31:0] [29] -> \sr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8395 to $_DFFE_PP_ for $0\sr[31:0] [30] -> \sr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8396 to $_DFFE_PP_ for $0\sr[31:0] [31] -> \sr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8398 to $_DFFE_PP_ for $0\miso[0:0] -> \miso.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8399 to $_DFFE_PP_ for $0\counter[7:0] [0] -> \counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8400 to $_DFFE_PP_ for $0\counter[7:0] [1] -> \counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8401 to $_DFFE_PP_ for $0\counter[7:0] [2] -> \counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8402 to $_DFFE_PP_ for $0\counter[7:0] [3] -> \counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8403 to $_DFFE_PP_ for $0\counter[7:0] [4] -> \counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8404 to $_DFFE_PP_ for $0\counter[7:0] [5] -> \counter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8405 to $_DFFE_PP_ for $0\counter[7:0] [6] -> \counter [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8406 to $_DFFE_PP_ for $0\counter[7:0] [7] -> \counter [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8412 to $_DFFE_PP_ for $0\count[19:0] [0] -> \count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8413 to $_DFFE_PP_ for $0\count[19:0] [1] -> \count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8414 to $_DFFE_PP_ for $0\count[19:0] [2] -> \count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8415 to $_DFFE_PP_ for $0\count[19:0] [3] -> \count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8416 to $_DFFE_PP_ for $0\count[19:0] [4] -> \count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8417 to $_DFFE_PP_ for $0\count[19:0] [5] -> \count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8418 to $_DFFE_PP_ for $0\count[19:0] [6] -> \count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8419 to $_DFFE_PP_ for $0\count[19:0] [7] -> \count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8420 to $_DFFE_PP_ for $0\count[19:0] [8] -> \count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8421 to $_DFFE_PP_ for $0\count[19:0] [9] -> \count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8422 to $_DFFE_PP_ for $0\count[19:0] [10] -> \count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8423 to $_DFFE_PP_ for $0\count[19:0] [11] -> \count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8424 to $_DFFE_PP_ for $0\count[19:0] [12] -> \count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8425 to $_DFFE_PP_ for $0\count[19:0] [13] -> \count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8426 to $_DFFE_PP_ for $0\count[19:0] [14] -> \count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8427 to $_DFFE_PP_ for $0\count[19:0] [15] -> \count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8428 to $_DFFE_PP_ for $0\count[19:0] [16] -> \count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8429 to $_DFFE_PP_ for $0\count[19:0] [17] -> \count [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8430 to $_DFFE_PP_ for $0\count[19:0] [18] -> \count [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8431 to $_DFFE_PP_ for $0\count[19:0] [19] -> \count [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8472 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [0] -> \crg_reset_delay [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8473 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [1] -> \crg_reset_delay [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8474 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [2] -> \crg_reset_delay [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8475 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [3] -> \crg_reset_delay [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8476 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [4] -> \crg_reset_delay [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8477 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [5] -> \crg_reset_delay [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8478 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [6] -> \crg_reset_delay [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8479 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [7] -> \crg_reset_delay [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8480 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [8] -> \crg_reset_delay [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8481 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [9] -> \crg_reset_delay [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8482 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [10] -> \crg_reset_delay [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8483 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [11] -> \crg_reset_delay [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8583 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_202_[2:0] [0] -> \VexRiscv._zz_202_ [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8584 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_202_[2:0] [1] -> \VexRiscv._zz_202_ [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8585 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_202_[2:0] [2] -> \VexRiscv._zz_202_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8648 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [0] -> \VexRiscv._zz_200_ [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8649 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [1] -> \VexRiscv._zz_200_ [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8650 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [2] -> \VexRiscv._zz_200_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8651 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [3] -> \VexRiscv._zz_200_ [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8652 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [4] -> \VexRiscv._zz_200_ [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8653 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [5] -> \VexRiscv._zz_200_ [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8654 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [6] -> \VexRiscv._zz_200_ [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8655 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [7] -> \VexRiscv._zz_200_ [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8656 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [8] -> \VexRiscv._zz_200_ [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8657 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [9] -> \VexRiscv._zz_200_ [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8658 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [10] -> \VexRiscv._zz_200_ [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8659 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [11] -> \VexRiscv._zz_200_ [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8660 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [12] -> \VexRiscv._zz_200_ [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8661 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [13] -> \VexRiscv._zz_200_ [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8662 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [14] -> \VexRiscv._zz_200_ [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8663 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [15] -> \VexRiscv._zz_200_ [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8664 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [16] -> \VexRiscv._zz_200_ [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8665 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [17] -> \VexRiscv._zz_200_ [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8666 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [18] -> \VexRiscv._zz_200_ [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8667 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [19] -> \VexRiscv._zz_200_ [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8668 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [20] -> \VexRiscv._zz_200_ [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8669 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [21] -> \VexRiscv._zz_200_ [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8670 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [22] -> \VexRiscv._zz_200_ [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8671 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [23] -> \VexRiscv._zz_200_ [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8672 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [24] -> \VexRiscv._zz_200_ [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8673 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [25] -> \VexRiscv._zz_200_ [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8674 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [26] -> \VexRiscv._zz_200_ [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8675 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [27] -> \VexRiscv._zz_200_ [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8676 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [28] -> \VexRiscv._zz_200_ [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8677 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [29] -> \VexRiscv._zz_200_ [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8678 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [30] -> \VexRiscv._zz_200_ [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8679 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_200_[31:0] [31] -> \VexRiscv._zz_200_ [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8698 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mie_MSIE[0:0] -> \VexRiscv.CsrPlugin_mie_MSIE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8699 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mie_MTIE[0:0] -> \VexRiscv.CsrPlugin_mie_MTIE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8700 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mie_MEIE[0:0] -> \VexRiscv.CsrPlugin_mie_MEIE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8706 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_LightShifterPlugin_isActive[0:0] -> \VexRiscv.execute_LightShifterPlugin_isActive.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8708 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_injector_decodeRemoved[0:0] -> \VexRiscv.IBusCachedPlugin_injector_decodeRemoved.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8710 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0] -> \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8711 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0] -> \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8712 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0] -> \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8713 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0] -> \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8714 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_114_[0:0] -> \VexRiscv._zz_114_.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8715 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_112_[0:0] -> \VexRiscv._zz_112_.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8716 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_inc[0:0] -> \VexRiscv.IBusCachedPlugin_fetchPc_inc.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8718 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [2] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8719 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [3] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8720 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [4] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8721 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [5] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8722 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [6] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8723 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [7] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8724 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [8] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8725 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [9] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8726 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [10] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8727 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [11] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8728 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [12] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8729 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [13] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8730 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [14] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8731 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [15] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8732 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [16] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8733 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [17] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8734 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [18] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8735 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [19] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8736 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [20] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8737 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [21] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8738 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [22] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8739 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [23] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8740 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [24] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8741 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [25] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8742 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [26] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8743 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [27] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8744 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [28] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8745 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [29] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8746 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [30] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8747 to $_DFFE_PP_ for $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [31] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8749 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_arbitration_isValid[0:0] -> \VexRiscv.memory_arbitration_isValid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8750 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_arbitration_isValid[0:0] -> \VexRiscv.execute_arbitration_isValid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8751 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_size[1:0] [0] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_size [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8752 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_size[1:0] [1] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_size [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8753 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [0] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8754 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [1] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8755 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [2] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8756 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [3] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8757 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [4] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8758 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [5] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8759 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [6] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8760 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [7] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8761 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [8] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8762 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [9] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8763 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [10] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8764 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [11] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8765 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [12] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8766 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [13] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8767 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [14] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8768 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [15] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8769 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [16] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8770 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [17] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8771 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [18] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8772 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [19] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8773 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [20] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8774 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [21] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8775 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [22] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8776 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [23] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8777 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [24] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8778 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [25] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8779 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [26] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8780 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [27] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8781 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [28] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8782 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [29] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8783 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [30] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8784 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_data[31:0] [31] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8785 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [0] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8786 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [1] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8787 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [2] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8788 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [3] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8789 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [4] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8790 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [5] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8791 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [6] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8792 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [7] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8793 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [8] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8794 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [9] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8795 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [10] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8796 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [11] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8797 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [12] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8798 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [13] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8799 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [14] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8800 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [15] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8801 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [16] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8802 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [17] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8803 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [18] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8804 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [19] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8805 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [20] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8806 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [21] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8807 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [22] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8808 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [23] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8809 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [24] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8810 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [25] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8811 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [26] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8812 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [27] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8813 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [28] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8814 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [29] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8815 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_address[31:0] [30] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_address [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8817 to $_DFFE_PP_ for $techmap\VexRiscv.$0\dBus_cmd_halfPipe_regs_payload_wr[0:0] -> \VexRiscv.dBus_cmd_halfPipe_regs_payload_wr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8818 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_ALU_CTRL[1:0] [0] -> \VexRiscv.decode_to_execute_ALU_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8819 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_ALU_CTRL[1:0] [1] -> \VexRiscv.decode_to_execute_ALU_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8820 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_ALU_BITWISE_CTRL[1:0] [0] -> \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8821 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_ALU_BITWISE_CTRL[1:0] [1] -> \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8822 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SRC2_CTRL[1:0] [0] -> \VexRiscv.decode_to_execute_SRC2_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8823 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SRC2_CTRL[1:0] [1] -> \VexRiscv.decode_to_execute_SRC2_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8824 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_IS_RS2_SIGNED[0:0] -> \VexRiscv.decode_to_execute_IS_RS2_SIGNED.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8825 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0] -> \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8826 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_IS_RS1_SIGNED[0:0] -> \VexRiscv.decode_to_execute_IS_RS1_SIGNED.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8827 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_IS_DIV[0:0] -> \VexRiscv.execute_to_memory_IS_DIV.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8828 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_IS_DIV[0:0] -> \VexRiscv.decode_to_execute_IS_DIV.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8831 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MEMORY_ADDRESS_LOW[1:0] [0] -> \VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8832 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MEMORY_ADDRESS_LOW[1:0] [1] -> \VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8833 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_IS_MUL[0:0] -> \VexRiscv.execute_to_memory_IS_MUL.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8834 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_IS_MUL[0:0] -> \VexRiscv.decode_to_execute_IS_MUL.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8835 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [0] -> \VexRiscv.decode_to_execute_RS2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8836 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [1] -> \VexRiscv.decode_to_execute_RS2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8837 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [2] -> \VexRiscv.decode_to_execute_RS2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8838 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [3] -> \VexRiscv.decode_to_execute_RS2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8839 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [4] -> \VexRiscv.decode_to_execute_RS2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8840 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [5] -> \VexRiscv.decode_to_execute_RS2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8841 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [6] -> \VexRiscv.decode_to_execute_RS2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8842 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [7] -> \VexRiscv.decode_to_execute_RS2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8843 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [8] -> \VexRiscv.decode_to_execute_RS2 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8844 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [9] -> \VexRiscv.decode_to_execute_RS2 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8845 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [10] -> \VexRiscv.decode_to_execute_RS2 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8846 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [11] -> \VexRiscv.decode_to_execute_RS2 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8847 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [12] -> \VexRiscv.decode_to_execute_RS2 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8848 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [13] -> \VexRiscv.decode_to_execute_RS2 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8849 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [14] -> \VexRiscv.decode_to_execute_RS2 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8850 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [15] -> \VexRiscv.decode_to_execute_RS2 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8851 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [16] -> \VexRiscv.decode_to_execute_RS2 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8852 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [17] -> \VexRiscv.decode_to_execute_RS2 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8853 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [18] -> \VexRiscv.decode_to_execute_RS2 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8854 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [19] -> \VexRiscv.decode_to_execute_RS2 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8855 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [20] -> \VexRiscv.decode_to_execute_RS2 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8856 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [21] -> \VexRiscv.decode_to_execute_RS2 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8857 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [22] -> \VexRiscv.decode_to_execute_RS2 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8858 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [23] -> \VexRiscv.decode_to_execute_RS2 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8859 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [24] -> \VexRiscv.decode_to_execute_RS2 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8860 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [25] -> \VexRiscv.decode_to_execute_RS2 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8861 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [26] -> \VexRiscv.decode_to_execute_RS2 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8862 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [27] -> \VexRiscv.decode_to_execute_RS2 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8863 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [28] -> \VexRiscv.decode_to_execute_RS2 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8864 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [29] -> \VexRiscv.decode_to_execute_RS2 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8865 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [30] -> \VexRiscv.decode_to_execute_RS2 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8866 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [31] -> \VexRiscv.decode_to_execute_RS2 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8867 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [1] -> \VexRiscv.execute_to_memory_BRANCH_CALC [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8868 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [2] -> \VexRiscv.execute_to_memory_BRANCH_CALC [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8869 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [3] -> \VexRiscv.execute_to_memory_BRANCH_CALC [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8870 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [4] -> \VexRiscv.execute_to_memory_BRANCH_CALC [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8871 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [5] -> \VexRiscv.execute_to_memory_BRANCH_CALC [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8872 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [6] -> \VexRiscv.execute_to_memory_BRANCH_CALC [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8873 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [7] -> \VexRiscv.execute_to_memory_BRANCH_CALC [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8874 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [8] -> \VexRiscv.execute_to_memory_BRANCH_CALC [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8875 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [9] -> \VexRiscv.execute_to_memory_BRANCH_CALC [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8876 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [10] -> \VexRiscv.execute_to_memory_BRANCH_CALC [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8877 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [11] -> \VexRiscv.execute_to_memory_BRANCH_CALC [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8878 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [12] -> \VexRiscv.execute_to_memory_BRANCH_CALC [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8879 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [13] -> \VexRiscv.execute_to_memory_BRANCH_CALC [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8880 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [14] -> \VexRiscv.execute_to_memory_BRANCH_CALC [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8881 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [15] -> \VexRiscv.execute_to_memory_BRANCH_CALC [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8882 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [16] -> \VexRiscv.execute_to_memory_BRANCH_CALC [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8883 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [17] -> \VexRiscv.execute_to_memory_BRANCH_CALC [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8884 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [18] -> \VexRiscv.execute_to_memory_BRANCH_CALC [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8885 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [19] -> \VexRiscv.execute_to_memory_BRANCH_CALC [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8886 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [20] -> \VexRiscv.execute_to_memory_BRANCH_CALC [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8887 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [21] -> \VexRiscv.execute_to_memory_BRANCH_CALC [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8888 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [22] -> \VexRiscv.execute_to_memory_BRANCH_CALC [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8889 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [23] -> \VexRiscv.execute_to_memory_BRANCH_CALC [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8890 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [24] -> \VexRiscv.execute_to_memory_BRANCH_CALC [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8891 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [25] -> \VexRiscv.execute_to_memory_BRANCH_CALC [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8892 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [26] -> \VexRiscv.execute_to_memory_BRANCH_CALC [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8893 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [27] -> \VexRiscv.execute_to_memory_BRANCH_CALC [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8894 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [28] -> \VexRiscv.execute_to_memory_BRANCH_CALC [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8895 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [29] -> \VexRiscv.execute_to_memory_BRANCH_CALC [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8896 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [30] -> \VexRiscv.execute_to_memory_BRANCH_CALC [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8897 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [31] -> \VexRiscv.execute_to_memory_BRANCH_CALC [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8898 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SRC_USE_SUB_LESS[0:0] -> \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8900 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MEMORY_ENABLE[0:0] -> \VexRiscv.execute_to_memory_MEMORY_ENABLE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8901 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_MEMORY_ENABLE[0:0] -> \VexRiscv.decode_to_execute_MEMORY_ENABLE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8902 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_BRANCH_CTRL[1:0] [0] -> \VexRiscv.decode_to_execute_BRANCH_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8903 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_BRANCH_CTRL[1:0] [1] -> \VexRiscv.decode_to_execute_BRANCH_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8904 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SRC1_CTRL[1:0] [0] -> \VexRiscv.decode_to_execute_SRC1_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8905 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SRC1_CTRL[1:0] [1] -> \VexRiscv.decode_to_execute_SRC1_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8906 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0] -> \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8907 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0] -> \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8908 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SRC2_FORCE_ZERO[0:0] -> \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8909 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [0] -> \VexRiscv.decode_to_execute_RS1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8910 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [1] -> \VexRiscv.decode_to_execute_RS1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8911 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [2] -> \VexRiscv.decode_to_execute_RS1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8912 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [3] -> \VexRiscv.decode_to_execute_RS1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8913 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [4] -> \VexRiscv.decode_to_execute_RS1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8914 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [5] -> \VexRiscv.decode_to_execute_RS1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8915 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [6] -> \VexRiscv.decode_to_execute_RS1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8916 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [7] -> \VexRiscv.decode_to_execute_RS1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8917 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [8] -> \VexRiscv.decode_to_execute_RS1 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8918 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [9] -> \VexRiscv.decode_to_execute_RS1 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8919 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [10] -> \VexRiscv.decode_to_execute_RS1 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8920 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [11] -> \VexRiscv.decode_to_execute_RS1 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8921 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [12] -> \VexRiscv.decode_to_execute_RS1 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8922 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [13] -> \VexRiscv.decode_to_execute_RS1 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8923 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [14] -> \VexRiscv.decode_to_execute_RS1 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8924 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [15] -> \VexRiscv.decode_to_execute_RS1 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8925 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [16] -> \VexRiscv.decode_to_execute_RS1 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8926 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [17] -> \VexRiscv.decode_to_execute_RS1 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8927 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [18] -> \VexRiscv.decode_to_execute_RS1 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8928 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [19] -> \VexRiscv.decode_to_execute_RS1 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8929 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [20] -> \VexRiscv.decode_to_execute_RS1 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8930 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [21] -> \VexRiscv.decode_to_execute_RS1 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8931 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [22] -> \VexRiscv.decode_to_execute_RS1 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8932 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [23] -> \VexRiscv.decode_to_execute_RS1 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8933 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [24] -> \VexRiscv.decode_to_execute_RS1 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8934 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [25] -> \VexRiscv.decode_to_execute_RS1 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8935 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [26] -> \VexRiscv.decode_to_execute_RS1 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8936 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [27] -> \VexRiscv.decode_to_execute_RS1 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8937 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [28] -> \VexRiscv.decode_to_execute_RS1 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8938 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [29] -> \VexRiscv.decode_to_execute_RS1 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8939 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [30] -> \VexRiscv.decode_to_execute_RS1 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8940 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [31] -> \VexRiscv.decode_to_execute_RS1 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8941 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_CSR_WRITE_OPCODE[0:0] -> \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8942 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [0] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8943 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [1] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8944 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [2] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8945 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [3] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8946 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [4] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8947 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [5] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8948 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [6] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8949 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [7] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8950 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [8] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8951 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [9] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8952 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [10] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8953 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [11] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8954 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [12] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8955 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [13] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8956 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [14] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8957 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [15] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8958 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [16] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8959 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [17] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8960 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [18] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8961 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [19] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8962 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [20] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8963 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [21] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8964 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [22] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8965 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [23] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8966 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [24] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8967 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [25] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8968 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [26] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8969 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [27] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8970 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [28] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8971 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [29] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8972 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [30] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8973 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [31] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8974 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_DO[0:0] -> \VexRiscv.execute_to_memory_BRANCH_DO.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8975 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SRC_LESS_UNSIGNED[0:0] -> \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8977 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_VALID[0:0] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8978 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_REGFILE_WRITE_VALID[0:0] -> \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8980 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_ENV_CTRL[0:0] -> \VexRiscv.execute_to_memory_ENV_CTRL.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8981 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_ENV_CTRL[0:0] -> \VexRiscv.decode_to_execute_ENV_CTRL.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8982 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MEMORY_STORE[0:0] -> \VexRiscv.execute_to_memory_MEMORY_STORE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8983 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_MEMORY_STORE[0:0] -> \VexRiscv.decode_to_execute_MEMORY_STORE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8984 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0] -> \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8985 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [2] -> \VexRiscv.memory_to_writeBack_PC [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8986 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [3] -> \VexRiscv.memory_to_writeBack_PC [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8987 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [4] -> \VexRiscv.memory_to_writeBack_PC [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8988 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [5] -> \VexRiscv.memory_to_writeBack_PC [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8989 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [6] -> \VexRiscv.memory_to_writeBack_PC [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8990 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [7] -> \VexRiscv.memory_to_writeBack_PC [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8991 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [8] -> \VexRiscv.memory_to_writeBack_PC [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8992 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [9] -> \VexRiscv.memory_to_writeBack_PC [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8993 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [10] -> \VexRiscv.memory_to_writeBack_PC [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8994 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [11] -> \VexRiscv.memory_to_writeBack_PC [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8995 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [12] -> \VexRiscv.memory_to_writeBack_PC [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8996 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [13] -> \VexRiscv.memory_to_writeBack_PC [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8997 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [14] -> \VexRiscv.memory_to_writeBack_PC [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8998 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [15] -> \VexRiscv.memory_to_writeBack_PC [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8999 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [16] -> \VexRiscv.memory_to_writeBack_PC [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9000 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [17] -> \VexRiscv.memory_to_writeBack_PC [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9001 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [18] -> \VexRiscv.memory_to_writeBack_PC [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9002 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [19] -> \VexRiscv.memory_to_writeBack_PC [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9003 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [20] -> \VexRiscv.memory_to_writeBack_PC [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9004 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [21] -> \VexRiscv.memory_to_writeBack_PC [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9005 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [22] -> \VexRiscv.memory_to_writeBack_PC [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9006 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [23] -> \VexRiscv.memory_to_writeBack_PC [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9007 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [24] -> \VexRiscv.memory_to_writeBack_PC [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9008 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [25] -> \VexRiscv.memory_to_writeBack_PC [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9009 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [26] -> \VexRiscv.memory_to_writeBack_PC [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9010 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [27] -> \VexRiscv.memory_to_writeBack_PC [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9011 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [28] -> \VexRiscv.memory_to_writeBack_PC [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9012 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [29] -> \VexRiscv.memory_to_writeBack_PC [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9013 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [30] -> \VexRiscv.memory_to_writeBack_PC [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9014 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [31] -> \VexRiscv.memory_to_writeBack_PC [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9015 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [2] -> \VexRiscv.execute_to_memory_PC [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9016 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [3] -> \VexRiscv.execute_to_memory_PC [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9017 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [4] -> \VexRiscv.execute_to_memory_PC [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9018 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [5] -> \VexRiscv.execute_to_memory_PC [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9019 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [6] -> \VexRiscv.execute_to_memory_PC [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9020 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [7] -> \VexRiscv.execute_to_memory_PC [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9021 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [8] -> \VexRiscv.execute_to_memory_PC [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9022 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [9] -> \VexRiscv.execute_to_memory_PC [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9023 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [10] -> \VexRiscv.execute_to_memory_PC [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9024 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [11] -> \VexRiscv.execute_to_memory_PC [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9025 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [12] -> \VexRiscv.execute_to_memory_PC [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9026 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [13] -> \VexRiscv.execute_to_memory_PC [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9027 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [14] -> \VexRiscv.execute_to_memory_PC [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9028 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [15] -> \VexRiscv.execute_to_memory_PC [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9029 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [16] -> \VexRiscv.execute_to_memory_PC [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9030 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [17] -> \VexRiscv.execute_to_memory_PC [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9031 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [18] -> \VexRiscv.execute_to_memory_PC [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9032 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [19] -> \VexRiscv.execute_to_memory_PC [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9033 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [20] -> \VexRiscv.execute_to_memory_PC [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9034 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [21] -> \VexRiscv.execute_to_memory_PC [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9035 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [22] -> \VexRiscv.execute_to_memory_PC [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9036 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [23] -> \VexRiscv.execute_to_memory_PC [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9037 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [24] -> \VexRiscv.execute_to_memory_PC [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9038 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [25] -> \VexRiscv.execute_to_memory_PC [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9039 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [26] -> \VexRiscv.execute_to_memory_PC [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9040 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [27] -> \VexRiscv.execute_to_memory_PC [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9041 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [28] -> \VexRiscv.execute_to_memory_PC [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9042 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [29] -> \VexRiscv.execute_to_memory_PC [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9043 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [30] -> \VexRiscv.execute_to_memory_PC [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9044 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [31] -> \VexRiscv.execute_to_memory_PC [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9045 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [2] -> \VexRiscv.decode_to_execute_PC [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9046 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [3] -> \VexRiscv.decode_to_execute_PC [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9047 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [4] -> \VexRiscv.decode_to_execute_PC [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9048 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [5] -> \VexRiscv.decode_to_execute_PC [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9049 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [6] -> \VexRiscv.decode_to_execute_PC [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9050 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [7] -> \VexRiscv.decode_to_execute_PC [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9051 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [8] -> \VexRiscv.decode_to_execute_PC [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9052 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [9] -> \VexRiscv.decode_to_execute_PC [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9053 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [10] -> \VexRiscv.decode_to_execute_PC [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9054 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [11] -> \VexRiscv.decode_to_execute_PC [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9055 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [12] -> \VexRiscv.decode_to_execute_PC [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9056 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [13] -> \VexRiscv.decode_to_execute_PC [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9057 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [14] -> \VexRiscv.decode_to_execute_PC [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9058 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [15] -> \VexRiscv.decode_to_execute_PC [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9059 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [16] -> \VexRiscv.decode_to_execute_PC [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9060 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [17] -> \VexRiscv.decode_to_execute_PC [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9061 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [18] -> \VexRiscv.decode_to_execute_PC [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9062 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [19] -> \VexRiscv.decode_to_execute_PC [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9063 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [20] -> \VexRiscv.decode_to_execute_PC [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9064 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [21] -> \VexRiscv.decode_to_execute_PC [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9065 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [22] -> \VexRiscv.decode_to_execute_PC [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9066 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [23] -> \VexRiscv.decode_to_execute_PC [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9067 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [24] -> \VexRiscv.decode_to_execute_PC [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9068 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [25] -> \VexRiscv.decode_to_execute_PC [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9069 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [26] -> \VexRiscv.decode_to_execute_PC [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9070 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [27] -> \VexRiscv.decode_to_execute_PC [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9071 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [28] -> \VexRiscv.decode_to_execute_PC [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9072 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [29] -> \VexRiscv.decode_to_execute_PC [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9073 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [30] -> \VexRiscv.decode_to_execute_PC [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9074 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [31] -> \VexRiscv.decode_to_execute_PC [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9075 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_IS_CSR[0:0] -> \VexRiscv.decode_to_execute_IS_CSR.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9076 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SHIFT_CTRL[1:0] [0] -> \VexRiscv.decode_to_execute_SHIFT_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9077 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SHIFT_CTRL[1:0] [1] -> \VexRiscv.decode_to_execute_SHIFT_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9110 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_ALIGNEMENT_FAULT[0:0] -> \VexRiscv.execute_to_memory_ALIGNEMENT_FAULT.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9118 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [7] -> \VexRiscv.execute_to_memory_INSTRUCTION [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9119 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [8] -> \VexRiscv.execute_to_memory_INSTRUCTION [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9120 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [9] -> \VexRiscv.execute_to_memory_INSTRUCTION [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9121 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [10] -> \VexRiscv.execute_to_memory_INSTRUCTION [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9122 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [11] -> \VexRiscv.execute_to_memory_INSTRUCTION [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9123 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [12] -> \VexRiscv.execute_to_memory_INSTRUCTION [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9124 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [13] -> \VexRiscv.execute_to_memory_INSTRUCTION [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9125 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [14] -> \VexRiscv.execute_to_memory_INSTRUCTION [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9139 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [28] -> \VexRiscv.execute_to_memory_INSTRUCTION [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9140 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [29] -> \VexRiscv.execute_to_memory_INSTRUCTION [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9150 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [7] -> \VexRiscv.decode_to_execute_INSTRUCTION [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9151 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [8] -> \VexRiscv.decode_to_execute_INSTRUCTION [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9152 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [9] -> \VexRiscv.decode_to_execute_INSTRUCTION [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9153 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [10] -> \VexRiscv.decode_to_execute_INSTRUCTION [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9154 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [11] -> \VexRiscv.decode_to_execute_INSTRUCTION [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9155 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [12] -> \VexRiscv.decode_to_execute_INSTRUCTION [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9156 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [13] -> \VexRiscv.decode_to_execute_INSTRUCTION [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9157 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [14] -> \VexRiscv.decode_to_execute_INSTRUCTION [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9158 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [15] -> \VexRiscv.decode_to_execute_INSTRUCTION [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9159 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [16] -> \VexRiscv.decode_to_execute_INSTRUCTION [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9160 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [17] -> \VexRiscv.decode_to_execute_INSTRUCTION [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9161 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [18] -> \VexRiscv.decode_to_execute_INSTRUCTION [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9162 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [19] -> \VexRiscv.decode_to_execute_INSTRUCTION [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9163 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [20] -> \VexRiscv.decode_to_execute_INSTRUCTION [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9164 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [21] -> \VexRiscv.decode_to_execute_INSTRUCTION [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9165 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [22] -> \VexRiscv.decode_to_execute_INSTRUCTION [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9166 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [23] -> \VexRiscv.decode_to_execute_INSTRUCTION [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9167 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [24] -> \VexRiscv.decode_to_execute_INSTRUCTION [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9168 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [25] -> \VexRiscv.decode_to_execute_INSTRUCTION [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9169 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [26] -> \VexRiscv.decode_to_execute_INSTRUCTION [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9170 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [27] -> \VexRiscv.decode_to_execute_INSTRUCTION [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9171 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [28] -> \VexRiscv.decode_to_execute_INSTRUCTION [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9172 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [29] -> \VexRiscv.decode_to_execute_INSTRUCTION [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9173 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [30] -> \VexRiscv.decode_to_execute_INSTRUCTION [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9174 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [31] -> \VexRiscv.decode_to_execute_INSTRUCTION [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9177 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [0] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9178 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [1] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9179 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [2] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9180 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [3] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9181 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [4] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9182 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [5] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9183 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [6] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9184 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [7] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9185 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [8] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9186 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [9] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9187 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [10] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9188 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [11] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9189 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [12] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9190 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [13] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9191 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [14] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9192 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [15] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9193 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [16] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9194 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [17] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9195 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [18] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9196 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [19] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9197 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [20] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9198 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [21] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9199 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [22] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9200 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [23] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9201 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [24] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9202 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [25] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9203 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [26] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9204 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [27] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9205 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [28] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9206 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [29] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9207 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [30] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9208 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_result[31:0] [31] -> \VexRiscv.memory_MulDivIterativePlugin_div_result [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9209 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_done[0:0] -> \VexRiscv.memory_MulDivIterativePlugin_div_done.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9210 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_div_needRevert[0:0] -> \VexRiscv.memory_MulDivIterativePlugin_div_needRevert.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9243 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [32] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9244 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [33] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9245 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [34] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9246 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [35] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9247 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [36] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9248 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [37] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9249 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [38] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9250 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [39] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9251 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [40] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9252 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [41] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9253 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [42] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9254 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [43] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9255 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [44] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9256 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [45] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9257 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [46] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9258 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [47] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9259 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [48] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9260 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [49] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9261 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [50] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9262 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [51] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9263 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [52] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9264 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [53] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9265 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [54] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9266 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [55] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9267 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [56] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9268 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [57] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9269 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [58] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9270 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [59] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9271 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [60] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9272 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [61] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9273 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [62] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9274 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [63] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [63].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9275 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_accumulator[64:0] [64] -> \VexRiscv.memory_MulDivIterativePlugin_accumulator [64].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9276 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [0] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9277 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [1] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9278 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [2] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9279 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [3] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9280 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [4] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9281 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [5] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9282 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [6] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9283 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [7] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9284 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [8] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9285 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [9] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9286 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [10] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9287 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [11] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9288 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [12] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9289 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [13] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9290 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [14] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9291 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [15] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9292 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [16] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9293 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [17] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9294 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [18] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9295 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [19] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9296 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [20] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9297 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [21] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9298 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [22] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9299 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [23] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9300 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [24] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9301 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [25] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9302 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [26] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9303 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [27] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9304 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [28] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9305 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [29] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9306 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [30] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9307 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs2[31:0] [31] -> \VexRiscv.memory_MulDivIterativePlugin_rs2 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9308 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [0] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9309 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [1] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9310 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [2] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9311 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [3] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9312 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [4] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9313 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [5] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9314 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [6] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9315 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [7] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9316 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [8] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9317 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [9] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9318 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [10] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9319 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [11] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9320 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [12] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9321 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [13] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9322 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [14] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9323 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [15] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9324 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [16] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9325 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [17] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9326 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [18] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9327 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [19] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9328 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [20] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9329 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [21] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9330 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [22] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9331 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [23] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9332 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [24] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9333 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [25] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9334 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [26] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9335 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [27] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9336 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [28] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9337 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [29] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9338 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [30] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9339 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [31] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9340 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_MulDivIterativePlugin_rs1[32:0] [32] -> \VexRiscv.memory_MulDivIterativePlugin_rs1 [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9341 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_interrupt_targetPrivilege[1:0] [0] -> \VexRiscv.CsrPlugin_interrupt_targetPrivilege [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9342 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_interrupt_targetPrivilege[1:0] [1] -> \VexRiscv.CsrPlugin_interrupt_targetPrivilege [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9343 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_interrupt_code[3:0] [0] -> \VexRiscv.CsrPlugin_interrupt_code [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9344 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_interrupt_code[3:0] [1] -> \VexRiscv.CsrPlugin_interrupt_code [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9345 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_interrupt_code[3:0] [2] -> \VexRiscv.CsrPlugin_interrupt_code [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9346 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_interrupt_code[3:0] [3] -> \VexRiscv.CsrPlugin_interrupt_code [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9347 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [0] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9348 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [1] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9349 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [2] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9350 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [3] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9351 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [4] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9352 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [5] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9353 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [6] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9354 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [7] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9355 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [8] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9356 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [9] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9357 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [10] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9358 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [11] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9359 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [12] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9360 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [13] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9361 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [14] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9362 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [15] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9363 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [16] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9364 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [17] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9365 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [18] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9366 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [19] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9367 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [20] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9368 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [21] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9369 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [22] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9370 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [23] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9371 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [24] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9372 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [25] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9373 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [26] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9374 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [27] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9375 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [28] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9376 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [29] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9377 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [30] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9378 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [31] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9379 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0] [0] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9380 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0] [1] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9381 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0] [2] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9382 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0] [3] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9383 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [0] -> \VexRiscv.CsrPlugin_mtval [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9384 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [1] -> \VexRiscv.CsrPlugin_mtval [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9385 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [2] -> \VexRiscv.CsrPlugin_mtval [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9386 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [3] -> \VexRiscv.CsrPlugin_mtval [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9387 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [4] -> \VexRiscv.CsrPlugin_mtval [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9388 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [5] -> \VexRiscv.CsrPlugin_mtval [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9389 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [6] -> \VexRiscv.CsrPlugin_mtval [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9390 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [7] -> \VexRiscv.CsrPlugin_mtval [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9391 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [8] -> \VexRiscv.CsrPlugin_mtval [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9392 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [9] -> \VexRiscv.CsrPlugin_mtval [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9393 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [10] -> \VexRiscv.CsrPlugin_mtval [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9394 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [11] -> \VexRiscv.CsrPlugin_mtval [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9395 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [12] -> \VexRiscv.CsrPlugin_mtval [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9396 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [13] -> \VexRiscv.CsrPlugin_mtval [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9397 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [14] -> \VexRiscv.CsrPlugin_mtval [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9398 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [15] -> \VexRiscv.CsrPlugin_mtval [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9399 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [16] -> \VexRiscv.CsrPlugin_mtval [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9400 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [17] -> \VexRiscv.CsrPlugin_mtval [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9401 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [18] -> \VexRiscv.CsrPlugin_mtval [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9402 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [19] -> \VexRiscv.CsrPlugin_mtval [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9403 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [20] -> \VexRiscv.CsrPlugin_mtval [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9404 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [21] -> \VexRiscv.CsrPlugin_mtval [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9405 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [22] -> \VexRiscv.CsrPlugin_mtval [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9406 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [23] -> \VexRiscv.CsrPlugin_mtval [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9407 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [24] -> \VexRiscv.CsrPlugin_mtval [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9408 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [25] -> \VexRiscv.CsrPlugin_mtval [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9409 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [26] -> \VexRiscv.CsrPlugin_mtval [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9410 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [27] -> \VexRiscv.CsrPlugin_mtval [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9411 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [28] -> \VexRiscv.CsrPlugin_mtval [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9412 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [29] -> \VexRiscv.CsrPlugin_mtval [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9413 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [30] -> \VexRiscv.CsrPlugin_mtval [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9414 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [31] -> \VexRiscv.CsrPlugin_mtval [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9415 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mcause_exceptionCode[3:0] [0] -> \VexRiscv.CsrPlugin_mcause_exceptionCode [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9416 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mcause_exceptionCode[3:0] [1] -> \VexRiscv.CsrPlugin_mcause_exceptionCode [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9417 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mcause_exceptionCode[3:0] [2] -> \VexRiscv.CsrPlugin_mcause_exceptionCode [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9418 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mcause_exceptionCode[3:0] [3] -> \VexRiscv.CsrPlugin_mcause_exceptionCode [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9419 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mcause_interrupt[0:0] -> \VexRiscv.CsrPlugin_mcause_interrupt.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9454 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [0] -> \VexRiscv.CsrPlugin_mtvec_base [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9455 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [1] -> \VexRiscv.CsrPlugin_mtvec_base [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9456 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [2] -> \VexRiscv.CsrPlugin_mtvec_base [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9457 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [3] -> \VexRiscv.CsrPlugin_mtvec_base [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9458 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [4] -> \VexRiscv.CsrPlugin_mtvec_base [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9459 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [5] -> \VexRiscv.CsrPlugin_mtvec_base [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9460 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [6] -> \VexRiscv.CsrPlugin_mtvec_base [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9461 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [7] -> \VexRiscv.CsrPlugin_mtvec_base [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9462 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [8] -> \VexRiscv.CsrPlugin_mtvec_base [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9463 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [9] -> \VexRiscv.CsrPlugin_mtvec_base [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9464 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [10] -> \VexRiscv.CsrPlugin_mtvec_base [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9465 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [11] -> \VexRiscv.CsrPlugin_mtvec_base [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9466 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [12] -> \VexRiscv.CsrPlugin_mtvec_base [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9467 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [13] -> \VexRiscv.CsrPlugin_mtvec_base [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9468 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [14] -> \VexRiscv.CsrPlugin_mtvec_base [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9469 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [15] -> \VexRiscv.CsrPlugin_mtvec_base [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9470 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [16] -> \VexRiscv.CsrPlugin_mtvec_base [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9471 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [17] -> \VexRiscv.CsrPlugin_mtvec_base [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9472 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [18] -> \VexRiscv.CsrPlugin_mtvec_base [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9473 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [19] -> \VexRiscv.CsrPlugin_mtvec_base [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9474 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [20] -> \VexRiscv.CsrPlugin_mtvec_base [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9475 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [21] -> \VexRiscv.CsrPlugin_mtvec_base [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9476 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [22] -> \VexRiscv.CsrPlugin_mtvec_base [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9477 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [23] -> \VexRiscv.CsrPlugin_mtvec_base [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9478 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [24] -> \VexRiscv.CsrPlugin_mtvec_base [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9479 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [25] -> \VexRiscv.CsrPlugin_mtvec_base [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9480 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [26] -> \VexRiscv.CsrPlugin_mtvec_base [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9481 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [27] -> \VexRiscv.CsrPlugin_mtvec_base [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9482 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [28] -> \VexRiscv.CsrPlugin_mtvec_base [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9483 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [29] -> \VexRiscv.CsrPlugin_mtvec_base [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9484 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [0] -> \VexRiscv._zz_163_ [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9485 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [1] -> \VexRiscv._zz_163_ [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9486 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [2] -> \VexRiscv._zz_163_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9487 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [3] -> \VexRiscv._zz_163_ [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9488 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [4] -> \VexRiscv._zz_163_ [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9489 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [5] -> \VexRiscv._zz_163_ [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9490 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [6] -> \VexRiscv._zz_163_ [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9491 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [7] -> \VexRiscv._zz_163_ [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9492 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [8] -> \VexRiscv._zz_163_ [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9493 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [9] -> \VexRiscv._zz_163_ [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9494 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [10] -> \VexRiscv._zz_163_ [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9495 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [11] -> \VexRiscv._zz_163_ [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9496 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [12] -> \VexRiscv._zz_163_ [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9497 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [13] -> \VexRiscv._zz_163_ [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9498 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [14] -> \VexRiscv._zz_163_ [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9499 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [15] -> \VexRiscv._zz_163_ [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9500 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [16] -> \VexRiscv._zz_163_ [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9501 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [17] -> \VexRiscv._zz_163_ [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9502 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [18] -> \VexRiscv._zz_163_ [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9503 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [19] -> \VexRiscv._zz_163_ [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9504 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [20] -> \VexRiscv._zz_163_ [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9505 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [21] -> \VexRiscv._zz_163_ [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9506 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [22] -> \VexRiscv._zz_163_ [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9507 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [23] -> \VexRiscv._zz_163_ [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9508 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [24] -> \VexRiscv._zz_163_ [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9509 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [25] -> \VexRiscv._zz_163_ [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9510 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [26] -> \VexRiscv._zz_163_ [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9511 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [27] -> \VexRiscv._zz_163_ [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9512 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [28] -> \VexRiscv._zz_163_ [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9513 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [29] -> \VexRiscv._zz_163_ [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9514 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [30] -> \VexRiscv._zz_163_ [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9515 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_163_[31:0] [31] -> \VexRiscv._zz_163_ [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9516 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_162_[4:0] [0] -> \VexRiscv._zz_162_ [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9517 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_162_[4:0] [1] -> \VexRiscv._zz_162_ [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9518 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_162_[4:0] [2] -> \VexRiscv._zz_162_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9519 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_162_[4:0] [3] -> \VexRiscv._zz_162_ [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9520 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_162_[4:0] [4] -> \VexRiscv._zz_162_ [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9521 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_LightShifterPlugin_amplitudeReg[4:0] [0] -> \VexRiscv.execute_LightShifterPlugin_amplitudeReg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9522 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_LightShifterPlugin_amplitudeReg[4:0] [1] -> \VexRiscv.execute_LightShifterPlugin_amplitudeReg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9523 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_LightShifterPlugin_amplitudeReg[4:0] [2] -> \VexRiscv.execute_LightShifterPlugin_amplitudeReg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9524 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_LightShifterPlugin_amplitudeReg[4:0] [3] -> \VexRiscv.execute_LightShifterPlugin_amplitudeReg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9525 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_LightShifterPlugin_amplitudeReg[4:0] [4] -> \VexRiscv.execute_LightShifterPlugin_amplitudeReg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9526 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [2] -> \VexRiscv._zz_115_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9527 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [3] -> \VexRiscv._zz_115_ [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9528 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [4] -> \VexRiscv._zz_115_ [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9529 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [5] -> \VexRiscv._zz_115_ [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9530 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [6] -> \VexRiscv._zz_115_ [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9531 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [7] -> \VexRiscv._zz_115_ [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9532 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [8] -> \VexRiscv._zz_115_ [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9533 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [9] -> \VexRiscv._zz_115_ [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9534 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [10] -> \VexRiscv._zz_115_ [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9535 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [11] -> \VexRiscv._zz_115_ [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9536 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [12] -> \VexRiscv._zz_115_ [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9537 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [13] -> \VexRiscv._zz_115_ [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9538 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [14] -> \VexRiscv._zz_115_ [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9539 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [15] -> \VexRiscv._zz_115_ [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9540 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [16] -> \VexRiscv._zz_115_ [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9541 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [17] -> \VexRiscv._zz_115_ [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9542 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [18] -> \VexRiscv._zz_115_ [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9543 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [19] -> \VexRiscv._zz_115_ [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9544 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [20] -> \VexRiscv._zz_115_ [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9545 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [21] -> \VexRiscv._zz_115_ [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9546 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [22] -> \VexRiscv._zz_115_ [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9547 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [23] -> \VexRiscv._zz_115_ [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9548 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [24] -> \VexRiscv._zz_115_ [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9549 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [25] -> \VexRiscv._zz_115_ [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9550 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [26] -> \VexRiscv._zz_115_ [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9551 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [27] -> \VexRiscv._zz_115_ [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9552 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [28] -> \VexRiscv._zz_115_ [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9553 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [29] -> \VexRiscv._zz_115_ [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9554 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [30] -> \VexRiscv._zz_115_ [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9555 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [31] -> \VexRiscv._zz_115_ [31].

4.35. Executing TECHMAP pass (map to technology primitives).

4.35.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

4.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$4090.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4093.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4096.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4099.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4102.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4105.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4108.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4111.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4114.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4117.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4120.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4126.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4129.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4132.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4135.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4138.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4141.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4144.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4168.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4189.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4192.slice[0].carry ($lut).

4.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8316 (SB_DFFE): \timer0_value_status [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8778 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8779 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8780 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8781 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8782 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8783 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8784 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8310 (SB_DFFE): \timer0_value_status [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8392 (SB_DFFE): \sr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8472 (SB_DFFE): \crg_reset_delay [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8273 (SB_DFFE): \timer0_reload_storage [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8251 (SB_DFFE): \timer0_load_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8337 (SB_DFF): \timer0_value [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8336 (SB_DFF): \timer0_value [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8166 (SB_DFF): \uart_phy_phase_accumulator_rx [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8172 (SB_DFF): \uart_phy_phase_accumulator_rx [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8753 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8267 (SB_DFFE): \timer0_reload_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8207 (SB_DFFE): \uart_tx_fifo_consume [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8206 (SB_DFFE): \uart_tx_fifo_consume [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8347 (SB_DFF): \timer0_value [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8761 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8766 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8767 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8768 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7991 (SB_DFFE): \ctrl_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8371 (SB_DFFE): \sr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8351 (SB_DFF): \timer0_value [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8393 (SB_DFFE): \sr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7987 (SB_DFF): \clk = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7992 (SB_DFFE): \ctrl_storage [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7993 (SB_DFFE): \ctrl_storage [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7994 (SB_DFFE): \ctrl_storage [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7995 (SB_DFFE): \ctrl_storage [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7996 (SB_DFFE): \ctrl_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7997 (SB_DFFE): \ctrl_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7998 (SB_DFFE): \ctrl_storage [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7999 (SB_DFFE): \ctrl_storage [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8000 (SB_DFFE): \ctrl_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8001 (SB_DFFE): \ctrl_storage [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8002 (SB_DFFE): \ctrl_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8003 (SB_DFFE): \ctrl_storage [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8004 (SB_DFFE): \ctrl_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8005 (SB_DFFE): \ctrl_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8006 (SB_DFFE): \ctrl_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8007 (SB_DFFE): \ctrl_storage [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8008 (SB_DFFE): \ctrl_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8009 (SB_DFFE): \ctrl_storage [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8010 (SB_DFFE): \ctrl_storage [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8011 (SB_DFFE): \ctrl_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8012 (SB_DFFE): \ctrl_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8013 (SB_DFFE): \ctrl_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8014 (SB_DFFE): \ctrl_storage [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8015 (SB_DFFE): \ctrl_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8016 (SB_DFFE): \ctrl_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8017 (SB_DFFE): \ctrl_storage [28] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8018 (SB_DFFE): \ctrl_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8019 (SB_DFFE): \ctrl_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8020 (SB_DFFE): \ctrl_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8022 (SB_DFFE): \ctrl_bus_errors [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7989 (SB_DFFE): \ctrl_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8023 (SB_DFFE): \ctrl_bus_errors [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8024 (SB_DFFE): \ctrl_bus_errors [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8025 (SB_DFFE): \ctrl_bus_errors [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8026 (SB_DFFE): \ctrl_bus_errors [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8027 (SB_DFFE): \ctrl_bus_errors [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8028 (SB_DFFE): \ctrl_bus_errors [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8029 (SB_DFFE): \ctrl_bus_errors [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8030 (SB_DFFE): \ctrl_bus_errors [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8031 (SB_DFFE): \ctrl_bus_errors [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8032 (SB_DFFE): \ctrl_bus_errors [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8033 (SB_DFFE): \ctrl_bus_errors [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8034 (SB_DFFE): \ctrl_bus_errors [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8035 (SB_DFFE): \ctrl_bus_errors [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8036 (SB_DFFE): \ctrl_bus_errors [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8037 (SB_DFFE): \ctrl_bus_errors [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8038 (SB_DFFE): \ctrl_bus_errors [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8039 (SB_DFFE): \ctrl_bus_errors [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8040 (SB_DFFE): \ctrl_bus_errors [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8041 (SB_DFFE): \ctrl_bus_errors [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8042 (SB_DFFE): \ctrl_bus_errors [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8043 (SB_DFFE): \ctrl_bus_errors [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8044 (SB_DFFE): \ctrl_bus_errors [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8045 (SB_DFFE): \ctrl_bus_errors [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8046 (SB_DFFE): \ctrl_bus_errors [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8047 (SB_DFFE): \ctrl_bus_errors [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8048 (SB_DFFE): \ctrl_bus_errors [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8049 (SB_DFFE): \ctrl_bus_errors [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8050 (SB_DFFE): \ctrl_bus_errors [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8051 (SB_DFFE): \ctrl_bus_errors [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8052 (SB_DFFE): \ctrl_bus_errors [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8055 (SB_DFFE): \uart_phy_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8021 (SB_DFFE): \ctrl_bus_errors [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8053 (SB_DFF): \sram_bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8056 (SB_DFFE): \uart_phy_storage [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8057 (SB_DFFE): \uart_phy_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8058 (SB_DFFE): \uart_phy_storage [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8059 (SB_DFFE): \uart_phy_storage [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8060 (SB_DFFE): \uart_phy_storage [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8061 (SB_DFFE): \uart_phy_storage [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8062 (SB_DFFE): \uart_phy_storage [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8063 (SB_DFFE): \uart_phy_storage [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8064 (SB_DFFE): \uart_phy_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8065 (SB_DFFE): \uart_phy_storage [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8066 (SB_DFFE): \uart_phy_storage [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8067 (SB_DFFE): \uart_phy_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8068 (SB_DFFE): \uart_phy_storage [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8069 (SB_DFFE): \uart_phy_storage [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8070 (SB_DFFE): \uart_phy_storage [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8071 (SB_DFFE): \uart_phy_storage [17] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8072 (SB_DFFE): \uart_phy_storage [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8073 (SB_DFFE): \uart_phy_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8074 (SB_DFFE): \uart_phy_storage [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8075 (SB_DFFE): \uart_phy_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8076 (SB_DFFE): \uart_phy_storage [22] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8077 (SB_DFFE): \uart_phy_storage [23] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8078 (SB_DFFE): \uart_phy_storage [24] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8079 (SB_DFFE): \uart_phy_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8080 (SB_DFFE): \uart_phy_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8081 (SB_DFFE): \uart_phy_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8082 (SB_DFFE): \uart_phy_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8083 (SB_DFFE): \uart_phy_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8084 (SB_DFFE): \uart_phy_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8085 (SB_DFFE): \uart_phy_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8089 (SB_DFF): \uart_phy_phase_accumulator_tx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8054 (SB_DFFE): \uart_phy_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8086 (SB_DFF): \uart_phy_sink_ready = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8087 (SB_DFF): \uart_phy_uart_clk_txen = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8090 (SB_DFF): \uart_phy_phase_accumulator_tx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8091 (SB_DFF): \uart_phy_phase_accumulator_tx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8092 (SB_DFF): \uart_phy_phase_accumulator_tx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8093 (SB_DFF): \uart_phy_phase_accumulator_tx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8094 (SB_DFF): \uart_phy_phase_accumulator_tx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8095 (SB_DFF): \uart_phy_phase_accumulator_tx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8096 (SB_DFF): \uart_phy_phase_accumulator_tx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8097 (SB_DFF): \uart_phy_phase_accumulator_tx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8098 (SB_DFF): \uart_phy_phase_accumulator_tx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8099 (SB_DFF): \uart_phy_phase_accumulator_tx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8100 (SB_DFF): \uart_phy_phase_accumulator_tx [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8101 (SB_DFF): \uart_phy_phase_accumulator_tx [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8102 (SB_DFF): \uart_phy_phase_accumulator_tx [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8103 (SB_DFF): \uart_phy_phase_accumulator_tx [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8104 (SB_DFF): \uart_phy_phase_accumulator_tx [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8105 (SB_DFF): \uart_phy_phase_accumulator_tx [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8106 (SB_DFF): \uart_phy_phase_accumulator_tx [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8107 (SB_DFF): \uart_phy_phase_accumulator_tx [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8108 (SB_DFF): \uart_phy_phase_accumulator_tx [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8109 (SB_DFF): \uart_phy_phase_accumulator_tx [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8110 (SB_DFF): \uart_phy_phase_accumulator_tx [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8111 (SB_DFF): \uart_phy_phase_accumulator_tx [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8112 (SB_DFF): \uart_phy_phase_accumulator_tx [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8113 (SB_DFF): \uart_phy_phase_accumulator_tx [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8114 (SB_DFF): \uart_phy_phase_accumulator_tx [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8115 (SB_DFF): \uart_phy_phase_accumulator_tx [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8116 (SB_DFF): \uart_phy_phase_accumulator_tx [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8117 (SB_DFF): \uart_phy_phase_accumulator_tx [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8118 (SB_DFF): \uart_phy_phase_accumulator_tx [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8119 (SB_DFF): \uart_phy_phase_accumulator_tx [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8121 (SB_DFFE): \uart_phy_tx_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8088 (SB_DFF): \uart_phy_phase_accumulator_tx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8122 (SB_DFFE): \uart_phy_tx_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8123 (SB_DFFE): \uart_phy_tx_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8124 (SB_DFFE): \uart_phy_tx_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8125 (SB_DFFE): \uart_phy_tx_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8126 (SB_DFFE): \uart_phy_tx_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8127 (SB_DFFE): \uart_phy_tx_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8129 (SB_DFFE): \uart_phy_tx_bitcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8120 (SB_DFFE): \uart_phy_tx_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8130 (SB_DFFE): \uart_phy_tx_bitcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8131 (SB_DFFE): \uart_phy_tx_bitcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8135 (SB_DFFE): \uart_phy_source_payload_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8128 (SB_DFFE): \uart_phy_tx_bitcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8132 (SB_DFFE): \uart_phy_tx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8133 (SB_DFF): \uart_phy_source_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8136 (SB_DFFE): \uart_phy_source_payload_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8137 (SB_DFFE): \uart_phy_source_payload_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8138 (SB_DFFE): \uart_phy_source_payload_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8139 (SB_DFFE): \uart_phy_source_payload_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8140 (SB_DFFE): \uart_phy_source_payload_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8141 (SB_DFFE): \uart_phy_source_payload_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8144 (SB_DFF): \uart_phy_phase_accumulator_rx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8134 (SB_DFFE): \uart_phy_source_payload_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8142 (SB_DFF): \uart_phy_uart_clk_rxen = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8145 (SB_DFF): \uart_phy_phase_accumulator_rx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8146 (SB_DFF): \uart_phy_phase_accumulator_rx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8147 (SB_DFF): \uart_phy_phase_accumulator_rx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8148 (SB_DFF): \uart_phy_phase_accumulator_rx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8149 (SB_DFF): \uart_phy_phase_accumulator_rx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8150 (SB_DFF): \uart_phy_phase_accumulator_rx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8151 (SB_DFF): \uart_phy_phase_accumulator_rx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8152 (SB_DFF): \uart_phy_phase_accumulator_rx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8153 (SB_DFF): \uart_phy_phase_accumulator_rx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8385 (SB_DFFE): \sr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8386 (SB_DFFE): \sr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8156 (SB_DFF): \uart_phy_phase_accumulator_rx [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8388 (SB_DFFE): \sr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8158 (SB_DFF): \uart_phy_phase_accumulator_rx [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8293 (SB_DFFE): \timer0_value_status [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8349 (SB_DFF): \timer0_value [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8274 (SB_DFFE): \timer0_reload_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8161 (SB_DFF): \uart_phy_phase_accumulator_rx [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8384 (SB_DFFE): \sr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8154 (SB_DFF): \uart_phy_phase_accumulator_rx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8163 (SB_DFF): \uart_phy_phase_accumulator_rx [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8181 (SB_DFFE): \uart_phy_rx_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8174 (SB_DFF): \uart_phy_phase_accumulator_rx [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8167 (SB_DFF): \uart_phy_phase_accumulator_rx [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8168 (SB_DFF): \uart_phy_phase_accumulator_rx [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8170 (SB_DFF): \uart_phy_phase_accumulator_rx [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8171 (SB_DFF): \uart_phy_phase_accumulator_rx [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8173 (SB_DFF): \uart_phy_phase_accumulator_rx [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8143 (SB_DFF): \uart_phy_phase_accumulator_rx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8175 (SB_DFF): \uart_phy_rx_r = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8169 (SB_DFF): \uart_phy_phase_accumulator_rx [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8179 (SB_DFFE): \uart_phy_rx_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8177 (SB_DFFE): \uart_phy_rx_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8178 (SB_DFFE): \uart_phy_rx_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8180 (SB_DFFE): \uart_phy_rx_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8159 (SB_DFF): \uart_phy_phase_accumulator_rx [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8182 (SB_DFFE): \uart_phy_rx_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8176 (SB_DFFE): \uart_phy_rx_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8343 (SB_DFF): \timer0_value [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8187 (SB_DFFE): \uart_phy_rx_bitcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8185 (SB_DFFE): \uart_phy_rx_bitcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8184 (SB_DFFE): \uart_phy_rx_bitcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8188 (SB_DFF): \uart_phy_rx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8189 (SB_DFFE): \uart_tx_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8190 (SB_DFF): \uart_tx_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8191 (SB_DFFE): \uart_rx_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8192 (SB_DFF): \uart_rx_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8199 (SB_DFFE): \uart_tx_fifo_level0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8193 (SB_DFFE): \uart_eventmanager_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8195 (SB_DFFE): \uart_tx_fifo_readable = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8233 (SB_DFFE): \timer0_load_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8197 (SB_DFFE): \uart_tx_fifo_level0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8198 (SB_DFFE): \uart_tx_fifo_level0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8232 (SB_DFFE): \timer0_load_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8196 (SB_DFFE): \uart_tx_fifo_level0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8389 (SB_DFFE): \sr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8313 (SB_DFFE): \timer0_value_status [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8201 (SB_DFFE): \uart_tx_fifo_produce [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8203 (SB_DFFE): \uart_tx_fifo_produce [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8298 (SB_DFFE): \timer0_value_status [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8213 (SB_DFFE): \uart_rx_fifo_level0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8205 (SB_DFFE): \uart_tx_fifo_consume [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8209 (SB_DFFE): \uart_rx_fifo_readable = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8208 (SB_DFFE): \uart_tx_fifo_consume [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8204 (SB_DFFE): \uart_tx_fifo_produce [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8217 (SB_DFFE): \uart_rx_fifo_produce [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8211 (SB_DFFE): \uart_rx_fifo_level0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8210 (SB_DFFE): \uart_rx_fifo_level0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8314 (SB_DFFE): \timer0_value_status [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8220 (SB_DFFE): \uart_rx_fifo_consume [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8214 (SB_DFFE): \uart_rx_fifo_level0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8215 (SB_DFFE): \uart_rx_fifo_produce [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8224 (SB_DFFE): \timer0_load_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8218 (SB_DFFE): \uart_rx_fifo_produce [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8328 (SB_DFF): \timer0_value [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8219 (SB_DFFE): \uart_rx_fifo_consume [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8226 (SB_DFFE): \timer0_load_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8221 (SB_DFFE): \uart_rx_fifo_consume [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8231 (SB_DFFE): \timer0_load_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8225 (SB_DFFE): \timer0_load_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8264 (SB_DFFE): \timer0_reload_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8227 (SB_DFFE): \timer0_load_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8229 (SB_DFFE): \timer0_load_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8245 (SB_DFFE): \timer0_load_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8230 (SB_DFFE): \timer0_load_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8200 (SB_DFFE): \uart_tx_fifo_level0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8286 (SB_DFFE): \timer0_reload_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8234 (SB_DFFE): \timer0_load_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8338 (SB_DFF): \timer0_value [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8244 (SB_DFFE): \timer0_load_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8237 (SB_DFFE): \timer0_load_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8317 (SB_DFFE): \timer0_value_status [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8239 (SB_DFFE): \timer0_load_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8240 (SB_DFFE): \timer0_load_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8241 (SB_DFFE): \timer0_load_storage [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8242 (SB_DFFE): \timer0_load_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8243 (SB_DFFE): \timer0_load_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8247 (SB_DFFE): \timer0_load_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8250 (SB_DFFE): \timer0_load_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8249 (SB_DFFE): \timer0_load_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8261 (SB_DFFE): \timer0_reload_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8248 (SB_DFFE): \timer0_load_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8259 (SB_DFFE): \timer0_reload_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8246 (SB_DFFE): \timer0_load_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8252 (SB_DFFE): \timer0_load_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8253 (SB_DFFE): \timer0_load_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8223 (SB_DFFE): \timer0_load_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8327 (SB_DFF): \timer0_value [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8269 (SB_DFFE): \timer0_reload_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8257 (SB_DFFE): \timer0_reload_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8194 (SB_DFFE): \uart_eventmanager_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8260 (SB_DFFE): \timer0_reload_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8162 (SB_DFF): \uart_phy_phase_accumulator_rx [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8295 (SB_DFFE): \timer0_value_status [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8222 (SB_DFFE): \uart_rx_fifo_consume [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8256 (SB_DFFE): \timer0_reload_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8265 (SB_DFFE): \timer0_reload_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8183 (SB_DFFE): \uart_phy_rx_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8268 (SB_DFFE): \timer0_reload_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8277 (SB_DFFE): \timer0_reload_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8270 (SB_DFFE): \timer0_reload_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8271 (SB_DFFE): \timer0_reload_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8305 (SB_DFFE): \timer0_value_status [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8160 (SB_DFF): \uart_phy_phase_accumulator_rx [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8334 (SB_DFF): \timer0_value [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8275 (SB_DFFE): \timer0_reload_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8276 (SB_DFFE): \timer0_reload_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8345 (SB_DFF): \timer0_value [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8266 (SB_DFFE): \timer0_reload_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8279 (SB_DFFE): \timer0_reload_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8235 (SB_DFFE): \timer0_load_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8292 (SB_DFFE): \timer0_value_status [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8284 (SB_DFFE): \timer0_reload_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8285 (SB_DFFE): \timer0_reload_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8255 (SB_DFFE): \timer0_reload_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8287 (SB_DFFE): \timer0_en_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8288 (SB_DFFE): \timer0_update_value_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8289 (SB_DFF): \timer0_update_value_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8283 (SB_DFFE): \timer0_reload_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8291 (SB_DFFE): \timer0_value_status [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8282 (SB_DFFE): \timer0_reload_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8280 (SB_DFFE): \timer0_reload_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8281 (SB_DFFE): \timer0_reload_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8332 (SB_DFF): \timer0_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8296 (SB_DFFE): \timer0_value_status [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8318 (SB_DFFE): \timer0_value_status [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8300 (SB_DFFE): \timer0_value_status [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8301 (SB_DFFE): \timer0_value_status [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8294 (SB_DFFE): \timer0_value_status [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8299 (SB_DFFE): \timer0_value_status [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8303 (SB_DFFE): \timer0_value_status [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8304 (SB_DFFE): \timer0_value_status [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8238 (SB_DFFE): \timer0_load_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8306 (SB_DFFE): \timer0_value_status [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8263 (SB_DFFE): \timer0_reload_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8308 (SB_DFFE): \timer0_value_status [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8309 (SB_DFFE): \timer0_value_status [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8302 (SB_DFFE): \timer0_value_status [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8216 (SB_DFFE): \uart_rx_fifo_produce [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8312 (SB_DFFE): \timer0_value_status [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8320 (SB_DFFE): \timer0_value_status [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8315 (SB_DFFE): \timer0_value_status [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8202 (SB_DFFE): \uart_tx_fifo_produce [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8329 (SB_DFF): \timer0_value [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8339 (SB_DFF): \timer0_value [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8319 (SB_DFFE): \timer0_value_status [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8236 (SB_DFFE): \timer0_load_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8290 (SB_DFFE): \timer0_value_status [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8322 (SB_DFFE): \timer0_zero_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8323 (SB_DFF): \timer0_zero_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8324 (SB_DFFE): \timer0_eventmanager_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8321 (SB_DFFE): \timer0_value_status [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8258 (SB_DFFE): \timer0_reload_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8212 (SB_DFFE): \uart_rx_fifo_level0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8326 (SB_DFF): \timer0_value [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8307 (SB_DFFE): \timer0_value_status [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8330 (SB_DFF): \timer0_value [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8331 (SB_DFF): \timer0_value [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8278 (SB_DFFE): \timer0_reload_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8333 (SB_DFF): \timer0_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8297 (SB_DFFE): \timer0_value_status [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8335 (SB_DFF): \timer0_value [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8262 (SB_DFFE): \timer0_reload_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8340 (SB_DFF): \timer0_value [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8390 (SB_DFFE): \sr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8346 (SB_DFF): \timer0_value [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8342 (SB_DFF): \timer0_value [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8186 (SB_DFFE): \uart_phy_rx_bitcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8344 (SB_DFF): \timer0_value [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8341 (SB_DFF): \timer0_value [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8311 (SB_DFFE): \timer0_value_status [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8272 (SB_DFFE): \timer0_reload_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8348 (SB_DFF): \timer0_value [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8352 (SB_DFF): \timer0_value [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8353 (SB_DFF): \timer0_value [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8354 (SB_DFF): \timer0_value [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8355 (SB_DFF): \timer0_value [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8356 (SB_DFF): \timer0_value [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8360 (SB_DFFE): \bitbang_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8325 (SB_DFF): \timer0_value [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8357 (SB_DFFE): \cas_leds_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8358 (SB_DFFE): \bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8361 (SB_DFFE): \bitbang_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8362 (SB_DFFE): \bitbang_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8366 (SB_DFFE): \sr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8359 (SB_DFFE): \bitbang_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8363 (SB_DFFE): \bitbang_en_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8364 (SB_DFFE): \cs_n = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8367 (SB_DFFE): \sr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8368 (SB_DFFE): \sr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8370 (SB_DFFE): \sr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8350 (SB_DFF): \timer0_value [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8372 (SB_DFFE): \sr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8373 (SB_DFFE): \sr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8374 (SB_DFFE): \sr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8375 (SB_DFFE): \sr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8376 (SB_DFFE): \sr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8377 (SB_DFFE): \sr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8378 (SB_DFFE): \sr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8379 (SB_DFFE): \sr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8380 (SB_DFFE): \sr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8381 (SB_DFFE): \sr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8382 (SB_DFFE): \sr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8383 (SB_DFFE): \sr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8164 (SB_DFF): \uart_phy_phase_accumulator_rx [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8165 (SB_DFF): \uart_phy_phase_accumulator_rx [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8387 (SB_DFFE): \sr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8155 (SB_DFF): \uart_phy_phase_accumulator_rx [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8157 (SB_DFF): \uart_phy_phase_accumulator_rx [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8228 (SB_DFFE): \timer0_load_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8254 (SB_DFFE): \timer0_load_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8394 (SB_DFFE): \sr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8395 (SB_DFFE): \sr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8396 (SB_DFFE): \sr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8400 (SB_DFFE): \counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8365 (SB_DFFE): \sr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8397 (SB_DFF): \i = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8398 (SB_DFFE): \miso = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8401 (SB_DFFE): \counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8402 (SB_DFFE): \counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8403 (SB_DFFE): \counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8404 (SB_DFFE): \counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8405 (SB_DFFE): \counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8406 (SB_DFFE): \counter [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8410 (SB_DFF): \slave_sel_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8399 (SB_DFFE): \counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8407 (SB_DFF): \state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8408 (SB_DFF): \grant = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8413 (SB_DFFE): \count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8409 (SB_DFF): \slave_sel_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8415 (SB_DFFE): \count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8417 (SB_DFFE): \count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8419 (SB_DFFE): \count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8421 (SB_DFFE): \count [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8423 (SB_DFFE): \count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8425 (SB_DFFE): \count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8427 (SB_DFFE): \count [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8429 (SB_DFFE): \count [17] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8431 (SB_DFFE): \count [19] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8412 (SB_DFFE): \count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8432 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8435 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8437 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8439 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8443 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8433 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8441 (SB_DFF): \csrbankarray_sel_r = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8445 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8442 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8448 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8450 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8452 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8455 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8446 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8457 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8459 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8461 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8454 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8464 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8466 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8468 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8473 (SB_DFFE): \crg_reset_delay [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8462 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8470 (SB_DFF): \regs0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8471 (SB_DFF): \regs1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8475 (SB_DFFE): \crg_reset_delay [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8477 (SB_DFFE): \crg_reset_delay [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8479 (SB_DFFE): \crg_reset_delay [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8481 (SB_DFFE): \crg_reset_delay [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8482 (SB_DFFE): \crg_reset_delay [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8483 (SB_DFFE): \crg_reset_delay [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8770 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8771 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8772 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8773 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8774 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8775 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8776 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8391 (SB_DFFE): \sr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8754 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8755 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8756 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8757 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8758 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8759 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8760 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8762 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8763 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8764 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8765 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8769 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7990 (SB_DFFE): \ctrl_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8777 (SB_DFFE): \VexRiscv.dBus_cmd_halfPipe_regs_payload_data [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8411 (SB_DFF): \slave_sel_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8414 (SB_DFFE): \count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8416 (SB_DFFE): \count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8418 (SB_DFFE): \count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8420 (SB_DFFE): \count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8422 (SB_DFFE): \count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8424 (SB_DFFE): \count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8426 (SB_DFFE): \count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8428 (SB_DFFE): \count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8430 (SB_DFFE): \count [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8434 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8436 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8438 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8440 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8444 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8447 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8449 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8451 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8453 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8456 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8458 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8460 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8463 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8465 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8467 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8469 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8474 (SB_DFFE): \crg_reset_delay [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8476 (SB_DFFE): \crg_reset_delay [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8478 (SB_DFFE): \crg_reset_delay [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8480 (SB_DFFE): \crg_reset_delay [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8369 (SB_DFFE): \sr [4] = 0

4.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$7366 (A=\timer0_value [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8316 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7360 (A=\timer0_value [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8310 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6345 (A=$procmux$1670_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8392 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6568 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8273 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6538 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8251 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6764 (A=$procmux$1746_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8337 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6763 (A=$procmux$1746_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8336 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11824 (A=\sram_we [2], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$10474) into $auto$simplemap.cc:420:simplemap_dff$16064 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6405 (A=$procmux$1675_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8166 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16204 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:292$52_Y [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$16069 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16203 (A=$auto$simplemap.cc:309:simplemap_lut$38724, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$16068 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16200 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$3697_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$16071 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16197 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$3704_Y, B=1'1, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$16072 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16192 (A=\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$16074 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16205 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:292$52_Y [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$16070 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16245 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$3684_Y [6], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$16146 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16240 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:305$54_Y [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$16141 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16241 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:305$54_Y [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$16142 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16242 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:305$54_Y [3], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$16143 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16243 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:305$54_Y [4], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$16144 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16244 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:305$54_Y [5], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$16145 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6411 (A=$procmux$1675_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8172 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11099 (A=\sram_we [3], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$8570) into $auto$simplemap.cc:420:simplemap_dff$11081 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6554 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8267 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7453 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1162$1298_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8207 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7452 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1162$1298_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8206 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6774 (A=$procmux$1746_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8347 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11792 (A=$techmap\VexRiscv.$procmux$2529_Y, B=1'1, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8580 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8541 (A=\sram_we [1], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$8570) into $auto$simplemap.cc:420:simplemap_dff$8578 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7402 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7991 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7953 (A=$procmux$2265_Y [1], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$6306 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6686 (A=\sr [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8371 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8512 (A=\sram_we [1], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$11150) into $auto$simplemap.cc:420:simplemap_dff$8521 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7952 (A=$procmux$2265_Y [0], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$6305 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6778 (A=$procmux$1746_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8351 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6346 (A=$procmux$1670_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8393 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7967 (A=\sram_we [0], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$8556) into $auto$simplemap.cc:420:simplemap_dff$7977 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10631 (A=\sram_we [0], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$10474) into $auto$simplemap.cc:420:simplemap_dff$7986 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7830 (A=$procmux$2198_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7987 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7827 (A=$procmux$2191_Y, B=1'1, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7988 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6802 (A=\sram_we [1], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$5965) into $auto$simplemap.cc:420:simplemap_dff$5844 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7407 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7996 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6632 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7997 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6635 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8000 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6637 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8002 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6639 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8004 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6648 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8005 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6649 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8006 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6651 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8008 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6654 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8011 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6655 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8012 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6486 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8013 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6488 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8015 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6489 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8016 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6491 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8018 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6492 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8019 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6493 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8020 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7744 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8022 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7400 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7745 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7746 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8024 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7747 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8025 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7748 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8026 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7749 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8027 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7750 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8028 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7751 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8029 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7752 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8030 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7753 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8031 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7754 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8032 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7755 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7756 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7757 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7758 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7759 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8037 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7760 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8038 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7761 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7762 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8040 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7763 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8041 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7764 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8042 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7765 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8043 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7766 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8044 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7767 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8045 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7768 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8046 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7769 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8047 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7770 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8048 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7771 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8049 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7772 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8050 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7773 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8051 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7774 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1070$1270_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8052 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6617 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8055 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7743 (A=$auto$simplemap.cc:309:simplemap_lut$38344, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8021 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7179 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1074$1273_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8053 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6619 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8057 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6504 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8064 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6507 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8067 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6521 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8073 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6523 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8075 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6795 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8079 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6796 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8080 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6797 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8081 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6798 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8082 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6799 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8083 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6800 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8084 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6801 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8085 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6447 (A=$procmux$1680_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8089 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6616 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8054 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7178 (A=$procmux$1893_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8086 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6785 (A=$procmux$1751_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8087 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6448 (A=$procmux$1680_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8090 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6449 (A=$procmux$1680_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8091 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6450 (A=$procmux$1680_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8092 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6451 (A=$procmux$1680_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8093 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6452 (A=$procmux$1680_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8094 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6453 (A=$procmux$1680_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8095 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6454 (A=$procmux$1680_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8096 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6455 (A=$procmux$1680_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8097 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6456 (A=$procmux$1680_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8098 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6457 (A=$procmux$1680_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8099 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6458 (A=$procmux$1680_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8100 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6459 (A=$procmux$1680_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8101 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6460 (A=$procmux$1680_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8102 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6461 (A=$procmux$1680_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8103 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6462 (A=$procmux$1680_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8104 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6463 (A=$procmux$1680_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8105 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6464 (A=$procmux$1680_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8106 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6465 (A=$procmux$1680_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8107 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6466 (A=$procmux$1680_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8108 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6467 (A=$procmux$1680_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8109 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6468 (A=$procmux$1680_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8110 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6469 (A=$procmux$1680_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8111 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6470 (A=$procmux$1680_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8112 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6471 (A=$procmux$1680_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8113 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6472 (A=$procmux$1680_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8114 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6473 (A=$procmux$1680_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8115 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6474 (A=$procmux$1680_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8116 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6475 (A=$procmux$1680_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8117 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6476 (A=$procmux$1680_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8118 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6477 (A=$procmux$1680_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8119 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7656 (A=$procmux$2161_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8121 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6446 (A=$procmux$1680_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8088 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7657 (A=$procmux$2161_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8122 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7658 (A=$procmux$2161_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7659 (A=$procmux$2161_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8124 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7660 (A=$procmux$2161_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8125 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7661 (A=$procmux$2161_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8126 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7662 (A=$procmux$2161_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8127 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7620 (A=$procmux$2148_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8129 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7655 (A=$procmux$2161_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8120 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7621 (A=$procmux$2148_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8130 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7622 (A=$procmux$2148_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8131 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7599 (A=\uart_phy_rx_reg [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8135 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7619 (A=$procmux$2148_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8128 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7610 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1078$1277_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8132 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7174 (A=$procmux$1880_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8133 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7600 (A=\uart_phy_rx_reg [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8136 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7601 (A=\uart_phy_rx_reg [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8137 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7602 (A=\uart_phy_rx_reg [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8138 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7603 (A=\uart_phy_rx_reg [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8139 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7604 (A=\uart_phy_rx_reg [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8140 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7605 (A=\uart_phy_rx_reg [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8141 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6383 (A=$procmux$1675_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8144 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7598 (A=\uart_phy_rx_reg [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8134 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6575 (A=$procmux$1709_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8142 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6384 (A=$procmux$1675_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8145 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6385 (A=$procmux$1675_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8146 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6386 (A=$procmux$1675_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8147 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6387 (A=$procmux$1675_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8148 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6388 (A=$procmux$1675_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8149 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6389 (A=$procmux$1675_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8150 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6390 (A=$procmux$1675_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8151 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6391 (A=$procmux$1675_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8152 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6392 (A=$procmux$1675_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8153 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7819 (A=$procmux$2178_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8385 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7820 (A=$procmux$2178_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8386 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6395 (A=$procmux$1675_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8156 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7822 (A=$procmux$2178_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8388 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6397 (A=$procmux$1675_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8158 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7343 (A=\timer0_value [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8293 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6776 (A=$procmux$1746_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8349 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6569 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8274 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6400 (A=$procmux$1675_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8161 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7818 (A=$procmux$2178_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8384 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6393 (A=$procmux$1675_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8154 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6402 (A=$procmux$1675_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8163 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7555 (A=\uart_phy_rx_reg [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8181 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10985 (A=\sram_we [3], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$8556) into $auto$simplemap.cc:420:simplemap_dff$16321 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6413 (A=$procmux$1675_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8174 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6406 (A=$procmux$1675_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8167 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6407 (A=$procmux$1675_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8168 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6409 (A=$procmux$1675_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8170 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6410 (A=$procmux$1675_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8171 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16239 (A=$auto$simplemap.cc:309:simplemap_lut$38667, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$16140 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6412 (A=$procmux$1675_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8173 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6382 (A=$procmux$1675_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8143 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7169 (A=\regs1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8175 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6408 (A=$procmux$1675_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8169 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7553 (A=\uart_phy_rx_reg [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8179 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7551 (A=\uart_phy_rx_reg [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8177 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7552 (A=\uart_phy_rx_reg [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8178 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7554 (A=\uart_phy_rx_reg [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8180 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6398 (A=$procmux$1675_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8159 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7556 (A=\uart_phy_rx_reg [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8182 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7550 (A=\uart_phy_rx_reg [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8176 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6770 (A=$procmux$1746_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8343 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7517 (A=$procmux$2100_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7515 (A=$procmux$2100_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8185 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7514 (A=$procmux$2100_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7501 (A=$procmux$2091_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8188 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7495 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1141$1291_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7168 (A=\csrbankarray_csrbank4_txfull_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8190 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7492 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1148$1293_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7167 (A=\csrbankarray_csrbank4_rxempty_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8192 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7481 (A=$procmux$2043_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8199 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7488 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7485 (A=\uart_tx_fifo_syncfifo_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8195 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6586 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8233 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7479 (A=$procmux$2043_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8197 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7480 (A=$procmux$2043_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6585 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8232 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7478 (A=$procmux$2043_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8196 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6342 (A=$procmux$1670_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8389 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7363 (A=\timer0_value [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7459 (A=$auto$simplemap.cc:309:simplemap_lut$38439, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8201 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7461 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1159$1297_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8203 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7348 (A=\timer0_value [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8298 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7442 (A=$procmux$2011_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8213 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7451 (A=$auto$simplemap.cc:309:simplemap_lut$38458, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8205 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7446 (A=\uart_rx_fifo_syncfifo_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8209 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7454 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1162$1298_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7462 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1159$1297_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8204 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7422 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1181$1308_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8217 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7440 (A=$procmux$2011_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8211 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7439 (A=$procmux$2011_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8210 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7364 (A=\timer0_value [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8314 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7413 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1184$1309_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8220 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7443 (A=$procmux$2011_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8214 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7420 (A=$auto$simplemap.cc:309:simplemap_lut$38496, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8215 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7385 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8224 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7423 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1181$1308_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8218 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6755 (A=$procmux$1746_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8328 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7412 (A=$auto$simplemap.cc:309:simplemap_lut$38515, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8219 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7387 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8226 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7414 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1184$1309_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8221 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6584 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8231 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7386 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8225 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6551 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8264 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7388 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8227 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7390 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8229 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6606 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8245 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7391 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8230 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7482 (A=$procmux$2043_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8200 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6671 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8286 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6587 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8234 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6765 (A=$procmux$1746_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8338 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6605 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8244 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6590 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8237 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7367 (A=\timer0_value [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8317 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6600 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8239 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6601 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8240 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6602 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8241 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6603 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8242 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6604 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8243 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6534 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8247 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6537 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8250 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6536 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8249 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7677 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8261 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13623 (A=\sram_we [3], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$11150) into $auto$simplemap.cc:420:simplemap_dff$11526 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6535 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8248 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7675 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8259 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6607 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8246 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6539 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8252 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6540 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8253 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7384 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8223 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6754 (A=$procmux$1746_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8327 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6556 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8269 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7673 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8257 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9995 (A=\sram_we [2], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$11150) into $auto$simplemap.cc:420:simplemap_dff$11317 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7489 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7676 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8260 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6401 (A=$procmux$1675_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8162 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7345 (A=\timer0_value [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8295 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7415 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1184$1309_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8222 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7672 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8256 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6552 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8265 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7557 (A=\regs1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6555 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8268 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6572 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8277 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6557 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8270 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6566 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8271 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7355 (A=\timer0_value [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8305 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6399 (A=$procmux$1675_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8160 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6761 (A=$procmux$1746_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8334 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6570 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8275 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6571 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8276 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6772 (A=$procmux$1746_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8345 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6553 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8266 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6664 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8279 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6588 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8235 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7342 (A=\timer0_value [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8292 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6669 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8284 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6670 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8285 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7671 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8255 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7375 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8287 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7373 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8288 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6903 (A=\csrbankarray_csrbank3_update_value0_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8289 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6668 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8283 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7341 (A=\timer0_value [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8291 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6667 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8282 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6665 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8280 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6666 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8281 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6759 (A=$procmux$1746_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8332 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7346 (A=\timer0_value [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8296 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7368 (A=\timer0_value [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8318 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7350 (A=\timer0_value [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8300 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7351 (A=\timer0_value [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8301 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7344 (A=\timer0_value [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8294 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7349 (A=\timer0_value [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8299 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10943 (A=\sram_we [3], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$5965) into $auto$simplemap.cc:420:simplemap_dff$10927 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7353 (A=\timer0_value [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8303 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7354 (A=\timer0_value [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8304 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6591 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8238 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7356 (A=\timer0_value [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8306 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6550 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8263 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7358 (A=\timer0_value [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7359 (A=\timer0_value [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7352 (A=\timer0_value [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8302 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7421 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1181$1308_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8216 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7362 (A=\timer0_value [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8312 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7370 (A=\timer0_value [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8320 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7365 (A=\timer0_value [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8315 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7460 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1159$1297_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8202 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6756 (A=$procmux$1746_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8329 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6766 (A=$procmux$1746_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8339 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7369 (A=\timer0_value [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8319 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6589 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8236 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7340 (A=\timer0_value [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8290 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7307 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:1225$1319_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8322 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7166 (A=\timer0_eventmanager_status_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8323 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7304 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8324 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7371 (A=\timer0_value [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8321 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7674 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8258 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7441 (A=$procmux$2011_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6753 (A=$procmux$1746_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8326 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7357 (A=\timer0_value [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6757 (A=$procmux$1746_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8330 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6758 (A=$procmux$1746_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8331 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6573 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8278 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6760 (A=$procmux$1746_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8333 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7347 (A=\timer0_value [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8297 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5072 (A=\sram_we [0], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$11150) into $auto$simplemap.cc:420:simplemap_dff$16036 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6762 (A=$procmux$1746_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8335 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7678 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8262 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6767 (A=$procmux$1746_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8340 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6343 (A=$procmux$1670_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8390 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6773 (A=$procmux$1746_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8346 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6769 (A=$procmux$1746_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8342 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7516 (A=$procmux$2100_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6771 (A=$procmux$1746_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8344 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6768 (A=$procmux$1746_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8341 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7361 (A=\timer0_value [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8311 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6567 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8272 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6775 (A=$procmux$1746_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8348 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8542 (A=\sram_we [1], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$8556) into $auto$simplemap.cc:420:simplemap_dff$7828 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6779 (A=$procmux$1746_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8352 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6780 (A=$procmux$1746_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8353 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6781 (A=$procmux$1746_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8354 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6782 (A=$procmux$1746_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8355 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6783 (A=$procmux$1746_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8356 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7295 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6752 (A=$procmux$1746_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8325 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7302 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7300 (A=$auto$simplemap.cc:256:simplemap_eqne$6244, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7296 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7297 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6681 (A=\sr [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8366 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7294 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7289 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6682 (A=\sr [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8367 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6683 (A=\sr [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8368 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7142 (A=\sram_we [0], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$8570) into $auto$simplemap.cc:420:simplemap_dff$7021 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6685 (A=\sr [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8370 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6777 (A=$procmux$1746_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8350 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6687 (A=\sr [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8372 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7807 (A=$procmux$2178_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8373 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7808 (A=$procmux$2178_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8374 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7809 (A=$procmux$2178_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8375 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7810 (A=$procmux$2178_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8376 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7811 (A=$procmux$2178_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8377 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7812 (A=$procmux$2178_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8378 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7813 (A=$procmux$2178_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8379 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7814 (A=$procmux$2178_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8380 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7815 (A=$procmux$2178_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8381 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7816 (A=$procmux$2178_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8382 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7817 (A=$procmux$2178_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8383 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6403 (A=$procmux$1675_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8164 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6404 (A=$procmux$1675_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8165 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7821 (A=$procmux$2178_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8387 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6394 (A=$procmux$1675_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8155 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6396 (A=$procmux$1675_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8157 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7389 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8228 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6541 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8254 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6347 (A=$procmux$1670_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8394 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6348 (A=$procmux$1670_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8395 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6349 (A=$procmux$1670_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8396 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7274 (A=$procmux$1927_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8400 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6680 (A=\miso, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8365 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7284 (A=$procmux$1936_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8397 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7282 (A=\spiflash_miso, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8398 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7275 (A=$procmux$1927_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8401 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7276 (A=$procmux$1927_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8402 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7277 (A=$procmux$1927_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8403 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7278 (A=$procmux$1927_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8404 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7279 (A=$procmux$1927_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8405 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7280 (A=$procmux$1927_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8406 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7163 (A=\slave_sel [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8410 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7273 (A=$procmux$1927_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8399 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7165 (A=\next_state, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8407 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7248 (A=$procmux$1912.Y_B, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8408 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7221 (A=$procmux$1904_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8413 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7162 (A=\slave_sel [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8409 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7223 (A=$procmux$1904_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8415 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7225 (A=$procmux$1904_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8417 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7227 (A=$procmux$1904_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8419 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7231 (A=$procmux$1904_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8423 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7233 (A=$procmux$1904_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8425 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7235 (A=$procmux$1904_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8427 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7220 (A=$procmux$1904_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8412 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7161 (A=$auto$wreduce.cc:460:run$4048 [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8432 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7153 (A=$procmux$1841_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8435 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7155 (A=$procmux$1841_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8437 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7157 (A=$procmux$1841_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8439 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7052 (A=$auto$wreduce.cc:460:run$4046 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8443 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7151 (A=$procmux$1841_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8433 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7055 (A=\csrbankarray_sel, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8441 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7054 (A=$auto$wreduce.cc:460:run$4046 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8445 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7051 (A=$auto$wreduce.cc:460:run$4046 [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8442 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7032 (A=$procmux$1811_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8448 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7034 (A=$procmux$1811_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8450 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7036 (A=$procmux$1811_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8452 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6896 (A=$procmux$1779_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8455 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7030 (A=$procmux$1811_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8446 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6898 (A=$procmux$1779_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8457 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6900 (A=$procmux$1779_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8459 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6902 (A=$procmux$1779_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8461 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6895 (A=$procmux$1779_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8454 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6826 (A=$procmux$1766_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8464 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6828 (A=$procmux$1766_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8466 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6830 (A=$procmux$1766_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8468 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6824 (A=$procmux$1766_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8462 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8484 (A=\sram_we [2], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$8556) into $auto$simplemap.cc:420:simplemap_dff$8493 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8494 (A=\sram_we [2], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$5965) into $auto$simplemap.cc:420:simplemap_dff$8503 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7954 (A=$procmux$2265_Y [2], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$6307 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8522 (A=\sram_we [1], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$10474) into $auto$simplemap.cc:420:simplemap_dff$8532 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11790 (A=$techmap\VexRiscv.$procmux$2535_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8581 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11789 (A=$techmap\VexRiscv.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4505$766_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8582 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11755 (A=$auto$simplemap.cc:309:simplemap_lut$38686, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11725 (A=\VexRiscv._zz_35_ [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8588 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11727 (A=\VexRiscv._zz_35_ [4], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8590 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11728 (A=\VexRiscv._zz_35_ [5], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8591 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11730 (A=\VexRiscv._zz_35_ [7], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8593 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11731 (A=\VexRiscv._zz_35_ [8], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8594 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11732 (A=\VexRiscv._zz_35_ [9], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8595 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11733 (A=\VexRiscv._zz_35_ [10], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8596 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11734 (A=\VexRiscv._zz_35_ [11], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8597 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11735 (A=\VexRiscv._zz_35_ [12], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8598 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11737 (A=\VexRiscv._zz_35_ [14], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8600 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11738 (A=\VexRiscv._zz_35_ [15], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8601 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11739 (A=\VexRiscv._zz_35_ [16], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8602 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11740 (A=\VexRiscv._zz_35_ [17], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8603 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11742 (A=\VexRiscv._zz_35_ [19], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8605 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11743 (A=\VexRiscv._zz_35_ [20], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8606 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11744 (A=\VexRiscv._zz_35_ [21], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8607 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11745 (A=\VexRiscv._zz_35_ [22], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8608 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11750 (A=\VexRiscv._zz_35_ [27], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8613 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11751 (A=\VexRiscv._zz_35_ [28], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8614 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11752 (A=\VexRiscv._zz_35_ [29], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8615 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11753 (A=\VexRiscv._zz_35_ [30], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8616 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11754 (A=\VexRiscv._zz_35_ [31], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8617 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11701 (A=\VexRiscv.execute_to_memory_INSTRUCTION [8], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8626 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11702 (A=\VexRiscv.execute_to_memory_INSTRUCTION [9], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8627 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11703 (A=\VexRiscv.execute_to_memory_INSTRUCTION [10], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8628 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11704 (A=\VexRiscv.execute_to_memory_INSTRUCTION [11], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8629 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11705 (A=\VexRiscv.execute_to_memory_INSTRUCTION [12], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8630 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11706 (A=\VexRiscv.execute_to_memory_INSTRUCTION [13], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8631 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11707 (A=\VexRiscv.execute_to_memory_INSTRUCTION [14], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8632 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11721 (A=\VexRiscv.execute_to_memory_INSTRUCTION [28], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8646 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11722 (A=\VexRiscv.execute_to_memory_INSTRUCTION [29], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8647 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11565 (A=\VexRiscv.execute_CsrPlugin_writeData [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8649 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11723 (A=\VexRiscv._zz_35_ [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8586 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11566 (A=\VexRiscv.execute_CsrPlugin_writeData [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8650 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11567 (A=\VexRiscv._zz_335_, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8651 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11568 (A=\VexRiscv.execute_CsrPlugin_writeData [4], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8652 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11569 (A=\VexRiscv.execute_CsrPlugin_writeData [5], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8653 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11570 (A=\VexRiscv.execute_CsrPlugin_writeData [6], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8654 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11571 (A=\VexRiscv._zz_334_, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8655 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11572 (A=\VexRiscv.execute_CsrPlugin_writeData [8], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8656 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11573 (A=\VexRiscv.execute_CsrPlugin_writeData [9], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8657 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11574 (A=\VexRiscv.execute_CsrPlugin_writeData [10], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8658 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11575 (A=\VexRiscv._zz_337_, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8659 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11576 (A=\VexRiscv.execute_CsrPlugin_writeData [12], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8660 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11577 (A=\VexRiscv.execute_CsrPlugin_writeData [13], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8661 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11578 (A=\VexRiscv.execute_CsrPlugin_writeData [14], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8662 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11579 (A=\VexRiscv.execute_CsrPlugin_writeData [15], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8663 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11580 (A=\VexRiscv.execute_CsrPlugin_writeData [16], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8664 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11581 (A=\VexRiscv.execute_CsrPlugin_writeData [17], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8665 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11582 (A=\VexRiscv.execute_CsrPlugin_writeData [18], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8666 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11583 (A=\VexRiscv.execute_CsrPlugin_writeData [19], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8667 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11584 (A=\VexRiscv.execute_CsrPlugin_writeData [20], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8668 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11585 (A=\VexRiscv.execute_CsrPlugin_writeData [21], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8669 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11586 (A=\VexRiscv.execute_CsrPlugin_writeData [22], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8670 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11587 (A=\VexRiscv.execute_CsrPlugin_writeData [23], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8671 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11588 (A=\VexRiscv.execute_CsrPlugin_writeData [24], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8672 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11589 (A=\VexRiscv.execute_CsrPlugin_writeData [25], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8673 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11590 (A=\VexRiscv.execute_CsrPlugin_writeData [26], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8674 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11591 (A=\VexRiscv.execute_CsrPlugin_writeData [27], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8675 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11592 (A=\VexRiscv.execute_CsrPlugin_writeData [28], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8676 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11593 (A=\VexRiscv.execute_CsrPlugin_writeData [29], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8677 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11594 (A=\VexRiscv.execute_CsrPlugin_writeData [30], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8678 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11595 (A=\VexRiscv.execute_CsrPlugin_writeData [31], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8679 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11784 (A=\VexRiscv.memory_MulDivIterativePlugin_div_counter_valueNext [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8681 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11564 (A=\VexRiscv.execute_CsrPlugin_writeData [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8648 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11785 (A=\VexRiscv.memory_MulDivIterativePlugin_div_counter_valueNext [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8682 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11786 (A=\VexRiscv.memory_MulDivIterativePlugin_div_counter_valueNext [3], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8683 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11787 (A=\VexRiscv.memory_MulDivIterativePlugin_div_counter_valueNext [4], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8684 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11788 (A=\VexRiscv.memory_MulDivIterativePlugin_div_counter_valueNext [5], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8685 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11778 (A=\VexRiscv.memory_MulDivIterativePlugin_mul_counter_valueNext [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8687 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11783 (A=\VexRiscv.memory_MulDivIterativePlugin_div_counter_valueNext [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8680 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11779 (A=\VexRiscv.memory_MulDivIterativePlugin_mul_counter_valueNext [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8688 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11780 (A=\VexRiscv.memory_MulDivIterativePlugin_mul_counter_valueNext [3], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8689 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11781 (A=\VexRiscv.memory_MulDivIterativePlugin_mul_counter_valueNext [4], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8690 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11782 (A=\VexRiscv.memory_MulDivIterativePlugin_mul_counter_valueNext [5], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8691 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11465 (A=$techmap\VexRiscv.$procmux$2657_Y [1], B=1'1, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8702 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11777 (A=\VexRiscv.memory_MulDivIterativePlugin_mul_counter_valueNext [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8686 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11776 (A=\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8692 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11773 (A=$techmap\VexRiscv.$procmux$2561_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8693 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11772 (A=$techmap\VexRiscv.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4399$746_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8694 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11770 (A=$techmap\VexRiscv.$procmux$2573_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8695 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11768 (A=$techmap\VexRiscv.$procmux$2579_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8696 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11766 (A=$techmap\VexRiscv.$procmux$2585_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8697 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11528 (A=\VexRiscv._zz_335_, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8698 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11524 (A=\VexRiscv._zz_334_, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8699 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11521 (A=\VexRiscv._zz_337_, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8700 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11359 (A=\VexRiscv.IBusCachedPlugin_cache._zz_8_ [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8719 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11464 (A=$techmap\VexRiscv.$procmux$2657_Y [0], B=1'1, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8701 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11457 (A=$techmap\VexRiscv.$procmux$2673_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8703 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11450 (A=$techmap\VexRiscv.$procmux$2689_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8704 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11765 (A=\VexRiscv._zz_160_, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8705 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11445 (A=$techmap\VexRiscv.$procmux$2700_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8706 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11442 (A=$techmap\VexRiscv.$procmux$2712_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8708 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11440 (A=$techmap\VexRiscv.$procmux$2721_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8709 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11437 (A=$techmap\VexRiscv.$procmux$2730_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8710 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11434 (A=$techmap\VexRiscv.$procmux$2739_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8711 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11431 (A=$techmap\VexRiscv.$procmux$2748_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8712 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11428 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8713 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11425 (A=$techmap\VexRiscv.$procmux$2762_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8714 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11422 (A=$techmap\VexRiscv.$procmux$2769_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8715 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11418 (A=$techmap\VexRiscv.$procmux$2778_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8716 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11360 (A=\VexRiscv.IBusCachedPlugin_cache._zz_8_ [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8720 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11361 (A=\VexRiscv.IBusCachedPlugin_cache._zz_5_ [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8721 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11362 (A=\VexRiscv.IBusCachedPlugin_cache._zz_5_ [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8722 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11363 (A=\VexRiscv.IBusCachedPlugin_cache._zz_5_ [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8723 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11364 (A=\VexRiscv.IBusCachedPlugin_cache._zz_5_ [3], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8724 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11365 (A=\VexRiscv.IBusCachedPlugin_cache._zz_5_ [4], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8725 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11366 (A=\VexRiscv.IBusCachedPlugin_cache._zz_5_ [5], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8726 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11367 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [11], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8727 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11368 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [12], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8728 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11369 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [13], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8729 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11370 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [14], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8730 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11371 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [15], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8731 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11372 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [16], B=1'1, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8732 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11373 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [17], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8733 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11374 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [18], B=1'1, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8734 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11375 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [19], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8735 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11376 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [20], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8736 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11377 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [21], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8737 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11378 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [22], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8738 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11379 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [23], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8739 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11380 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [24], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8740 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11381 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [25], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8741 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11382 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [26], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8742 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11383 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [27], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8743 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11384 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [28], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11385 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [29], B=1'1, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11386 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [30], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11387 (A=\VexRiscv.IBusCachedPlugin_fetchPc_pc [31], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6344 (A=$procmux$1670_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8391 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11358 (A=\VexRiscv.IBusCachedPlugin_cache._zz_8_ [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8718 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11355 (A=$techmap\VexRiscv.$procmux$2790_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8748 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11352 (A=$techmap\VexRiscv.$procmux$2797_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11349 (A=$techmap\VexRiscv.$procmux$2804_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8750 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7401 (A=\VexRiscv.dBus_cmd_halfPipe_regs_payload_data [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7990 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5060 (A=\sram_we [2], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$8570) into $auto$simplemap.cc:420:simplemap_dff$6317 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11137 (A=\sram_we [3], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$10474) into $auto$simplemap.cc:420:simplemap_dff$11118 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16066 (A=\sram_we [0], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$5965) into $auto$simplemap.cc:420:simplemap_dff$5061 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7164 (A=\slave_sel [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8411 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7222 (A=$procmux$1904_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8414 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7224 (A=$procmux$1904_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8416 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7228 (A=$procmux$1904_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8420 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7230 (A=$procmux$1904_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7232 (A=$procmux$1904_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7152 (A=$procmux$1841_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8434 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7154 (A=$procmux$1841_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8436 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7156 (A=$procmux$1841_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8438 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7158 (A=$procmux$1841_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8440 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7053 (A=$auto$wreduce.cc:460:run$4046 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8444 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7031 (A=$procmux$1811_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8447 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7033 (A=$procmux$1811_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8449 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7035 (A=$procmux$1811_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8451 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7037 (A=$procmux$1811_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8453 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6897 (A=$procmux$1779_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8456 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6899 (A=$procmux$1779_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8458 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6901 (A=$procmux$1779_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8460 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6825 (A=$procmux$1766_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8463 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6827 (A=$procmux$1766_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8465 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6829 (A=$procmux$1766_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8467 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6831 (A=$procmux$1766_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8469 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11756 (A=$techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4502$765_Y [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8584 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11757 (A=$techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4502$765_Y [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11724 (A=\VexRiscv._zz_35_ [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8587 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11726 (A=\VexRiscv._zz_35_ [3], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8589 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11729 (A=\VexRiscv._zz_35_ [6], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8592 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11736 (A=\VexRiscv._zz_35_ [13], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8599 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11741 (A=\VexRiscv._zz_35_ [18], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8604 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11746 (A=\VexRiscv._zz_35_ [23], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8609 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11747 (A=\VexRiscv._zz_35_ [24], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8610 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11748 (A=\VexRiscv._zz_35_ [25], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8611 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11749 (A=\VexRiscv._zz_35_ [26], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8612 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11700 (A=\VexRiscv.execute_to_memory_INSTRUCTION [7], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$8625 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10420 (A=1'0, B=\VexRiscv._zz_64_, S=$auto$simplemap.cc:168:logic_reduce$14683) into $auto$simplemap.cc:420:simplemap_dff$8978 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10593 (A=$techmap\VexRiscv.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:3010$408_Y, B=1'0, S=\VexRiscv._zz_122_) into $auto$simplemap.cc:420:simplemap_dff$8984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7898 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [1], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9079 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7899 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [2], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9080 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7900 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [3], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9081 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7901 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [4], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9082 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7902 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [5], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9083 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7903 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [6], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9084 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7904 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [7], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9085 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7905 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [8], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9086 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7906 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [9], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9087 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7907 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [10], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9088 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7908 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [11], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9089 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7909 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [12], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9090 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7910 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [13], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9091 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7911 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [14], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9092 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7912 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [15], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9093 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7913 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [16], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9094 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7914 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [17], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9095 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7915 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [18], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9096 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7916 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [19], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9097 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7917 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [20], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9098 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7918 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [21], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9099 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7919 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [22], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9100 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7920 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [23], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9101 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7921 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [24], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9102 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7922 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [25], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9103 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7923 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [26], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9104 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7924 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [27], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9105 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7925 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [28], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9106 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7926 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [29], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9107 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7927 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [30], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9108 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7928 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [31], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9109 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7897 (A=1'1, B=$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/tinyfpga_bx_base_vexriscv.lite/gateware/top.v:761$961_Y [0], S=$auto$simplemap.cc:168:logic_reduce$5423) into $auto$simplemap.cc:420:simplemap_dff$9078 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13153 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [1], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9212 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13154 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [2], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9213 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13155 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [3], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9214 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13156 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [4], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9215 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13157 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [5], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9216 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13158 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [6], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9217 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13159 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [7], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9218 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13160 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [8], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9219 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13161 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [9], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9220 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13162 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [10], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9221 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13163 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [11], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9222 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13164 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [12], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9223 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13165 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [13], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9224 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13166 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [14], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9225 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13167 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [15], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9226 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13168 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [16], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9227 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13169 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [17], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9228 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13170 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [18], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9229 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13171 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [19], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9230 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13172 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [20], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9231 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13173 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [21], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9232 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13174 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [22], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9233 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13175 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [23], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9234 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13176 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [24], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9235 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13177 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [25], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9236 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13178 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [26], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9237 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13179 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [27], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9238 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13180 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [28], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9239 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13181 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [29], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9240 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13182 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [30], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9241 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13183 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [31], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9242 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13053 (A=1'0, B=\VexRiscv._zz_313_ [1], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9243 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13054 (A=1'0, B=\VexRiscv._zz_313_ [2], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9244 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13055 (A=1'0, B=\VexRiscv._zz_313_ [3], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9245 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13056 (A=1'0, B=\VexRiscv._zz_313_ [4], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9246 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13057 (A=1'0, B=\VexRiscv._zz_313_ [5], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9247 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13058 (A=1'0, B=\VexRiscv._zz_313_ [6], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9248 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13059 (A=1'0, B=\VexRiscv._zz_313_ [7], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9249 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13060 (A=1'0, B=\VexRiscv._zz_313_ [8], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9250 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13061 (A=1'0, B=\VexRiscv._zz_313_ [9], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9251 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13062 (A=1'0, B=\VexRiscv._zz_313_ [10], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9252 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13063 (A=1'0, B=\VexRiscv._zz_313_ [11], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9253 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13064 (A=1'0, B=\VexRiscv._zz_313_ [12], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9254 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13065 (A=1'0, B=\VexRiscv._zz_313_ [13], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9255 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13066 (A=1'0, B=\VexRiscv._zz_313_ [14], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9256 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13067 (A=1'0, B=\VexRiscv._zz_313_ [15], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9257 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13068 (A=1'0, B=\VexRiscv._zz_313_ [16], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9258 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13069 (A=1'0, B=\VexRiscv._zz_313_ [17], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9259 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13070 (A=1'0, B=\VexRiscv._zz_313_ [18], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9260 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13071 (A=1'0, B=\VexRiscv._zz_313_ [19], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9261 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13072 (A=1'0, B=\VexRiscv._zz_313_ [20], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9262 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13073 (A=1'0, B=\VexRiscv._zz_313_ [21], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9263 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13074 (A=1'0, B=\VexRiscv._zz_313_ [22], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9264 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13075 (A=1'0, B=\VexRiscv._zz_313_ [23], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9265 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13076 (A=1'0, B=\VexRiscv._zz_313_ [24], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9266 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13077 (A=1'0, B=\VexRiscv._zz_313_ [25], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9267 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13078 (A=1'0, B=\VexRiscv._zz_313_ [26], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9268 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13079 (A=1'0, B=\VexRiscv._zz_313_ [27], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9269 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13080 (A=1'0, B=\VexRiscv._zz_313_ [28], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9270 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13081 (A=1'0, B=\VexRiscv._zz_313_ [29], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9271 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13082 (A=1'0, B=\VexRiscv._zz_313_ [30], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9272 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13083 (A=1'0, B=\VexRiscv._zz_313_ [31], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9273 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13084 (A=1'0, B=\VexRiscv._zz_313_ [32], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9274 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13085 (A=1'0, B=$auto$wreduce.cc:460:run$4061 [33], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9275 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13152 (A=1'0, B=$techmap\VexRiscv.$procmux$2290_Y [0], S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9211 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12406 (A=$techmap\VexRiscv.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v:4608$801_Y [31], B=1'0, S=\VexRiscv.execute_arbitration_isStuckByOthers) into $auto$simplemap.cc:420:simplemap_dff$9307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12252 (A=1'0, B=\VexRiscv._zz_192_, S=\VexRiscv._zz_233_) into $auto$simplemap.cc:420:simplemap_dff$9381 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12250 (A=\VexRiscv._zz_190_, B=1'0, S=\VexRiscv._zz_233_) into $auto$simplemap.cc:420:simplemap_dff$9379 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12340 (A=$techmap\VexRiscv.$procmux$2450_Y, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$12355) into $auto$simplemap.cc:420:simplemap_dff$9420 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6684 (A=\sr [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$8369 (SB_DFFE).

4.40. Executing ICE40_OPT pass (performing simple optimizations).

4.40.1. Running ICE40 specific optimizations.

4.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 3355 cells.

4.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 599 unused cells and 11691 unused wires.

4.40.6. Rerunning OPT passes. (Removed registers in this run.)

4.40.7. Running ICE40 specific optimizations.

4.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.40.12. Rerunning OPT passes. (Removed registers in this run.)

4.40.13. Running ICE40 specific optimizations.

4.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.40.18. Finished OPT passes. (There is nothing left to do.)

4.41. Executing TECHMAP pass (map to technology primitives).

4.41.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.41.2. Continuing TECHMAP pass.
No more expansions possible.

4.42. Executing ABC pass (technology mapping using ABC).

4.42.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 6487 gates and 8511 wires to a netlist network with 2022 inputs and 1330 outputs.

4.42.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    2119.
ABC: Participating nodes from both networks       =    4536.
ABC: Participating nodes from the first network   =    2139. (  71.75 % of nodes)
ABC: Participating nodes from the second network  =    2397. (  80.41 % of nodes)
ABC: Node pairs (any polarity)                    =    2139. (  71.75 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1594. (  53.47 % of names can be moved)
ABC: Total runtime =     0.29 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2979
ABC RESULTS:        internal signals:     5159
ABC RESULTS:           input signals:     2022
ABC RESULTS:          output signals:     1330
Removing temp directory.

4.43. Executing ICE40_WRAPCARRY pass (wrap carries).

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 32 unused cells and 4151 unused wires.

4.45. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3455
  1-LUT              101
  2-LUT              491
  3-LUT             1732
  4-LUT             1131
  with \SB_CARRY     453

Eliminating LUTs.
Number of LUTs:     3455
  1-LUT              101
  2-LUT              491
  3-LUT             1732
  4-LUT             1131
  with \SB_CARRY     453

Combining LUTs.
Number of LUTs:     3272
  1-LUT               99
  2-LUT              368
  3-LUT             1504
  4-LUT             1301
  with \SB_CARRY     453

Eliminated 0 LUTs.
Combined 183 LUTs.

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000001100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110010010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000110111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010011001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000010110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111001100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001110101001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001101101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100001110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011011000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001110101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110011011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001101010011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011000000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000001100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100100010000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000111100 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 6720 unused wires.

4.47. Executing AUTONAME pass.
Renamed 53487 objects in module top (49 iterations).

4.48. Executing HIERARCHY pass (managing design hierarchy).

4.48.1. Analyzing design hierarchy..
Top module:  \top

4.48.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

4.49. Printing statistics.

=== top ===

   Number of wires:               4121
   Number of wire bits:          15926
   Number of public wires:        4121
   Number of public wire bits:   15926
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5404
     SB_CARRY                      483
     SB_DFF                         81
     SB_DFFE                       772
     SB_DFFESR                     416
     SB_DFFESS                       5
     SB_DFFS                         2
     SB_DFFSR                      276
     SB_DFFSS                       35
     SB_LUT4                      3302
     SB_RAM40_4K                    32

4.50. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.array_muxed0 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed2 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed3 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed4 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed5 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed7 has an unprocessed 'init' attribute.
Warning: Wire top.cpu_interrupt has an unprocessed 'init' attribute.
Warning: Wire top.csrbankarray_sram_bus_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.interface_adr has an unprocessed 'init' attribute.
Warning: Wire top.interface_we has an unprocessed 'init' attribute.
Warning: Wire top.miso_status has an unprocessed 'init' attribute.
Warning: Wire top.next_state has an unprocessed 'init' attribute.
Warning: Wire top.shared_ack has an unprocessed 'init' attribute.
Warning: Wire top.slave_sel has an unprocessed 'init' attribute.
Warning: Wire top.sram_we has an unprocessed 'init' attribute.
Warning: Wire top.timer0_zero_clear has an unprocessed 'init' attribute.
Warning: Wire top.uart_eventmanager_status_w has an unprocessed 'init' attribute.
Warning: Wire top.uart_rx_clear has an unprocessed 'init' attribute.
Warning: Wire top.uart_tx_clear has an unprocessed 'init' attribute.
found and reported 19 problems.

4.51. Executing JSON backend.

Warnings: 20 unique messages, 21 total
End of script. Logfile hash: 274277dbee, CPU: user 18.58s system 0.08s, MEM: 115.82 MB peak
Yosys 0.9+1706 (git sha1 abba1541, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/yosys_1579076353586/work=/usr/local/src/conda/yosys-0.9_3065_gabba1541 -fdebug-prefix-map=/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 27% 25x opt_expr (5 sec), 20% 25x opt_clean (3 sec), ...
