Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul 31 23:48:51 2018
| Host         : DESKTOP-T6GBLFK running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file clkdiv_vhdl_clock_utilization_routed.rpt
| Design       : clkdiv_vhdl
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Clock Region Cell Placement per Global Clock: Region X1Y0

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    1 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        48 |   0 |            0 |      0 |
| BUFIO    |    0 |         8 |   0 |            0 |      0 |
| BUFMR    |    0 |         4 |   0 |            0 |      0 |
| BUFR     |    0 |         8 |   0 |            0 |      0 |
| MMCM     |    0 |         2 |   0 |            0 |      0 |
| PLL      |    0 |         2 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin           | Net           |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 1 |           1 |               0 |              |       | clk_IBUF_BUFG_inst/O | clk_IBUF_BUFG |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site      | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin      | Net      |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
| src0      | g0        | IBUF/O          | None       | IOB_X0Y28 | X1Y0         |           1 |               0 |                     |              | clk_IBUF_inst/O | clk_IBUF |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+-----------------+--------------+-------------+-----------------+--------------+-------+--------------------------+----------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL        | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin               | Net                        |
+----------+-----------------+------------+-----------------+--------------+-------------+-----------------+--------------+-------+--------------------------+----------------------------||
| 0        | FDCE/Q          | None       | SLICE_X40Y5/AFF | X1Y0         |           1 |               1 |              |       | DFF0/Q_reg/Q             | DFF0/clkdiv_0              - Static -
| 1        | FDCE/Q          | None       | SLICE_X43Y3/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[10].DIVX/Q_reg/Q | GEN_DIV[10].DIVX/clkdiv_10 - Static -
| 2        | FDCE/Q          | None       | SLICE_X43Y4/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[11].DIVX/Q_reg/Q | GEN_DIV[11].DIVX/clkdiv_11 - Static -
| 3        | FDCE/Q          | None       | SLICE_X42Y4/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[12].DIVX/Q_reg/Q | GEN_DIV[12].DIVX/clkdiv_12 - Static -
| 4        | FDCE/Q          | None       | SLICE_X42Y3/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[13].DIVX/Q_reg/Q | GEN_DIV[13].DIVX/clkdiv_13 - Static -
| 5        | FDCE/Q          | None       | SLICE_X43Y2/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[14].DIVX/Q_reg/Q | GEN_DIV[14].DIVX/clkdiv_14 - Static -
| 6        | FDCE/Q          | None       | SLICE_X43Y1/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[15].DIVX/Q_reg/Q | GEN_DIV[15].DIVX/clkdiv_15 - Static -
| 7        | FDCE/Q          | None       | SLICE_X42Y2/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[16].DIVX/Q_reg/Q | GEN_DIV[16].DIVX/clkdiv_16 - Static -
| 8        | FDCE/Q          | None       | SLICE_X41Y2/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[17].DIVX/Q_reg/Q | GEN_DIV[17].DIVX/clkdiv_17 - Static -
| 9        | FDCE/Q          | None       | SLICE_X40Y2/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[18].DIVX/Q_reg/Q | GEN_DIV[18].DIVX/clkdiv_18 - Static -
| 10       | FDCE/Q          | None       | SLICE_X39Y2/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[19].DIVX/Q_reg/Q | GEN_DIV[19].DIVX/clkdiv_19 - Static -
| 11       | FDCE/Q          | None       | SLICE_X41Y5/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[1].DIVX/Q_reg/Q  | GEN_DIV[1].DIVX/clkdiv_1   - Static -
| 12       | FDCE/Q          | None       | SLICE_X39Y1/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[20].DIVX/Q_reg/Q | GEN_DIV[20].DIVX/clkdiv_20 - Static -
| 13       | FDCE/Q          | None       | SLICE_X40Y1/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[21].DIVX/Q_reg/Q | GEN_DIV[21].DIVX/clkdiv_21 - Static -
| 14       | FDCE/Q          | None       | SLICE_X41Y1/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[22].DIVX/Q_reg/Q | GEN_DIV[22].DIVX/clkdiv_22 - Static -
| 15       | FDCE/Q          | None       | SLICE_X41Y0/AFF | X1Y0         |           1 |               2 |              |       | GEN_DIV[23].DIVX/Q_reg/Q | GEN_DIV[23].DIVX/clkdiv_23 - Static -
| 16       | FDCE/Q          | None       | SLICE_X40Y0/AFF | X1Y0         |           1 |               2 |              |       | GEN_DIV[24].DIVX/Q_reg/Q | GEN_DIV[24].DIVX/clkdiv_24 - Static -
| 17       | FDCE/Q          | None       | SLICE_X42Y0/AFF | X1Y0         |           1 |               2 |              |       | GEN_DIV[25].DIVX/Q_reg/Q | GEN_DIV[25].DIVX/clkdiv_25 - Static -
| 18       | FDCE/Q          | None       | SLICE_X42Y5/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[2].DIVX/Q_reg/Q  | GEN_DIV[2].DIVX/clkdiv_2   - Static -
| 19       | FDCE/Q          | None       | SLICE_X43Y5/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[3].DIVX/Q_reg/Q  | GEN_DIV[3].DIVX/clkdiv_3   - Static -
| 20       | FDCE/Q          | None       | SLICE_X41Y4/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[4].DIVX/Q_reg/Q  | GEN_DIV[4].DIVX/clkdiv_4   - Static -
| 21       | FDCE/Q          | None       | SLICE_X39Y4/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[5].DIVX/Q_reg/Q  | GEN_DIV[5].DIVX/clkdiv_5   - Static -
| 22       | FDCE/Q          | None       | SLICE_X40Y4/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[6].DIVX/Q_reg/Q  | GEN_DIV[6].DIVX/clkdiv_6   - Static -
| 23       | FDCE/Q          | None       | SLICE_X40Y3/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[7].DIVX/Q_reg/Q  | GEN_DIV[7].DIVX/clkdiv_7   - Static -
| 24       | FDCE/Q          | None       | SLICE_X38Y3/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[8].DIVX/Q_reg/Q  | GEN_DIV[8].DIVX/clkdiv_8   - Static -
| 25       | FDCE/Q          | None       | SLICE_X41Y3/AFF | X1Y0         |           1 |               1 |              |       | GEN_DIV[9].DIVX/Q_reg/Q  | GEN_DIV[9].DIVX/clkdiv_9   - Static -
+----------+-----------------+------------+-----------------+--------------+-------------+-----------------+--------------+-------+--------------------------+----------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1100 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   27 |  1100 |   12 |   350 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1100 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1100 |    0 |   350 |    0 |    40 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y1 |  0 |  0 |
| Y0 |  0 |  1 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| g0        | BUFG/O          | n/a               |       |             |               |           1 |        0 |              0 |        0 | clk_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y1 |  0 |  0 |
| Y0 |  0 |  1 |
+----+----+----+


8. Clock Region Cell Placement per Global Clock: Region X1Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |           1 |               0 |  1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y28 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
