\hypertarget{struct_d_m_a___type_def}{}\section{D\+M\+A\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___type_def}\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{I\+F\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_a307990146f8d06c47db79a8ea23c4251}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}40\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_a8d5130e778eb9b27f300d322abb91aea}{C\+S\+E\+LR}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a___type_def_a8d5130e778eb9b27f300d322abb91aea}\label{struct_d_m_a___type_def_a8d5130e778eb9b27f300d322abb91aea}} 
\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!C\+S\+E\+LR@{C\+S\+E\+LR}}
\index{C\+S\+E\+LR@{C\+S\+E\+LR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+S\+E\+LR}{CSELR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+S\+E\+LR}

Channel selection register, Address offset\+: 0x\+A8 \mbox{\Hypertarget{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}\label{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}} 
\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!I\+F\+CR@{I\+F\+CR}}
\index{I\+F\+CR@{I\+F\+CR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+F\+CR}{IFCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+F\+CR}

D\+MA interrupt flag clear register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+SR}{ISR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+SR}

D\+MA interrupt status register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_d_m_a___type_def_a307990146f8d06c47db79a8ea23c4251}\label{struct_d_m_a___type_def_a307990146f8d06c47db79a8ea23c4251}} 
\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved as declared by channel typedef 0x08 -\/ 0x\+A4 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030x6_8h}{stm32f030x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030x8_8h}{stm32f030x8.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030xc_8h}{stm32f030xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f031x6_8h}{stm32f031x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f038xx_8h}{stm32f038xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f042x6_8h}{stm32f042x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f048xx_8h}{stm32f048xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f051x8_8h}{stm32f051x8.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f058xx_8h}{stm32f058xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f070x6_8h}{stm32f070x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f070xb_8h}{stm32f070xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f071xb_8h}{stm32f071xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f078xx_8h}{stm32f078xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f091xc_8h}{stm32f091xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f098xx_8h}{stm32f098xx.\+h}\end{DoxyCompactItemize}
