==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 8 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Skipped source file 'ret.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'basis.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'poly.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
WARNING: [HLS 207-4973] enumeration values 'NTT_TWIDDLE_READ' and 'INTT_TWIDDLE_READ' not handled in switch (Crypto.cpp:34:10)
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.48 seconds. CPU system time: 3.94 seconds. Elapsed time: 21.43 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,277 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,780 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,369 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,473 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:69:5)
INFO: [HLS 214-188] Unrolling loop 'NTT_GROUP_LOOP' (Crypto.cpp:108:17) in function 'Crypto' partially with a factor of 2 (Crypto.cpp:19:0)
INFO: [HLS 214-188] Unrolling loop 'INTT_GROUP_LOOP' (Crypto.cpp:141:17) in function 'Crypto' partially with a factor of 2 (Crypto.cpp:19:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:162:17)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:91:2)
WARNING: [HLS 214-366] Duplicating function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:82:2)
WARNING: [HLS 214-366] Duplicating function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:72:2)
INFO: [HLS 214-178] Inlining function 'bit_reverse(int, int)' into 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' (Utils.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15.94)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18.93)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3.92)' to improve effectiveness of pipeline pragma in function 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:91:2)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'DataRAM' due to pipeline pragma (Crypto.cpp:71:9)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Complete partitioning on dimension 1. (Crypto.cpp:21:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.58 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.53 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_LOOP' (Crypto.cpp:38) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_LOOP' (Crypto.cpp:45) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_LOOP' (Crypto.cpp:52) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PERMUTE_LOOP' (Crypto.cpp:99) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (Crypto.cpp:111) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (Crypto.cpp:111) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PERMUTE_LOOP' (Crypto.cpp:132) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_2' (Crypto.cpp:144) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_2' (Crypto.cpp:144) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MUL_INV_LOOP' (Crypto.cpp:161) in function 'Crypto' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'BIT_REVERSE_LOOP' (Utils.cpp:12) in function 'Crypto' completely with a factor of 12.
INFO: [XFORM 203-102] Automatically partitioning small array 'N_INV' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'N_INV' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.487 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_GROUP_LOOP' (Crypto.cpp:108:17) in function 'Crypto' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_STAGE_LOOP' (Crypto.cpp:104:13) in function 'Crypto' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_GROUP_LOOP' (Crypto.cpp:141:17) in function 'Crypto' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_STAGE_LOOP' (Crypto.cpp:137:13) in function 'Crypto' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto' ...
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.1' to 'MUL_MOD_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.643 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.643 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.644 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_2'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_144_2' (loop 'VITIS_LOOP_144_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:152) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:152 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:149) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_144_2' (loop 'VITIS_LOOP_144_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:152) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:152 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:149) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_144_2' (loop 'VITIS_LOOP_144_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:152) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:152 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:149) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_144_2' (loop 'VITIS_LOOP_144_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln53', Arithmetic.cpp:53->Crypto.cpp:153) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:153 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:147) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_144_2' (loop 'VITIS_LOOP_144_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln56', Arithmetic.cpp:56->Crypto.cpp:153) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:153 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:147) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 22, loop 'VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_144_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_2'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_144_23' (loop 'VITIS_LOOP_144_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:152) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:152 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:149) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_144_23' (loop 'VITIS_LOOP_144_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:152) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:152 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:149) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_144_23' (loop 'VITIS_LOOP_144_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:152) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:152 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:149) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_144_23' (loop 'VITIS_LOOP_144_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln53', Arithmetic.cpp:53->Crypto.cpp:153) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:153 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:147) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_144_23' (loop 'VITIS_LOOP_144_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln56', Arithmetic.cpp:56->Crypto.cpp:153) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:153 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:147) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 22, loop 'VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, function 'MUL_MOD.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.646 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MUL_INV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'MUL_INV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.646 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.647 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'NTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.647 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_111_1' (loop 'VITIS_LOOP_111_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:119) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:119 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:116) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_111_1' (loop 'VITIS_LOOP_111_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:119) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:119 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:116) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_111_1' (loop 'VITIS_LOOP_111_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:119) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:119 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:116) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_111_1' (loop 'VITIS_LOOP_111_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_4_write_ln53', Arithmetic.cpp:53->Crypto.cpp:120) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:120 on array 'DataRAM' and 'load' operation ('DataRAM_load_4', Crypto.cpp:114) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_111_1' (loop 'VITIS_LOOP_111_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_4_write_ln56', Arithmetic.cpp:56->Crypto.cpp:120) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:120 on array 'DataRAM' and 'load' operation ('DataRAM_load_4', Crypto.cpp:114) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 22, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.648 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_111_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_111_11' (loop 'VITIS_LOOP_111_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:119) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:119 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:116) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_111_11' (loop 'VITIS_LOOP_111_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:119) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:119 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:116) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_111_11' (loop 'VITIS_LOOP_111_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:119) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:119 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:116) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_111_11' (loop 'VITIS_LOOP_111_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_3_write_ln53', Arithmetic.cpp:53->Crypto.cpp:120) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:120 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto.cpp:114) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_111_11' (loop 'VITIS_LOOP_111_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_3_write_ln56', Arithmetic.cpp:56->Crypto.cpp:120) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:120 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto.cpp:114) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 22, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.649 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'POLY_MUL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.649 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'POLY_SUB_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.650 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'POLY_ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.650 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_TWIDDLE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.650 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_READ_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DATA_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_WRITE_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_DATA_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.652 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP2' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' pipeline 'INTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_144_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_144_2' pipeline 'VITIS_LOOP_144_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_144_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_144_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_144_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_144_23' pipeline 'VITIS_LOOP_144_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_144_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'MUL_INV_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_MUL_INV_LOOP' pipeline 'MUL_INV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_MUL_INV_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' pipeline 'NTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_111_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_111_1' pipeline 'VITIS_LOOP_111_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_111_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_111_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_111_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_111_11' pipeline 'VITIS_LOOP_111_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_111_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_MUL_LOOP' pipeline 'POLY_MUL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_MUL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_SUB_LOOP' pipeline 'POLY_SUB_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_SUB_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_ADD_LOOP' pipeline 'POLY_ADD_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_ADD_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' pipeline 'WRITE_TWIDDLE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_READ_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_READ_DATA_LOOP' pipeline 'READ_DATA_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_READ_DATA_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_WRITE_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_WRITE_DATA_LOOP' pipeline 'WRITE_DATA_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_WRITE_DATA_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/ModIndex' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'OP', 'ModIndex', 'NTTTwiddleIn', 'DataIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_15ns_32ns_11_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto'.
INFO: [RTMG 210-278] Implementing memory 'Crypto_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_BitReverseData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.684 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.692 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 172.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24.47 seconds. CPU system time: 4.44 seconds. Elapsed time: 33.55 seconds; current allocated memory: 248.242 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Crypto/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7.87 seconds. CPU system time: 0.53 seconds. Elapsed time: 10.87 seconds; current allocated memory: 8.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Skipped source file 'ret.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'basis.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'poly.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
WARNING: [HLS 207-4973] enumeration values 'NTT_TWIDDLE_READ' and 'INTT_TWIDDLE_READ' not handled in switch (Crypto.cpp:34:10)
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.28 seconds. CPU system time: 3.31 seconds. Elapsed time: 21.8 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,277 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,780 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,369 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,473 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:69:5)
INFO: [HLS 214-188] Unrolling loop 'NTT_GROUP_LOOP' (Crypto.cpp:105:17) in function 'Crypto' partially with a factor of 2 (Crypto.cpp:19:0)
INFO: [HLS 214-188] Unrolling loop 'INTT_GROUP_LOOP' (Crypto.cpp:137:17) in function 'Crypto' partially with a factor of 2 (Crypto.cpp:19:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:158:17)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:89:2)
WARNING: [HLS 214-366] Duplicating function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:80:2)
WARNING: [HLS 214-366] Duplicating function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:71:2)
INFO: [HLS 214-178] Inlining function 'bit_reverse(int, int)' into 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' (Utils.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15.94)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18.93)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3.92)' to improve effectiveness of pipeline pragma in function 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:89:2)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'DataRAM' due to pipeline pragma (Crypto.cpp:88:9)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Complete partitioning on dimension 1. (Crypto.cpp:21:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.64 seconds. CPU system time: 0.32 seconds. Elapsed time: 6.62 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.470 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_LOOP' (Crypto.cpp:38) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_LOOP' (Crypto.cpp:45) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_LOOP' (Crypto.cpp:52) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PERMUTE_LOOP' (Crypto.cpp:97) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_1' (Crypto.cpp:108) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_1' (Crypto.cpp:108) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PERMUTE_LOOP' (Crypto.cpp:128) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_2' (Crypto.cpp:140) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_2' (Crypto.cpp:140) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MUL_INV_LOOP' (Crypto.cpp:157) in function 'Crypto' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'BIT_REVERSE_LOOP' (Utils.cpp:12) in function 'Crypto' completely with a factor of 12.
INFO: [XFORM 203-102] Automatically partitioning small array 'N_INV' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'N_INV' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.498 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_GROUP_LOOP' (Crypto.cpp:105:17) in function 'Crypto' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_STAGE_LOOP' (Crypto.cpp:101:13) in function 'Crypto' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_GROUP_LOOP' (Crypto.cpp:137:17) in function 'Crypto' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_STAGE_LOOP' (Crypto.cpp:133:13) in function 'Crypto' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto' ...
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.1' to 'MUL_MOD_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.653 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.653 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.654 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_140_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_2'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_140_2' (loop 'VITIS_LOOP_140_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:148) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:148 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:145) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_140_2' (loop 'VITIS_LOOP_140_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:148) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:148 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:145) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_140_2' (loop 'VITIS_LOOP_140_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:148) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:148 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:145) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_140_2' (loop 'VITIS_LOOP_140_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln53', Arithmetic.cpp:53->Crypto.cpp:149) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:149 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:143) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_140_2' (loop 'VITIS_LOOP_140_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln56', Arithmetic.cpp:56->Crypto.cpp:149) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:149 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:143) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 22, loop 'VITIS_LOOP_140_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.655 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_140_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_2'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_140_23' (loop 'VITIS_LOOP_140_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:148) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:148 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:145) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_140_23' (loop 'VITIS_LOOP_140_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:148) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:148 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:145) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_140_23' (loop 'VITIS_LOOP_140_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:148) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:148 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:145) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_140_23' (loop 'VITIS_LOOP_140_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln53', Arithmetic.cpp:53->Crypto.cpp:149) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:149 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:143) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_140_23' (loop 'VITIS_LOOP_140_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln56', Arithmetic.cpp:56->Crypto.cpp:149) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:149 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:143) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 22, loop 'VITIS_LOOP_140_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.656 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, function 'MUL_MOD.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.657 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MUL_INV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'MUL_INV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.657 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.658 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'NTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.658 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_108_1' (loop 'VITIS_LOOP_108_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:116) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:116 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:113) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_108_1' (loop 'VITIS_LOOP_108_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:116) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:116 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:113) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_108_1' (loop 'VITIS_LOOP_108_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:116) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:116 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:113) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_108_1' (loop 'VITIS_LOOP_108_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_4_write_ln53', Arithmetic.cpp:53->Crypto.cpp:117) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:117 on array 'DataRAM' and 'load' operation ('DataRAM_load_4', Crypto.cpp:111) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_108_1' (loop 'VITIS_LOOP_108_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_4_write_ln56', Arithmetic.cpp:56->Crypto.cpp:117) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:117 on array 'DataRAM' and 'load' operation ('DataRAM_load_4', Crypto.cpp:111) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 22, loop 'VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.659 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_108_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_108_11' (loop 'VITIS_LOOP_108_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:116) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:116 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:113) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_108_11' (loop 'VITIS_LOOP_108_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:116) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:116 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:113) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_108_11' (loop 'VITIS_LOOP_108_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:116) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:116 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:113) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_108_11' (loop 'VITIS_LOOP_108_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_3_write_ln53', Arithmetic.cpp:53->Crypto.cpp:117) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:117 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto.cpp:111) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_108_11' (loop 'VITIS_LOOP_108_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_3_write_ln56', Arithmetic.cpp:56->Crypto.cpp:117) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:117 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto.cpp:111) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 22, loop 'VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.660 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'POLY_MUL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.660 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'POLY_SUB_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.661 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'POLY_ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_TWIDDLE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_READ_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DATA_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_WRITE_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_DATA_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.664 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP2' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' pipeline 'INTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_140_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_140_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_140_2' pipeline 'VITIS_LOOP_140_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_140_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_140_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_140_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_140_23' pipeline 'VITIS_LOOP_140_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_140_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'MUL_INV_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_MUL_INV_LOOP' pipeline 'MUL_INV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_MUL_INV_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' pipeline 'NTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_108_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_108_1' pipeline 'VITIS_LOOP_108_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_108_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_108_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_108_11' pipeline 'VITIS_LOOP_108_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_108_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_MUL_LOOP' pipeline 'POLY_MUL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_MUL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_SUB_LOOP' pipeline 'POLY_SUB_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_SUB_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_ADD_LOOP' pipeline 'POLY_ADD_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_ADD_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' pipeline 'WRITE_TWIDDLE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_READ_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_READ_DATA_LOOP' pipeline 'READ_DATA_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_READ_DATA_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_WRITE_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_WRITE_DATA_LOOP' pipeline 'WRITE_DATA_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_WRITE_DATA_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/ModIndex' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'OP', 'ModIndex', 'NTTTwiddleIn', 'DataIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_15ns_32ns_11_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto'.
INFO: [RTMG 210-278] Implementing memory 'Crypto_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_BitReverseData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.702 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.716 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 172.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25.67 seconds. CPU system time: 3.82 seconds. Elapsed time: 34.45 seconds; current allocated memory: 263.621 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Skipped source file 'ret.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'basis.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'poly.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
WARNING: [HLS 207-4973] enumeration values 'NTT_TWIDDLE_READ' and 'INTT_TWIDDLE_READ' not handled in switch (Crypto.cpp:34:10)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:45:9)
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.62 seconds. CPU system time: 3.39 seconds. Elapsed time: 22.04 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,270 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,773 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,369 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,473 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:69:5)
INFO: [HLS 214-188] Unrolling loop 'NTT_GROUP_LOOP' (Crypto.cpp:99:17) in function 'Crypto' partially with a factor of 2 (Crypto.cpp:19:0)
INFO: [HLS 214-188] Unrolling loop 'INTT_GROUP_LOOP' (Crypto.cpp:131:17) in function 'Crypto' partially with a factor of 2 (Crypto.cpp:19:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:152:17)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:83:2)
WARNING: [HLS 214-366] Duplicating function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:74:2)
WARNING: [HLS 214-366] Duplicating function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:65:2)
INFO: [HLS 214-178] Inlining function 'bit_reverse(int, int)' into 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' (Utils.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15.94)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18.93)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3.92)' to improve effectiveness of pipeline pragma in function 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:83:2)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'DataRAM' due to pipeline pragma (Crypto.cpp:82:9)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Complete partitioning on dimension 1. (Crypto.cpp:21:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.68 seconds. CPU system time: 0.31 seconds. Elapsed time: 6.59 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_LOOP' (Crypto.cpp:38) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (Crypto.cpp:46) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_LOOP' (Crypto.cpp:53) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PERMUTE_LOOP' (Crypto.cpp:91) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_2' (Crypto.cpp:102) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_2' (Crypto.cpp:102) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PERMUTE_LOOP' (Crypto.cpp:122) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_3' (Crypto.cpp:134) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_3' (Crypto.cpp:134) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MUL_INV_LOOP' (Crypto.cpp:151) in function 'Crypto' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'BIT_REVERSE_LOOP' (Utils.cpp:12) in function 'Crypto' completely with a factor of 12.
INFO: [XFORM 203-102] Automatically partitioning small array 'N_INV' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'N_INV' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.491 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_GROUP_LOOP' (Crypto.cpp:99:17) in function 'Crypto' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_STAGE_LOOP' (Crypto.cpp:95:13) in function 'Crypto' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_GROUP_LOOP' (Crypto.cpp:131:17) in function 'Crypto' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_STAGE_LOOP' (Crypto.cpp:127:13) in function 'Crypto' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto' ...
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.1' to 'MUL_MOD_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.646 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.647 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.647 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_134_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_3'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_3' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:142) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_3' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:142) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_3' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:142) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_3' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:142) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_3' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln53', Arithmetic.cpp:53->Crypto.cpp:143) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:143 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:137) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_3' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln56', Arithmetic.cpp:56->Crypto.cpp:143) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:143 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:137) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'VITIS_LOOP_134_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.649 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_134_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_3'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_33' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:142) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_33' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:142) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_33' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:142) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_33' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:142) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_33' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln53', Arithmetic.cpp:53->Crypto.cpp:143) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:143 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:137) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_33' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln56', Arithmetic.cpp:56->Crypto.cpp:143) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:143 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:137) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'VITIS_LOOP_134_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.649 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.650 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MUL_INV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, loop 'MUL_INV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'NTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.652 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_102_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_2'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_2' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:110) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_2' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:110) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_2' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:110) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_2' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:110) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_2' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_4_write_ln53', Arithmetic.cpp:53->Crypto.cpp:111) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:111 on array 'DataRAM' and 'load' operation ('DataRAM_load_4', Crypto.cpp:105) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_2' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_4_write_ln56', Arithmetic.cpp:56->Crypto.cpp:111) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:111 on array 'DataRAM' and 'load' operation ('DataRAM_load_4', Crypto.cpp:105) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'VITIS_LOOP_102_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.653 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_102_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_2'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_21' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:110) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_21' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:110) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_21' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:110) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_21' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:110) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_21' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_3_write_ln53', Arithmetic.cpp:53->Crypto.cpp:111) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:111 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto.cpp:105) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_21' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_3_write_ln56', Arithmetic.cpp:56->Crypto.cpp:111) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:111 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto.cpp:105) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'VITIS_LOOP_102_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.654 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'POLY_MUL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.654 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'POLY_SUB_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.655 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'POLY_ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.655 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_TWIDDLE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.656 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.656 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_WRITE_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_DATA_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.657 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.336 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'Crypto' consists of the following:
	'load' operation ('h', Crypto.cpp:127) on local variable 'h' [49]  (0.000 ns)
	'sdiv' operation ('ut', Crypto.cpp:129) [63]  (4.336 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.658 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP2' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' pipeline 'INTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_134_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_134_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_134_3' pipeline 'VITIS_LOOP_134_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_134_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_134_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_134_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_134_33' pipeline 'VITIS_LOOP_134_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_134_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16ns_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'MUL_INV_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_MUL_INV_LOOP' pipeline 'MUL_INV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_MUL_INV_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' pipeline 'NTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_102_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_102_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_102_2' pipeline 'VITIS_LOOP_102_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_102_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_102_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_102_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_102_21' pipeline 'VITIS_LOOP_102_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_102_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_MUL_LOOP' pipeline 'POLY_MUL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_MUL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_SUB_LOOP' pipeline 'POLY_SUB_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_SUB_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_ADD_LOOP' pipeline 'POLY_ADD_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_ADD_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.685 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' pipeline 'WRITE_TWIDDLE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_WRITE_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_WRITE_DATA_LOOP' pipeline 'WRITE_DATA_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_WRITE_DATA_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/ModIndex' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'OP', 'ModIndex', 'NTTTwiddleIn', 'DataIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_15ns_32ns_11_19_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto'.
INFO: [RTMG 210-278] Implementing memory 'Crypto_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_BitReverseData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.691 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.711 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 230.63 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.42 seconds. CPU system time: 3.92 seconds. Elapsed time: 34.95 seconds; current allocated memory: 264.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Skipped source file 'ret.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'basis.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'poly.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
WARNING: [HLS 207-4973] enumeration values 'NTT_TWIDDLE_READ' and 'INTT_TWIDDLE_READ' not handled in switch (Crypto.cpp:34:10)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:45:9)
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.53 seconds. CPU system time: 3.55 seconds. Elapsed time: 22.12 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,270 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,773 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,369 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,473 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:69:5)
INFO: [HLS 214-188] Unrolling loop 'NTT_GROUP_LOOP' (Crypto.cpp:99:17) in function 'Crypto' partially with a factor of 2 (Crypto.cpp:19:0)
INFO: [HLS 214-188] Unrolling loop 'INTT_GROUP_LOOP' (Crypto.cpp:131:17) in function 'Crypto' partially with a factor of 2 (Crypto.cpp:19:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:152:17)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:83:2)
WARNING: [HLS 214-366] Duplicating function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:74:2)
WARNING: [HLS 214-366] Duplicating function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:65:2)
INFO: [HLS 214-178] Inlining function 'bit_reverse(int, int)' into 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' (Utils.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15.94)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18.93)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3.92)' to improve effectiveness of pipeline pragma in function 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:83:2)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'DataRAM' due to pipeline pragma (Crypto.cpp:82:9)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Complete partitioning on dimension 1. (Crypto.cpp:21:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.65 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.56 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_LOOP' (Crypto.cpp:38) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (Crypto.cpp:46) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_LOOP' (Crypto.cpp:53) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PERMUTE_LOOP' (Crypto.cpp:91) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_2' (Crypto.cpp:102) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_2' (Crypto.cpp:102) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PERMUTE_LOOP' (Crypto.cpp:122) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_3' (Crypto.cpp:134) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_3' (Crypto.cpp:134) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MUL_INV_LOOP' (Crypto.cpp:151) in function 'Crypto' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'BIT_REVERSE_LOOP' (Utils.cpp:12) in function 'Crypto' completely with a factor of 12.
INFO: [XFORM 203-102] Automatically partitioning small array 'N_INV' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'N_INV' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.492 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_GROUP_LOOP' (Crypto.cpp:99:17) in function 'Crypto' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_STAGE_LOOP' (Crypto.cpp:95:13) in function 'Crypto' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_GROUP_LOOP' (Crypto.cpp:131:17) in function 'Crypto' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_STAGE_LOOP' (Crypto.cpp:127:13) in function 'Crypto' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto' ...
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.1' to 'MUL_MOD_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.646 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.647 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.648 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_134_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_3'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_3' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:142) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_3' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:142) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_3' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:142) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_3' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:142) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_3' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln53', Arithmetic.cpp:53->Crypto.cpp:143) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:143 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:137) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_3' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln56', Arithmetic.cpp:56->Crypto.cpp:143) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:143 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:137) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'VITIS_LOOP_134_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.649 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_134_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_3'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_33' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:142) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_33' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:142) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_33' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:142) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_33' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:142) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:142 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:139) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_33' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln53', Arithmetic.cpp:53->Crypto.cpp:143) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:143 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:137) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_134_33' (loop 'VITIS_LOOP_134_3'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln56', Arithmetic.cpp:56->Crypto.cpp:143) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:143 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:137) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'VITIS_LOOP_134_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.650 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'MUL_MOD.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.650 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MUL_INV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'MUL_INV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'NTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.652 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_102_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_2'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_2' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:110) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_2' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:110) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_2' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:110) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_2' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:110) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_2' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_4_write_ln53', Arithmetic.cpp:53->Crypto.cpp:111) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:111 on array 'DataRAM' and 'load' operation ('DataRAM_load_4', Crypto.cpp:105) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_2' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_4_write_ln56', Arithmetic.cpp:56->Crypto.cpp:111) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:111 on array 'DataRAM' and 'load' operation ('DataRAM_load_4', Crypto.cpp:105) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'VITIS_LOOP_102_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.653 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_102_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_2'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_21' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:110) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_21' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:110) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_21' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:110) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_21' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:110) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:110 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:107) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_21' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_3_write_ln53', Arithmetic.cpp:53->Crypto.cpp:111) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:111 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto.cpp:105) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_102_21' (loop 'VITIS_LOOP_102_2'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_3_write_ln56', Arithmetic.cpp:56->Crypto.cpp:111) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:111 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto.cpp:105) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'VITIS_LOOP_102_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.654 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'POLY_MUL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.654 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'POLY_SUB_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.655 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'POLY_ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.655 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_TWIDDLE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.656 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.656 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_WRITE_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_DATA_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.657 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.658 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP2' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' pipeline 'INTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_134_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_134_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_134_3' pipeline 'VITIS_LOOP_134_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_134_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_134_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_134_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_134_33' pipeline 'VITIS_LOOP_134_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_134_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16ns_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'MUL_INV_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_MUL_INV_LOOP' pipeline 'MUL_INV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_MUL_INV_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' pipeline 'NTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_102_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_102_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_102_2' pipeline 'VITIS_LOOP_102_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_102_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_102_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_102_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_102_21' pipeline 'VITIS_LOOP_102_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_102_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_MUL_LOOP' pipeline 'POLY_MUL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_MUL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_SUB_LOOP' pipeline 'POLY_SUB_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_SUB_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_ADD_LOOP' pipeline 'POLY_ADD_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_ADD_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' pipeline 'WRITE_TWIDDLE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_WRITE_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_WRITE_DATA_LOOP' pipeline 'WRITE_DATA_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_WRITE_DATA_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/ModIndex' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'OP', 'ModIndex', 'NTTTwiddleIn', 'DataIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_15ns_32ns_11_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto'.
INFO: [RTMG 210-278] Implementing memory 'Crypto_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_BitReverseData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.691 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.711 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 237.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.2 seconds. CPU system time: 4.09 seconds. Elapsed time: 34.92 seconds; current allocated memory: 264.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Crypto/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7.89 seconds. CPU system time: 0.56 seconds. Elapsed time: 11.02 seconds; current allocated memory: 8.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Crypto/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7.87 seconds. CPU system time: 0.52 seconds. Elapsed time: 10.78 seconds; current allocated memory: 8.211 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Crypto/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7.84 seconds. CPU system time: 0.57 seconds. Elapsed time: 10.82 seconds; current allocated memory: 8.203 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Skipped source file 'ret.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'basis.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'poly.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
WARNING: [HLS 207-4973] enumeration values 'NTT_TWIDDLE_READ' and 'INTT_TWIDDLE_READ' not handled in switch (Crypto.cpp:45:10)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:49:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (Crypto.cpp:57:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:67:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:77:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (Crypto.cpp:78:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:86:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (Crypto.cpp:87:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:96:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (Crypto.cpp:97:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:108:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:143:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:174:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (Crypto.cpp:175:9)
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.38 seconds. CPU system time: 3.54 seconds. Elapsed time: 21.97 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,287 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,367 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,448 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,500 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:69:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_8' is marked as complete unroll implied by the pipeline pragma (Crypto.cpp:119:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_9' is marked as complete unroll implied by the pipeline pragma (Crypto.cpp:122:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_11' is marked as complete unroll implied by the pipeline pragma (Crypto.cpp:154:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_157_12' is marked as complete unroll implied by the pipeline pragma (Crypto.cpp:157:21)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_58_2' (Crypto.cpp:58:19) in function 'Crypto' partially with a factor of 16 (Crypto.cpp:19:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:100:2)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:129:25)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:164:25)
WARNING: [HLS 214-366] Duplicating function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:90:2)
WARNING: [HLS 214-366] Duplicating function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:80:17)
INFO: [HLS 214-178] Inlining function 'bit_reverse(int, int)' into 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' (Utils.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15.94)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18.93)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Complete partitioning on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (Crypto.cpp:22:14)
INFO: [HLS 214-248] Applying array_partition to 'BitReverseData': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:28:11)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:31:11)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:33:11)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3.92)' to improve effectiveness of pipeline pragma in function 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:164:25)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3.92)' to improve effectiveness of pipeline pragma in function 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:129:25)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3.91)' to improve effectiveness of pipeline pragma in function 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:100:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.32 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.72 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.474 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (Crypto.cpp:50) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_3' (Crypto.cpp:68) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_4' (Crypto.cpp:79) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_7' (Crypto.cpp:109) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_10' (Crypto.cpp:144) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_13' (Crypto.cpp:176) in function 'Crypto' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_STAGE_LOOP' (Crypto.cpp:114) in function 'Crypto' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_STAGE_LOOP' (Crypto.cpp:149) in function 'Crypto' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'BIT_REVERSE_LOOP' (Utils.cpp:12) in function 'Crypto' completely with a factor of 12.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_119_8' (Crypto.cpp:119) in function 'Crypto' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_122_9' (Crypto.cpp:122) in function 'Crypto': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_154_11' (Crypto.cpp:154) in function 'Crypto' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_157_12' (Crypto.cpp:157) in function 'Crypto': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'N_INV' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'N_INV' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.514 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_STAGE_LOOP' (Crypto.cpp:114:13) in function 'Crypto' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_STAGE_LOOP' (Crypto.cpp:149:13) in function 'Crypto' either the parent loop or sub loop is do-while loop.
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.31' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.30' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.29' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.28' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.27' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.26' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.25' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.24' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.23' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.22' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.21' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.20' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.19' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.18' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.17' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.16' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.15' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.14' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.13' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.12' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.11' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.10' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.9' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.8' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.7' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.6' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.5' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.4' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.3' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.2' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.1' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.31' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.30' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.29' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.28' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.27' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.26' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.25' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.24' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.23' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.22' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.21' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.20' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.19' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.18' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.17' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.16' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.15' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.14' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.13' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.12' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.11' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.10' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.9' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.8' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.7' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.6' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.5' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.4' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.3' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.2' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.1' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.31' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.30' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.29' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.28' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.27' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.26' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.25' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.24' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.23' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.22' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.21' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.20' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.19' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.18' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.17' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.16' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.15' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.14' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.13' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.12' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.11' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.10' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.9' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.8' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.7' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.6' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.5' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.4' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.3' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.2' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.1' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.31' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.30' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.29' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.28' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.27' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.26' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.25' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.24' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.23' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.22' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.21' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.20' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.19' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.18' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.17' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.16' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.15' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.14' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.13' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.12' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.11' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.10' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.9' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.8' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.7' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.6' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.5' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.4' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.3' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.2' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM.1' (Crypto.cpp:22).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'DataRAM' (Crypto.cpp:22).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.650 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.673 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_144_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.673 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.673 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_176_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_13'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_176_13' (loop 'VITIS_LOOP_176_13'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln177', Crypto.cpp:177) of variable 'call_ret31', Crypto.cpp:177 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:177) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_176_13' (loop 'VITIS_LOOP_176_13'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln177', Crypto.cpp:177) of variable 'call_ret31', Crypto.cpp:177 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:177) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_176_13' (loop 'VITIS_LOOP_176_13'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln177', Crypto.cpp:177) of variable 'call_ret31', Crypto.cpp:177 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:177) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_176_13' (loop 'VITIS_LOOP_176_13'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln177', Crypto.cpp:177) of variable 'call_ret31', Crypto.cpp:177 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:177) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_176_13' (loop 'VITIS_LOOP_176_13'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln177', Crypto.cpp:177) of variable 'call_ret31', Crypto.cpp:177 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:177) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_176_13' (loop 'VITIS_LOOP_176_13'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln177', Crypto.cpp:177) of variable 'call_ret31', Crypto.cpp:177 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:177) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_176_13' (loop 'VITIS_LOOP_176_13'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln177', Crypto.cpp:177) of variable 'call_ret31', Crypto.cpp:177 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:177) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_176_13' (loop 'VITIS_LOOP_176_13'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln177', Crypto.cpp:177) of variable 'call_ret31', Crypto.cpp:177 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:177) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 19, loop 'VITIS_LOOP_176_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.673 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.676 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_109_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_109_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_98_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_6'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_98_6' (loop 'VITIS_LOOP_98_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln92', Arithmetic.cpp:92->Crypto.cpp:100) of variable 'select_ln92_4', Arithmetic.cpp:92->Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('input1_u', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_98_6'
WARNING: [HLS 200-871] Estimated clock period (58.203 ns) exceeds the target (target clock period: 6.000 ns, clock uncertainty: 1.620 ns, effective delay budget: 4.380 ns).
WARNING: [HLS 200-1016] The critical path in module 'Crypto_Pipeline_VITIS_LOOP_98_6' consists of the following:
	'load' operation ('input1_u', Crypto.cpp:100) on array 'DataRAM_8' [534]  (3.254 ns)
	'mul' operation ('temp2', Arithmetic.cpp:23->Arithmetic.cpp:69->Crypto.cpp:100) [545]  (9.275 ns)
	'add' operation of DSP[551] ('add_ln30_29', Arithmetic.cpp:30->Arithmetic.cpp:69->Crypto.cpp:100) [551]  (3.020 ns)
	'add' operation ('res_mult', Arithmetic.cpp:32->Arithmetic.cpp:69->Crypto.cpp:100) [554]  (3.520 ns)
	'mul' operation ('temp2', Arithmetic.cpp:23->Arithmetic.cpp:75->Crypto.cpp:100) [560]  (9.275 ns)
	'add' operation ('add_ln30_30', Arithmetic.cpp:30->Arithmetic.cpp:75->Crypto.cpp:100) [568]  (2.552 ns)
	'add' operation ('res_mult_shift', Arithmetic.cpp:32->Arithmetic.cpp:75->Crypto.cpp:100) [573]  (3.520 ns)
	'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) [584]  (9.275 ns)
	'sub' operation ('res_shift_9', Arithmetic.cpp:32->Arithmetic.cpp:81->Crypto.cpp:100) [592]  (3.520 ns)
	'sub' operation ('sub_ln85_9', Arithmetic.cpp:85->Crypto.cpp:100) [593]  (3.520 ns)
	'sub' operation ('sub_ln89_9', Arithmetic.cpp:89->Crypto.cpp:100) [594]  (3.520 ns)
	'select' operation ('select_ln92_20', Arithmetic.cpp:92->Crypto.cpp:100) [602]  (0.698 ns)
	'store' operation ('DataRAM_8_addr_write_ln92', Arithmetic.cpp:92->Crypto.cpp:100) of variable 'select_ln92_20', Arithmetic.cpp:92->Crypto.cpp:100 on array 'DataRAM_8' [603]  (3.254 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.06 seconds; current allocated memory: 1.686 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_88_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_5'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_88_5' (loop 'VITIS_LOOP_88_5'): Unable to schedule 'store' operation ('DataRAM_14_addr_write_ln53', Arithmetic.cpp:53->Crypto.cpp:90) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:90 on array 'DataRAM_14' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'VITIS_LOOP_88_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.686 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_79_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_4'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_4' (loop 'VITIS_LOOP_79_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_4' (loop 'VITIS_LOOP_79_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_4' (loop 'VITIS_LOOP_79_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_4' (loop 'VITIS_LOOP_79_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_4' (loop 'VITIS_LOOP_79_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:80) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 6, loop 'VITIS_LOOP_79_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_68_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to schedule 'store' operation ('DataIn_addr_write_ln61', Crypto.cpp:61) of variable 'tmp', Crypto.cpp:61 on array 'DataIn' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataIn'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to schedule 'store' operation ('DataIn_addr_1_write_ln61', Crypto.cpp:61) of variable 'tmp_1', Crypto.cpp:61 on array 'DataIn' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataIn'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to schedule 'store' operation ('DataIn_addr_2_write_ln61', Crypto.cpp:61) of variable 'tmp_2', Crypto.cpp:61 on array 'DataIn' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataIn'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to schedule 'store' operation ('DataIn_addr_3_write_ln61', Crypto.cpp:61) of variable 'tmp_3', Crypto.cpp:61 on array 'DataIn' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'DataIn'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to schedule 'store' operation ('DataIn_addr_10_write_ln61', Crypto.cpp:61) of variable 'tmp_s', Crypto.cpp:61 on array 'DataIn' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'DataIn'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to schedule 'store' operation ('DataIn_addr_14_write_ln61', Crypto.cpp:61) of variable 'tmp_13', Crypto.cpp:61 on array 'DataIn' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'DataIn'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 19, loop 'VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.692 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'INTT_STAGE_LOOP': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'NTT_STAGE_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP1' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_144_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_144_10' pipeline 'VITIS_LOOP_144_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_144_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14ns_16ns_32ns_33_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16ns_30_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_176_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_176_13' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_176_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_109_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_109_7' pipeline 'VITIS_LOOP_109_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_109_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_98_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_98_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto_Pipeline_VITIS_LOOP_98_6' is 5105 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_98_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_88_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_88_5' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_88_5' pipeline 'VITIS_LOOP_88_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_88_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_79_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_79_4' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_79_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_68_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_68_3' pipeline 'VITIS_LOOP_68_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_68_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_58_2' pipeline 'VITIS_LOOP_58_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_58_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_50_1' pipeline 'VITIS_LOOP_50_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_50_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/ModIndex' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'OP', 'ModIndex', 'NTTTwiddleIn', 'DataIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_0': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_15ns_32s_11_19_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto'.
INFO: [RTMG 210-278] Implementing memory 'Crypto_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_DataRAM_16_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.792 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.821 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.841 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 17.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34.88 seconds. CPU system time: 4.16 seconds. Elapsed time: 43.19 seconds; current allocated memory: 397.062 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Skipped source file 'ret.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'basis.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'poly.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
WARNING: [HLS 207-4973] enumeration values 'NTT_TWIDDLE_READ' and 'INTT_TWIDDLE_READ' not handled in switch (Crypto.cpp:45:10)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:49:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (Crypto.cpp:57:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:67:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:77:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (Crypto.cpp:78:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:86:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (Crypto.cpp:87:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:96:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (Crypto.cpp:97:9)
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.66 seconds. CPU system time: 3.5 seconds. Elapsed time: 22.19 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,276 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,362 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,406 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,448 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:69:5)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_58_2' (Crypto.cpp:58:19) in function 'Crypto' partially with a factor of 16 (Crypto.cpp:19:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:100:2)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:129:25)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:163:25)
WARNING: [HLS 214-366] Duplicating function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:90:2)
WARNING: [HLS 214-366] Duplicating function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:80:17)
INFO: [HLS 214-178] Inlining function 'bit_reverse(int, int)' into 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' (Utils.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15.94)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18.93)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Complete partitioning on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (Crypto.cpp:22:14)
INFO: [HLS 214-248] Applying array_partition to 'BitReverseData': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:28:11)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:31:11)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:33:11)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3.91)' to improve effectiveness of pipeline pragma in function 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:100:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.28 seconds. CPU system time: 0.31 seconds. Elapsed time: 6.72 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.473 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (Crypto.cpp:50) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_3' (Crypto.cpp:68) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_4' (Crypto.cpp:79) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PERMUTE_LOOP' (Crypto.cpp:109) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PE_LOOP' (Crypto.cpp:122) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PERMUTE_LOOP' (Crypto.cpp:143) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PE_LOOP' (Crypto.cpp:156) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MUL_INV_LOOP' (Crypto.cpp:175) in function 'Crypto' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'BIT_REVERSE_LOOP' (Utils.cpp:12) in function 'Crypto' completely with a factor of 12.
INFO: [XFORM 203-102] Automatically partitioning small array 'N_INV' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'N_INV' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.514 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_GROUP_LOOP' (Crypto.cpp:119:17) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_STAGE_LOOP' (Crypto.cpp:114:13) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_GROUP_LOOP' (Crypto.cpp:153:17) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_STAGE_LOOP' (Crypto.cpp:148:13) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto' ...
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.1' to 'MUL_MOD_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.682 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'INTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.684 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'MUL_MOD.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.684 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln53', Arithmetic.cpp:53->Crypto.cpp:165) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:165 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:159) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln56', Arithmetic.cpp:56->Crypto.cpp:165) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:165 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:159) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'INTT_PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MUL_INV_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret17', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret17', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret17', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret17', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret17', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret17', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret17', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret17', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 19, loop 'MUL_INV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'NTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln53', Arithmetic.cpp:53->Crypto.cpp:131) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:131 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:125) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln56', Arithmetic.cpp:56->Crypto.cpp:131) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:131 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:125) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'NTT_PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_98_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_6'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_98_6' (loop 'VITIS_LOOP_98_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln92', Arithmetic.cpp:92->Crypto.cpp:100) of variable 'select_ln92_5', Arithmetic.cpp:92->Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('input1_u', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
WARNING: [HLS 200-886] Cannot meet target clock period in 'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:100) (combination delay: 9.275 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_98_6''.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_98_6'
WARNING: [HLS 200-871] Estimated clock period (58.203 ns) exceeds the target (target clock period: 6.000 ns, clock uncertainty: 1.620 ns, effective delay budget: 4.380 ns).
WARNING: [HLS 200-1016] The critical path in module 'Crypto_Pipeline_VITIS_LOOP_98_6' consists of the following:
	'load' operation ('input1_u', Crypto.cpp:100) on array 'DataRAM_11' [318]  (3.254 ns)
	'mul' operation ('temp2', Arithmetic.cpp:23->Arithmetic.cpp:69->Crypto.cpp:100) [329]  (9.275 ns)
	'add' operation of DSP[335] ('add_ln30_40', Arithmetic.cpp:30->Arithmetic.cpp:69->Crypto.cpp:100) [335]  (3.020 ns)
	'add' operation ('res_mult', Arithmetic.cpp:32->Arithmetic.cpp:69->Crypto.cpp:100) [338]  (3.520 ns)
	'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:75->Crypto.cpp:100) [345]  (9.275 ns)
	'add' operation ('add_ln30_41', Arithmetic.cpp:30->Arithmetic.cpp:75->Crypto.cpp:100) [352]  (2.552 ns)
	'add' operation ('res_mult_shift', Arithmetic.cpp:32->Arithmetic.cpp:75->Crypto.cpp:100) [357]  (3.520 ns)
	'mul' operation ('temp4', Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:100) [368]  (9.275 ns)
	'sub' operation ('res_shift_12', Arithmetic.cpp:32->Arithmetic.cpp:81->Crypto.cpp:100) [376]  (3.520 ns)
	'sub' operation ('sub_ln85_12', Arithmetic.cpp:85->Crypto.cpp:100) [377]  (3.520 ns)
	'sub' operation ('sub_ln89_12', Arithmetic.cpp:89->Crypto.cpp:100) [378]  (3.520 ns)
	'select' operation ('select_ln92_26', Arithmetic.cpp:92->Crypto.cpp:100) [385]  (0.000 ns)
	'select' operation ('select_ln92_27', Arithmetic.cpp:92->Crypto.cpp:100) [386]  (0.698 ns)
	'store' operation ('DataRAM_11_addr_write_ln92', Arithmetic.cpp:92->Crypto.cpp:100) of variable 'select_ln92_27', Arithmetic.cpp:92->Crypto.cpp:100 on array 'DataRAM_11' [387]  (3.254 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.07 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_88_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_5'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_88_5' (loop 'VITIS_LOOP_88_5'): Unable to schedule 'store' operation ('DataRAM_14_addr_write_ln53', Arithmetic.cpp:53->Crypto.cpp:90) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:90 on array 'DataRAM_14' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'VITIS_LOOP_88_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_79_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_4'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_4' (loop 'VITIS_LOOP_79_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_4' (loop 'VITIS_LOOP_79_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_4' (loop 'VITIS_LOOP_79_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_4' (loop 'VITIS_LOOP_79_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_4' (loop 'VITIS_LOOP_79_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:80) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 6, loop 'VITIS_LOOP_79_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_68_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to schedule 'store' operation ('DataIn_addr_write_ln61', Crypto.cpp:61) of variable 'tmp', Crypto.cpp:61 on array 'DataIn' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataIn'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to schedule 'store' operation ('DataIn_addr_1_write_ln61', Crypto.cpp:61) of variable 'tmp_1', Crypto.cpp:61 on array 'DataIn' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataIn'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to schedule 'store' operation ('DataIn_addr_2_write_ln61', Crypto.cpp:61) of variable 'tmp_2', Crypto.cpp:61 on array 'DataIn' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataIn'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to schedule 'store' operation ('DataIn_addr_3_write_ln61', Crypto.cpp:61) of variable 'tmp_3', Crypto.cpp:61 on array 'DataIn' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'DataIn'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to schedule 'store' operation ('DataIn_addr_10_write_ln61', Crypto.cpp:61) of variable 'tmp_s', Crypto.cpp:61 on array 'DataIn' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'DataIn'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to schedule 'store' operation ('DataIn_addr_14_write_ln61', Crypto.cpp:61) of variable 'tmp_13', Crypto.cpp:61 on array 'DataIn' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'DataIn'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 19, loop 'VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.714 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP1' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' pipeline 'INTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_PE_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PE_LOOP' pipeline 'INTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14ns_16ns_32ns_33_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16ns_30_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'MUL_INV_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_MUL_INV_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' pipeline 'NTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_PE_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PE_LOOP' pipeline 'NTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_98_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_98_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto_Pipeline_VITIS_LOOP_98_6' is 5105 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_98_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_88_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_88_5' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_88_5' pipeline 'VITIS_LOOP_88_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_88_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_79_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_79_4' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_79_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_68_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_68_3' pipeline 'VITIS_LOOP_68_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_68_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_58_2' pipeline 'VITIS_LOOP_58_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_58_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.812 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_50_1' pipeline 'VITIS_LOOP_50_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_50_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/ModIndex' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'OP', 'ModIndex', 'NTTTwiddleIn', 'DataIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_15ns_32s_11_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto'.
INFO: [RTMG 210-278] Implementing memory 'Crypto_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_BitReverseData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.831 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 1.838 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.863 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 17.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 35.22 seconds. CPU system time: 4.18 seconds. Elapsed time: 43.6 seconds; current allocated memory: 419.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Skipped source file 'ret.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'basis.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'poly.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
WARNING: [HLS 207-4973] enumeration values 'NTT_TWIDDLE_READ' and 'INTT_TWIDDLE_READ' not handled in switch (Crypto.cpp:45:10)
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.61 seconds. CPU system time: 3.62 seconds. Elapsed time: 22.26 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,270 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,251 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,636 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,675 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:69:5)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:100:17)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:129:25)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:163:25)
WARNING: [HLS 214-366] Duplicating function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:90:2)
WARNING: [HLS 214-366] Duplicating function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:80:17)
INFO: [HLS 214-178] Inlining function 'bit_reverse(int, int)' into 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' (Utils.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15.94)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18.93)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Complete partitioning on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (Crypto.cpp:22:14)
INFO: [HLS 214-248] Applying array_partition to 'BitReverseData': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:28:11)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:31:11)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:33:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.1 seconds. CPU system time: 0.32 seconds. Elapsed time: 6.67 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.471 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_LOOP' (Crypto.cpp:50) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_LOOP' (Crypto.cpp:58) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_LOOP' (Crypto.cpp:68) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_LOOP' (Crypto.cpp:79) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_LOOP' (Crypto.cpp:98) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PERMUTE_LOOP' (Crypto.cpp:109) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PE_LOOP' (Crypto.cpp:122) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PERMUTE_LOOP' (Crypto.cpp:143) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PE_LOOP' (Crypto.cpp:156) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MUL_INV_LOOP' (Crypto.cpp:175) in function 'Crypto' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'BIT_REVERSE_LOOP' (Utils.cpp:12) in function 'Crypto' completely with a factor of 12.
INFO: [XFORM 203-102] Automatically partitioning small array 'N_INV' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'N_INV' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.507 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_GROUP_LOOP' (Crypto.cpp:119:17) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_STAGE_LOOP' (Crypto.cpp:114:13) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_GROUP_LOOP' (Crypto.cpp:153:17) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_STAGE_LOOP' (Crypto.cpp:148:13) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto' ...
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.2' to 'MUL_MOD_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.1' to 'MUL_MOD_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.665 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'INTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.667 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'MUL_MOD.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.667 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln53', Arithmetic.cpp:53->Crypto.cpp:165) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:165 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:159) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln56', Arithmetic.cpp:56->Crypto.cpp:165) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:165 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:159) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'INTT_PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MUL_INV_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 19, loop 'MUL_INV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'NTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln53', Arithmetic.cpp:53->Crypto.cpp:131) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:131 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:125) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln56', Arithmetic.cpp:56->Crypto.cpp:131) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:131 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:125) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'NTT_PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'MUL_MOD.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 19, loop 'POLY_MUL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_SUB_LOOP' (loop 'POLY_SUB_LOOP'): Unable to schedule 'store' operation ('DataRAM_14_addr_write_ln53', Arithmetic.cpp:53->Crypto.cpp:90) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:90 on array 'DataRAM_14' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'POLY_SUB_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_ADD_LOOP' (loop 'POLY_ADD_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_ADD_LOOP' (loop 'POLY_ADD_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_ADD_LOOP' (loop 'POLY_ADD_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_ADD_LOOP' (loop 'POLY_ADD_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_ADD_LOOP' (loop 'POLY_ADD_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:80) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 6, loop 'POLY_ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_TWIDDLE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_READ_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'READ_DATA_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_WRITE_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_DATA_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.692 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.693 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP1' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' pipeline 'INTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.702 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_PE_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PE_LOOP' pipeline 'INTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14ns_16ns_32ns_33_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16ns_30_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'MUL_INV_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_MUL_INV_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' pipeline 'NTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_PE_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PE_LOOP' pipeline 'NTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_MUL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_SUB_LOOP' pipeline 'POLY_SUB_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_SUB_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_ADD_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' pipeline 'WRITE_TWIDDLE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_READ_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_READ_DATA_LOOP' pipeline 'READ_DATA_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_READ_DATA_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_WRITE_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_WRITE_DATA_LOOP' pipeline 'WRITE_DATA_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_WRITE_DATA_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/ModIndex' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'OP', 'ModIndex', 'NTTTwiddleIn', 'DataIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_15ns_32s_11_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto'.
INFO: [RTMG 210-278] Implementing memory 'Crypto_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_BitReverseData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.788 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.815 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 224.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31.09 seconds. CPU system time: 4.23 seconds. Elapsed time: 39.6 seconds; current allocated memory: 370.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 7 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Skipped source file 'ret.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'basis.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'poly.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
WARNING: [HLS 207-4973] enumeration values 'NTT_TWIDDLE_READ' and 'INTT_TWIDDLE_READ' not handled in switch (Crypto.cpp:45:10)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:77:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (Crypto.cpp:78:9)
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.63 seconds. CPU system time: 3.61 seconds. Elapsed time: 22.27 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,271 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,252 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,636 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,675 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:69:5)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:100:17)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:129:25)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:163:25)
WARNING: [HLS 214-366] Duplicating function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:90:2)
WARNING: [HLS 214-366] Duplicating function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:80:17)
INFO: [HLS 214-178] Inlining function 'bit_reverse(int, int)' into 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' (Utils.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15.94)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18.93)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Complete partitioning on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (Crypto.cpp:22:14)
INFO: [HLS 214-248] Applying array_partition to 'BitReverseData': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:28:11)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:31:11)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:33:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.11 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.69 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.471 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_LOOP' (Crypto.cpp:50) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_LOOP' (Crypto.cpp:58) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_LOOP' (Crypto.cpp:68) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_1' (Crypto.cpp:79) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_LOOP' (Crypto.cpp:98) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PERMUTE_LOOP' (Crypto.cpp:109) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PE_LOOP' (Crypto.cpp:122) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PERMUTE_LOOP' (Crypto.cpp:143) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PE_LOOP' (Crypto.cpp:156) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MUL_INV_LOOP' (Crypto.cpp:175) in function 'Crypto' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'BIT_REVERSE_LOOP' (Utils.cpp:12) in function 'Crypto' completely with a factor of 12.
INFO: [XFORM 203-102] Automatically partitioning small array 'N_INV' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'N_INV' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.507 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_GROUP_LOOP' (Crypto.cpp:119:17) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_STAGE_LOOP' (Crypto.cpp:114:13) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_GROUP_LOOP' (Crypto.cpp:153:17) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_STAGE_LOOP' (Crypto.cpp:148:13) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.659 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto' ...
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.2' to 'MUL_MOD_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.1' to 'MUL_MOD_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.666 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'INTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.668 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'MUL_MOD.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.668 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln53', Arithmetic.cpp:53->Crypto.cpp:165) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:165 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:159) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln56', Arithmetic.cpp:56->Crypto.cpp:165) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:165 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:159) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'INTT_PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MUL_INV_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 19, loop 'MUL_INV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.678 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'NTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.680 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln53', Arithmetic.cpp:53->Crypto.cpp:131) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:131 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:125) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln56', Arithmetic.cpp:56->Crypto.cpp:131) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:131 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:125) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'NTT_PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'MUL_MOD.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 19, loop 'POLY_MUL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_SUB_LOOP' (loop 'POLY_SUB_LOOP'): Unable to schedule 'store' operation ('DataRAM_14_addr_write_ln53', Arithmetic.cpp:53->Crypto.cpp:90) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:90 on array 'DataRAM_14' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'POLY_SUB_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_1' (loop 'VITIS_LOOP_79_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_1' (loop 'VITIS_LOOP_79_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_1' (loop 'VITIS_LOOP_79_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_1' (loop 'VITIS_LOOP_79_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:80) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_79_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.690 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_TWIDDLE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.690 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_READ_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'READ_DATA_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.690 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_WRITE_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_DATA_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.692 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP1' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' pipeline 'INTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_PE_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PE_LOOP' pipeline 'INTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14ns_16ns_32ns_33_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16ns_30_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'MUL_INV_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_MUL_INV_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' pipeline 'NTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_PE_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PE_LOOP' pipeline 'NTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_MUL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_SUB_LOOP' pipeline 'POLY_SUB_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_SUB_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_79_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_79_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' pipeline 'WRITE_TWIDDLE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_READ_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_READ_DATA_LOOP' pipeline 'READ_DATA_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_READ_DATA_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_WRITE_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_WRITE_DATA_LOOP' pipeline 'WRITE_DATA_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_WRITE_DATA_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/ModIndex' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'OP', 'ModIndex', 'NTTTwiddleIn', 'DataIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_15ns_32s_11_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto'.
INFO: [RTMG 210-278] Implementing memory 'Crypto_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_BitReverseData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.816 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 195.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30.94 seconds. CPU system time: 4.24 seconds. Elapsed time: 39.48 seconds; current allocated memory: 371.270 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 7 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Crypto/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.68 seconds. CPU system time: 0.57 seconds. Elapsed time: 11.65 seconds; current allocated memory: 9.547 MB.
