module Timer(clk, reset, presState, timeout, timeoutcounter);
	input clk, reset;
	input [1:0] presState;
	output reg timeout;
	output reg [3:0] timeoutcounter;
	
	always@(posedge clk, negedge reset)begin
		if(reset == 0) begin
			presState <= Green;
			timeoutcounter <= 0;
		end
		else begin 
		if (presState == Red && timeoutcounter < 15) begin
        timeoutcounter  <= timeoutcounter + 1;
      end
	end
endmodule