{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728484034208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728484034208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 17:57:14 2024 " "Processing started: Wed Oct 09 17:57:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728484034208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728484034208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SEG -c SEG " "Command: quartus_map --read_settings_files=on --write_settings_files=off SEG -c SEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728484034208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1728484034482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 8 4 " "Found 8 design units, including 4 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_controll_50MHZ_T_50HZ-Clock_Controll_50MHZ_T_50HZ_Behave " "Found design unit 1: Clock_controll_50MHZ_T_50HZ-Clock_Controll_50MHZ_T_50HZ_Behave" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484034775 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONVERTER-CONVERTER_Behave " "Found design unit 2: CONVERTER-CONVERTER_Behave" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484034775 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SDST-SDST_Behave " "Found design unit 3: SDST-SDST_Behave" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484034775 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Seg-Seg_behave " "Found design unit 4: Seg-Seg_behave" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 236 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484034775 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_controll_50MHZ_T_50HZ " "Found entity 1: Clock_controll_50MHZ_T_50HZ" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484034775 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONVERTER " "Found entity 2: CONVERTER" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484034775 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDST " "Found entity 3: SDST" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484034775 ""} { "Info" "ISGN_ENTITY_NAME" "4 Seg " "Found entity 4: Seg" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484034775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484034775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SEG " "Elaborating entity \"SEG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1728484034853 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Inp SEG.vhd(265) " "VHDL Process Statement warning at SEG.vhd(265): signal \"Inp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Inp SEG.vhd(267) " "VHDL Process Statement warning at SEG.vhd(267): signal \"Inp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L_data SEG.vhd(261) " "VHDL Process Statement warning at SEG.vhd(261): inferring latch(es) for signal or variable \"L_data\", which holds its previous value in one or more paths through the process" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "H_data SEG.vhd(261) " "VHDL Process Statement warning at SEG.vhd(261): inferring latch(es) for signal or variable \"H_data\", which holds its previous value in one or more paths through the process" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_data\[0\] SEG.vhd(261) " "Inferred latch for \"H_data\[0\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_data\[1\] SEG.vhd(261) " "Inferred latch for \"H_data\[1\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_data\[2\] SEG.vhd(261) " "Inferred latch for \"H_data\[2\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_data\[3\] SEG.vhd(261) " "Inferred latch for \"H_data\[3\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_data\[4\] SEG.vhd(261) " "Inferred latch for \"H_data\[4\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_data\[5\] SEG.vhd(261) " "Inferred latch for \"H_data\[5\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_data\[6\] SEG.vhd(261) " "Inferred latch for \"H_data\[6\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_data\[7\] SEG.vhd(261) " "Inferred latch for \"H_data\[7\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L_data\[0\] SEG.vhd(261) " "Inferred latch for \"L_data\[0\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L_data\[1\] SEG.vhd(261) " "Inferred latch for \"L_data\[1\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L_data\[2\] SEG.vhd(261) " "Inferred latch for \"L_data\[2\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L_data\[3\] SEG.vhd(261) " "Inferred latch for \"L_data\[3\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L_data\[4\] SEG.vhd(261) " "Inferred latch for \"L_data\[4\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L_data\[5\] SEG.vhd(261) " "Inferred latch for \"L_data\[5\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L_data\[6\] SEG.vhd(261) " "Inferred latch for \"L_data\[6\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L_data\[7\] SEG.vhd(261) " "Inferred latch for \"L_data\[7\]\" at SEG.vhd(261)" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728484034890 "|SEG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDST SDST:QW1 " "Elaborating entity \"SDST\" for hierarchy \"SDST:QW1\"" {  } { { "SEG.vhd" "QW1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484034890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONVERTER SDST:QW1\|CONVERTER:U1 " "Elaborating entity \"CONVERTER\" for hierarchy \"SDST:QW1\|CONVERTER:U1\"" {  } { { "SEG.vhd" "U1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484034906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_controll_50MHZ_T_50HZ Clock_controll_50MHZ_T_50HZ:QW2 " "Elaborating entity \"Clock_controll_50MHZ_T_50HZ\" for hierarchy \"Clock_controll_50MHZ_T_50HZ:QW2\"" {  } { { "SEG.vhd" "QW2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484034985 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN SEG.vhd(19) " "VHDL Process Statement warning at SEG.vhd(19): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1728484035010 "|SEG|Clock_controll_50MHZ_T_50HZ:QW2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset SEG.vhd(20) " "VHDL Process Statement warning at SEG.vhd(20): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1728484035010 "|SEG|Clock_controll_50MHZ_T_50HZ:QW2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SDST:QW1\|CONVERTER:U1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SDST:QW1\|CONVERTER:U1\|Mod0\"" {  } { { "SEG.vhd" "Mod0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484036421 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SDST:QW1\|CONVERTER:U1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SDST:QW1\|CONVERTER:U1\|Div0\"" {  } { { "SEG.vhd" "Div0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484036421 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SDST:QW1\|CONVERTER:U1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SDST:QW1\|CONVERTER:U1\|Mod1\"" {  } { { "SEG.vhd" "Mod1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484036421 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SDST:QW1\|CONVERTER:U1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SDST:QW1\|CONVERTER:U1\|Div1\"" {  } { { "SEG.vhd" "Div1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484036421 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SDST:QW1\|CONVERTER:U1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SDST:QW1\|CONVERTER:U1\|Mod2\"" {  } { { "SEG.vhd" "Mod2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484036421 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SDST:QW1\|CONVERTER:U1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SDST:QW1\|CONVERTER:U1\|Div2\"" {  } { { "SEG.vhd" "Div2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484036421 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SDST:QW1\|CONVERTER:U1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SDST:QW1\|CONVERTER:U1\|Mod3\"" {  } { { "SEG.vhd" "Mod3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484036421 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SDST:QW1\|CONVERTER:U1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SDST:QW1\|CONVERTER:U1\|Div3\"" {  } { { "SEG.vhd" "Div3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484036421 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SDST:QW1\|CONVERTER:U1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SDST:QW1\|CONVERTER:U1\|Mod4\"" {  } { { "SEG.vhd" "Mod4" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484036421 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1728484036421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDST:QW1\|CONVERTER:U1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SDST:QW1\|CONVERTER:U1\|lpm_divide:Mod0\"" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484036482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDST:QW1\|CONVERTER:U1\|lpm_divide:Mod0 " "Instantiated megafunction \"SDST:QW1\|CONVERTER:U1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484036482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484036482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484036482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484036482 ""}  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728484036482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/db/lpm_divide_a5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484036529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484036529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484036560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484036560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484036576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484036576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDST:QW1\|CONVERTER:U1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SDST:QW1\|CONVERTER:U1\|lpm_divide:Div0\"" {  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484036622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDST:QW1\|CONVERTER:U1\|lpm_divide:Div0 " "Instantiated megafunction \"SDST:QW1\|CONVERTER:U1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484036622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484036622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484036622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728484036622 ""}  } { { "SEG.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/SEG.vhd" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728484036622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484036669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484036669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484036685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484036685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/segment disp test/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728484036716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728484036716 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1728484038615 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1728484039114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728484039114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1930 " "Implemented 1930 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1728484039282 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1728484039282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1884 " "Implemented 1884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1728484039282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1728484039282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728484039308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 17:57:19 2024 " "Processing ended: Wed Oct 09 17:57:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728484039308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728484039308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728484039308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728484039308 ""}
