{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y -310 -defaultsOSRD
preplace port Lcl_M_AXIS_MM2S_TVALID_0 -pg 1 -y 140 -defaultsOSRD
preplace port BRAM_PORTA_1 -pg 1 -y 470 -defaultsOSRD
preplace port Lcl_M_AXIS_MM2S_TLAST_0 -pg 1 -y 120 -defaultsOSRD
preplace port useLcl_0 -pg 1 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y -20 -defaultsOSRD
preplace port Lcl_M_AXIS_MM2S_TREADY_0 -pg 1 -y 120 -defaultsOSRD
preplace port EnIn -pg 1 -y -180 -defaultsOSRD
preplace port BRAM_PORTA -pg 1 -y 320 -defaultsOSRD
preplace portBus leds_0 -pg 1 -y -50 -defaultsOSRD
preplace portBus Lcl_M_AXIS_MM2S_TDATA_0 -pg 1 -y 100 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 4 -y 300 -defaultsOSRD
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 4 -y 470 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 3 -y 310 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 3 -y 100 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -y -40 -defaultsOSRD
preplace inst rst_processing_system7_0_50M -pg 1 -lvl 2 -y 640 -defaultsOSRD
preplace inst partial_led_test_v1_0_0 -pg 1 -lvl 2 -y -80 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -y 60 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 5 -y 180 -defaultsOSRD -resize 120 60
preplace inst zycap_0 -pg 1 -lvl 2 -y 120 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 3 -y -160 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -y 40 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -y -250 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 4 -y 170 -defaultsOSRD -resize 200 100
preplace netloc processing_system7_0_DDR 1 2 4 730J -350 NJ -350 NJ -350 1630J
preplace netloc axi_mem_intercon_M01_AXI 1 3 1 1080
preplace netloc Lcl_M_AXIS_MM2S_TVALID_0_1 1 0 2 NJ 140 NJ
preplace netloc useLcl_0_1 1 0 2 NJ 160 NJ
preplace netloc zycap_0_mm2s_introut 1 0 3 -60 240 NJ 240 690
preplace netloc rst_processing_system7_0_50M_interconnect_aresetn 1 2 1 730
preplace netloc axi_mem_intercon_M03_AXI 1 1 3 210 -360 NJ -360 1050
preplace netloc axi_mem_intercon_1_M00_AXI 1 3 1 1050
preplace netloc processing_system7_0_M_AXI_GP0 1 2 1 730
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 1400
preplace netloc Lcl_M_AXIS_MM2S_TDATA_0_1 1 0 2 NJ 100 NJ
preplace netloc axi_smc_M00_AXI 1 1 3 180 230 700J 170 1050
preplace netloc zycap_0_M_AXI_MM2S 1 2 1 740
preplace netloc processing_system7_0_M_AXI_GP1 1 2 1 720
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 1390
preplace netloc Lcl_M_AXIS_MM2S_TLAST_0_1 1 0 2 NJ 120 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 2 220 -10 690
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 4 2 NJ 300 1630J
preplace netloc axi_mem_intercon_1_M01_AXI 1 3 1 1060
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 1090
preplace netloc rst_processing_system7_0_50M_peripheral_aresetn 1 1 3 230 10 760 460 1090
preplace netloc axi_mem_intercon_M02_AXI 1 1 3 200 -370 NJ -370 1070
preplace netloc xlconcat_0_dout 1 1 1 170
preplace netloc axi_bram_ctrl_3_BRAM_PORTA 1 4 2 NJ 470 NJ
preplace netloc processing_system7_0_FIXED_IO 1 2 4 750J -340 NJ -340 NJ -340 1620J
preplace netloc partial_led_test_v1_0_0_leds 1 2 4 710J 20 1070J -50 NJ -50 N
preplace netloc processing_system7_0_FCLK_CLK0 1 1 3 190 250 750 30 1070
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 4 1 1390
preplace netloc zycap_0_Lcl_M_AXIS_MM2S_TREADY 1 2 4 710J 450 1050J 400 1400J 120 NJ
preplace netloc axi_bram_ctrl_1_BRAM_PORTB 1 4 1 1390
preplace netloc EnIn_1 1 0 1 -70
levelinfo -pg 1 -90 70 460 910 1250 1510 1670 -top -380 -bot 1540
",
}
{
   da_axi4_cnt: "16",
   da_board_cnt: "1",
   da_bram_cntlr_cnt: "4",
   da_clkrst_cnt: "2",
   da_ps7_cnt: "3",
}
