Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Sep 27 16:49:12 2025
| Host         : mdxps15 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 1
+-----------+----------+----------------------------+--------+
| Rule      | Severity | Description                | Checks |
+-----------+----------+----------------------------+--------+
| REQP-1839 | Warning  | RAMB36 async control check | 1      |
+-----------+----------+----------------------------+--------+

2. REPORT DETAILS
-----------------
REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 ezp_uart_rx_inst/fifo_1/mem_reg has an input control pin ezp_uart_rx_inst/fifo_1/mem_reg/ENBWREN (net: ezp_uart_rx_inst/fifo_1/E[0]) which is driven by a register (ezp_uart_rx_inst/ezp_encode_0/o_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


