# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/629a/hdl/Init_v1_0_S00_AXI.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/629a/hdl/Init_v1_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_Init_0_0/sim/design_1_Init_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/c1f6/ID_selector.srcs/sources_1/new/ID_selector.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_ID_selector_0_0/sim/design_1_ID_selector_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/24bf/new/ram_reader.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_ram_reader_0_0/sim/design_1_ram_reader_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/8921/state_machine.srcs/sources_1/new/state_machine.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_state_machine_0_0/sim/design_1_state_machine_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/877c/state_wait.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_state_wait_0_0/sim/design_1_state_wait_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/597c/state_results.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_state_results_0_0/sim/design_1_state_results_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/c152/sources_1/new/Comparer.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/c152/sources_1/new/Debouncer.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/c152/sources_1/new/GDebouncer.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/c152/sources_1/new/LedShow.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/c152/sources_1/new/Game.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_Game_0_0/sim/design_1_Game_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/4274/sources_1/new/LightController.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_LightController_0_0/sim/design_1_LightController_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_vio_0_1/sim/design_1_vio_0_1.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../memorice.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
