Analysis & Synthesis report for DUT
Mon May 09 15:29:07 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "pipeline:add_instance|write_back:stage6"
 10. Port Connectivity Checks: "pipeline:add_instance|MA_WB_reg:pipe_reg5"
 11. Port Connectivity Checks: "pipeline:add_instance|memory_access:stage5|code_memory:memory_access"
 12. Port Connectivity Checks: "pipeline:add_instance|memory_access:stage5"
 13. Port Connectivity Checks: "pipeline:add_instance|EX_MA_reg:pipe_reg4"
 14. Port Connectivity Checks: "pipeline:add_instance|execute:stage4|ALU:alu_use"
 15. Port Connectivity Checks: "pipeline:add_instance|execute:stage4"
 16. Port Connectivity Checks: "pipeline:add_instance|RR_EX_reg:pipe_reg3"
 17. Port Connectivity Checks: "pipeline:add_instance|register_file:rf"
 18. Port Connectivity Checks: "pipeline:add_instance|reg_read:stage3"
 19. Port Connectivity Checks: "pipeline:add_instance|ID_RR_reg:pipe_reg2"
 20. Port Connectivity Checks: "pipeline:add_instance|instr_decode:stage2"
 21. Port Connectivity Checks: "pipeline:add_instance|IF_ID_reg:pipe_reg1"
 22. Port Connectivity Checks: "pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"
 23. Port Connectivity Checks: "pipeline:add_instance|instr_fetch:stage1"
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon May 09 15:29:07 2022       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; DUT                                         ;
; Top-level Entity Name       ; DUT                                         ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 0                                           ;
; Total pins                  ; 3                                           ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                            ; DUT                ; DUT                ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------+---------+
; sign_extend10.vhdl               ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/sign_extend10.vhdl   ;         ;
; forwarding_unit.vhdl             ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd              ;         ;
; stage6.vhdl                      ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl          ;         ;
; stage5.vhdl                      ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl          ;         ;
; stage4.vhdl                      ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl          ;         ;
; stage3.vhdl                      ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage3.vhdl          ;         ;
; stage2.vhdl                      ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage2.vhdl          ;         ;
; stage1.vhdl                      ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl          ;         ;
; sign_extend7.vhdl                ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/sign_extend7.vhdl    ;         ;
; RR_EX.vhdl                       ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl           ;         ;
; ROM.vhdl                         ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ROM.vhdl             ;         ;
; register_file.vhdl               ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl   ;         ;
; RAM.vhdl                         ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RAM.vhdl             ;         ;
; pipeline.vhdl                    ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl        ;         ;
; pad7.vhdl                        ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pad7.vhdl            ;         ;
; MA_WB.vhdl                       ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl           ;         ;
; lshift.vhdl                      ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/lshift.vhdl          ;         ;
; IF_ID.vhdl                       ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl           ;         ;
; ID_RR.vhdl                       ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl           ;         ;
; EX_MA.vhdl                       ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl           ;         ;
; DUT.vhdl                         ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl             ;         ;
; comp.vhdl                        ; yes             ; User VHDL File  ; C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/comp.vhdl            ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 0     ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 3     ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; |DUT                       ; 0 (0)       ; 0            ; 0          ; 3    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |DUT                ; DUT         ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|write_back:stage6"                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; stall  ; Input  ; Info     ; Stuck at GND                                                                        ;
; pc_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|MA_WB_reg:pipe_reg5" ;
+--------------+-------+----------+-------------------------------------+
; Port         ; Type  ; Severity ; Details                             ;
+--------------+-------+----------+-------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                        ;
+--------------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|memory_access:stage5|code_memory:memory_access"                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; mem_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|memory_access:stage5" ;
+-------+-------+----------+---------------------------------------------+
; Port  ; Type  ; Severity ; Details                                     ;
+-------+-------+----------+---------------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                                ;
+-------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|EX_MA_reg:pipe_reg4" ;
+--------------+-------+----------+-------------------------------------+
; Port         ; Type  ; Severity ; Details                             ;
+--------------+-------+----------+-------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                        ;
+--------------+-------+----------+-------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|execute:stage4|ALU:alu_use" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|execute:stage4" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                          ;
+-------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|RR_EX_reg:pipe_reg3" ;
+--------------+-------+----------+-------------------------------------+
; Port         ; Type  ; Severity ; Details                             ;
+--------------+-------+----------+-------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                        ;
+--------------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|register_file:rf"                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; write_pc    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; r7_pc       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|reg_read:stage3" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|ID_RR_reg:pipe_reg2" ;
+--------------+-------+----------+-------------------------------------+
; Port         ; Type  ; Severity ; Details                             ;
+--------------+-------+----------+-------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                        ;
+--------------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|instr_decode:stage2" ;
+-------+-------+----------+--------------------------------------------+
; Port  ; Type  ; Severity ; Details                                    ;
+-------+-------+----------+--------------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                               ;
+-------+-------+----------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|IF_ID_reg:pipe_reg1" ;
+--------------+-------+----------+-------------------------------------+
; Port         ; Type  ; Severity ; Details                             ;
+--------------+-------+----------+-------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                        ;
+--------------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; sel      ; Input  ; Info     ; Stuck at GND                                                                        ;
; en       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline:add_instance|instr_fetch:stage1" ;
+-------+-------+----------+-------------------------------------------+
; Port  ; Type  ; Severity ; Details                                   ;
+-------+-------+----------+-------------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                              ;
+-------+-------+----------+-------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon May 09 15:28:51 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC_Pipeline -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend10.vhdl
    Info (12022): Found design unit 1: sign_extend10-extend10 File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/sign_extend10.vhdl Line: 10
    Info (12023): Found entity 1: sign_extend10 File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/sign_extend10.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file forwarding_unit.vhdl
    Info (12022): Found design unit 1: forwarding_unit-forward File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 18
    Info (12023): Found entity 1: forwarding_unit File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-a1 File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 17
    Info (12023): Found entity 1: ALU File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/Testbench.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file stage6.vhdl
    Info (12022): Found design unit 1: write_back-wb_arch File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 21
    Info (12023): Found entity 1: write_back File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file stage5.vhdl
    Info (12022): Found design unit 1: memory_access-ma_arch File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 27
    Info (12023): Found entity 1: memory_access File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file stage4.vhdl
    Info (12022): Found design unit 1: execute-ex_arch File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 28
    Info (12023): Found entity 1: execute File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file stage3.vhdl
    Info (12022): Found design unit 1: reg_read-rr_arch File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage3.vhdl Line: 24
    Info (12023): Found entity 1: reg_read File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage3.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file stage2.vhdl
    Info (12022): Found design unit 1: instr_decode-id_arch File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage2.vhdl Line: 18
    Info (12023): Found entity 1: instr_decode File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage2.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file stage1.vhdl
    Info (12022): Found design unit 1: instr_fetch-if_arch File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl Line: 12
    Info (12023): Found entity 1: instr_fetch File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend7.vhdl
    Info (12022): Found design unit 1: sign_extend7-extend7 File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/sign_extend7.vhdl Line: 10
    Info (12023): Found entity 1: sign_extend7 File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/sign_extend7.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rr_ex.vhdl
    Info (12022): Found design unit 1: RR_EX_reg-reg File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 27
    Info (12023): Found entity 1: RR_EX_reg File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhdl
    Info (12022): Found design unit 1: code_memory-memory_a File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ROM.vhdl Line: 14
    Info (12023): Found entity 1: code_memory File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ROM.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file risc.vhdl
    Info (12022): Found design unit 1: iitb_risc-final File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/risc.vhdl Line: 20
    Info (12023): Found entity 1: iitb_risc File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/risc.vhdl Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhdl
    Info (12022): Found design unit 1: register_file-rf File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 32
    Info (12023): Found entity 1: register_file File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhdl
    Info (12022): Found design unit 1: data_memory-memory_a File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RAM.vhdl Line: 27
    Info (12023): Found entity 1: data_memory File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RAM.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pipeline.vhdl
    Info (12022): Found design unit 1: pipeline-final File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 12
    Info (12023): Found entity 1: pipeline File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pad7.vhdl
    Info (12022): Found design unit 1: pad7-pad File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pad7.vhdl Line: 10
    Info (12023): Found entity 1: pad7 File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pad7.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ma_wb.vhdl
    Info (12022): Found design unit 1: MA_WB_reg-reg File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 26
    Info (12023): Found entity 1: MA_WB_reg File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lshift.vhdl
    Info (12022): Found design unit 1: left_shift-shift File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/lshift.vhdl Line: 10
    Info (12023): Found entity 1: left_shift File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/lshift.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file if_id.vhdl
    Info (12022): Found design unit 1: IF_ID_reg-reg File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 13
    Info (12023): Found entity 1: IF_ID_reg File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file id_rr.vhdl
    Info (12022): Found design unit 1: ID_RR_reg-reg File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 25
    Info (12023): Found entity 1: ID_RR_reg File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ex_ma.vhdl
    Info (12022): Found design unit 1: EX_MA_reg-reg File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 27
    Info (12023): Found entity 1: EX_MA_reg File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl Line: 8
    Info (12023): Found entity 1: DUT File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file comp.vhdl
    Info (12022): Found design unit 1: comparator-compare File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/comp.vhdl Line: 12
    Info (12023): Found entity 1: comparator File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/comp.vhdl Line: 4
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "pipeline" for hierarchy "pipeline:add_instance" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl Line: 15
Warning (10540): VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal "stall1" because signal was never assigned a value File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 236
Warning (10540): VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal "stall2" because signal was never assigned a value File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 236
Warning (10540): VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal "stall3" because signal was never assigned a value File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 236
Warning (10540): VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal "stall4" because signal was never assigned a value File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 236
Warning (10540): VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal "stall5" because signal was never assigned a value File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 236
Warning (10540): VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal "stall6" because signal was never assigned a value File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 236
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhdl(237): object "nstall6" assigned a value but never read File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 237
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhdl(240): object "wb_pc" assigned a value but never read File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 240
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhdl(240): object "rfpc" assigned a value but never read File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 240
Info (12128): Elaborating entity "instr_fetch" for hierarchy "pipeline:add_instance|instr_fetch:stage1" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 255
Warning (10036): Verilog HDL or VHDL warning at stage1.vhdl(34): object "pc_carry" assigned a value but never read File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl Line: 34
Warning (10036): Verilog HDL or VHDL warning at stage1.vhdl(34): object "pc_z" assigned a value but never read File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl Line: 34
Info (12128): Elaborating entity "code_memory" for hierarchy "pipeline:add_instance|instr_fetch:stage1|code_memory:cmem" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl Line: 36
Info (12128): Elaborating entity "ALU" for hierarchy "pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl Line: 37
Warning (10492): VHDL Process Statement warning at ALU.vhd(37): signal "outSum" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 37
Warning (10492): VHDL Process Statement warning at ALU.vhd(44): signal "outNAND" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 44
Warning (10631): VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable "outSum", which holds its previous value in one or more paths through the process File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Warning (10631): VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable "Cout", which holds its previous value in one or more paths through the process File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Warning (10631): VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable "Z", which holds its previous value in one or more paths through the process File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Warning (10631): VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable "outNAND", which holds its previous value in one or more paths through the process File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[0]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[1]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[2]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[3]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[4]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[5]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[6]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[7]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[8]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[9]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[10]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[11]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[12]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[13]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[14]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outNAND[15]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "Z" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "Cout" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[0]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[1]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[2]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[3]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[4]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[5]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[6]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[7]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[8]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[9]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[10]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[11]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[12]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[13]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[14]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "outSum[15]" at ALU.vhd(25) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 25
Info (10041): Inferred latch for "op[0]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[1]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[2]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[3]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[4]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[5]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[6]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[7]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[8]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[9]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[10]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[11]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[12]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[13]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[14]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (10041): Inferred latch for "op[15]" at ALU.vhd(23) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd Line: 23
Info (12128): Elaborating entity "IF_ID_reg" for hierarchy "pipeline:add_instance|IF_ID_reg:pipe_reg1" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 257
Info (10041): Inferred latch for "reg_data2[0]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[1]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[2]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[3]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[4]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[5]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[6]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[7]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[8]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[9]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[10]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[11]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[12]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[13]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[14]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data2[15]" at IF_ID.vhdl(18) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 18
Info (10041): Inferred latch for "reg_data1[0]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[1]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[2]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[3]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[4]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[5]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[6]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[7]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[8]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[9]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[10]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[11]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[12]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[13]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[14]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (10041): Inferred latch for "reg_data1[15]" at IF_ID.vhdl(17) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl Line: 17
Info (12128): Elaborating entity "instr_decode" for hierarchy "pipeline:add_instance|instr_decode:stage2" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 259
Info (12128): Elaborating entity "sign_extend7" for hierarchy "pipeline:add_instance|instr_decode:stage2|sign_extend7:se7" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage2.vhdl Line: 45
Info (12128): Elaborating entity "sign_extend10" for hierarchy "pipeline:add_instance|instr_decode:stage2|sign_extend10:se10" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage2.vhdl Line: 46
Info (12128): Elaborating entity "pad7" for hierarchy "pipeline:add_instance|instr_decode:stage2|pad7:p7" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage2.vhdl Line: 47
Info (12128): Elaborating entity "ID_RR_reg" for hierarchy "pipeline:add_instance|ID_RR_reg:pipe_reg2" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 261
Info (10041): Inferred latch for "reg_data8[0]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[1]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[2]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[3]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[4]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[5]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[6]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[7]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[8]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[9]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[10]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[11]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[12]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[13]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[14]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data8[15]" at ID_RR.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 43
Info (10041): Inferred latch for "reg_data7[0]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[1]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[2]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[3]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[4]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[5]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[6]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[7]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[8]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[9]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[10]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[11]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[12]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[13]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[14]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data7[15]" at ID_RR.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 42
Info (10041): Inferred latch for "reg_data6[0]" at ID_RR.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 41
Info (10041): Inferred latch for "reg_data6[1]" at ID_RR.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 41
Info (10041): Inferred latch for "reg_data5[0]" at ID_RR.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 40
Info (10041): Inferred latch for "reg_data5[1]" at ID_RR.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 40
Info (10041): Inferred latch for "reg_data5[2]" at ID_RR.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 40
Info (10041): Inferred latch for "reg_data4[0]" at ID_RR.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 39
Info (10041): Inferred latch for "reg_data4[1]" at ID_RR.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 39
Info (10041): Inferred latch for "reg_data4[2]" at ID_RR.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 39
Info (10041): Inferred latch for "reg_data3[0]" at ID_RR.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 38
Info (10041): Inferred latch for "reg_data3[1]" at ID_RR.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 38
Info (10041): Inferred latch for "reg_data3[2]" at ID_RR.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 38
Info (10041): Inferred latch for "reg_data2[0]" at ID_RR.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[1]" at ID_RR.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[2]" at ID_RR.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[3]" at ID_RR.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 37
Info (10041): Inferred latch for "reg_data1[0]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[1]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[2]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[3]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[4]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[5]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[6]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[7]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[8]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[9]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[10]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[11]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[12]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[13]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[14]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[15]" at ID_RR.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl Line: 36
Info (12128): Elaborating entity "reg_read" for hierarchy "pipeline:add_instance|reg_read:stage3" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 263
Info (12128): Elaborating entity "left_shift" for hierarchy "pipeline:add_instance|reg_read:stage3|left_shift:lshift" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage3.vhdl Line: 37
Info (12128): Elaborating entity "register_file" for hierarchy "pipeline:add_instance|register_file:rf" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 265
Warning (10492): VHDL Process Statement warning at register_file.vhdl(99): signal "R0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 99
Warning (10492): VHDL Process Statement warning at register_file.vhdl(102): signal "R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 102
Warning (10492): VHDL Process Statement warning at register_file.vhdl(105): signal "R2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at register_file.vhdl(108): signal "R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 108
Warning (10492): VHDL Process Statement warning at register_file.vhdl(111): signal "R4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 111
Warning (10492): VHDL Process Statement warning at register_file.vhdl(114): signal "R5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 114
Warning (10492): VHDL Process Statement warning at register_file.vhdl(117): signal "R6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 117
Warning (10492): VHDL Process Statement warning at register_file.vhdl(120): signal "R7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 120
Warning (10492): VHDL Process Statement warning at register_file.vhdl(124): signal "R0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 124
Warning (10492): VHDL Process Statement warning at register_file.vhdl(127): signal "R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 127
Warning (10492): VHDL Process Statement warning at register_file.vhdl(130): signal "R2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 130
Warning (10492): VHDL Process Statement warning at register_file.vhdl(133): signal "R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 133
Warning (10492): VHDL Process Statement warning at register_file.vhdl(136): signal "R4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 136
Warning (10492): VHDL Process Statement warning at register_file.vhdl(139): signal "R5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 139
Warning (10492): VHDL Process Statement warning at register_file.vhdl(142): signal "R6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 142
Warning (10492): VHDL Process Statement warning at register_file.vhdl(145): signal "R7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 145
Warning (10631): VHDL Process Statement warning at register_file.vhdl(93): inferring latch(es) for signal or variable "D1_temp", which holds its previous value in one or more paths through the process File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Warning (10631): VHDL Process Statement warning at register_file.vhdl(93): inferring latch(es) for signal or variable "D2_temp", which holds its previous value in one or more paths through the process File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[0]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[1]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[2]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[3]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[4]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[5]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[6]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[7]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[8]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[9]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[10]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[11]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[12]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[13]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[14]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2_temp[15]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[0]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[1]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[2]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[3]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[4]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[5]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[6]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[7]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[8]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[9]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[10]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[11]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[12]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[13]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[14]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D1_temp[15]" at register_file.vhdl(93) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 93
Info (10041): Inferred latch for "D2[0]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[1]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[2]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[3]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[4]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[5]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[6]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[7]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[8]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[9]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[10]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[11]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[12]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[13]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[14]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D2[15]" at register_file.vhdl(90) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 90
Info (10041): Inferred latch for "D1[0]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[1]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[2]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[3]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[4]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[5]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[6]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[7]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[8]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[9]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[10]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[11]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[12]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[13]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[14]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (10041): Inferred latch for "D1[15]" at register_file.vhdl(89) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl Line: 89
Info (12128): Elaborating entity "RR_EX_reg" for hierarchy "pipeline:add_instance|RR_EX_reg:pipe_reg3" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 267
Info (10041): Inferred latch for "reg_data8[0]" at RR_EX.vhdl(45) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 45
Info (10041): Inferred latch for "reg_data8[1]" at RR_EX.vhdl(45) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 45
Info (10041): Inferred latch for "reg_data8[2]" at RR_EX.vhdl(45) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 45
Info (10041): Inferred latch for "reg_data7[0]" at RR_EX.vhdl(44) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 44
Info (10041): Inferred latch for "reg_data7[1]" at RR_EX.vhdl(44) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 44
Info (10041): Inferred latch for "reg_data6[0]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[1]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[2]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[3]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[4]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[5]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[6]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[7]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[8]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[9]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[10]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[11]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[12]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[13]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[14]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data6[15]" at RR_EX.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 43
Info (10041): Inferred latch for "reg_data5[0]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[1]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[2]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[3]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[4]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[5]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[6]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[7]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[8]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[9]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[10]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[11]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[12]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[13]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[14]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data5[15]" at RR_EX.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 42
Info (10041): Inferred latch for "reg_data4[0]" at RR_EX.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 41
Info (10041): Inferred latch for "reg_data4[1]" at RR_EX.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 41
Info (10041): Inferred latch for "reg_data4[2]" at RR_EX.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 41
Info (10041): Inferred latch for "reg_data4[3]" at RR_EX.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[0]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[1]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[2]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[3]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[4]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[5]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[6]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[7]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[8]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[9]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[10]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[11]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[12]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[13]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[14]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data3[15]" at RR_EX.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[0]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[1]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[2]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[3]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[4]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[5]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[6]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[7]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[8]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[9]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[10]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[11]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[12]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[13]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[14]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data2[15]" at RR_EX.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[0]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[1]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[2]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[3]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[4]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[5]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[6]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[7]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[8]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[9]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[10]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[11]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[12]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[13]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[14]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (10041): Inferred latch for "reg_data1[15]" at RR_EX.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl Line: 38
Info (12128): Elaborating entity "execute" for hierarchy "pipeline:add_instance|execute:stage4" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 269
Warning (10631): VHDL Process Statement warning at stage4.vhdl(66): inferring latch(es) for signal or variable "alu_select", which holds its previous value in one or more paths through the process File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Warning (10631): VHDL Process Statement warning at stage4.vhdl(66): inferring latch(es) for signal or variable "alu_in1", which holds its previous value in one or more paths through the process File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Warning (10631): VHDL Process Statement warning at stage4.vhdl(66): inferring latch(es) for signal or variable "enable", which holds its previous value in one or more paths through the process File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Warning (10631): VHDL Process Statement warning at stage4.vhdl(66): inferring latch(es) for signal or variable "alu_in2", which holds its previous value in one or more paths through the process File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[0]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[1]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[2]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[3]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[4]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[5]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[6]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[7]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[8]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[9]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[10]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[11]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[12]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[13]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[14]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in2[15]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "enable" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[0]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[1]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[2]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[3]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[4]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[5]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[6]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[7]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[8]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[9]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[10]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[11]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[12]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[13]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[14]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_in1[15]" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (10041): Inferred latch for "alu_select" at stage4.vhdl(66) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 66
Info (12128): Elaborating entity "comparator" for hierarchy "pipeline:add_instance|execute:stage4|comparator:comp_use" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl Line: 64
Info (12128): Elaborating entity "EX_MA_reg" for hierarchy "pipeline:add_instance|EX_MA_reg:pipe_reg4" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 271
Info (10041): Inferred latch for "reg_data9" at EX_MA.vhdl(47) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 47
Info (10041): Inferred latch for "reg_data8" at EX_MA.vhdl(46) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 46
Info (10041): Inferred latch for "reg_data7" at EX_MA.vhdl(45) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 45
Info (10041): Inferred latch for "reg_data6[0]" at EX_MA.vhdl(44) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 44
Info (10041): Inferred latch for "reg_data6[1]" at EX_MA.vhdl(44) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 44
Info (10041): Inferred latch for "reg_data6[2]" at EX_MA.vhdl(44) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 44
Info (10041): Inferred latch for "reg_data5[0]" at EX_MA.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 43
Info (10041): Inferred latch for "reg_data5[1]" at EX_MA.vhdl(43) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 43
Info (10041): Inferred latch for "reg_data4[0]" at EX_MA.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 42
Info (10041): Inferred latch for "reg_data4[1]" at EX_MA.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 42
Info (10041): Inferred latch for "reg_data4[2]" at EX_MA.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 42
Info (10041): Inferred latch for "reg_data4[3]" at EX_MA.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 42
Info (10041): Inferred latch for "reg_data3[0]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[1]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[2]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[3]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[4]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[5]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[6]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[7]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[8]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[9]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[10]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[11]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[12]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[13]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[14]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data3[15]" at EX_MA.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 41
Info (10041): Inferred latch for "reg_data2[0]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[1]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[2]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[3]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[4]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[5]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[6]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[7]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[8]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[9]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[10]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[11]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[12]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[13]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[14]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data2[15]" at EX_MA.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 40
Info (10041): Inferred latch for "reg_data1[0]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[1]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[2]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[3]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[4]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[5]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[6]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[7]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[8]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[9]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[10]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[11]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[12]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[13]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[14]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (10041): Inferred latch for "reg_data1[15]" at EX_MA.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl Line: 39
Info (12128): Elaborating entity "memory_access" for hierarchy "pipeline:add_instance|memory_access:stage5" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 273
Warning (10541): VHDL Signal Declaration warning at stage5.vhdl(48): used implicit default value for signal "mem_code" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 48
Warning (10036): Verilog HDL or VHDL warning at stage5.vhdl(48): object "next_instr" assigned a value but never read File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 48
Warning (10631): VHDL Process Statement warning at stage5.vhdl(83): inferring latch(es) for signal or variable "data", which holds its previous value in one or more paths through the process File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[0]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[1]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[2]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[3]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[4]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[5]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[6]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[7]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[8]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[9]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[10]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[11]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[12]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[13]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[14]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (10041): Inferred latch for "data[15]" at stage5.vhdl(83) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 83
Info (12128): Elaborating entity "data_memory" for hierarchy "pipeline:add_instance|memory_access:stage5|data_memory:data_memory_access" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl Line: 64
Info (12128): Elaborating entity "MA_WB_reg" for hierarchy "pipeline:add_instance|MA_WB_reg:pipe_reg5" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 275
Info (10041): Inferred latch for "reg_data7" at MA_WB.vhdl(42) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 42
Info (10041): Inferred latch for "reg_data6" at MA_WB.vhdl(41) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 41
Info (10041): Inferred latch for "reg_data5[0]" at MA_WB.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 40
Info (10041): Inferred latch for "reg_data5[1]" at MA_WB.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 40
Info (10041): Inferred latch for "reg_data5[2]" at MA_WB.vhdl(40) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 40
Info (10041): Inferred latch for "reg_data4[0]" at MA_WB.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 39
Info (10041): Inferred latch for "reg_data4[1]" at MA_WB.vhdl(39) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 39
Info (10041): Inferred latch for "reg_data3[0]" at MA_WB.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 38
Info (10041): Inferred latch for "reg_data3[1]" at MA_WB.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 38
Info (10041): Inferred latch for "reg_data3[2]" at MA_WB.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 38
Info (10041): Inferred latch for "reg_data3[3]" at MA_WB.vhdl(38) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 38
Info (10041): Inferred latch for "reg_data2[0]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[1]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[2]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[3]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[4]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[5]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[6]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[7]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[8]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[9]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[10]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[11]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[12]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[13]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[14]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data2[15]" at MA_WB.vhdl(37) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 37
Info (10041): Inferred latch for "reg_data1[0]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[1]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[2]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[3]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[4]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[5]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[6]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[7]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[8]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[9]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[10]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[11]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[12]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[13]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[14]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (10041): Inferred latch for "reg_data1[15]" at MA_WB.vhdl(36) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl Line: 36
Info (12128): Elaborating entity "write_back" for hierarchy "pipeline:add_instance|write_back:stage6" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 277
Warning (10631): VHDL Process Statement warning at stage6.vhdl(32): inferring latch(es) for signal or variable "reg_d", which holds its previous value in one or more paths through the process File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[0]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[1]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[2]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[3]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[4]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[5]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[6]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[7]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[8]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[9]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[10]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[11]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[12]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[13]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[14]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (10041): Inferred latch for "reg_d[15]" at stage6.vhdl(32) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl Line: 32
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "pipeline:add_instance|forwarding_unit:forwarder1" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl Line: 279
Warning (10492): VHDL Process Statement warning at forwarding_unit.vhdl(48): signal "ma_outcond" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 48
Warning (10492): VHDL Process Statement warning at forwarding_unit.vhdl(48): signal "ma_outc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 48
Warning (10492): VHDL Process Statement warning at forwarding_unit.vhdl(51): signal "ma_outcond" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 51
Warning (10492): VHDL Process Statement warning at forwarding_unit.vhdl(51): signal "ma_outz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 51
Warning (10492): VHDL Process Statement warning at forwarding_unit.vhdl(54): signal "ma_outcond" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 54
Warning (10631): VHDL Process Statement warning at forwarding_unit.vhdl(28): inferring latch(es) for signal or variable "reg_data", which holds its previous value in one or more paths through the process File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[0]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[1]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[2]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[3]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[4]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[5]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[6]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[7]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[8]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[9]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[10]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[11]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[12]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[13]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[14]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Info (10041): Inferred latch for "reg_data[15]" at forwarding_unit.vhdl(28) File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "output_vector[0]" is stuck at VCC File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl Line: 5
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "input_vector[0]" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl Line: 4
    Warning (15610): No output dependent on input pin "input_vector[1]" File: C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl Line: 4
Info (21057): Implemented 3 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 4765 megabytes
    Info: Processing ended: Mon May 09 15:29:07 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:37


