m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/denlo/Documents/Quartus/FPGA_16FFT/simulation/modelsim
vadder3
Z1 !s110 1712174706
!i10b 1
!s100 2`adkc_=H`Q8f4>@Ab^1f3
I`BSFjn<fD3YfEz5O>^F<61
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1711819276
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1712174706.000000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT
Z8 tCvgOpt 0
vbutterfly2
R1
!i10b 1
!s100 2MCC`GM_LzOdZc_G0ceK?3
I<XIaOdJOlzVZS4RUl:[V?0
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v|
!i113 1
R6
R7
R8
vclock_divider
R1
!i10b 1
!s100 D^16]8zA7GXU]WBVBii150
ILSH?i?2_Zbeiz5KMz@9zj0
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v|
!i113 1
R6
R7
R8
vcontrol_unit
Z9 !s110 1712174707
!i10b 1
!s100 VbRen7UZ<48klEke`nX^[1
I=Y<H;kM29Iej_>3AZ_4k[1
R2
R0
w1712125593
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v
L0 1
R4
r1
!s85 0
31
Z10 !s108 1712174707.000000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v|
!i113 1
R6
R7
R8
vFFT16_top
R1
!i10b 1
!s100 L<WNBR4MRTz@Xg3=j9FBC3
IE5]i]iMaQHPL3j[djSoLA0
R2
R0
w1712125591
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v|
!i113 1
R6
R7
R8
n@f@f@t16_top
vFFT32_top
R9
!i10b 1
!s100 D88J?m^jNYCkB70ig=[Oj2
IcP2C:ZEePNf5z>k02AYN>2
R2
R0
w1712174297
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v|
!i113 1
R6
R7
R8
n@f@f@t32_top
vFFT32_top_tb
R9
!i10b 1
!s100 KVA5LIo<68f<BNR<>5RBb0
I6<1`fEoG>HKf`W?nPD2GG3
R2
R0
w1712173063
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v|
!i113 1
R6
R7
R8
n@f@f@t32_top_tb
vflash
R1
!i10b 1
!s100 oV]]A;lgHj]AO?j6T_6ch1
IPEUIZf34@[hkdDTkVLVIo0
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v|
!i113 1
R6
R7
R8
vget_negative
R1
!i10b 1
!s100 UnINTG;^_S;PC[0RL0=Hd3
IUogHGdQSYSZI:cE4QA<Df2
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v|
!i113 1
R6
R7
R8
vmultiplier
R1
!i10b 1
!s100 C=nF5Le<V2b8gkYMoYgW:2
Io20kDLcS;FTPBc4B6<n?[0
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v|
!i113 1
R6
R7
R8
vmux2in1
R1
!i10b 1
!s100 ia90HPIM9JKAb=Ho7Bk:H1
I8Sk^m9Y[nNN3mPlZHdO:N0
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v|
!i113 1
R6
R7
R8
vmux4in1
R9
!i10b 1
!s100 THle0c]^akz?4z7KL:zC13
Ibg8MWjO6iP[SQL7dRVBgJ0
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v|
!i113 1
R6
R7
R8
vmux4in1_complex
R9
!i10b 1
!s100 Dc3?2P`WM2BMlNn:4cLkN2
IdeJ8OV>2fE^HKPkF6oW^[3
R2
R0
w1712165947
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1_complex.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1_complex.v
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1_complex.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1_complex.v|
!i113 1
R6
R7
R8
vram_16_byte
R9
!i10b 1
!s100 zj2;`T2MBabVHKAO4Y63I3
I5R4V2Fa`Z43PB@e6FiIXG1
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v|
!i113 1
R6
R7
R8
vram_32_byte
R9
!i10b 1
!s100 M=mk2l5Fh4JPW3Si2AQF92
IUT3DNXJ82oB;b2Q`KZSOh0
R2
R0
w1712169422
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_32_byte.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_32_byte.v
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_32_byte.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_32_byte.v|
!i113 1
R6
R7
R8
vrom_twiddle
R1
!i10b 1
!s100 =N2m<D?g<6aN1[0A`DEWM1
IX>NBgg9Cf=g1hgXn2EAS?1
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v|
!i113 1
R6
R7
R8
