/*
 * stm32f407xx.h
 *
 *  Created on: Dec 14, 2021
 *      Author: murat.yilmaz
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

// Device memory base addresses (Flash and SRAM)
#define FLASH_BASE_ADDR		0x08000000U
#define SRAM1_BASE_ADDR		0x20000000U
#define SRAM2_BASE_ADDR		0x2001C000U
#define ROM_BASE_ADDR		0x1FFF0000U

// Device bus base addresses
#define APB1_BASE_ADDR		0x40000000
#define APB2_BASE_ADDR		0x40010000
#define AHB1_BASE_ADDR		0x40020000

/*******************************************************************************
 * 						Peripheral base addresses							   *
 ******************************************************************************/

// RCC peripheral base address

// GPIO peripheral base addresses


#endif /* INC_STM32F407XX_H_ */
