// Seed: 4057672643
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(id_7#($realtime) or id_2 <= id_9) id_11[$realtime] <= -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always_comb @(posedge $realtime or -1) id_19 <= id_5;
  assign id_16[$realtime] = $realtime;
  assign id_20 = id_20;
  specify
    (negedge id_22 => (id_23  : id_12)) = (1'b0 : id_11  : -1, id_15  : id_9  : id_22);
  endspecify
  module_0 modCall_1 (
      id_2,
      id_12,
      id_2,
      id_11,
      id_12,
      id_20,
      id_14,
      id_2,
      id_2,
      id_9,
      id_16,
      id_22,
      id_7,
      id_20,
      id_6,
      id_18,
      id_11,
      id_6,
      id_11,
      id_10,
      id_20
  );
endmodule
