<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
    "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta http-equiv="Content-Type" content="application/xhtml+xml; charset=UTF-8" />
<meta name="generator" content="AsciiDoc 8.6.9" />
<title>SystemC Documentation</title>
<style type="text/css">
/* Shared CSS for AsciiDoc xhtml11 and html5 backends */

/* Default font. */
body {
  font-family: Georgia,serif;
}

/* Title font. */
h1, h2, h3, h4, h5, h6,
div.title, caption.title,
thead, p.table.header,
#toctitle,
#author, #revnumber, #revdate, #revremark,
#footer {
  font-family: Arial,Helvetica,sans-serif;
}

body {
  margin: 1em 5% 1em 5%;
}

a {
  color: blue;
  text-decoration: underline;
}
a:visited {
  color: fuchsia;
}

em {
  font-style: italic;
  color: navy;
}

strong {
  font-weight: bold;
  color: #083194;
}

h1, h2, h3, h4, h5, h6 {
  color: #527bbd;
  margin-top: 1.2em;
  margin-bottom: 0.5em;
  line-height: 1.3;
}

h1, h2, h3 {
  border-bottom: 2px solid silver;
}
h2 {
  padding-top: 0.5em;
}
h3 {
  float: left;
}
h3 + * {
  clear: left;
}
h5 {
  font-size: 1.0em;
}

div.sectionbody {
  margin-left: 0;
}

hr {
  border: 1px solid silver;
}

p {
  margin-top: 0.5em;
  margin-bottom: 0.5em;
}

ul, ol, li > p {
  margin-top: 0;
}
ul > li     { color: #aaa; }
ul > li > * { color: black; }

.monospaced, code, pre {
  font-family: "Courier New", Courier, monospace;
  font-size: inherit;
  color: navy;
  padding: 0;
  margin: 0;
}
pre {
  white-space: pre-wrap;
}

#author {
  color: #527bbd;
  font-weight: bold;
  font-size: 1.1em;
}
#email {
}
#revnumber, #revdate, #revremark {
}

#footer {
  font-size: small;
  border-top: 2px solid silver;
  padding-top: 0.5em;
  margin-top: 4.0em;
}
#footer-text {
  float: left;
  padding-bottom: 0.5em;
}
#footer-badges {
  float: right;
  padding-bottom: 0.5em;
}

#preamble {
  margin-top: 1.5em;
  margin-bottom: 1.5em;
}
div.imageblock, div.exampleblock, div.verseblock,
div.quoteblock, div.literalblock, div.listingblock, div.sidebarblock,
div.admonitionblock {
  margin-top: 1.0em;
  margin-bottom: 1.5em;
}
div.admonitionblock {
  margin-top: 2.0em;
  margin-bottom: 2.0em;
  margin-right: 10%;
  color: #606060;
}

div.content { /* Block element content. */
  padding: 0;
}

/* Block element titles. */
div.title, caption.title {
  color: #527bbd;
  font-weight: bold;
  text-align: left;
  margin-top: 1.0em;
  margin-bottom: 0.5em;
}
div.title + * {
  margin-top: 0;
}

td div.title:first-child {
  margin-top: 0.0em;
}
div.content div.title:first-child {
  margin-top: 0.0em;
}
div.content + div.title {
  margin-top: 0.0em;
}

div.sidebarblock > div.content {
  background: #ffffee;
  border: 1px solid #dddddd;
  border-left: 4px solid #f0f0f0;
  padding: 0.5em;
}

div.listingblock > div.content {
  border: 1px solid #dddddd;
  border-left: 5px solid #f0f0f0;
  background: #f8f8f8;
  padding: 0.5em;
}

div.quoteblock, div.verseblock {
  padding-left: 1.0em;
  margin-left: 1.0em;
  margin-right: 10%;
  border-left: 5px solid #f0f0f0;
  color: #888;
}

div.quoteblock > div.attribution {
  padding-top: 0.5em;
  text-align: right;
}

div.verseblock > pre.content {
  font-family: inherit;
  font-size: inherit;
}
div.verseblock > div.attribution {
  padding-top: 0.75em;
  text-align: left;
}
/* DEPRECATED: Pre version 8.2.7 verse style literal block. */
div.verseblock + div.attribution {
  text-align: left;
}

div.admonitionblock .icon {
  vertical-align: top;
  font-size: 1.1em;
  font-weight: bold;
  text-decoration: underline;
  color: #527bbd;
  padding-right: 0.5em;
}
div.admonitionblock td.content {
  padding-left: 0.5em;
  border-left: 3px solid #dddddd;
}

div.exampleblock > div.content {
  border-left: 3px solid #dddddd;
  padding-left: 0.5em;
}

div.imageblock div.content { padding-left: 0; }
span.image img { border-style: none; vertical-align: text-bottom; }
a.image:visited { color: white; }

dl {
  margin-top: 0.8em;
  margin-bottom: 0.8em;
}
dt {
  margin-top: 0.5em;
  margin-bottom: 0;
  font-style: normal;
  color: navy;
}
dd > *:first-child {
  margin-top: 0.1em;
}

ul, ol {
    list-style-position: outside;
}
ol.arabic {
  list-style-type: decimal;
}
ol.loweralpha {
  list-style-type: lower-alpha;
}
ol.upperalpha {
  list-style-type: upper-alpha;
}
ol.lowerroman {
  list-style-type: lower-roman;
}
ol.upperroman {
  list-style-type: upper-roman;
}

div.compact ul, div.compact ol,
div.compact p, div.compact p,
div.compact div, div.compact div {
  margin-top: 0.1em;
  margin-bottom: 0.1em;
}

tfoot {
  font-weight: bold;
}
td > div.verse {
  white-space: pre;
}

div.hdlist {
  margin-top: 0.8em;
  margin-bottom: 0.8em;
}
div.hdlist tr {
  padding-bottom: 15px;
}
dt.hdlist1.strong, td.hdlist1.strong {
  font-weight: bold;
}
td.hdlist1 {
  vertical-align: top;
  font-style: normal;
  padding-right: 0.8em;
  color: navy;
}
td.hdlist2 {
  vertical-align: top;
}
div.hdlist.compact tr {
  margin: 0;
  padding-bottom: 0;
}

.comment {
  background: yellow;
}

.footnote, .footnoteref {
  font-size: 0.8em;
}

span.footnote, span.footnoteref {
  vertical-align: super;
}

#footnotes {
  margin: 20px 0 20px 0;
  padding: 7px 0 0 0;
}

#footnotes div.footnote {
  margin: 0 0 5px 0;
}

#footnotes hr {
  border: none;
  border-top: 1px solid silver;
  height: 1px;
  text-align: left;
  margin-left: 0;
  width: 20%;
  min-width: 100px;
}

div.colist td {
  padding-right: 0.5em;
  padding-bottom: 0.3em;
  vertical-align: top;
}
div.colist td img {
  margin-top: 0.3em;
}

@media print {
  #footer-badges { display: none; }
}

#toc {
  margin-bottom: 2.5em;
}

#toctitle {
  color: #527bbd;
  font-size: 1.1em;
  font-weight: bold;
  margin-top: 1.0em;
  margin-bottom: 0.1em;
}

div.toclevel0, div.toclevel1, div.toclevel2, div.toclevel3, div.toclevel4 {
  margin-top: 0;
  margin-bottom: 0;
}
div.toclevel2 {
  margin-left: 2em;
  font-size: 0.9em;
}
div.toclevel3 {
  margin-left: 4em;
  font-size: 0.9em;
}
div.toclevel4 {
  margin-left: 6em;
  font-size: 0.9em;
}

span.aqua { color: aqua; }
span.black { color: black; }
span.blue { color: blue; }
span.fuchsia { color: fuchsia; }
span.gray { color: gray; }
span.green { color: green; }
span.lime { color: lime; }
span.maroon { color: maroon; }
span.navy { color: navy; }
span.olive { color: olive; }
span.purple { color: purple; }
span.red { color: red; }
span.silver { color: silver; }
span.teal { color: teal; }
span.white { color: white; }
span.yellow { color: yellow; }

span.aqua-background { background: aqua; }
span.black-background { background: black; }
span.blue-background { background: blue; }
span.fuchsia-background { background: fuchsia; }
span.gray-background { background: gray; }
span.green-background { background: green; }
span.lime-background { background: lime; }
span.maroon-background { background: maroon; }
span.navy-background { background: navy; }
span.olive-background { background: olive; }
span.purple-background { background: purple; }
span.red-background { background: red; }
span.silver-background { background: silver; }
span.teal-background { background: teal; }
span.white-background { background: white; }
span.yellow-background { background: yellow; }

span.big { font-size: 2em; }
span.small { font-size: 0.6em; }

span.underline { text-decoration: underline; }
span.overline { text-decoration: overline; }
span.line-through { text-decoration: line-through; }

div.unbreakable { page-break-inside: avoid; }


/*
 * xhtml11 specific
 *
 * */

div.tableblock {
  margin-top: 1.0em;
  margin-bottom: 1.5em;
}
div.tableblock > table {
  border: 3px solid #527bbd;
}
thead, p.table.header {
  font-weight: bold;
  color: #527bbd;
}
p.table {
  margin-top: 0;
}
/* Because the table frame attribute is overriden by CSS in most browsers. */
div.tableblock > table[frame="void"] {
  border-style: none;
}
div.tableblock > table[frame="hsides"] {
  border-left-style: none;
  border-right-style: none;
}
div.tableblock > table[frame="vsides"] {
  border-top-style: none;
  border-bottom-style: none;
}


/*
 * html5 specific
 *
 * */

table.tableblock {
  margin-top: 1.0em;
  margin-bottom: 1.5em;
}
thead, p.tableblock.header {
  font-weight: bold;
  color: #527bbd;
}
p.tableblock {
  margin-top: 0;
}
table.tableblock {
  border-width: 3px;
  border-spacing: 0px;
  border-style: solid;
  border-color: #527bbd;
  border-collapse: collapse;
}
th.tableblock, td.tableblock {
  border-width: 1px;
  padding: 4px;
  border-style: solid;
  border-color: #527bbd;
}

table.tableblock.frame-topbot {
  border-left-style: hidden;
  border-right-style: hidden;
}
table.tableblock.frame-sides {
  border-top-style: hidden;
  border-bottom-style: hidden;
}
table.tableblock.frame-none {
  border-style: hidden;
}

th.tableblock.halign-left, td.tableblock.halign-left {
  text-align: left;
}
th.tableblock.halign-center, td.tableblock.halign-center {
  text-align: center;
}
th.tableblock.halign-right, td.tableblock.halign-right {
  text-align: right;
}

th.tableblock.valign-top, td.tableblock.valign-top {
  vertical-align: top;
}
th.tableblock.valign-middle, td.tableblock.valign-middle {
  vertical-align: middle;
}
th.tableblock.valign-bottom, td.tableblock.valign-bottom {
  vertical-align: bottom;
}


/*
 * manpage specific
 *
 * */

body.manpage h1 {
  padding-top: 0.5em;
  padding-bottom: 0.5em;
  border-top: 2px solid silver;
  border-bottom: 2px solid silver;
}
body.manpage h2 {
  border-style: none;
}
body.manpage div.sectionbody {
  margin-left: 3em;
}

@media print {
  body.manpage div#toc { display: none; }
}


</style>
<script type="text/javascript">
/*<![CDATA[*/
var asciidoc = {  // Namespace.

/////////////////////////////////////////////////////////////////////
// Table Of Contents generator
/////////////////////////////////////////////////////////////////////

/* Author: Mihai Bazon, September 2002
 * http://students.infoiasi.ro/~mishoo
 *
 * Table Of Content generator
 * Version: 0.4
 *
 * Feel free to use this script under the terms of the GNU General Public
 * License, as long as you do not remove or alter this notice.
 */

 /* modified by Troy D. Hanson, September 2006. License: GPL */
 /* modified by Stuart Rackham, 2006, 2009. License: GPL */

// toclevels = 1..4.
toc: function (toclevels) {

  function getText(el) {
    var text = "";
    for (var i = el.firstChild; i != null; i = i.nextSibling) {
      if (i.nodeType == 3 /* Node.TEXT_NODE */) // IE doesn't speak constants.
        text += i.data;
      else if (i.firstChild != null)
        text += getText(i);
    }
    return text;
  }

  function TocEntry(el, text, toclevel) {
    this.element = el;
    this.text = text;
    this.toclevel = toclevel;
  }

  function tocEntries(el, toclevels) {
    var result = new Array;
    var re = new RegExp('[hH]([1-'+(toclevels+1)+'])');
    // Function that scans the DOM tree for header elements (the DOM2
    // nodeIterator API would be a better technique but not supported by all
    // browsers).
    var iterate = function (el) {
      for (var i = el.firstChild; i != null; i = i.nextSibling) {
        if (i.nodeType == 1 /* Node.ELEMENT_NODE */) {
          var mo = re.exec(i.tagName);
          if (mo && (i.getAttribute("class") || i.getAttribute("className")) != "float") {
            result[result.length] = new TocEntry(i, getText(i), mo[1]-1);
          }
          iterate(i);
        }
      }
    }
    iterate(el);
    return result;
  }

  var toc = document.getElementById("toc");
  if (!toc) {
    return;
  }

  // Delete existing TOC entries in case we're reloading the TOC.
  var tocEntriesToRemove = [];
  var i;
  for (i = 0; i < toc.childNodes.length; i++) {
    var entry = toc.childNodes[i];
    if (entry.nodeName.toLowerCase() == 'div'
     && entry.getAttribute("class")
     && entry.getAttribute("class").match(/^toclevel/))
      tocEntriesToRemove.push(entry);
  }
  for (i = 0; i < tocEntriesToRemove.length; i++) {
    toc.removeChild(tocEntriesToRemove[i]);
  }

  // Rebuild TOC entries.
  var entries = tocEntries(document.getElementById("content"), toclevels);
  for (var i = 0; i < entries.length; ++i) {
    var entry = entries[i];
    if (entry.element.id == "")
      entry.element.id = "_toc_" + i;
    var a = document.createElement("a");
    a.href = "#" + entry.element.id;
    a.appendChild(document.createTextNode(entry.text));
    var div = document.createElement("div");
    div.appendChild(a);
    div.className = "toclevel" + entry.toclevel;
    toc.appendChild(div);
  }
  if (entries.length == 0)
    toc.parentNode.removeChild(toc);
},


/////////////////////////////////////////////////////////////////////
// Footnotes generator
/////////////////////////////////////////////////////////////////////

/* Based on footnote generation code from:
 * http://www.brandspankingnew.net/archive/2005/07/format_footnote.html
 */

footnotes: function () {
  // Delete existing footnote entries in case we're reloading the footnodes.
  var i;
  var noteholder = document.getElementById("footnotes");
  if (!noteholder) {
    return;
  }
  var entriesToRemove = [];
  for (i = 0; i < noteholder.childNodes.length; i++) {
    var entry = noteholder.childNodes[i];
    if (entry.nodeName.toLowerCase() == 'div' && entry.getAttribute("class") == "footnote")
      entriesToRemove.push(entry);
  }
  for (i = 0; i < entriesToRemove.length; i++) {
    noteholder.removeChild(entriesToRemove[i]);
  }

  // Rebuild footnote entries.
  var cont = document.getElementById("content");
  var spans = cont.getElementsByTagName("span");
  var refs = {};
  var n = 0;
  for (i=0; i<spans.length; i++) {
    if (spans[i].className == "footnote") {
      n++;
      var note = spans[i].getAttribute("data-note");
      if (!note) {
        // Use [\s\S] in place of . so multi-line matches work.
        // Because JavaScript has no s (dotall) regex flag.
        note = spans[i].innerHTML.match(/\s*\[([\s\S]*)]\s*/)[1];
        spans[i].innerHTML =
          "[<a id='_footnoteref_" + n + "' href='#_footnote_" + n +
          "' title='View footnote' class='footnote'>" + n + "</a>]";
        spans[i].setAttribute("data-note", note);
      }
      noteholder.innerHTML +=
        "<div class='footnote' id='_footnote_" + n + "'>" +
        "<a href='#_footnoteref_" + n + "' title='Return to text'>" +
        n + "</a>. " + note + "</div>";
      var id =spans[i].getAttribute("id");
      if (id != null) refs["#"+id] = n;
    }
  }
  if (n == 0)
    noteholder.parentNode.removeChild(noteholder);
  else {
    // Process footnoterefs.
    for (i=0; i<spans.length; i++) {
      if (spans[i].className == "footnoteref") {
        var href = spans[i].getElementsByTagName("a")[0].getAttribute("href");
        href = href.match(/#.*/)[0];  // Because IE return full URL.
        n = refs[href];
        spans[i].innerHTML =
          "[<a href='#_footnote_" + n +
          "' title='View footnote' class='footnote'>" + n + "</a>]";
      }
    }
  }
},

install: function(toclevels) {
  var timerId;

  function reinstall() {
    asciidoc.footnotes();
    if (toclevels) {
      asciidoc.toc(toclevels);
    }
  }

  function reinstallAndRemoveTimer() {
    clearInterval(timerId);
    reinstall();
  }

  timerId = setInterval(reinstall, 500);
  if (document.addEventListener)
    document.addEventListener("DOMContentLoaded", reinstallAndRemoveTimer, false);
  else
    window.onload = reinstallAndRemoveTimer;
}

}
asciidoc.install(2);
/*]]>*/
</script>
</head>
<body class="article">
<div id="header">
<h1>SystemC Documentation</h1>
<span id="author">Department of Electrical and Electronics Engineering</span><br />
<span id="revdate"><manitejanmt@gmail.com></span>
<div id="toc">
  <div id="toctitle">Table of Contents</div>
  <noscript><p><b>JavaScript must be enabled in your browser to display the table of contents.</b></p></noscript>
</div>
</div>
<div id="content">
<div class="sect1">
<h2 id="_introduction">1. Introduction</h2>
<div class="sectionbody">
<div class="paragraph"><p>Implementation and simulation of a MIPS based microprocessor in a high
level language to simulate the functionalities of different kinds of operations performed on the processor</p></div>
<div class="paragraph"><p>SystemC is both a system level and hardware level language. It allows modelling at an algorithmic level. It is a library in C plus plus programming language.</p></div>
</div>
</div>
<div class="sect1">
<h2 id="_folder_structure">2. Folder structure</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_mips">2.1. MIPS</h3>
<div class="olist arabic"><ol class="arabic">
<li>
<p>
<strong>cpu</strong>
</p>
<div class="olist loweralpha"><ol class="loweralpha">
<li>
<p>
<code>cpu.cpp</code>
</p>
<div class="olist lowerroman"><ol class="lowerroman">
<li>
<p>
<em>Main runner file for the simulation</em>
</p>
</li>
</ol></div>
</li>
<li>
<p>
<code>cpu.h</code>
</p>
<div class="olist lowerroman"><ol class="lowerroman">
<li>
<p>
<em>Header files for the implementation</em>
</p>
</li>
</ol></div>
</li>
<li>
<p>
<code>mon.h</code>
</p>
<div class="olist lowerroman"><ol class="lowerroman">
<li>
<p>
<em>Display file for the microprocessor</em>
</p>
</li>
</ol></div>
</li>
<li>
<p>
<code>stim.h</code>
</p>
<div class="olist lowerroman"><ol class="lowerroman">
<li>
<p>
<em>Driver file for the microprocessor</em>
</p>
</li>
</ol></div>
</li>
</ol></div>
</li>
<li>
<p>
<strong>study</strong>
</p>
</li>
</ol></div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_systemc">3. SystemC</h2>
<div class="sectionbody">
<div class="paragraph"><p>SystemC is a C plus plus library
C plus plus  is an extensible object oriented language
SystemC extends the C plus plus capabilities by enabling modelling of hardware descriptions.</p></div>
<div class="paragraph"><p>It provides constructs that describe concepts familiar to a hardware designer  like Modules, Ports and Signals.
SystemC helps in functional verification of various operations.</p></div>
<div class="paragraph"><p>It allows designs to be written in a untimed manner.Initially used without regard to the clock scheme in device
SystemC can be used for multipurposes:<br /></p></div>
<div class="paragraph"><p><span class="blue">Design implementation</span><br />
<span class="blue">Functional Verification</span><br />
<span class="blue">Refinement to RTL</span><br /></p></div>
<div class="sect2">
<h3 id="_functional_units">3.1. Functional units</h3>
<div class="paragraph"><p>The basic functional units are:<br /></p></div>
<div class="paragraph"><p><span class="blue">Modules</span><br />
<span class="blue">Interfaces</span><br />
<span class="blue">Channels</span><br />
<span class="blue">Ports</span><br />
<span class="blue">Signals</span><br />
<span class="blue">Processes</span><br /></p></div>
<div class="sect3">
<h4 id="_modules">3.1.1. modules</h4>
<div class="paragraph"><p>Modules are basic building blocks for partitioning a design
A module typically contains:<br />
1. PORTS: through which module communicates with environment<br />
2. PROCESSES: describe the functionality of the module<br />
3. SIGNALS: internal data and channels for communication within its processes<br />
4. HIERARCHIALLY other modules, by extending them<br /></p></div>
<div class="sect4">
<h5 id="_sc_module">SC_MODULE</h5>
<div class="paragraph"><p>Declare a definition of the module</p></div>
<div class="listingblock">
<div class="content">
<pre><code>#define SC_MODULE(user_module_name)  struct user_module_name : sc_module</code></pre>
</div></div>
<div class="paragraph"><p>It simply derives the class  user_module_name from the base class sc_module</p></div>
</div>
<div class="sect4">
<h5 id="_sc_ctor">SC_CTOR</h5>
<div class="paragraph"><p>Modules (classes derived from sc_module) require a constructor<br />
Maps functions to processes and decides the sensitivity list<br />
The macro <strong>SC_CTOR</strong>  declares a constructor and is provided for convenience<br />
Constructor argument must be the name of the module declared<br />
During instantiation we need to supply the names of the instance<br /></p></div>
</div>
</div>
<div class="sect3">
<h4 id="_interfaces">3.1.2. interfaces</h4>
<div class="paragraph"><p>An interface has a set of member functions<br />
It is purely functional, that is it does not provide the implementation of the functions, but only specifies the signature of each function.<br />
It specifies the name, parameters and return type of the function but does not specify how the operations are implemented<br /></p></div>
</div>
<div class="sect3">
<h4 id="_channels">3.1.3. channels</h4>
<div class="paragraph"><p>Channels define how the functions are implemented<br />
Channels provide the communication between modules<br />
Channel also provide the communication ­between processes in a module.<br />
Channels may implement one or more interfaces.<br />
Different channels may implement same interface in different ways.<br /></p></div>
<div class="sect4">
<h5 id="_sc_signal">sc_signal</h5>
<div class="paragraph"><p>It is an channel, which acts as a <strong>wire</strong> in Verilog<br /></p></div>
</div>
</div>
<div class="sect3">
<h4 id="_ports">3.1.4. ports</h4>
<div class="paragraph"><p>A port is an object that provides a module with a means for connection and communication with its surroundings.<br />
Through a port a module can communicate with one or more channels.<br />
A port requires an interface<br /></p></div>
<div class="sect4">
<h5 id="_sc_in">sc_in</h5>
<div class="paragraph"><p>It is a port, which acts as a <strong>in</strong> in Verilog (input)<br /></p></div>
</div>
<div class="sect4">
<h5 id="_sc_out">sc_out</h5>
<div class="paragraph"><p>It is a port which acts as <strong>out</strong> in Verilog (output)<br /></p></div>
</div>
</div>
<div class="sect3">
<h4 id="_module_instantiaton">3.1.5. module instantiaton</h4>
<div class="paragraph"><p>The construction of instance(s) (instantiation) of the top level module(s) is done in sc_main() before the sc_start() function is called for the first time.<br /></p></div>
<div class="sect4">
<h5 id="_instantiation_syntax">Instantiation syntax</h5>
<div class="listingblock">
<div class="content">
<pre><code>module_type module_instance_name(“string_name”);</code></pre>
</div></div>
<div class="tableblock">
<table rules="all"
style="margin-left:auto; margin-right:auto;"
width="100%"
frame="border"
cellspacing="0" cellpadding="4">
<col width="33%" />
<col width="33%" />
<col width="33%" />
<thead>
<tr>
<th align="left" valign="top">Attribute </th>
<th align="left" valign="top">DataType </th>
<th align="left" valign="top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left" valign="top"><p class="table"><strong>module_type</strong></p></td>
<td align="left" valign="top"><p class="table"><em>string</em></p></td>
<td align="left" valign="top"><p class="table"><code>a class derived from sc_module</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>module_instance_name</strong></p></td>
<td align="left" valign="top"><p class="table"><em>string</em></p></td>
<td align="left" valign="top"><p class="table"><code>object name</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>string_name</strong></p></td>
<td align="left" valign="top"><p class="table"><em>string</em></p></td>
<td align="left" valign="top"><p class="table"><code>the module instance is initialized with this name</code></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_port_binding">3.1.6. port binding</h4>
<div class="paragraph"><p>After a module is instantiated in sc_main(), binding of its ports to channels may occur.<br />
There are two different ways to bind ports.<br /></p></div>
<div class="sect4">
<h5 id="_named_port_binding">Named Port Binding</h5>
<div class="paragraph"><p>Named port binding explicitly binds a port to a channel.<br /></p></div>
<div class="listingblock">
<div class="content">
<pre><code>module_type module_instance_name(“string_name”);
module_instance_name.port_name(channel_name) ;</code></pre>
</div></div>
<div class="tableblock">
<table rules="all"
style="margin-left:auto; margin-right:auto;"
width="100%"
frame="border"
cellspacing="0" cellpadding="4">
<col width="33%" />
<col width="33%" />
<col width="33%" />
<thead>
<tr>
<th align="left" valign="top">Attribute </th>
<th align="left" valign="top">DataType </th>
<th align="left" valign="top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left" valign="top"><p class="table"><strong>module_instance_name</strong></p></td>
<td align="left" valign="top"><p class="table"><em>string</em></p></td>
<td align="left" valign="top"><p class="table"><code>instance name of the module.</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>port_name</strong></p></td>
<td align="left" valign="top"><p class="table"><em>string</em></p></td>
<td align="left" valign="top"><p class="table"><code>instance name of the port being bound.</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>channel_name</strong></p></td>
<td align="left" valign="top"><p class="table"><em>string</em></p></td>
<td align="left" valign="top"><p class="table"><code>instance name of the channel to which the port is bound</code></p></td>
</tr>
</tbody>
</table>
</div>
<div class="exampleblock">
<div class="content">
<div class="paragraph"><p>Example:</p></div>
<div class="literalblock">
<div class="content">
<pre><code>sc_fifo&lt;int&gt; s3(10); // channel instantiation
monitor mon("mon"); // module instantiation
mon.re(s3); // named port binding</code></pre>
</div></div>
</div></div>
</div>
<div class="sect4">
<h5 id="_positional_port_binding">Positional Port Binding</h5>
<div class="paragraph"><p>Positional port binding implicitly binds a port to a channel by mapping the order listing of channel instances to the order of the declaration of the ports within a module.<br /></p></div>
<div class="paragraph"><p>Positional port binding is limited to modules with 64 or fewer ports.<br /></p></div>
<div class="listingblock">
<div class="content">
<pre><code>module_type module_instance_name(“string_name”);
module_instance_name(channel_name1, channel_name2, ... ) ;</code></pre>
</div></div>
<div class="tableblock">
<table rules="all"
style="margin-left:auto; margin-right:auto;"
width="100%"
frame="border"
cellspacing="0" cellpadding="4">
<col width="33%" />
<col width="33%" />
<col width="33%" />
<thead>
<tr>
<th align="left" valign="top">Attribute </th>
<th align="left" valign="top">DataType </th>
<th align="left" valign="top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left" valign="top"><p class="table"><strong>module_instance_name</strong></p></td>
<td align="left" valign="top"><p class="table"><em>string</em></p></td>
<td align="left" valign="top"><p class="table"><code>instance name of the module.</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>channel_name</strong></p></td>
<td align="left" valign="top"><p class="table"><em>string</em></p></td>
<td align="left" valign="top"><p class="table"><code>instance name of the channel to which the port is bound to.</code></p></td>
</tr>
</tbody>
</table>
</div>
<div class="exampleblock">
<div class="content">
<div class="paragraph"><p>Example:</p></div>
<div class="literalblock">
<div class="content">
<pre><code>sc_fifo&lt;int&gt; s1(10); // channel instantiation
sc_fifo&lt;int&gt; s2(10); // channel instantiation
sc_fifo&lt;int&gt; s3(10); // channel instantiation
adder add("add"); // module instantiation
add(s1, s2, s3); // positional port binding
// s1 bound to first port
// s2 bound to second port
// s3 bound to third port</code></pre>
</div></div>
</div></div>
</div>
</div>
<div class="sect3">
<h4 id="_process">3.1.7. process</h4>
<div class="paragraph"><p>Functionality is described in processes.  Processes must be contained in a module.<br />
A process is a member function of a module.<br />
It is registered as a process with the SystemC kernel using a process declaration in the module constructor.<br />
Processes are not called directly from user code.<br />
A process is invoked based on its <strong>sensitivity list</strong>, which consists of zero, one, or more events, which can change during simulation run time .<br />
Processes are not hierarchical.<br /></p></div>
<div class="paragraph"><p>SystemC has two kinds of processes:<br />
<strong>method processes</strong><br />
<strong>thread processes</strong><br /></p></div>
<div class="paragraph"><p>Two macros are provided to register a member function as a process:<br />
<strong>SC_METHOD</strong><br />
<strong>SC_THREAD</strong><br /></p></div>
<div class="sect4">
<h5 id="_thread">Thread</h5>
<div class="paragraph"><p>A thread process is invoked only once (during simulation initialization).<br />
Executes until a wait()is called where upon the process is suspended.<br />
Upon suspension the state of the process is implicitly saved. <br />
The process is resumed based upon its sensitivity list.<br />
Its State is then restored and execution of the process resumes from the point of suspension (statement following wait() ).<br /></p></div>
</div>
<div class="sect4">
<h5 id="_method">Method</h5>
<div class="paragraph"><p>When made to run, the entire body of the method process is executed. <br />
Upon completion it returns control to the SystemC kernel.<br />
The process does not maintain its state implicitly, meaning that all local variables are automatic and lose their value when the function returns.<br />
The user must manage process state explicitly by using state variables that are data members of the module in which the process resides.<br />
A method process may not be explicitly suspended (may not have calls to wait() ).<br /></p></div>
<div class="listingblock">
<div class="content">
<pre><code>SC_MODULE(my_module) {
sc_event c,d;
void my_thread_proc(); //member function declaration
void my_method_proc(); //member function declaration
SC_CTOR(my_module) {
// thread process declaration and registration
SC_THREAD(my_thread_proc);
Sensitive &lt;&lt; c &lt;&lt; d ;
// method process declaration and registration
SC_METHOD(my_method_proc);
Sensitive(c);
// rest of constructor not shown
} // rest of module not shown
};</code></pre>
</div></div>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_mips_microprocessor">4. MIPS Microprocessor</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_block_units">4.1. Block units</h3>
<div class="sect3">
<h4 id="_register_file">4.1.1. register file</h4>
<div class="olist arabic"><ol class="arabic">
<li>
<p>
A register file consists of a set of registers that can be read and written by supplying a register number to be accessed
</p>
</li>
<li>
<p>
The register file must be written on a load and an arithmetic-logical instruction
</p>
</li>
<li>
<p>
Reading a register
</p>
<div class="olist loweralpha"><ol class="loweralpha">
<li>
<p>
Does not change any state
</p>
</li>
<li>
<p>
Need only register number as an input
</p>
</li>
<li>
<p>
Output will be the data contained in that register
</p>
</li>
</ol></div>
</li>
<li>
<p>
Writing a register file
</p>
<div class="olist loweralpha"><ol class="loweralpha">
<li>
<p>
Needs a write signal to be asserted during the clock edge
</p>
</li>
<li>
<p>
Determine which register to write using a decoder
</p>
</li>
</ol></div>
</li>
</ol></div>
<div class="tableblock">
<table rules="all"
style="margin-left:auto; margin-right:auto;"
width="100%"
frame="border"
cellspacing="0" cellpadding="4">
<col width="25%" />
<col width="25%" />
<col width="25%" />
<col width="25%" />
<thead>
<tr>
<th align="left" valign="top">Attribute </th>
<th align="left" valign="top">DataType </th>
<th align="left" valign="top">Type </th>
<th align="left" valign="top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left" valign="top"><p class="table"><strong>clk</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>clock</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>RegWrite</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>signal to write into regfile</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>RegDst</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>signal to check whether destination is a regiser</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>MemtoReg</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>signal to indicate whether the movement is from data memory to register</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rdAddrS</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>Address of the first source register</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rdAddrT</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>Address of the second source register(Rtype), source(store) and destination(load)</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rdAddrD</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>Address of the destination register(Rtype)</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>resultR</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>Output of the ALU to be written to registerfile</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>resultM</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>Output of the data memory to be written to registerfile</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rdDataA</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>The value in the first source register</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rdDataB</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>The value in the second source register</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>reg</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int[]</em></p></td>
<td align="left" valign="top"><p class="table"><em>local</em></p></td>
<td align="left" valign="top"><p class="table"><code>The register file, i.e., an array of registers</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rA</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>local</em></p></td>
<td align="left" valign="top"><p class="table"><code>the address of first source register</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rB</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>local</em></p></td>
<td align="left" valign="top"><p class="table"><code>the address of second source register</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>w</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>local</em></p></td>
<td align="left" valign="top"><p class="table"><code>the address of destination register</code></p></td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="sect3">
<h4 id="_instruction_memory">4.1.2. instruction memory</h4>
<div class="olist arabic"><ol class="arabic">
<li>
<p>
The instruction memory need only provide read access because the datapath does not write instructions.
</p>
</li>
<li>
<p>
Since the instruction memory only reads, we treat it as combinational element
</p>
</li>
<li>
<p>
Send the program counter (PC) to the memory that contains the code and fetch the instruction from that memory.
</p>
</li>
</ol></div>
<div class="tableblock">
<table rules="all"
style="margin-left:auto; margin-right:auto;"
width="100%"
frame="border"
cellspacing="0" cellpadding="4">
<col width="25%" />
<col width="25%" />
<col width="25%" />
<col width="25%" />
<thead>
<tr>
<th align="left" valign="top">Attribute </th>
<th align="left" valign="top">DataType </th>
<th align="left" valign="top">Type </th>
<th align="left" valign="top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left" valign="top"><p class="table"><strong>rdAddrI</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>Address of the instruction</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rdDataI</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>The instruction</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>reg</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int[]</em></p></td>
<td align="left" valign="top"><p class="table"><em>local</em></p></td>
<td align="left" valign="top"><p class="table"><code>the instruction memory</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>r</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>local</em></p></td>
<td align="left" valign="top"><p class="table"><code>the address of instruction</code></p></td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="sect3">
<h4 id="_data_memory">4.1.3. data memory</h4>
<div class="olist arabic"><ol class="arabic">
<li>
<p>
The data memory must read on a load and write on a store..
</p>
</li>
<li>
<p>
The memory unit is a state element with inputs for the address and the write data, and a single output for the read result.
</p>
</li>
<li>
<p>
The data memory must be written on store instructions; hence, it has both read and write control signals, although only one of these may be asserted on any given clock.
</p>
</li>
<li>
<p>
The memory unit needs a read signal, since, unlike the register file, reading the value of an invalid address can cause problems
</p>
</li>
</ol></div>
<div class="tableblock">
<table rules="all"
style="margin-left:auto; margin-right:auto;"
width="100%"
frame="border"
cellspacing="0" cellpadding="4">
<col width="25%" />
<col width="25%" />
<col width="25%" />
<col width="25%" />
<thead>
<tr>
<th align="left" valign="top">Attribute </th>
<th align="left" valign="top">DataType </th>
<th align="left" valign="top">Type </th>
<th align="left" valign="top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left" valign="top"><p class="table"><strong>clk</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>clock</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>MemWrite</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>signal to write into data memory</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>MemRead</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>signal to read from data memory</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>MemtoReg</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>signal to indicate whether the movement is from data memory to register</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>wrDataM</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>Data to be written into memory</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rdAddrM</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>Address of the memory to be read</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>wrAddrM</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>Address of the memory to be written</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rdDataM</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>Data read from the memory</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>resultM</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>the result of load to be put into register</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>mem</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int[]</em></p></td>
<td align="left" valign="top"><p class="table"><em>local</em></p></td>
<td align="left" valign="top"><p class="table"><code>Data memory</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>r</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>local</em></p></td>
<td align="left" valign="top"><p class="table"><code>address of the read memory</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>w</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>local</em></p></td>
<td align="left" valign="top"><p class="table"><code>address of the write memory</code></p></td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="sect3">
<h4 id="_alu">4.1.4. alu</h4>
<div class="olist arabic"><ol class="arabic">
<li>
<p>
The ALU is needed to operate on the value read from the registers  or data memory
</p>
</li>
<li>
<p>
There is also a 1-bit signal, to indicate if the result is zero. The zero signal is used to implement the branches
</p>
</li>
</ol></div>
<div class="tableblock">
<table rules="all"
style="margin-left:auto; margin-right:auto;"
width="100%"
frame="border"
cellspacing="0" cellpadding="4">
<col width="25%" />
<col width="25%" />
<col width="25%" />
<col width="25%" />
<thead>
<tr>
<th align="left" valign="top">Attribute </th>
<th align="left" valign="top">DataType </th>
<th align="left" valign="top">Type </th>
<th align="left" valign="top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left" valign="top"><p class="table"><strong>alc</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>the alu control input</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>alop</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>the ALU op code</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>clk</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>clock</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>op</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_in</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>the opcode of instruction</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rdDataA</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>first input to the ALU</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rdDataB</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>second input to the ALU</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>addr</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>The 16 bit offset for load/store</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>ALUSrc</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>Indicates whether the second source is immediate or register value</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>zero</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>Indicates whether the result of ALU operation is zero</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rdAddrM</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>The memory to be read for load</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rdAddrM</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>The memory to be read for load</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>wrAddrM</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>The memory to be read for store</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>resultR</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>the value to be written into destination register for R type</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>dataA</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>local</em></p></td>
<td align="left" valign="top"><p class="table"><code>first input</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>dataB</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>local</em></p></td>
<td align="left" valign="top"><p class="table"><code>second input</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>res</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>local</em></p></td>
<td align="left" valign="top"><p class="table"><code>the result</code></p></td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="sect3">
<h4 id="_adder">4.1.5. adder</h4>
<div class="olist arabic"><ol class="arabic">
<li>
<p>
This adder is a combinational circuit, which means that their outputs depend only on the current inputs.
</p>
</li>
<li>
<p>
Lastly, we will need an adder to increment the PC to the address of the next instruction.
</p>
</li>
<li>
<p>
In case of no branching, evaluate PC+4 to access of the instruction memory for the next instruction
</p>
</li>
<li>
<p>
In case of branching, evaluate the address of  the next instruction, i.e. PC+4+4*(offset)
</p>
</li>
</ol></div>
</div>
<div class="sect3">
<h4 id="_sign_extension_component">4.1.6. sign extension component</h4>
<div class="olist arabic"><ol class="arabic">
<li>
<p>
Sign-extend the 16-bit offset field in the instruction to a 32-bit signed value
</p>
</li>
</ol></div>
<div class="listingblock">
<div class="content">
<pre><code>lw $t1,offset_value($t2)
sw $t1,offset_value($t2)</code></pre>
</div></div>
</div>
<div class="sect3">
<h4 id="_shifting_unit">4.1.7. shifting unit</h4>
<div class="olist arabic"><ol class="arabic">
<li>
<p>
Routing of the signals between input and output that appends 2 zeros to the low-order end of the sign-extended offset field
</p>
</li>
<li>
<p>
no actual shift hardware is needed, since the amount of the “shift” is constant.
</p>
</li>
<li>
<p>
Since we know that the offset was sign-extended from 16 bits, the shift will throw away only “sign bits.”
</p>
</li>
</ol></div>
</div>
<div class="sect3">
<h4 id="_multiplexer">4.1.8. multiplexer</h4>
<div class="sect4">
<h5 id="_regdst">RegDst</h5>
<div class="paragraph"><p>The register destination number for either the load/store  or register type operations</p></div>
</div>
<div class="sect4">
<h5 id="_alusrc">ALUSrc</h5>
<div class="paragraph"><p>The second ALU operand, whether it comes from the register file(register type)  or immediate value</p></div>
</div>
<div class="sect4">
<h5 id="_memtoreg">MemtoReg</h5>
<div class="paragraph"><p>The value fed to register Write Data, whether it comes from the data memory or ALU</p></div>
</div>
<div class="sect4">
<h5 id="_pcsrc">PCSrc</h5>
<div class="paragraph"><p>Whether the PC is to be replaced by PC+4 or PC+4+4*(offset)</p></div>
</div>
<div class="sect4">
<h5 id="_regwrite">RegWrite</h5>
<div class="paragraph"><p>Whether the destination  is a register.</p></div>
</div>
<div class="sect4">
<h5 id="_memwrite">MemWrite</h5>
<div class="paragraph"><p>Whether data is to be written into data memory (store)</p></div>
</div>
<div class="sect4">
<h5 id="_memread">MemRead</h5>
<div class="paragraph"><p>Whether data is to be read from data memory (load)</p></div>
</div>
</div>
<div class="sect3">
<h4 id="_cpu">4.1.9. cpu</h4>
<div class="tableblock">
<table rules="all"
style="margin-left:auto; margin-right:auto;"
width="100%"
frame="border"
cellspacing="0" cellpadding="4">
<col width="25%" />
<col width="25%" />
<col width="25%" />
<col width="25%" />
<thead>
<tr>
<th align="left" valign="top">Attribute </th>
<th align="left" valign="top">DataType </th>
<th align="left" valign="top">Type </th>
<th align="left" valign="top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left" valign="top"><p class="table"><strong>RegWrite</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>signal to write into regfile</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>RegDst</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>signal to check whether destination is a regiser</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>MemtoReg</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>signal to indicate whether the movement is from data memory to register</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>MemWrite</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>signal to write into data memory</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>MemRead</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>signal to read from data memory</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>ALUSrc</strong></p></td>
<td align="left" valign="top"><p class="table"><em>bool</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>Indicates whether the second source is immediate or register value</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>inst</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>input</em></p></td>
<td align="left" valign="top"><p class="table"><code>the complete instruction</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>alc</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>the alu control input</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>alop</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>the ALU op code</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>addr</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>The 16 bit offset for load/store</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rs</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>rs part of instruction</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rt</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>rt part of instruction</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>rd</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>rd part of instruction</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>func</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>func part of instruction</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>op</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>op part of instruction</code></p></td>
</tr>
<tr>
<td align="left" valign="top"><p class="table"><strong>shamt</strong></p></td>
<td align="left" valign="top"><p class="table"><em>sc_int</em></p></td>
<td align="left" valign="top"><p class="table"><em>output</em></p></td>
<td align="left" valign="top"><p class="table"><code>shamt part of instruction</code></p></td>
</tr>
</tbody>
</table>
</div>
<div class="listingblock">
<div class="content">
<pre><code>Author: Maniteja
Mentor: V.Chetan Kumar
Date: November 2014</code></pre>
</div></div>
</div>
</div>
</div>
</div>
</div>
<div id="footnotes"><hr /></div>
<div id="footer">
<div id="footer-text">
Last updated 2015-10-05 10:32:10 IST
</div>
</div>
</body>
</html>
