Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Nov 14 09:30:12 2022
| Host         : dhd running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MATMUL_timing_summary_routed.rpt -pb MATMUL_timing_summary_routed.pb -rpx MATMUL_timing_summary_routed.rpx -warn_on_violation
| Design       : MATMUL
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.503        0.000                      0                41687        0.094        0.000                      0                41687        3.750        0.000                       0                  4568  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.503        0.000                      0                41687        0.094        0.000                      0                41687        3.750        0.000                       0                  4568  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 mainfsm/count4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 2.739ns (31.135%)  route 6.058ns (68.865%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.562     5.083    mainfsm/CLK
    SLICE_X12Y34         FDRE                                         r  mainfsm/count4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  mainfsm/count4_reg[7]/Q
                         net (fo=6, routed)           0.702     6.303    mainfsm/count4_reg[7]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.427 r  mainfsm/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.427    mainfsm/i__carry_i_3__2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.977 r  mainfsm/addrC0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.977    mainfsm/addrC0_inferred__0/i__carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.199 r  mainfsm/addrC0_inferred__0/i__carry__0/O[0]
                         net (fo=3, routed)           0.636     7.835    mainfsm/addrC0[10]
    SLICE_X11Y37         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.771     8.606 r  mainfsm/addrC0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.437     9.043    mainfsm/data1[12]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.306     9.349 r  mainfsm/RAM_i_17/O
                         net (fo=1, routed)           0.459     9.809    mainfsm/RAM_i_17_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I0_O)        0.124     9.933 r  mainfsm/RAM_i_2/O
                         net (fo=68, routed)          1.804    11.736    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[12]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.860 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_0_0_i_1/O
                         net (fo=64, routed)          2.020    13.880    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/WE
    SLICE_X52Y80         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.431    14.772    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/WCLK
    SLICE_X52Y80         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_A/CLK
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X52Y80         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.383    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 mainfsm/count4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 2.739ns (31.135%)  route 6.058ns (68.865%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.562     5.083    mainfsm/CLK
    SLICE_X12Y34         FDRE                                         r  mainfsm/count4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  mainfsm/count4_reg[7]/Q
                         net (fo=6, routed)           0.702     6.303    mainfsm/count4_reg[7]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.427 r  mainfsm/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.427    mainfsm/i__carry_i_3__2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.977 r  mainfsm/addrC0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.977    mainfsm/addrC0_inferred__0/i__carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.199 r  mainfsm/addrC0_inferred__0/i__carry__0/O[0]
                         net (fo=3, routed)           0.636     7.835    mainfsm/addrC0[10]
    SLICE_X11Y37         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.771     8.606 r  mainfsm/addrC0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.437     9.043    mainfsm/data1[12]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.306     9.349 r  mainfsm/RAM_i_17/O
                         net (fo=1, routed)           0.459     9.809    mainfsm/RAM_i_17_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I0_O)        0.124     9.933 r  mainfsm/RAM_i_2/O
                         net (fo=68, routed)          1.804    11.736    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[12]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.860 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_0_0_i_1/O
                         net (fo=64, routed)          2.020    13.880    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/WE
    SLICE_X52Y80         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.431    14.772    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/WCLK
    SLICE_X52Y80         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_B/CLK
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X52Y80         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.383    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 mainfsm/count4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 2.739ns (31.135%)  route 6.058ns (68.865%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.562     5.083    mainfsm/CLK
    SLICE_X12Y34         FDRE                                         r  mainfsm/count4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  mainfsm/count4_reg[7]/Q
                         net (fo=6, routed)           0.702     6.303    mainfsm/count4_reg[7]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.427 r  mainfsm/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.427    mainfsm/i__carry_i_3__2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.977 r  mainfsm/addrC0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.977    mainfsm/addrC0_inferred__0/i__carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.199 r  mainfsm/addrC0_inferred__0/i__carry__0/O[0]
                         net (fo=3, routed)           0.636     7.835    mainfsm/addrC0[10]
    SLICE_X11Y37         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.771     8.606 r  mainfsm/addrC0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.437     9.043    mainfsm/data1[12]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.306     9.349 r  mainfsm/RAM_i_17/O
                         net (fo=1, routed)           0.459     9.809    mainfsm/RAM_i_17_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I0_O)        0.124     9.933 r  mainfsm/RAM_i_2/O
                         net (fo=68, routed)          1.804    11.736    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[12]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.860 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_0_0_i_1/O
                         net (fo=64, routed)          2.020    13.880    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/WE
    SLICE_X52Y80         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.431    14.772    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/WCLK
    SLICE_X52Y80         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_C/CLK
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X52Y80         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.383    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 mainfsm/count4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 2.739ns (31.135%)  route 6.058ns (68.865%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.562     5.083    mainfsm/CLK
    SLICE_X12Y34         FDRE                                         r  mainfsm/count4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  mainfsm/count4_reg[7]/Q
                         net (fo=6, routed)           0.702     6.303    mainfsm/count4_reg[7]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.427 r  mainfsm/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.427    mainfsm/i__carry_i_3__2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.977 r  mainfsm/addrC0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.977    mainfsm/addrC0_inferred__0/i__carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.199 r  mainfsm/addrC0_inferred__0/i__carry__0/O[0]
                         net (fo=3, routed)           0.636     7.835    mainfsm/addrC0[10]
    SLICE_X11Y37         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.771     8.606 r  mainfsm/addrC0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.437     9.043    mainfsm/data1[12]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.306     9.349 r  mainfsm/RAM_i_17/O
                         net (fo=1, routed)           0.459     9.809    mainfsm/RAM_i_17_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I0_O)        0.124     9.933 r  mainfsm/RAM_i_2/O
                         net (fo=68, routed)          1.804    11.736    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[12]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.860 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_0_0_i_1/O
                         net (fo=64, routed)          2.020    13.880    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/WE
    SLICE_X52Y80         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.431    14.772    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/WCLK
    SLICE_X52Y80         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_D/CLK
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X52Y80         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.383    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 mainMAC/output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.576ns  (logic 0.456ns (5.317%)  route 8.120ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.565     5.086    mainMAC/CLK
    SLICE_X29Y41         FDRE                                         r  mainMAC/output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mainMAC/output_reg[8]/Q
                         net (fo=256, routed)         8.120    13.662    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_8_8/D
    SLICE_X46Y53         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.438    14.779    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_8_8/WCLK
    SLICE_X46Y53         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_8_8/RAMS64E_A/CLK
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X46Y53         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.198    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 mainMAC/output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.562ns  (logic 0.456ns (5.326%)  route 8.106ns (94.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.565     5.086    mainMAC/CLK
    SLICE_X29Y41         FDRE                                         r  mainMAC/output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mainMAC/output_reg[8]/Q
                         net (fo=256, routed)         8.106    13.649    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/D
    SLICE_X46Y48         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.449    14.790    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/WCLK
    SLICE_X46Y48         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/RAMS64E_A/CLK
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X46Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.218    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.218    
                         arrival time                         -13.649    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 mainMAC/output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.456ns (5.344%)  route 8.077ns (94.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.565     5.086    mainMAC/CLK
    SLICE_X29Y41         FDRE                                         r  mainMAC/output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mainMAC/output_reg[8]/Q
                         net (fo=256, routed)         8.077    13.620    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_8_8/D
    SLICE_X42Y56         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.437    14.778    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_8_8/WCLK
    SLICE_X42Y56         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_8_8/RAMS64E_A/CLK
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X42Y56         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.197    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                         -13.620    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 mainMAC/output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 0.456ns (5.354%)  route 8.061ns (94.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.565     5.086    mainMAC/CLK
    SLICE_X29Y41         FDRE                                         r  mainMAC/output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mainMAC/output_reg[8]/Q
                         net (fo=256, routed)         8.061    13.603    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_8_8/D
    SLICE_X38Y59         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.433    14.774    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_8_8/WCLK
    SLICE_X38Y59         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_8_8/RAMS64E_A/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X38Y59         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.193    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.193    
                         arrival time                         -13.603    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 mainMAC/output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 0.456ns (5.398%)  route 7.991ns (94.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.565     5.086    mainMAC/CLK
    SLICE_X29Y41         FDRE                                         r  mainMAC/output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mainMAC/output_reg[8]/Q
                         net (fo=256, routed)         7.991    13.534    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_8_8/D
    SLICE_X42Y62         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.433    14.774    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_8_8/WCLK
    SLICE_X42Y62         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_8_8/RAMS64E_A/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X42Y62         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.193    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.193    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 mainfsm/count4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_14_14/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 2.739ns (31.751%)  route 5.888ns (68.249%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.562     5.083    mainfsm/CLK
    SLICE_X12Y34         FDRE                                         r  mainfsm/count4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  mainfsm/count4_reg[7]/Q
                         net (fo=6, routed)           0.702     6.303    mainfsm/count4_reg[7]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.427 r  mainfsm/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.427    mainfsm/i__carry_i_3__2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.977 r  mainfsm/addrC0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.977    mainfsm/addrC0_inferred__0/i__carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.199 r  mainfsm/addrC0_inferred__0/i__carry__0/O[0]
                         net (fo=3, routed)           0.636     7.835    mainfsm/addrC0[10]
    SLICE_X11Y37         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.771     8.606 f  mainfsm/addrC0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.437     9.043    mainfsm/data1[12]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.306     9.349 f  mainfsm/RAM_i_17/O
                         net (fo=1, routed)           0.459     9.809    mainfsm/RAM_i_17_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I0_O)        0.124     9.933 f  mainfsm/RAM_i_2/O
                         net (fo=68, routed)          1.830    11.762    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[12]
    SLICE_X47Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.886 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_0_0_i_1/O
                         net (fo=64, routed)          1.824    13.710    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_14_14/WE
    SLICE_X54Y65         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_14_14/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.436    14.777    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_14_14/WCLK
    SLICE_X54Y65         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_14_14/RAMS64E_A/CLK
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X54Y65         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.388    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                         -13.710    
  -------------------------------------------------------------------
                         slack                                  0.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mainMAC/output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.934%)  route 0.364ns (72.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.563     1.446    mainMAC/CLK
    SLICE_X29Y43         FDRE                                         r  mainMAC/output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mainMAC/output_reg[14]/Q
                         net (fo=256, routed)         0.364     1.951    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/D
    SLICE_X34Y52         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.829     1.957    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/WCLK
    SLICE_X34Y52         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/RAMS64E_D/CLK
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y52         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.857    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mainMAC/output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.106%)  route 0.379ns (72.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.563     1.446    mainMAC/CLK
    SLICE_X29Y43         FDRE                                         r  mainMAC/output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mainMAC/output_reg[14]/Q
                         net (fo=256, routed)         0.379     1.966    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/D
    SLICE_X30Y59         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.828     1.956    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/WCLK
    SLICE_X30Y59         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_D/CLK
                         clock pessimism             -0.244     1.712    
    SLICE_X30Y59         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.856    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mainMAC/output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.934%)  route 0.364ns (72.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.563     1.446    mainMAC/CLK
    SLICE_X29Y43         FDRE                                         r  mainMAC/output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mainMAC/output_reg[14]/Q
                         net (fo=256, routed)         0.364     1.951    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/D
    SLICE_X34Y52         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.829     1.957    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/WCLK
    SLICE_X34Y52         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/RAMS64E_B/CLK
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y52         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.818    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mainMAC/output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.934%)  route 0.364ns (72.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.563     1.446    mainMAC/CLK
    SLICE_X29Y43         FDRE                                         r  mainMAC/output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mainMAC/output_reg[14]/Q
                         net (fo=256, routed)         0.364     1.951    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/D
    SLICE_X34Y52         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.829     1.957    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/WCLK
    SLICE_X34Y52         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/RAMS64E_C/CLK
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y52         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.814    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mainMAC/output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.387%)  route 0.177ns (55.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.563     1.446    mainMAC/CLK
    SLICE_X29Y43         FDRE                                         r  mainMAC/output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mainMAC/output_reg[15]/Q
                         net (fo=256, routed)         0.177     1.764    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/D
    SLICE_X30Y44         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.832     1.959    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/WCLK
    SLICE_X30Y44         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X30Y44         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.625    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mainMAC/output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.106%)  route 0.379ns (72.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.563     1.446    mainMAC/CLK
    SLICE_X29Y43         FDRE                                         r  mainMAC/output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mainMAC/output_reg[14]/Q
                         net (fo=256, routed)         0.379     1.966    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/D
    SLICE_X30Y59         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.828     1.956    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/WCLK
    SLICE_X30Y59         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_B/CLK
                         clock pessimism             -0.244     1.712    
    SLICE_X30Y59         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.817    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mainMAC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.037%)  route 0.187ns (56.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.561     1.444    mainMAC/CLK
    SLICE_X29Y39         FDRE                                         r  mainMAC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mainMAC/output_reg[0]/Q
                         net (fo=256, routed)         0.187     1.772    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_0_0/D
    SLICE_X30Y37         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.828     1.955    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_0_0/WCLK
    SLICE_X30Y37         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.477    
    SLICE_X30Y37         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.621    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mainMAC/output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.106%)  route 0.379ns (72.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.563     1.446    mainMAC/CLK
    SLICE_X29Y43         FDRE                                         r  mainMAC/output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mainMAC/output_reg[14]/Q
                         net (fo=256, routed)         0.379     1.966    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/D
    SLICE_X30Y59         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.828     1.956    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/WCLK
    SLICE_X30Y59         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_C/CLK
                         clock pessimism             -0.244     1.712    
    SLICE_X30Y59         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.813    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mainMAC/output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.735%)  route 0.429ns (75.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.562     1.445    mainMAC/CLK
    SLICE_X29Y41         FDRE                                         r  mainMAC/output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mainMAC/output_reg[8]/Q
                         net (fo=256, routed)         0.429     2.015    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/D
    SLICE_X38Y53         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.829     1.957    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/WCLK
    SLICE_X38Y53         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/RAMS64E_D/CLK
                         clock pessimism             -0.244     1.713    
    SLICE_X38Y53         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.857    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mainMAC/output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.387%)  route 0.177ns (55.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.563     1.446    mainMAC/CLK
    SLICE_X29Y43         FDRE                                         r  mainMAC/output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mainMAC/output_reg[15]/Q
                         net (fo=256, routed)         0.177     1.764    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/D
    SLICE_X30Y44         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.832     1.959    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/WCLK
    SLICE_X30Y44         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/RAMS64E_B/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X30Y44         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.586    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y67   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y79   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y80   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y78   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y79   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__10/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y77   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__11/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y73   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__12/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y72   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__13/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y80   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__2/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y51   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y51   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y51   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y51   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 search[8]
                            (input port)
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.394ns  (logic 6.109ns (20.783%)  route 23.285ns (79.217%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  search[8] (IN)
                         net (fo=0)                   0.000     0.000    search[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  search_IBUF[8]_inst/O
                         net (fo=1, routed)           3.086     4.541    mainfsm/search_IBUF[8]
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124     4.665 r  mainfsm/RAM_i_6/O
                         net (fo=296, routed)        12.678    17.342    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124    17.466 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    17.466    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    17.683 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    17.683    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    17.777 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.966    19.743    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.316    20.059 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.490    21.549    mainfsm/Disp/ck/spo[11]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.124    21.673 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.016    22.689    mainfsm/Disp/ck/temp[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124    22.813 r  mainfsm/Disp/ck/cathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.050    25.863    cathode_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    29.394 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.394    cathode[0]
    U7                                                                r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 search[8]
                            (input port)
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.376ns  (logic 6.341ns (21.586%)  route 23.034ns (78.414%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  search[8] (IN)
                         net (fo=0)                   0.000     0.000    search[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  search_IBUF[8]_inst/O
                         net (fo=1, routed)           3.086     4.541    mainfsm/search_IBUF[8]
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124     4.665 r  mainfsm/RAM_i_6/O
                         net (fo=296, routed)        12.678    17.342    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124    17.466 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    17.466    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    17.683 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    17.683    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    17.777 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.966    19.743    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.316    20.059 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.490    21.549    mainfsm/Disp/ck/spo[11]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.124    21.673 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.016    22.689    mainfsm/Disp/ck/temp[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.150    22.839 r  mainfsm/Disp/ck/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.799    25.638    cathode_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    29.376 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.376    cathode[3]
    V8                                                                r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 search[8]
                            (input port)
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.324ns  (logic 6.322ns (21.560%)  route 23.001ns (78.440%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  search[8] (IN)
                         net (fo=0)                   0.000     0.000    search[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  search_IBUF[8]_inst/O
                         net (fo=1, routed)           3.086     4.541    mainfsm/search_IBUF[8]
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124     4.665 r  mainfsm/RAM_i_6/O
                         net (fo=296, routed)        12.678    17.342    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124    17.466 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    17.466    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    17.683 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    17.683    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    17.777 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.966    19.743    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.316    20.059 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.490    21.549    mainfsm/Disp/ck/spo[11]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.124    21.673 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.014    22.687    mainfsm/Disp/ck/temp[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.150    22.837 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.768    25.605    cathode_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.719    29.324 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.324    cathode[6]
    W7                                                                r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 search[8]
                            (input port)
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.315ns  (logic 6.097ns (20.799%)  route 23.218ns (79.201%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  search[8] (IN)
                         net (fo=0)                   0.000     0.000    search[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  search_IBUF[8]_inst/O
                         net (fo=1, routed)           3.086     4.541    mainfsm/search_IBUF[8]
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124     4.665 r  mainfsm/RAM_i_6/O
                         net (fo=296, routed)        12.678    17.342    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124    17.466 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    17.466    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    17.683 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    17.683    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    17.777 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.966    19.743    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.316    20.059 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.490    21.549    mainfsm/Disp/ck/spo[11]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.124    21.673 f  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.040    22.713    mainfsm/Disp/ck/temp[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124    22.837 r  mainfsm/Disp/ck/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.959    25.795    cathode_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    29.315 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.315    cathode[2]
    U5                                                                r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 search[8]
                            (input port)
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.147ns  (logic 6.339ns (21.747%)  route 22.808ns (78.253%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  search[8] (IN)
                         net (fo=0)                   0.000     0.000    search[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  search_IBUF[8]_inst/O
                         net (fo=1, routed)           3.086     4.541    mainfsm/search_IBUF[8]
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124     4.665 r  mainfsm/RAM_i_6/O
                         net (fo=296, routed)        12.678    17.342    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124    17.466 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    17.466    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    17.683 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    17.683    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    17.777 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.966    19.743    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.316    20.059 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.490    21.549    mainfsm/Disp/ck/spo[11]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.124    21.673 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.812    22.485    mainfsm/Disp/ck/temp[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I0_O)        0.153    22.638 r  mainfsm/Disp/ck/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.777    25.414    cathode_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    29.147 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.147    cathode[5]
    W6                                                                r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 search[8]
                            (input port)
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.038ns  (logic 6.082ns (20.945%)  route 22.956ns (79.055%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  search[8] (IN)
                         net (fo=0)                   0.000     0.000    search[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  search_IBUF[8]_inst/O
                         net (fo=1, routed)           3.086     4.541    mainfsm/search_IBUF[8]
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124     4.665 r  mainfsm/RAM_i_6/O
                         net (fo=296, routed)        12.678    17.342    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124    17.466 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    17.466    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    17.683 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    17.683    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    17.777 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.966    19.743    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.316    20.059 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.490    21.549    mainfsm/Disp/ck/spo[11]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.124    21.673 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.014    22.687    mainfsm/Disp/ck/temp[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124    22.811 r  mainfsm/Disp/ck/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.723    25.534    cathode_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    29.038 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.038    cathode[1]
    V5                                                                r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 search[8]
                            (input port)
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.979ns  (logic 6.113ns (21.094%)  route 22.866ns (78.906%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  search[8] (IN)
                         net (fo=0)                   0.000     0.000    search[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  search_IBUF[8]_inst/O
                         net (fo=1, routed)           3.086     4.541    mainfsm/search_IBUF[8]
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124     4.665 r  mainfsm/RAM_i_6/O
                         net (fo=296, routed)        12.678    17.342    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124    17.466 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    17.466    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    17.683 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    17.683    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    17.777 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.966    19.743    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.316    20.059 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.490    21.549    mainfsm/Disp/ck/spo[11]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.124    21.673 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.812    22.485    mainfsm/Disp/ck/temp[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I0_O)        0.124    22.609 r  mainfsm/Disp/ck/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.835    25.443    cathode_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    28.979 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.979    cathode[4]
    U8                                                                r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 search[13]
                            (input port)
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.928ns  (logic 1.607ns (32.600%)  route 3.321ns (67.400%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  search[13] (IN)
                         net (fo=0)                   0.000     0.000    search[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[13]_inst/O
                         net (fo=1, routed)           1.043     1.264    mainfsm/search_IBUF[13]
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.309 r  mainfsm/RAM_i_1/O
                         net (fo=58, routed)          0.824     2.132    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[13]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.177 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.192     2.370    mainfsm/Disp/ck/spo[0]
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.415 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.349     2.764    mainfsm/Disp/ck/temp[0]
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.045     2.809 r  mainfsm/Disp/ck/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.914     3.722    cathode_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.928 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.928    cathode[1]
    V5                                                                r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 search[13]
                            (input port)
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.980ns  (logic 1.622ns (32.567%)  route 3.358ns (67.433%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  search[13] (IN)
                         net (fo=0)                   0.000     0.000    search[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[13]_inst/O
                         net (fo=1, routed)           1.043     1.264    mainfsm/search_IBUF[13]
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.309 r  mainfsm/RAM_i_1/O
                         net (fo=58, routed)          0.824     2.132    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[13]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.177 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.192     2.370    mainfsm/Disp/ck/spo[0]
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.415 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.318     2.733    mainfsm/Disp/ck/temp[0]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.045     2.778 r  mainfsm/Disp/ck/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.982     3.759    cathode_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.980 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.980    cathode[2]
    U5                                                                r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 search[13]
                            (input port)
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.991ns  (logic 1.637ns (32.798%)  route 3.354ns (67.202%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  search[13] (IN)
                         net (fo=0)                   0.000     0.000    search[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[13]_inst/O
                         net (fo=1, routed)           1.043     1.264    mainfsm/search_IBUF[13]
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.309 r  mainfsm/RAM_i_1/O
                         net (fo=58, routed)          0.824     2.132    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[13]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.177 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.192     2.370    mainfsm/Disp/ck/spo[0]
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.415 f  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.352     2.766    mainfsm/Disp/ck/temp[0]
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.045     2.811 r  mainfsm/Disp/ck/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.944     3.755    cathode_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.991 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.991    cathode[4]
    U8                                                                r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 search[13]
                            (input port)
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.001ns  (logic 1.684ns (33.672%)  route 3.317ns (66.328%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  search[13] (IN)
                         net (fo=0)                   0.000     0.000    search[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[13]_inst/O
                         net (fo=1, routed)           1.043     1.264    mainfsm/search_IBUF[13]
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.309 r  mainfsm/RAM_i_1/O
                         net (fo=58, routed)          0.824     2.132    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[13]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.177 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.192     2.370    mainfsm/Disp/ck/spo[0]
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.415 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.349     2.764    mainfsm/Disp/ck/temp[0]
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.049     2.813 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.909     3.722    cathode_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.279     5.001 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.001    cathode[6]
    W7                                                                r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 search[13]
                            (input port)
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.009ns  (logic 1.693ns (33.799%)  route 3.316ns (66.201%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  search[13] (IN)
                         net (fo=0)                   0.000     0.000    search[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[13]_inst/O
                         net (fo=1, routed)           1.043     1.264    mainfsm/search_IBUF[13]
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.309 r  mainfsm/RAM_i_1/O
                         net (fo=58, routed)          0.824     2.132    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[13]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.177 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.192     2.370    mainfsm/Disp/ck/spo[0]
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.415 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.352     2.766    mainfsm/Disp/ck/temp[0]
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.042     2.808 r  mainfsm/Disp/ck/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.906     3.714    cathode_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.295     5.009 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.009    cathode[5]
    W6                                                                r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 search[13]
                            (input port)
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.042ns  (logic 1.702ns (33.763%)  route 3.340ns (66.237%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  search[13] (IN)
                         net (fo=0)                   0.000     0.000    search[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[13]_inst/O
                         net (fo=1, routed)           1.043     1.264    mainfsm/search_IBUF[13]
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.309 r  mainfsm/RAM_i_1/O
                         net (fo=58, routed)          0.824     2.132    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[13]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.177 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.192     2.370    mainfsm/Disp/ck/spo[0]
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.415 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.348     2.763    mainfsm/Disp/ck/temp[0]
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.048     2.811 r  mainfsm/Disp/ck/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.933     3.744    cathode_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     5.042 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.042    cathode[3]
    V8                                                                r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 search[13]
                            (input port)
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.081ns  (logic 1.633ns (32.148%)  route 3.447ns (67.852%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  search[13] (IN)
                         net (fo=0)                   0.000     0.000    search[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[13]_inst/O
                         net (fo=1, routed)           1.043     1.264    mainfsm/search_IBUF[13]
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.309 r  mainfsm/RAM_i_1/O
                         net (fo=58, routed)          0.824     2.132    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[13]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.177 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.192     2.370    mainfsm/Disp/ck/spo[0]
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.415 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.348     2.763    mainfsm/Disp/ck/temp[0]
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.045     2.808 r  mainfsm/Disp/ck/cathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.041     3.848    cathode_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     5.081 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.081    cathode[0]
    U7                                                                r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainfsm/count4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.211ns  (logic 6.643ns (22.743%)  route 22.568ns (77.257%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.562     5.083    mainfsm/CLK
    SLICE_X12Y34         FDRE                                         r  mainfsm/count4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  mainfsm/count4_reg[6]/Q
                         net (fo=7, routed)           0.710     6.312    mainfsm/count4_reg[6]
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.860 r  mainfsm/addrC0_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.641     7.501    mainfsm/addrC0[7]
    SLICE_X11Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.617     8.118 r  mainfsm/addrC0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.573     8.691    mainfsm/data1[8]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.997 r  mainfsm/RAM_i_21/O
                         net (fo=1, routed)           0.444     9.441    mainfsm/RAM_i_21_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.565 r  mainfsm/RAM_i_6/O
                         net (fo=296, routed)        12.678    22.243    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124    22.367 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.367    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    22.584 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.584    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    22.678 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.966    24.644    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.316    24.960 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.490    26.449    mainfsm/Disp/ck/spo[11]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.124    26.573 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.016    27.589    mainfsm/Disp/ck/temp[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124    27.713 r  mainfsm/Disp/ck/cathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.050    30.763    cathode_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    34.294 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.294    cathode[0]
    U7                                                                r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/count4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.193ns  (logic 6.876ns (23.552%)  route 22.317ns (76.448%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.562     5.083    mainfsm/CLK
    SLICE_X12Y34         FDRE                                         r  mainfsm/count4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  mainfsm/count4_reg[6]/Q
                         net (fo=7, routed)           0.710     6.312    mainfsm/count4_reg[6]
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.860 r  mainfsm/addrC0_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.641     7.501    mainfsm/addrC0[7]
    SLICE_X11Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.617     8.118 r  mainfsm/addrC0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.573     8.691    mainfsm/data1[8]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.997 r  mainfsm/RAM_i_21/O
                         net (fo=1, routed)           0.444     9.441    mainfsm/RAM_i_21_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.565 r  mainfsm/RAM_i_6/O
                         net (fo=296, routed)        12.678    22.243    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124    22.367 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.367    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    22.584 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.584    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    22.678 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.966    24.644    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.316    24.960 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.490    26.449    mainfsm/Disp/ck/spo[11]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.124    26.573 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.016    27.589    mainfsm/Disp/ck/temp[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.150    27.739 r  mainfsm/Disp/ck/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.799    30.538    cathode_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    34.276 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.276    cathode[3]
    V8                                                                r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/count4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.141ns  (logic 6.857ns (23.529%)  route 22.284ns (76.471%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.562     5.083    mainfsm/CLK
    SLICE_X12Y34         FDRE                                         r  mainfsm/count4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  mainfsm/count4_reg[6]/Q
                         net (fo=7, routed)           0.710     6.312    mainfsm/count4_reg[6]
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.860 r  mainfsm/addrC0_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.641     7.501    mainfsm/addrC0[7]
    SLICE_X11Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.617     8.118 r  mainfsm/addrC0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.573     8.691    mainfsm/data1[8]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.997 r  mainfsm/RAM_i_21/O
                         net (fo=1, routed)           0.444     9.441    mainfsm/RAM_i_21_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.565 r  mainfsm/RAM_i_6/O
                         net (fo=296, routed)        12.678    22.243    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124    22.367 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.367    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    22.584 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.584    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    22.678 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.966    24.644    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.316    24.960 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.490    26.449    mainfsm/Disp/ck/spo[11]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.124    26.573 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.014    27.587    mainfsm/Disp/ck/temp[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.150    27.737 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.768    30.505    cathode_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.719    34.224 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.224    cathode[6]
    W7                                                                r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/count4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.133ns  (logic 6.632ns (22.765%)  route 22.501ns (77.235%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.562     5.083    mainfsm/CLK
    SLICE_X12Y34         FDRE                                         r  mainfsm/count4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  mainfsm/count4_reg[6]/Q
                         net (fo=7, routed)           0.710     6.312    mainfsm/count4_reg[6]
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.860 r  mainfsm/addrC0_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.641     7.501    mainfsm/addrC0[7]
    SLICE_X11Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.617     8.118 r  mainfsm/addrC0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.573     8.691    mainfsm/data1[8]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.997 r  mainfsm/RAM_i_21/O
                         net (fo=1, routed)           0.444     9.441    mainfsm/RAM_i_21_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.565 r  mainfsm/RAM_i_6/O
                         net (fo=296, routed)        12.678    22.243    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124    22.367 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.367    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    22.584 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.584    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    22.678 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.966    24.644    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.316    24.960 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.490    26.449    mainfsm/Disp/ck/spo[11]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.124    26.573 f  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.040    27.613    mainfsm/Disp/ck/temp[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124    27.737 r  mainfsm/Disp/ck/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.959    30.696    cathode_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    34.216 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    34.216    cathode[2]
    U5                                                                r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/count4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.964ns  (logic 6.873ns (23.730%)  route 22.091ns (76.270%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.562     5.083    mainfsm/CLK
    SLICE_X12Y34         FDRE                                         r  mainfsm/count4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  mainfsm/count4_reg[6]/Q
                         net (fo=7, routed)           0.710     6.312    mainfsm/count4_reg[6]
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.860 r  mainfsm/addrC0_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.641     7.501    mainfsm/addrC0[7]
    SLICE_X11Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.617     8.118 r  mainfsm/addrC0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.573     8.691    mainfsm/data1[8]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.997 r  mainfsm/RAM_i_21/O
                         net (fo=1, routed)           0.444     9.441    mainfsm/RAM_i_21_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.565 r  mainfsm/RAM_i_6/O
                         net (fo=296, routed)        12.678    22.243    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124    22.367 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.367    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    22.584 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.584    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    22.678 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.966    24.644    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.316    24.960 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.490    26.449    mainfsm/Disp/ck/spo[11]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.124    26.573 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.812    27.385    mainfsm/Disp/ck/temp[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I0_O)        0.153    27.538 r  mainfsm/Disp/ck/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.777    30.315    cathode_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    34.047 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000    34.047    cathode[5]
    W6                                                                r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/count4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.855ns  (logic 6.616ns (22.930%)  route 22.239ns (77.070%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.562     5.083    mainfsm/CLK
    SLICE_X12Y34         FDRE                                         r  mainfsm/count4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  mainfsm/count4_reg[6]/Q
                         net (fo=7, routed)           0.710     6.312    mainfsm/count4_reg[6]
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.860 r  mainfsm/addrC0_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.641     7.501    mainfsm/addrC0[7]
    SLICE_X11Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.617     8.118 r  mainfsm/addrC0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.573     8.691    mainfsm/data1[8]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.997 r  mainfsm/RAM_i_21/O
                         net (fo=1, routed)           0.444     9.441    mainfsm/RAM_i_21_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.565 r  mainfsm/RAM_i_6/O
                         net (fo=296, routed)        12.678    22.243    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124    22.367 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.367    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    22.584 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.584    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    22.678 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.966    24.644    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.316    24.960 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.490    26.449    mainfsm/Disp/ck/spo[11]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.124    26.573 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.014    27.587    mainfsm/Disp/ck/temp[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124    27.711 r  mainfsm/Disp/ck/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.723    30.434    cathode_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    33.938 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.938    cathode[1]
    V5                                                                r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/count4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.796ns  (logic 6.647ns (23.084%)  route 22.149ns (76.916%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.562     5.083    mainfsm/CLK
    SLICE_X12Y34         FDRE                                         r  mainfsm/count4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  mainfsm/count4_reg[6]/Q
                         net (fo=7, routed)           0.710     6.312    mainfsm/count4_reg[6]
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.860 r  mainfsm/addrC0_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.641     7.501    mainfsm/addrC0[7]
    SLICE_X11Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.617     8.118 r  mainfsm/addrC0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.573     8.691    mainfsm/data1[8]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.997 r  mainfsm/RAM_i_21/O
                         net (fo=1, routed)           0.444     9.441    mainfsm/RAM_i_21_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.565 r  mainfsm/RAM_i_6/O
                         net (fo=296, routed)        12.678    22.243    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X9Y51          LUT6 (Prop_lut6_I4_O)        0.124    22.367 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.367    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_24_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    22.584 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.584    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_10_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    22.678 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.966    24.644    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.316    24.960 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.490    26.449    mainfsm/Disp/ck/spo[11]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.124    26.573 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.812    27.385    mainfsm/Disp/ck/temp[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I0_O)        0.124    27.509 r  mainfsm/Disp/ck/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.835    30.344    cathode_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    33.879 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000    33.879    cathode[4]
    U8                                                                r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/Disp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 4.315ns (55.105%)  route 3.516ns (44.895%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.559     5.080    mainfsm/Disp/ck/CLK
    SLICE_X45Y33         FDRE                                         r  mainfsm/Disp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  mainfsm/Disp/ck/s2_reg/Q
                         net (fo=9, routed)           1.658     7.194    mainfsm/Disp/ck/s2temp
    SLICE_X61Y32         LUT2 (Prop_lut2_I0_O)        0.152     7.346 r  mainfsm/Disp/ck/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.858     9.204    an_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         3.707    12.911 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.911    an[2]
    U4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/Disp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.620ns  (logic 4.103ns (53.847%)  route 3.517ns (46.153%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.559     5.080    mainfsm/Disp/ck/CLK
    SLICE_X45Y33         FDRE                                         r  mainfsm/Disp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  mainfsm/Disp/ck/s2_reg/Q
                         net (fo=9, routed)           1.658     7.194    mainfsm/Disp/ck/s2temp
    SLICE_X61Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.318 r  mainfsm/Disp/ck/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.859     9.177    an_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.700 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.700    an[1]
    V4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/Disp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.571ns  (logic 4.311ns (56.937%)  route 3.261ns (43.063%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.559     5.080    mainfsm/Disp/ck/CLK
    SLICE_X45Y33         FDRE                                         r  mainfsm/Disp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  mainfsm/Disp/ck/s2_reg/Q
                         net (fo=9, routed)           1.436     6.972    mainfsm/Disp/ck/s2temp
    SLICE_X61Y32         LUT2 (Prop_lut2_I0_O)        0.150     7.122 r  mainfsm/Disp/ck/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.825     8.947    an_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.652 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.652    an[3]
    U2                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainfsm/Disp/ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.410ns (57.896%)  route 1.025ns (42.104%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.559     1.442    mainfsm/Disp/ck/CLK
    SLICE_X45Y33         FDRE                                         r  mainfsm/Disp/ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mainfsm/Disp/ck/s1_reg/Q
                         net (fo=9, routed)           0.612     2.195    mainfsm/Disp/ck/s1temp
    SLICE_X61Y32         LUT2 (Prop_lut2_I0_O)        0.045     2.240 r  mainfsm/Disp/ck/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.654    an_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.877 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.877    an[1]
    V4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/Disp/ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.449ns (59.236%)  route 0.997ns (40.764%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.559     1.442    mainfsm/Disp/ck/CLK
    SLICE_X45Y33         FDRE                                         r  mainfsm/Disp/ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  mainfsm/Disp/ck/s1_reg/Q
                         net (fo=9, routed)           0.610     2.193    mainfsm/Disp/ck/s1temp
    SLICE_X61Y32         LUT2 (Prop_lut2_I1_O)        0.042     2.235 r  mainfsm/Disp/ck/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.387     2.622    an_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.888 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.888    an[3]
    U2                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/Disp/ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.451ns (58.671%)  route 1.022ns (41.329%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.559     1.442    mainfsm/Disp/ck/CLK
    SLICE_X45Y33         FDRE                                         r  mainfsm/Disp/ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  mainfsm/Disp/ck/s1_reg/Q
                         net (fo=9, routed)           0.612     2.195    mainfsm/Disp/ck/s1temp
    SLICE_X61Y32         LUT2 (Prop_lut2_I1_O)        0.043     2.238 r  mainfsm/Disp/ck/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.648    an_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         1.267     3.916 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.916    an[2]
    U4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/Disp/ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.397ns (56.381%)  route 1.081ns (43.619%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.559     1.442    mainfsm/Disp/ck/CLK
    SLICE_X45Y33         FDRE                                         r  mainfsm/Disp/ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mainfsm/Disp/ck/s1_reg/Q
                         net (fo=9, routed)           0.610     2.193    mainfsm/Disp/ck/s1temp
    SLICE_X61Y32         LUT2 (Prop_lut2_I1_O)        0.045     2.238 r  mainfsm/Disp/ck/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.471     2.709    an_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.921 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.921    an[0]
    W4                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/Disp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.467ns (52.946%)  route 1.304ns (47.054%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.559     1.442    mainfsm/Disp/ck/CLK
    SLICE_X45Y33         FDRE                                         r  mainfsm/Disp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mainfsm/Disp/ck/s2_reg/Q
                         net (fo=9, routed)           0.194     1.777    mainfsm/Disp/ck/s2temp
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.166     1.988    mainfsm/Disp/ck/temp[2]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.045     2.033 r  mainfsm/Disp/ck/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.944     2.977    cathode_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.213 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.213    cathode[4]
    U8                                                                r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/Disp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.532ns (54.760%)  route 1.266ns (45.240%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.559     1.442    mainfsm/Disp/ck/CLK
    SLICE_X45Y33         FDRE                                         r  mainfsm/Disp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mainfsm/Disp/ck/s2_reg/Q
                         net (fo=9, routed)           0.194     1.777    mainfsm/Disp/ck/s2temp
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.166     1.988    mainfsm/Disp/ck/temp[2]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.051     2.039 r  mainfsm/Disp/ck/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.906     2.945    cathode_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.295     4.240 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.240    cathode[5]
    W6                                                                r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/Disp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.437ns (50.433%)  route 1.412ns (49.567%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.559     1.442    mainfsm/Disp/ck/CLK
    SLICE_X45Y33         FDRE                                         r  mainfsm/Disp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mainfsm/Disp/ck/s2_reg/Q
                         net (fo=9, routed)           0.194     1.777    mainfsm/Disp/ck/s2temp
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.304     2.126    mainfsm/Disp/ck/temp[2]
    SLICE_X47Y33         LUT4 (Prop_lut4_I0_O)        0.045     2.171 r  mainfsm/Disp/ck/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.914     3.085    cathode_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.291 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.291    cathode[1]
    V5                                                                r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/Disp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.849ns  (logic 1.452ns (50.969%)  route 1.397ns (49.031%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.559     1.442    mainfsm/Disp/ck/CLK
    SLICE_X45Y33         FDRE                                         r  mainfsm/Disp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mainfsm/Disp/ck/s2_reg/Q
                         net (fo=9, routed)           0.194     1.777    mainfsm/Disp/ck/s2temp
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.221     2.043    mainfsm/Disp/ck/temp[2]
    SLICE_X47Y33         LUT4 (Prop_lut4_I0_O)        0.045     2.088 r  mainfsm/Disp/ck/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.982     3.070    cathode_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.291 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.291    cathode[2]
    U5                                                                r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/Disp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.917ns  (logic 1.510ns (51.758%)  route 1.407ns (48.242%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.559     1.442    mainfsm/Disp/ck/CLK
    SLICE_X45Y33         FDRE                                         r  mainfsm/Disp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mainfsm/Disp/ck/s2_reg/Q
                         net (fo=9, routed)           0.194     1.777    mainfsm/Disp/ck/s2temp
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.304     2.126    mainfsm/Disp/ck/temp[2]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.045     2.171 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.909     3.080    cathode_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.279     4.359 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.359    cathode[6]
    W7                                                                r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/Disp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.961ns  (logic 1.528ns (51.624%)  route 1.432ns (48.376%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.559     1.442    mainfsm/Disp/ck/CLK
    SLICE_X45Y33         FDRE                                         r  mainfsm/Disp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mainfsm/Disp/ck/s2_reg/Q
                         net (fo=9, routed)           0.194     1.777    mainfsm/Disp/ck/s2temp
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  mainfsm/Disp/ck/cathode_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.305     2.127    mainfsm/Disp/ck/temp[2]
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.044     2.171 r  mainfsm/Disp/ck/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.933     3.104    cathode_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     4.403 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.403    cathode[3]
    V8                                                                r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         36864 Endpoints
Min Delay         36864 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.647ns  (logic 1.577ns (16.346%)  route 8.070ns (83.654%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           1.819     3.272    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.124     3.396 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        6.251     9.647    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/A0
    SLICE_X64Y18         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.509     4.850    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/WCLK
    SLICE_X64Y18         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/RAMS64E_A/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.647ns  (logic 1.577ns (16.346%)  route 8.070ns (83.654%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           1.819     3.272    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.124     3.396 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        6.251     9.647    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/A0
    SLICE_X64Y18         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.509     4.850    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/WCLK
    SLICE_X64Y18         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/RAMS64E_B/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.647ns  (logic 1.577ns (16.346%)  route 8.070ns (83.654%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           1.819     3.272    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.124     3.396 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        6.251     9.647    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/A0
    SLICE_X64Y18         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.509     4.850    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/WCLK
    SLICE_X64Y18         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/RAMS64E_C/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.647ns  (logic 1.577ns (16.346%)  route 8.070ns (83.654%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           1.819     3.272    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.124     3.396 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        6.251     9.647    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/A0
    SLICE_X64Y18         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.509     4.850    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/WCLK
    SLICE_X64Y18         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_3_3/RAMS64E_D/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.580ns  (logic 1.577ns (16.460%)  route 8.003ns (83.540%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           1.819     3.272    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.124     3.396 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        6.184     9.580    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/A0
    SLICE_X60Y21         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.506     4.847    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/WCLK
    SLICE_X60Y21         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/RAMS64E_A/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.580ns  (logic 1.577ns (16.460%)  route 8.003ns (83.540%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           1.819     3.272    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.124     3.396 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        6.184     9.580    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/A0
    SLICE_X60Y21         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.506     4.847    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/WCLK
    SLICE_X60Y21         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/RAMS64E_B/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.580ns  (logic 1.577ns (16.460%)  route 8.003ns (83.540%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           1.819     3.272    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.124     3.396 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        6.184     9.580    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/A0
    SLICE_X60Y21         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.506     4.847    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/WCLK
    SLICE_X60Y21         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/RAMS64E_C/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.580ns  (logic 1.577ns (16.460%)  route 8.003ns (83.540%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           1.819     3.272    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.124     3.396 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        6.184     9.580    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/A0
    SLICE_X60Y21         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.506     4.847    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/WCLK
    SLICE_X60Y21         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_2_2/RAMS64E_D/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_1_1/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.563ns  (logic 1.577ns (16.489%)  route 7.986ns (83.511%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           1.819     3.272    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.124     3.396 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        6.167     9.563    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_1_1/A0
    SLICE_X60Y22         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_1_1/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.504     4.845    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_1_1/WCLK
    SLICE_X60Y22         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_1_1/RAMS64E_A/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_1_1/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.563ns  (logic 1.577ns (16.489%)  route 7.986ns (83.511%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           1.819     3.272    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.124     3.396 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        6.167     9.563    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_1_1/A0
    SLICE_X60Y22         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_1_1/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.504     4.845    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_1_1/WCLK
    SLICE_X60Y22         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_1_1/RAMS64E_B/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.266ns (20.016%)  route 1.063ns (79.984%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           0.712     0.933    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.978 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        0.351     1.329    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/A0
    SLICE_X6Y28          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.852     1.979    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/WCLK
    SLICE_X6Y28          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/RAMS64E_A/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.266ns (20.016%)  route 1.063ns (79.984%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           0.712     0.933    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.978 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        0.351     1.329    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/A0
    SLICE_X6Y28          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.852     1.979    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/WCLK
    SLICE_X6Y28          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/RAMS64E_B/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.266ns (20.016%)  route 1.063ns (79.984%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           0.712     0.933    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.978 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        0.351     1.329    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/A0
    SLICE_X6Y28          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.852     1.979    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/WCLK
    SLICE_X6Y28          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/RAMS64E_C/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.266ns (20.016%)  route 1.063ns (79.984%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           0.712     0.933    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.978 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        0.351     1.329    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/A0
    SLICE_X6Y28          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.852     1.979    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/WCLK
    SLICE_X6Y28          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/RAMS64E_D/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.266ns (19.768%)  route 1.079ns (80.232%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           0.712     0.933    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.978 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        0.368     1.345    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/A0
    SLICE_X6Y29          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.853     1.980    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/WCLK
    SLICE_X6Y29          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/RAMS64E_A/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.266ns (19.768%)  route 1.079ns (80.232%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           0.712     0.933    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.978 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        0.368     1.345    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/A0
    SLICE_X6Y29          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.853     1.980    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/WCLK
    SLICE_X6Y29          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/RAMS64E_B/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.266ns (19.768%)  route 1.079ns (80.232%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           0.712     0.933    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.978 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        0.368     1.345    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/A0
    SLICE_X6Y29          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.853     1.980    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/WCLK
    SLICE_X6Y29          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/RAMS64E_C/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.266ns (19.768%)  route 1.079ns (80.232%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           0.712     0.933    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.978 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        0.368     1.345    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/A0
    SLICE_X6Y29          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.853     1.980    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/WCLK
    SLICE_X6Y29          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_7_7/RAMS64E_D/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.266ns (19.288%)  route 1.113ns (80.712%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           0.712     0.933    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.978 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        0.401     1.379    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/A0
    SLICE_X2Y28          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.854     1.981    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/WCLK
    SLICE_X2Y28          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 search[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.266ns (19.288%)  route 1.113ns (80.712%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  search[0] (IN)
                         net (fo=0)                   0.000     0.000    search[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  search_IBUF[0]_inst/O
                         net (fo=1, routed)           0.712     0.933    mainfsm/search_IBUF[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.978 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)        0.401     1.379    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/A0
    SLICE_X2Y28          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.854     1.981    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/WCLK
    SLICE_X2Y28          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/RAMS64E_B/CLK





