# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do parte_1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sev-windowsvm/Desktop/aoc2-cefet/Pratica1/parte_1 {C:/Users/sev-windowsvm/Desktop/aoc2-cefet/Pratica1/parte_1/MemoriaRAM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MemoriaRAM
# 
# Top level modules:
# 	MemoriaRAM
# 
vsim -voptargs=+acc work.MemoriaRAM
# vsim -voptargs=+acc work.MemoriaRAM 
# Loading work.MemoriaRAM
# ** Error: (vsim-3033) C:/Users/sev-windowsvm/Desktop/aoc2-cefet/Pratica1/parte_1/MemoriaRAM.v(85): Instantiation of 'altsyncram' failed. The design unit was not found.
# 
#         Region: /MemoriaRAM
#         Searched libraries:
#             C:/Users/sev-windowsvm/Desktop/aoc2-cefet/Pratica1/parte_1/simulation/modelsim/rtl_work
# Error loading design
vsim -voptargs=+acc rtl_work.MemoriaRAM
# vsim -voptargs=+acc rtl_work.MemoriaRAM 
# Loading rtl_work.MemoriaRAM
# ** Error: (vsim-3033) C:/Users/sev-windowsvm/Desktop/aoc2-cefet/Pratica1/parte_1/MemoriaRAM.v(85): Instantiation of 'altsyncram' failed. The design unit was not found.
# 
#         Region: /MemoriaRAM
#         Searched libraries:
#             C:/Users/sev-windowsvm/Desktop/aoc2-cefet/Pratica1/parte_1/simulation/modelsim/rtl_work
# Error loading design
vsim -L altera_mf_ver -voptargs=+acc work.MemoriaRAM
# vsim -L altera_mf_ver -voptargs=+acc work.MemoriaRAM 
# Loading work.MemoriaRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/MemoriaRAM/address
add wave -position end  sim:/MemoriaRAM/clock
add wave -position end  sim:/MemoriaRAM/data
add wave -position end  sim:/MemoriaRAM/wren
add wave -position end  sim:/MemoriaRAM/q
force -freeze sim:/MemoriaRAM/clock 1 0, 0 {50 ps} -r 100
force -freeze sim:/MemoriaRAM/clock 0 0, 1 {50 ps} -r 100
force -freeze sim:/MemoriaRAM/wren 1 0
force -freeze sim:/MemoriaRAM/address 00000000 0
force -freeze sim:/MemoriaRAM/data 00000100 0
run
force -freeze sim:/MemoriaRAM/address 00000001 0
force -freeze sim:/MemoriaRAM/data 00001111 0
run
force -freeze sim:/MemoriaRAM/wren 0 0
force -freeze sim:/MemoriaRAM/address 00000000 0
noforce sim:/MemoriaRAM/data
run
force -freeze sim:/MemoriaRAM/address 00000001 0
run
