; SMT-LIBv2 description generated by Yosys 0.58 (git sha1 157aabb5831cc77d08346001c4a085f188d7c736, clang++ 17.0.0 -fPIC -O3)
; yosys-smt2-module counter_tb
(declare-sort |counter_tb_s| 0)
(declare-fun |counter_tb_is| (|counter_tb_s|) Bool)
; yosys-smt2-witness {"offset": 0, "path": ["$auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:14$12_Y#sampled$61"], "smtname": 0, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |counter_tb#0| (|counter_tb_s|) (_ BitVec 1)) ; $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:14$12_Y#sampled$61
; yosys-smt2-register $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:14$12_Y#sampled$61 1
(define-fun |counter_tb_n $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:14$12_Y#sampled$61| ((state |counter_tb_s|)) Bool (= ((_ extract 0 0) (|counter_tb#0| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:16$15_Y#sampled$75"], "smtname": 1, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |counter_tb#1| (|counter_tb_s|) (_ BitVec 1)) ; $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:16$15_Y#sampled$75
; yosys-smt2-register $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:16$15_Y#sampled$75 1
(define-fun |counter_tb_n $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:16$15_Y#sampled$75| ((state |counter_tb_s|)) Bool (= ((_ extract 0 0) (|counter_tb#1| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$clk2fflogic.cc:87:sample_control_edge$1'0#sampled$105"], "smtname": 2, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |counter_tb#2| (|counter_tb_s|) (_ BitVec 1)) ; $auto$clk2fflogic.cc:87:sample_control_edge$1'0#sampled$105
; yosys-smt2-register $auto$clk2fflogic.cc:87:sample_control_edge$1'0#sampled$105 1
(define-fun |counter_tb_n $auto$clk2fflogic.cc:87:sample_control_edge$1'0#sampled$105| ((state |counter_tb_s|)) Bool (= ((_ extract 0 0) (|counter_tb#2| state)) #b1))
; yosys-smt2-anyinit counter_tb#3 1 $auto$clk2fflogic.cc:108:sample_data$92
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_auto_clk2fflogic_cc_108_sample_data_92"], "smtname": 3, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |counter_tb#3| (|counter_tb_s|) (_ BitVec 1)) ; \_witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_92
; yosys-smt2-wire $past$harness.sv:12$2$0 1
(define-fun |counter_tb_n $past$harness.sv:12$2$0| ((state |counter_tb_s|)) Bool (= ((_ extract 0 0) (|counter_tb#3| state)) #b1))
; yosys-smt2-anyinit counter_tb#4 4 $auto$clk2fflogic.cc:108:sample_data$102
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_auto_clk2fflogic_cc_108_sample_data_102"], "smtname": 4, "smtoffset": 0, "type": "init", "width": 4}
(declare-fun |counter_tb#4| (|counter_tb_s|) (_ BitVec 4)) ; \_witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_102
; yosys-smt2-wire $past$harness.sv:16$3$0 4
(define-fun |counter_tb_n $past$harness.sv:16$3$0| ((state |counter_tb_s|)) (_ BitVec 4) (|counter_tb#4| state))
; yosys-smt2-register _witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_102 4
; yosys-smt2-wire _witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_102 4
(define-fun |counter_tb_n _witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_102| ((state |counter_tb_s|)) (_ BitVec 4) (|counter_tb#4| state))
; yosys-smt2-register _witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_92 1
; yosys-smt2-wire _witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_92 1
(define-fun |counter_tb_n _witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_92| ((state |counter_tb_s|)) Bool (= ((_ extract 0 0) (|counter_tb#3| state)) #b1))
; yosys-smt2-wire clk 1
(define-fun |counter_tb_n clk| ((state |counter_tb_s|)) Bool false)
; yosys-smt2-wire dut.clk 1
(define-fun |counter_tb_n dut.clk| ((state |counter_tb_s|)) Bool false)
; yosys-smt2-anyinit counter_tb#5 4 $auto$clk2fflogic.cc:108:sample_data$40
; yosys-smt2-witness {"offset": 0, "path": ["\\dut", "\\r"], "smtname": 5, "smtoffset": 0, "type": "init", "width": 4}
(declare-fun |counter_tb#5| (|counter_tb_s|) (_ BitVec 4)) ; \dut.r
; yosys-smt2-wire dut.q 4
(define-fun |counter_tb_n dut.q| ((state |counter_tb_s|)) (_ BitVec 4) (|counter_tb#5| state))
; yosys-smt2-register dut.r 4
; yosys-smt2-wire dut.r 4
(define-fun |counter_tb_n dut.r| ((state |counter_tb_s|)) (_ BitVec 4) (|counter_tb#5| state))
; yosys-smt2-wire dut.rst 1
(define-fun |counter_tb_n dut.rst| ((state |counter_tb_s|)) Bool true)
; yosys-smt2-wire q 4
(define-fun |counter_tb_n q| ((state |counter_tb_s|)) (_ BitVec 4) (|counter_tb#5| state))
; yosys-smt2-wire rst 1
(define-fun |counter_tb_n rst| ((state |counter_tb_s|)) Bool true)
; yosys-smt2-assert 0 _witness_.assert_assert_harness_sv_14_11 harness.sv:14.13-14.27
(define-fun |counter_tb_a 0| ((state |counter_tb_s|)) Bool (or (= ((_ extract 0 0) (|counter_tb#0| state)) #b1) (not false))) ; _witness_.assert_assert_harness_sv_14_11
; yosys-smt2-assert 1 _witness_.assert_assert_harness_sv_16_13 harness.sv:16.13-16.38
(define-fun |counter_tb_a 1| ((state |counter_tb_s|)) Bool (or (= ((_ extract 0 0) (|counter_tb#1| state)) #b1) (not false))) ; _witness_.assert_assert_harness_sv_16_13
; yosys-smt2-assume 0 _witness_.assume_assume_harness_sv_12_9 harness.sv:12.25-12.37
(define-fun |counter_tb_u 0| ((state |counter_tb_s|)) Bool (or (= ((_ extract 0 0) (|counter_tb#2| state)) #b1) (not false))) ; _witness_.assume_assume_harness_sv_12_9
(define-fun |counter_tb#6| ((state |counter_tb_s|)) Bool (|counter_tb_is| state)) ; $initstate$1_wire
(define-fun |counter_tb#7| ((state |counter_tb_s|)) (_ BitVec 1) (ite (|counter_tb#6| state) #b1 #b0)) ; $assume$harness.sv:9$5_EN
; yosys-smt2-assume 1 _witness_.assume_assume_harness_sv_9_5 harness.sv:9.33-9.44
(define-fun |counter_tb_u 1| ((state |counter_tb_s|)) Bool (or true (not (= ((_ extract 0 0) (|counter_tb#7| state)) #b1)))) ; _witness_.assume_assume_harness_sv_9_5
(define-fun |counter_tb#8| ((state |counter_tb_s|)) (_ BitVec 5) (bvadd (concat #b0 (|counter_tb#4| state)) #b00001)) ; $add$harness.sv:16$14_Y
(define-fun |counter_tb#9| ((state |counter_tb_s|)) Bool (= (concat #b0 (|counter_tb#5| state)) (|counter_tb#8| state))) ; $eq$harness.sv:16$15_Y
(define-fun |counter_tb#10| ((state |counter_tb_s|)) Bool (not (or  (= ((_ extract 0 0) (|counter_tb#5| state)) #b1) (= ((_ extract 1 1) (|counter_tb#5| state)) #b1) (= ((_ extract 2 2) (|counter_tb#5| state)) #b1) (= ((_ extract 3 3) (|counter_tb#5| state)) #b1)))) ; $eq$harness.sv:14$12_Y
(define-fun |counter_tb_a| ((state |counter_tb_s|)) Bool (and
  (|counter_tb_a 0| state)
  (|counter_tb_a 1| state)
))
(define-fun |counter_tb_u| ((state |counter_tb_s|)) Bool (and
  (|counter_tb_u 0| state)
  (|counter_tb_u 1| state)
))
(define-fun |counter_tb_i| ((state |counter_tb_s|)) Bool (and
  (= (= ((_ extract 0 0) (|counter_tb#0| state)) #b1) true) ; $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:14$12_Y#sampled$61
  (= (= ((_ extract 0 0) (|counter_tb#1| state)) #b1) true) ; $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:16$15_Y#sampled$75
  (= (= ((_ extract 0 0) (|counter_tb#2| state)) #b1) true) ; $auto$clk2fflogic.cc:87:sample_control_edge$1'0#sampled$105
))
(define-fun |counter_tb_h| ((state |counter_tb_s|)) Bool true)
(define-fun |counter_tb_t| ((state |counter_tb_s|) (next_state |counter_tb_s|)) Bool (and
  (= (|counter_tb#5| state) (|counter_tb#5| next_state)) ; $auto$clk2fflogic.cc:108:sample_data$40 \dut.r
  (= (|counter_tb#4| state) (|counter_tb#4| next_state)) ; $auto$clk2fflogic.cc:108:sample_data$102 \_witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_102
  (= (|counter_tb#3| state) (|counter_tb#3| next_state)) ; $auto$clk2fflogic.cc:108:sample_data$92 \_witness_.anyinit_auto_clk2fflogic_cc_108_sample_data_92
  (= #b0 (|counter_tb#2| next_state)) ; $auto$clk2fflogic.cc:92:sample_control_edge$106 $auto$clk2fflogic.cc:87:sample_control_edge$1'0#sampled$105
  (= (ite (|counter_tb#9| state) #b1 #b0) (|counter_tb#1| next_state)) ; $auto$clk2fflogic.cc:108:sample_data$76 $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:16$15_Y#sampled$75
  (= (ite (|counter_tb#10| state) #b1 #b0) (|counter_tb#0| next_state)) ; $auto$clk2fflogic.cc:108:sample_data$62 $auto$clk2fflogic.cc:101:sample_data$$eq$harness.sv:14$12_Y#sampled$61
)) ; end of module counter_tb
; yosys-smt2-topmod counter_tb
; end of yosys output
