Info: *******************************************************************
Info: Running Quartus Prime Shell
Info: Command: quartus_sh --no_banner --flow compile top
Info: Quartus(args): compile top
Info: Project Name = C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/top
Info: Revision Name = top
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/23.1std/quartus/bin64/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Mar 18 19:34:11 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (20031): Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 11 design units, including 11 entities, in source file /_development/yrv-plus_warlock/plus/boards/de0-cv/top.sv
    Info (12023): Found entity 1: yrv_csr File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_csr.v Line: 21
    Info (12023): Found entity 2: yrv_int File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_int.v Line: 21
    Info (12023): Found entity 3: yrv_cpu File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 21
    Info (12023): Found entity 4: yrv_top File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_top.v Line: 58
    Info (12023): Found entity 5: serial_rx File: C:/_Development/yrv-plus_warlock/Plus/design/serial_rx.v Line: 21
    Info (12023): Found entity 6: serial_tx File: C:/_Development/yrv-plus_warlock/Plus/design/serial_tx.v Line: 21
    Info (12023): Found entity 7: serial_top File: C:/_Development/yrv-plus_warlock/Plus/design/serial_top.v Line: 21
    Info (12023): Found entity 8: boot_hex_parser File: C:/_Development/yrv-plus_warlock/Plus/design/boot_hex_parser.sv Line: 1
    Info (12023): Found entity 9: boot_uart_receiver File: C:/_Development/yrv-plus_warlock/Plus/design/boot_uart_receiver.sv Line: 1
    Info (12023): Found entity 10: yrv_mcu File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 50
    Info (12023): Found entity 11: top File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /_development/yrv-plus_warlock/plus/design/display_static_digit.sv
    Info (12023): Found entity 1: display_static_digit File: C:/_Development/yrv-plus_warlock/Plus/design/display_static_digit.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top.sv(391): created implicit net for "chip" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 391
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.sv(391): object "chip" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 391
Warning (10230): Verilog HDL assignment warning at top.sv(387): truncated value with size 32 to match size of target (17) File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 387
Warning (10230): Verilog HDL assignment warning at top.sv(391): truncated value with size 2 to match size of target (1) File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 391
Warning (10030): Net "ei_req" at top.sv(145) has no driver or initial value, using a default initial value '0' File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 145
Warning (10034): Output port "lpt_AUTOFEED" at top.sv(29) has no driver File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 29
Info (12128): Elaborating entity "yrv_mcu" for hierarchy "yrv_mcu:i_yrv_mcu" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 195
Warning (10036): Verilog HDL or VHDL warning at yrv_mcu.v(105): object "ld_wdata" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at yrv_mcu.v(238): object "boot_valid_reg" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 238
Warning (10034): Output port "extra_debug_data" at yrv_mcu.v(93) has no driver File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 93
Warning (10034): Output port "mem_lock" at yrv_mcu.v(86) has no driver File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 86
Info (12128): Elaborating entity "yrv_top" for hierarchy "yrv_mcu:i_yrv_mcu|yrv_top:YRV" File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 180
Info (12128): Elaborating entity "yrv_cpu" for hierarchy "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU" File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_top.v Line: 162
Warning (10036): Verilog HDL or VHDL warning at yrv_cpu.v(208): object "ldpc_2_reg" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 208
Warning (10230): Verilog HDL assignment warning at yrv_cpu.v(1357): truncated value with size 63 to match size of target (32) File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1357
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1352): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1352
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1353): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1353
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1354): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1354
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1355): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1355
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1356): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1356
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1357): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1357
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1358): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1358
Warning (10209): Verilog HDL Case Statement warning at yrv_cpu.v(1349): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1349
Info (12128): Elaborating entity "yrv_csr" for hierarchy "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR" File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_top.v Line: 178
Warning (10036): Verilog HDL or VHDL warning at yrv_csr.v(69): object "ccount_en" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_csr.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at yrv_csr.v(71): object "icount_en" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_csr.v Line: 71
Info (12128): Elaborating entity "yrv_int" for hierarchy "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT" File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_top.v Line: 188
Info (12128): Elaborating entity "boot_uart_receiver" for hierarchy "yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER" File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 202
Warning (10230): Verilog HDL assignment warning at boot_uart_receiver.sv(61): truncated value with size 32 to match size of target (10) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_uart_receiver.sv Line: 61
Warning (10230): Verilog HDL assignment warning at boot_uart_receiver.sv(111): truncated value with size 32 to match size of target (10) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_uart_receiver.sv Line: 111
Warning (10230): Verilog HDL assignment warning at boot_uart_receiver.sv(121): truncated value with size 32 to match size of target (10) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_uart_receiver.sv Line: 121
Info (12128): Elaborating entity "boot_hex_parser" for hierarchy "yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER" File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 236
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(32): truncated value with size 32 to match size of target (29) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_hex_parser.sv Line: 32
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(61): truncated value with size 8 to match size of target (4) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_hex_parser.sv Line: 61
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(68): truncated value with size 32 to match size of target (4) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_hex_parser.sv Line: 68
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(70): truncated value with size 32 to match size of target (4) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_hex_parser.sv Line: 70
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(127): truncated value with size 32 to match size of target (17) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_hex_parser.sv Line: 127
Info (12128): Elaborating entity "serial_top" for hierarchy "yrv_mcu:i_yrv_mcu|serial_top:SERIAL" File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 407
Info (12128): Elaborating entity "serial_rx" for hierarchy "yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_rx:RXCV" File: C:/_Development/yrv-plus_warlock/Plus/design/serial_top.v Line: 88
Info (12128): Elaborating entity "serial_tx" for hierarchy "yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_tx:XMIT" File: C:/_Development/yrv-plus_warlock/Plus/design/serial_top.v Line: 93
Info (12128): Elaborating entity "display_static_digit" for hierarchy "display_static_digit:gen[0].i_digit" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 245
Warning (12125): Using design file /_development/yrv-plus_warlock/plus/boards/de0-cv/vga.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/vga.sv Line: 3
Info (12128): Elaborating entity "vga" for hierarchy "vga:i_vga" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 333
Warning (10230): Verilog HDL assignment warning at vga.sv(91): truncated value with size 32 to match size of target (4) File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/vga.sv Line: 91
Warning (12125): Using design file /_development/yrv-plus_warlock/plus/boards/de0-cv/ps2scan.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ps2scan File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 3
Info (12128): Elaborating entity "ps2scan" for hierarchy "ps2scan:ps2scan" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 426
Warning (10036): Verilog HDL or VHDL warning at ps2scan.v(12): object "passed" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 12
Warning (10036): Verilog HDL or VHDL warning at ps2scan.v(13): object "failed" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 13
Warning (10036): Verilog HDL or VHDL warning at ps2scan.v(21): object "parity_good" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at ps2scan.v(22): object "start_good" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at ps2scan.v(23): object "stop_good" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at ps2scan.v(138): object "code_3" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 138
Warning (10230): Verilog HDL assignment warning at ps2scan.v(189): truncated value with size 32 to match size of target (8) File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 189
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer muxed_clk_raw File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 132
Warning (276020): Inferred RAM node "vga_mem0_0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_mem1_0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_mem2_0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_mem3_0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_mem0_1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_mem1_1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_mem2_1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_mem3_1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 14 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem0_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem1_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem2_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem3_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem0_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem1_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem2_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem3_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "yrv_mcu:i_yrv_mcu|mcu_mem0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 32769
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 32769
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "yrv_mcu:i_yrv_mcu|mcu_mem1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 32769
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 32769
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "yrv_mcu:i_yrv_mcu|mcu_mem2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 32769
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 32769
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "yrv_mcu:i_yrv_mcu|mcu_mem3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 32769
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 32769
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|regf_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|regf_mem_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "altsyncram:vga_mem0_0_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:vga_mem0_0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6dn1.tdf
    Info (12023): Found entity 1: altsyncram_6dn1 File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/altsyncram_6dn1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/decode_5la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/mux_lfb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem0_rtl_0"
Info (12133): Instantiated megafunction "yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "32769"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "32769"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gaq1.tdf
    Info (12023): Found entity 1: altsyncram_gaq1 File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/altsyncram_gaq1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ala.tdf
    Info (12023): Found entity 1: decode_ala File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/decode_ala.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qfb.tdf
    Info (12023): Found entity 1: mux_qfb File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/mux_qfb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0"
Info (12133): Instantiated megafunction "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qvp1.tdf
    Info (12023): Found entity 1: altsyncram_qvp1 File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/altsyncram_qvp1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex4[7]" is stuck at VCC File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 19
    Warning (13410): Pin "hex5[7]" is stuck at VCC File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 20
    Warning (13410): Pin "lpt_AUTOFEED" is stuck at GND File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "lpt_ACK" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 30
    Warning (15610): No output dependent on input pin "lpt_BUSY" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 31
    Warning (15610): No output dependent on input pin "lpt_POUT" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 32
    Warning (15610): No output dependent on input pin "lpt_SEL" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 33
Info (21057): Implemented 5075 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 83 output pins
    Info (21061): Implemented 4620 logic cells
    Info (21064): Implemented 352 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 5015 megabytes
    Info: Processing ended: Tue Mar 18 19:35:09 2025
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:01:18
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Mar 18 19:35:10 2025
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (20031): Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 6 pins of 103 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): muxed_clk_raw~CLKENA0 with 1708 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): clk1_50~inputCLKENA0 with 534 fanout uses global clock CLKCTRL_G7
    Info (11162): key[0]~inputCLKENA0 with 382 fanout uses global clock CLKCTRL_G6
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): ps2k_clk~inputCLKENA0 with 12 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 2 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver key[0]~inputCLKENA0, placed at CLKCTRL_G6
        Info (179012): Refclk input I/O pad key[0] is placed onto PIN_U7
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver ps2k_clk~inputCLKENA0, placed at CLKCTRL_G2
        Info (179012): Refclk input I/O pad ps2k_clk is placed onto PIN_D3
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332104): Reading SDC File: '../top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at top.sdc(18): reset could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 18
Warning (332049): Ignored set_false_path at top.sdc(18): Argument <from> is not an object ID File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 18
    Info (332050): set_false_path -from reset -to [all_clocks] File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 18
Warning (332174): Ignored filter at top.sdc(27): tx could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 27
Warning (332049): Ignored set_false_path at top.sdc(27): Argument <to> is not an object ID File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 27
    Info (332050): set_false_path -from * -to tx File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 27
Warning (332174): Ignored filter at top.sdc(30): lpt_data could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 30
Warning (332049): Ignored set_false_path at top.sdc(30): Argument <to> is not an object ID File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 30
    Info (332050): set_false_path -from * -to lpt_data File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 30
Warning (332060): Node: clk_cnt[23] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register timer[14] is being clocked by clk_cnt[23]
Warning (332060): Node: ps2scan:ps2scan|num[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2scan:ps2scan|ps2_byte_r[4] is being clocked by ps2scan:ps2scan|num[0]
Warning (332060): Node: ps2k_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2scan:ps2scan|temp_data[1] is being clocked by ps2k_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000      clk1_50
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "buzzer" is assigned to location or region, but does not exist in design
    Warning (15706): Node "key[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "key[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lpt_error" is assigned to location or region, but does not exist in design
    Warning (15706): Node "reset_in" is assigned to location or region, but does not exist in design
    Warning (15706): Node "tx" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:17
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:22
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:26
Info (11888): Total time spent on timing analysis during the Fitter is 11.49 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:46
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 6110 megabytes
    Info: Processing ended: Tue Mar 18 19:37:56 2025
    Info: Elapsed time: 00:02:46
    Info: Total CPU time (on all processors): 00:04:05
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Mar 18 19:37:59 2025
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Tue Mar 18 19:38:30 2025
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:22
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Mar 18 19:38:31 2025
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (20031): Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: '../top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at top.sdc(18): reset could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 18
Warning (332049): Ignored set_false_path at top.sdc(18): Argument <from> is not an object ID File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 18
    Info (332050): set_false_path -from reset -to [all_clocks] File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 18
Warning (332174): Ignored filter at top.sdc(27): tx could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 27
Warning (332049): Ignored set_false_path at top.sdc(27): Argument <to> is not an object ID File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 27
    Info (332050): set_false_path -from * -to tx File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 27
Warning (332174): Ignored filter at top.sdc(30): lpt_data could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 30
Warning (332049): Ignored set_false_path at top.sdc(30): Argument <to> is not an object ID File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 30
    Info (332050): set_false_path -from * -to lpt_data File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sdc Line: 30
Warning (332060): Node: clk_cnt[23] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register timer[15] is being clocked by clk_cnt[23]
Warning (332060): Node: ps2k_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2scan:ps2scan|num[0] is being clocked by ps2k_clk
Warning (332060): Node: ps2scan:ps2scan|num[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2scan:ps2scan|ps2_state_r is being clocked by ps2scan:ps2scan|num[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 3.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.291               0.000 clk1_50 
Info (332146): Worst-case hold slack is 0.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.249               0.000 clk1_50 
Info (332146): Worst-case recovery slack is 10.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.454               0.000 clk1_50 
Info (332146): Worst-case removal slack is 1.228
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.228               0.000 clk1_50 
Info (332146): Worst-case minimum pulse width slack is 8.476
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.476               0.000 clk1_50 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 34.506 ns
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk_cnt[23] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register timer[15] is being clocked by clk_cnt[23]
Warning (332060): Node: ps2k_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2scan:ps2scan|num[0] is being clocked by ps2k_clk
Warning (332060): Node: ps2scan:ps2scan|num[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2scan:ps2scan|ps2_state_r is being clocked by ps2scan:ps2scan|num[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.497               0.000 clk1_50 
Info (332146): Worst-case hold slack is 0.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.538               0.000 clk1_50 
Info (332146): Worst-case recovery slack is 10.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.644               0.000 clk1_50 
Info (332146): Worst-case removal slack is 1.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.216               0.000 clk1_50 
Info (332146): Worst-case minimum pulse width slack is 8.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.439               0.000 clk1_50 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 34.473 ns
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk_cnt[23] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register timer[15] is being clocked by clk_cnt[23]
Warning (332060): Node: ps2k_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2scan:ps2scan|num[0] is being clocked by ps2k_clk
Warning (332060): Node: ps2scan:ps2scan|num[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2scan:ps2scan|ps2_state_r is being clocked by ps2scan:ps2scan|num[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.360               0.000 clk1_50 
Info (332146): Worst-case hold slack is 0.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.047               0.000 clk1_50 
Info (332146): Worst-case recovery slack is 14.492
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.492               0.000 clk1_50 
Info (332146): Worst-case removal slack is 0.552
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.552               0.000 clk1_50 
Info (332146): Worst-case minimum pulse width slack is 8.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.102               0.000 clk1_50 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.913 ns
Info: Analyzing Fast 1100mV 0C Model
Warning (332060): Node: clk_cnt[23] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register timer[15] is being clocked by clk_cnt[23]
Warning (332060): Node: ps2k_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2scan:ps2scan|num[0] is being clocked by ps2k_clk
Warning (332060): Node: ps2scan:ps2scan|num[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2scan:ps2scan|ps2_state_r is being clocked by ps2scan:ps2scan|num[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.394               0.000 clk1_50 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 clk1_50 
Info (332146): Worst-case recovery slack is 15.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.112               0.000 clk1_50 
Info (332146): Worst-case removal slack is 0.505
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.505               0.000 clk1_50 
Info (332146): Worst-case minimum pulse width slack is 8.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.072               0.000 clk1_50 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.168 ns
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 5213 megabytes
    Info: Processing ended: Tue Mar 18 19:39:31 2025
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:01:27
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 104 warnings
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 104 warnings
    Info: Peak virtual memory: 4631 megabytes
    Info: Processing ended: Tue Mar 18 19:39:32 2025
    Info: Elapsed time: 00:05:24
    Info: Total CPU time (on all processors): 00:00:01
