// Seed: 2141864294
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    input logic id_3
);
  logic id_4 = id_0;
  type_8(
      !1, 1 ? SystemTFIdentifier : id_2
  );
endmodule
