Downloaded from TrustHub:
========================
AES - 28 (RTL, .v)* (added)
B15 - 4 (GLN, .sdf,.sdc,.spf) - (layout) (pyverilog.utils.verror.DefinitionError: No such module: FADDX1) (pyverilog.utils.verror.DefinitionError: No such module: INVX0)
WB_CONMAX - 3 (RTL,.v) (pyverilog.utils.verror.DefinitionError: No such module: SDFFARX1)(unsupported AST node type: <class 'NoneType'> None)
VGA_LCD - 1 (GLN) (pyverilog.utils.verror.DefinitionError: No such module: INVX0)
S38584 - 3 (GLN) (pyverilog.utils.verror.DefinitionError: No such module: LSDNENX1)
S38417 - 3 (GLN) (pyverilog.utils.verror.DefinitionError: No such module: LSDNENX1)
S35932 - 3 (GLN) (pyverilog.utils.verror.DefinitionError: No such module: SDFFX1)
S15850 - 1 (GLN) (pyverilog.utils.verror.DefinitionError: No such module: LSDNENX1)
RS232-T100:T901 - RTL (added)
RS232-T1000 (90nm) - GLN - (pyverilog.utils.verror.DefinitionError: No such module: AND2X4)
RS232-T1000 (180nm) - GLN - (pyverilog.utils.verror.DefinitionError: No such module: OAI21X1)
RS232-T1100 - GLN - (pyverilog.utils.verror.DefinitionError: No such module: BUFX1)
RS232-T1200 - GLN - (pyverilog.utils.verror.DefinitionError: No such module: AND2X4)
RS232-T1300 - GLN - (pyverilog.utils.verror.DefinitionError: No such module: AND2X4)
RS232-T1400 - GLN - (pyverilog.utils.verror.DefinitionError: No such module: AND2X4)
RS232-T1500 - GLN - (pyverilog.utils.verror.DefinitionError: No such module: AND2X4)
RS232-T1600 - GLN - (pyverilog.utils.verror.DefinitionError: No such module: AND2X4)
RS232-T1700 - layout
RS232-T1800 - layout
RS232-T1900 - layout
RS232-T2000 - layout
RS232 -T2100:T2400 - RTL (added)
PIC16F84 - 4 (RTL,.v) (added from HW2VEC)
MULTPYRAMID - 2 (not RTL) 
MEMCTRL - 1 (RTL,.v) pyverilog.utils.verror.DefinitionError: No such module: INVX0
MC8051 - 7 (RTL, rest all .vhd, 4 .v)
BASICRSA - 4 (.vhd)
B19 - 3+1+1 (.vhd, GLNs) (none can be converted to graphs by HW2VEC since these contain unrecognizable gates)
ETHERNETMAC10GE - 10 (layouts, GLNs - T700,T710,T720,T730) (none can be converted to graphs by HW2VEC since these contain unrecognizable gates)
TRIT-TC - (Out of the 8 GLNs, none can be converted to graphs by HW2VEC)
TRIT-TS - (none can be converted to graphs by HW2VEC since these are scan-chain files containing unrecognisable gates)
-----------
Total - 106
----------
pyverilog.utils.verror.DefinitionError: No pyverilog.utils.verror.DefinitionError: No such module: INVX0such module: INVX0
to be decided:
==============
RS232 T1000--T2000: GLN, Layout
B19 T100--T200: GLN
ETHERNETMAC10GE T100--T600: Layout, T700--730: GLN
TRIT : contains GLNs generated by Bhunia's automated trojan insertion tool (in short, TRIT).
 - TRIT TC: 
 -- It contains 580 benchmarks with randomly inserted n-triggered combinational Trojans generated from the Trojan Insertion Tool (TRIT) across 8 different designs. 
 -- Out of the 8 GLNs, only 4  - c2670, c3540, c5315, c6288 - can be processed by HW2VEC.
 -- Each trigger condition requires the simultaneous activation of anywhere from 6 to 20 rare internal nodes. Upon activation, the Trojan will alter a randomly selected signal in the design. 
 -- For benchmarks with a Trojan name T2***, two combinational Trojans are inserted.
 
 - TRIT TS: 
 -- It contains 334 benchmarks with randomly inserted triggered FSM and counter Trojans generated from the Trojan Insertion Tool (TRIT) across 4 different designs. 
 -- Can't be processed by HW2VEC since these are scan-chain files contain unrecognisable gates.
 -- Each individual trigger condition requires the simultaneous activation of anywhere from 6 to 20 rare internal nodes, but each Trojan may require multiple trigger conditions to finally activate. Upon activation, the Trojan will alter a randomly selected signal in the design. 
 -- For benchmarks with a Trojan name T6***, two Trojans are inserted.
 


===============
RTL Benchmarks:
==============
.v:
---
AES T100--T2800: 28 Trojan circuits, 1 Trojan free circuit
WB_CONMAX T100--T300: 3 Trojan circuits, 1 Trojan free circuit
RS232 T100--T901: 10 trojan circuits
RS232 T2100--T2400: 4 trojan circuits, 1 Trojan free circuit
MEMCTRL T100: 1 Trojan circuit, 1 Trojan free circuit
PIC16F84 T100--T400: 4 Trojan circuits, 1 Trojan circuit
-------------------------------------------------
Total: 51 Trojan circuits, 6 Trojan-free circuits

.vhd:
----- 
MC8051 T200--T800: 7 Trojan circuits, 1 Trojan free circuit
BASICRSA T100--T400: 4 Trojan circuits
b19 T300--T500: 3 Trojan circuits, 1 trojan free circuit (not yet added to HW2VEC repo in TrustHub directory in Dowloads)
-------------------------------------------------
Total: 14 Trojan circuits, 2 Trojan-free circuits

Note: 
=====
1. Can add 27 trojan-free circuits from the PyVerilog repo
2. Can add 6 trojan free circuits (shown below - det_1011, RC5, RC6, spi_master, syncRAM, xtea) from HW2VEC
3. Can add the 4 trojan ciruits from VLSI-SoC paper





==============
HW2VEC assets:
=============
Trojan circuits (all RTL):
----------------
PIC16F84-T100
PIC16F84-T200
PIC16F84-T300
PIC16F84-T400
RS232-T100
RS232-T200
RS232-T300
RS232-T400
RS232-T500
RS232-T600
RS232-T700
RS232-T800
RS232-T900
RS232-T901
--------------
Total: 14

Trojan-free circuits (all RTL):
---------------------
det_1011 (not in TrustHub)
PIC16F84
RC5 (not in TrustHub)
RC6 (not in TrustHub)
RS232
spi_master (not in TrustHub)
syncRAM (not in TrustHub)
vga (not in TrustHub)
xtea (not in TrustHub)
--------------
Total: 9




Need to check all the benchmarks to remove unnecessary files (like, testbenches)


---------------------------------------
Final candidates for dataset formation:
---------------------------------------
GNN-RE paper: 
i) EPFL combinational benchmark suite (https://github.com/lsils/benchmarks) (to be added after verification of overlapping with ISCAS-85/-89)
ii) ISCAS-85 suite (https://github.com/jpsety/verilog_benchmark_circuits) (to be added after verification of overlapping with ISCAS-89)

GNNUnlock++: 
i) ITC-99 (to be added)
ii) ISCAS-89 (to be added)

GNN4TJ:
TrustHub: AES (TjFree, TjIn) added; B15, B19, BASIC-RSA, MC8051, ETHERNETMAC10GE left out; PIC16F84 (TjFree, T-100,T-200,T-300,T-T400) added from hw2vec, RS232-T100:T901,T2100(modified), T2000(modified),T2300(modified),T2400(modified) added, WB_CONMAX (TjFree, T100, T300) added to 4GraphGPS directory

Pyverilog: (done)

HW2VEC: (done) (netlist and RTLs) check for overlapping testbenches with TrustHub. "To balance the dataset and increment the number of HT-free samples, we add the different variations of current circuits in addition to new ones, including DET, RC6, SPI, SYN-SRAM, VGA, and XTEA"

My VLSI-SoC trojans: added their pyverilog version in .v


AES
