Analysis & Synthesis report for top
Thu May 11 18:24:32 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|uart_rx:uart_rx_inst|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for display:m2|altsyncram:rom_card0_rtl_0|altsyncram_bk61:auto_generated
 16. Source assignments for display:m2|altsyncram:rom_state_rtl_0|altsyncram_rh61:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |top
 18. Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: rgb_timing:m1
 20. Parameter Settings for User Entity Instance: display:m2
 21. Parameter Settings for User Entity Instance: uart_rx:uart_rx_inst
 22. Parameter Settings for User Entity Instance: game_ctrl:m4
 23. Parameter Settings for Inferred Entity Instance: display:m2|altsyncram:rom_card0_rtl_0
 24. Parameter Settings for Inferred Entity Instance: display:m2|altsyncram:rom_state_rtl_0
 25. Parameter Settings for Inferred Entity Instance: display:m2|lpm_divide:Mod0
 26. Parameter Settings for Inferred Entity Instance: display:m2|lpm_divide:Mod1
 27. Parameter Settings for Inferred Entity Instance: game_ctrl:m4|lpm_divide:Mod0
 28. Parameter Settings for Inferred Entity Instance: display:m2|lpm_divide:Mod2
 29. Parameter Settings for Inferred Entity Instance: display:m2|lpm_divide:Div0
 30. altpll Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "display:m2"
 33. Port Connectivity Checks: "video_pll:video_pll_m0"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 11 18:24:32 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,100                                       ;
;     Total combinational functions  ; 1,041                                       ;
;     Dedicated logic registers      ; 330                                         ;
; Total registers                    ; 330                                         ;
; Total pins                         ; 21                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 20,480                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                       ;
+--------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                      ; Library ;
+--------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; src/uart_rx.sv                       ; yes             ; User SystemVerilog HDL File                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/uart_rx.sv                       ;         ;
; src/top.sv                           ; yes             ; User SystemVerilog HDL File                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/top.sv                           ;         ;
; src/rgb_timing.sv                    ; yes             ; User SystemVerilog HDL File                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/rgb_timing.sv                    ;         ;
; src/game_ctrl.sv                     ; yes             ; User SystemVerilog HDL File                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv                     ;         ;
; src/display.sv                       ; yes             ; User SystemVerilog HDL File                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv                       ;         ;
; src/video_pll/video_pll.v            ; yes             ; User Wizard-Generated File                            ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/video_pll/video_pll.v            ;         ;
; src/time_test.c                      ; yes             ; Auto-Found File                                       ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/time_test.c                      ;         ;
; src/card0.c                          ; yes             ; Auto-Found File                                       ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/card0.c                          ;         ;
; src/score.c                          ; yes             ; Auto-Found File                                       ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/score.c                          ;         ;
; src/state.c                          ; yes             ; Auto-Found File                                       ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/state.c                          ;         ;
; altpll.tdf                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                 ;         ;
; aglobal201.inc                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc             ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc            ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc          ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc          ;         ;
; db/video_pll_altpll.v                ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/video_pll_altpll.v                ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                         ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_bk61.tdf               ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/altsyncram_bk61.tdf               ;         ;
; db/top.ram2_display_fc332506.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/top.ram2_display_fc332506.hdl.mif ;         ;
; db/altsyncram_rh61.tdf               ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/altsyncram_rh61.tdf               ;         ;
; db/top.ram1_display_fc332506.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/top.ram1_display_fc332506.hdl.mif ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf             ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc            ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc        ;         ;
; db/lpm_divide_4bm.tdf                ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/lpm_divide_4bm.tdf                ;         ;
; db/sign_div_unsign_plh.tdf           ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/sign_div_unsign_plh.tdf           ;         ;
; db/alt_u_div_67f.tdf                 ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/alt_u_div_67f.tdf                 ;         ;
; db/add_sub_7pc.tdf                   ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/add_sub_7pc.tdf                   ;         ;
; db/add_sub_8pc.tdf                   ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/add_sub_8pc.tdf                   ;         ;
; db/lpm_divide_i9m.tdf                ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/lpm_divide_i9m.tdf                ;         ;
; db/sign_div_unsign_7kh.tdf           ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/sign_div_unsign_7kh.tdf           ;         ;
; db/alt_u_div_24f.tdf                 ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/alt_u_div_24f.tdf                 ;         ;
; db/lpm_divide_m9m.tdf                ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/lpm_divide_m9m.tdf                ;         ;
; db/sign_div_unsign_bkh.tdf           ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/sign_div_unsign_bkh.tdf           ;         ;
; db/alt_u_div_a4f.tdf                 ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/alt_u_div_a4f.tdf                 ;         ;
; db/lpm_divide_jhm.tdf                ; yes             ; Auto-Generated Megafunction                           ; E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/lpm_divide_jhm.tdf                ;         ;
+--------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,100                                                                                           ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 1041                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 414                                                                                             ;
;     -- 3 input functions                    ; 183                                                                                             ;
;     -- <=2 input functions                  ; 444                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 783                                                                                             ;
;     -- arithmetic mode                      ; 258                                                                                             ;
;                                             ;                                                                                                 ;
; Total registers                             ; 330                                                                                             ;
;     -- Dedicated logic registers            ; 330                                                                                             ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 21                                                                                              ;
; Total memory bits                           ; 20480                                                                                           ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 1                                                                                               ;
;     -- PLLs                                 ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 335                                                                                             ;
; Total fan-out                               ; 4721                                                                                            ;
; Average fan-out                             ; 3.17                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name         ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                       ; 1041 (1)            ; 330 (0)                   ; 20480       ; 0            ; 0       ; 0         ; 21   ; 0            ; |top                                                                                                              ; top                 ; work         ;
;    |display:m2|                            ; 732 (421)           ; 114 (114)                 ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2                                                                                                   ; display             ; work         ;
;       |altsyncram:rom_card0_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|altsyncram:rom_card0_rtl_0                                                                        ; altsyncram          ; work         ;
;          |altsyncram_bk61:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|altsyncram:rom_card0_rtl_0|altsyncram_bk61:auto_generated                                         ; altsyncram_bk61     ; work         ;
;       |altsyncram:rom_state_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|altsyncram:rom_state_rtl_0                                                                        ; altsyncram          ; work         ;
;          |altsyncram_rh61:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|altsyncram:rom_state_rtl_0|altsyncram_rh61:auto_generated                                         ; altsyncram_rh61     ; work         ;
;       |lpm_divide:Div0|                    ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Div0                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_jhm:auto_generated|   ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                     ; lpm_divide_jhm      ; work         ;
;             |sign_div_unsign_bkh:divider|  ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                         ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|     ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider   ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Mod0|                    ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Mod0                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_4bm:auto_generated|   ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Mod0|lpm_divide_4bm:auto_generated                                                     ; lpm_divide_4bm      ; work         ;
;             |sign_div_unsign_plh:divider|  ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                         ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|     ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider   ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Mod1|                    ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Mod1                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_4bm:auto_generated|   ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Mod1|lpm_divide_4bm:auto_generated                                                     ; lpm_divide_4bm      ; work         ;
;             |sign_div_unsign_plh:divider|  ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                         ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|     ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider   ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Mod2|                    ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Mod2                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_m9m:auto_generated|   ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Mod2|lpm_divide_m9m:auto_generated                                                     ; lpm_divide_m9m      ; work         ;
;             |sign_div_unsign_bkh:divider|  ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                         ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|     ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:m2|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider   ; alt_u_div_a4f       ; work         ;
;    |game_ctrl:m4|                          ; 159 (150)           ; 107 (107)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game_ctrl:m4                                                                                                 ; game_ctrl           ; work         ;
;       |lpm_divide:Mod0|                    ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game_ctrl:m4|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_i9m:auto_generated|   ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game_ctrl:m4|lpm_divide:Mod0|lpm_divide_i9m:auto_generated                                                   ; lpm_divide_i9m      ; work         ;
;             |sign_div_unsign_7kh:divider|  ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game_ctrl:m4|lpm_divide:Mod0|lpm_divide_i9m:auto_generated|sign_div_unsign_7kh:divider                       ; sign_div_unsign_7kh ; work         ;
;                |alt_u_div_24f:divider|     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game_ctrl:m4|lpm_divide:Mod0|lpm_divide_i9m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_24f:divider ; alt_u_div_24f       ; work         ;
;    |rgb_timing:m1|                         ; 76 (76)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|rgb_timing:m1                                                                                                ; rgb_timing          ; work         ;
;    |uart_rx:uart_rx_inst|                  ; 73 (73)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_rx:uart_rx_inst                                                                                         ; uart_rx             ; work         ;
;    |video_pll:video_pll_m0|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0                                                                                       ; video_pll           ; work         ;
;       |altpll:altpll_component|            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0|altpll:altpll_component                                                               ; altpll              ; work         ;
;          |video_pll_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated                               ; video_pll_altpll    ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                         ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------------------------+
; Name                                                                            ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                  ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------------------------+
; display:m2|altsyncram:rom_card0_rtl_0|altsyncram_bk61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 12           ; --           ; --           ; 12288 ; db/top.ram2_display_fc332506.hdl.mif ;
; display:m2|altsyncram:rom_state_rtl_0|altsyncram_rh61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 128          ; 64           ; --           ; --           ; 8192  ; db/top.ram1_display_fc332506.hdl.mif ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+-----------------------------+---------------------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top|video_pll:video_pll_m0 ; src/video_pll/video_pll.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |top|uart_rx:uart_rx_inst|state                  ;
+-------------+------------+------------+-------------+------------+
; Name        ; state.STOP ; state.RECV ; state.START ; state.WAIT ;
+-------------+------------+------------+-------------+------------+
; state.WAIT  ; 0          ; 0          ; 0           ; 0          ;
; state.START ; 0          ; 0          ; 1           ; 1          ;
; state.RECV  ; 0          ; 1          ; 0           ; 1          ;
; state.STOP  ; 1          ; 0          ; 0           ; 1          ;
+-------------+------------+------------+-------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; Register name                                                                                                  ; Reason for Removal                         ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; game_ctrl:m4|mole_left                                                                                         ; Stuck at GND due to stuck port data_in     ;
; game_ctrl:m4|mole_speed[0..6,18,26..31]                                                                        ; Stuck at GND due to stuck port data_in     ;
; game_ctrl:m4|mole_speed[17,25]                                                                                 ; Merged with game_ctrl:m4|mole_speed[12]    ;
; game_ctrl:m4|mole_speed[8,24]                                                                                  ; Merged with game_ctrl:m4|mole_speed[16]    ;
; game_ctrl:m4|mole_speed[7,19,23]                                                                               ; Merged with game_ctrl:m4|mole_speed[15]    ;
; game_ctrl:m4|mole_speed[22]                                                                                    ; Merged with game_ctrl:m4|mole_speed[14]    ;
; game_ctrl:m4|mole_speed[20]                                                                                    ; Merged with game_ctrl:m4|mole_speed[13]    ;
; game_ctrl:m4|left_time[0]                                                                                      ; Stuck at GND due to stuck port data_in     ;
; display:m2|rom_score_data[0..6,13..22,29..37,44..53,60..69,75..85,92..101,108..117,124..136,140..149,156..159] ; Stuck at VCC due to stuck port data_in     ;
; display:m2|rom_time_data[0..3,6..9,16..23,36..42,45..51,60..63]                                                ; Stuck at VCC due to stuck port data_in     ;
; display:m2|rom_score_data[121]                                                                                 ; Merged with display:m2|rom_score_data[10]  ;
; display:m2|rom_score_data[71]                                                                                  ; Merged with display:m2|rom_score_data[8]   ;
; display:m2|rom_score_data[70,86]                                                                               ; Merged with display:m2|rom_score_data[28]  ;
; display:m2|rom_score_data[27,103]                                                                              ; Merged with display:m2|rom_score_data[23]  ;
; display:m2|rom_score_data[24,25,55,56,72,73,104,105,120]                                                       ; Merged with display:m2|rom_score_data[26]  ;
; display:m2|rom_score_data[42]                                                                                  ; Merged with display:m2|rom_score_data[38]  ;
; display:m2|rom_score_data[122]                                                                                 ; Merged with display:m2|rom_score_data[41]  ;
; display:m2|rom_score_data[137]                                                                                 ; Merged with display:m2|rom_score_data[87]  ;
; display:m2|rom_score_data[118]                                                                                 ; Merged with display:m2|rom_score_data[107] ;
; display:m2|rom_score_data[155]                                                                                 ; Merged with display:m2|rom_score_data[150] ;
; display:m2|rom_score_data[152]                                                                                 ; Merged with display:m2|rom_score_data[153] ;
; display:m2|rom_time_data[5]                                                                                    ; Merged with display:m2|rom_time_data[4]    ;
; display:m2|rom_time_data[11..13]                                                                               ; Merged with display:m2|rom_time_data[10]   ;
; display:m2|rom_time_data[15,24,34,35,43,44,55,56]                                                              ; Merged with display:m2|rom_time_data[14]   ;
; display:m2|rom_time_data[26,32,33]                                                                             ; Merged with display:m2|rom_time_data[25]   ;
; display:m2|rom_time_data[30]                                                                                   ; Merged with display:m2|rom_time_data[29]   ;
; display:m2|rom_time_data[53,54,57..59]                                                                         ; Merged with display:m2|rom_time_data[52]   ;
; uart_rx:uart_rx_inst|state~5                                                                                   ; Lost fanout                                ;
; uart_rx:uart_rx_inst|state~6                                                                                   ; Lost fanout                                ;
; Total Number of Removed Registers = 207                                                                        ;                                            ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 330   ;
; Number of registers using Synchronous Clear  ; 98    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 30    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 188   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                         ;
+----------------------------------+----------------------------+------+
; Register Name                    ; Megafunction               ; Type ;
+----------------------------------+----------------------------+------+
; display:m2|rom_card_data[0..11]  ; display:m2|rom_card0_rtl_0 ; RAM  ;
; display:m2|rom_state_data[0..63] ; display:m2|rom_state_rtl_0 ; RAM  ;
+----------------------------------+----------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|game_ctrl:m4|mole_score[7]       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top|game_ctrl:m4|clk_cnt_s[31]       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|game_ctrl:m4|left_time[11]       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top|uart_rx:uart_rx_inst|recv_cnt[2] ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top|game_ctrl:m4|wait_cnt[7]         ;
; 7:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |top|uart_rx:uart_rx_inst|clk_cnt[22] ;
; 27:1               ; 7 bits    ; 126 LEs       ; 49 LEs               ; 77 LEs                 ; Yes        ; |top|display:m2|data_out[6]           ;
; 27:1               ; 3 bits    ; 54 LEs        ; 21 LEs               ; 33 LEs                 ; Yes        ; |top|display:m2|data_out[14]          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |top|uart_rx:uart_rx_inst|Selector4   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |top|uart_rx:uart_rx_inst|Selector5   ;
; 9:1                ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |top|display:m2|Mux3                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |top|display:m2|Mux3                  ;
; 27:1               ; 3 bits    ; 54 LEs        ; 12 LEs               ; 42 LEs                 ; No         ; |top|display:m2|data_out              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for display:m2|altsyncram:rom_card0_rtl_0|altsyncram_bk61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for display:m2|altsyncram:rom_state_rtl_0|altsyncram_rh61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; CLK_FRE        ; 50    ; Signed Integer                             ;
; UART_RATE      ; 9600  ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component ;
+-------------------------------+-----------------------------+-------------------------------+
; Parameter Name                ; Value                       ; Type                          ;
+-------------------------------+-----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                       ;
; PLL_TYPE                      ; AUTO                        ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=video_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                       ;
; LOCK_HIGH                     ; 1                           ; Untyped                       ;
; LOCK_LOW                      ; 1                           ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                       ;
; SKIP_VCO                      ; OFF                         ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                       ;
; BANDWIDTH                     ; 0                           ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                       ;
; DOWN_SPREAD                   ; 0                           ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 100                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                       ;
; DPA_DIVIDER                   ; 0                           ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; VCO_MIN                       ; 0                           ; Untyped                       ;
; VCO_MAX                       ; 0                           ; Untyped                       ;
; VCO_CENTER                    ; 0                           ; Untyped                       ;
; PFD_MIN                       ; 0                           ; Untyped                       ;
; PFD_MAX                       ; 0                           ; Untyped                       ;
; M_INITIAL                     ; 0                           ; Untyped                       ;
; M                             ; 0                           ; Untyped                       ;
; N                             ; 1                           ; Untyped                       ;
; M2                            ; 1                           ; Untyped                       ;
; N2                            ; 1                           ; Untyped                       ;
; SS                            ; 1                           ; Untyped                       ;
; C0_HIGH                       ; 0                           ; Untyped                       ;
; C1_HIGH                       ; 0                           ; Untyped                       ;
; C2_HIGH                       ; 0                           ; Untyped                       ;
; C3_HIGH                       ; 0                           ; Untyped                       ;
; C4_HIGH                       ; 0                           ; Untyped                       ;
; C5_HIGH                       ; 0                           ; Untyped                       ;
; C6_HIGH                       ; 0                           ; Untyped                       ;
; C7_HIGH                       ; 0                           ; Untyped                       ;
; C8_HIGH                       ; 0                           ; Untyped                       ;
; C9_HIGH                       ; 0                           ; Untyped                       ;
; C0_LOW                        ; 0                           ; Untyped                       ;
; C1_LOW                        ; 0                           ; Untyped                       ;
; C2_LOW                        ; 0                           ; Untyped                       ;
; C3_LOW                        ; 0                           ; Untyped                       ;
; C4_LOW                        ; 0                           ; Untyped                       ;
; C5_LOW                        ; 0                           ; Untyped                       ;
; C6_LOW                        ; 0                           ; Untyped                       ;
; C7_LOW                        ; 0                           ; Untyped                       ;
; C8_LOW                        ; 0                           ; Untyped                       ;
; C9_LOW                        ; 0                           ; Untyped                       ;
; C0_INITIAL                    ; 0                           ; Untyped                       ;
; C1_INITIAL                    ; 0                           ; Untyped                       ;
; C2_INITIAL                    ; 0                           ; Untyped                       ;
; C3_INITIAL                    ; 0                           ; Untyped                       ;
; C4_INITIAL                    ; 0                           ; Untyped                       ;
; C5_INITIAL                    ; 0                           ; Untyped                       ;
; C6_INITIAL                    ; 0                           ; Untyped                       ;
; C7_INITIAL                    ; 0                           ; Untyped                       ;
; C8_INITIAL                    ; 0                           ; Untyped                       ;
; C9_INITIAL                    ; 0                           ; Untyped                       ;
; C0_MODE                       ; BYPASS                      ; Untyped                       ;
; C1_MODE                       ; BYPASS                      ; Untyped                       ;
; C2_MODE                       ; BYPASS                      ; Untyped                       ;
; C3_MODE                       ; BYPASS                      ; Untyped                       ;
; C4_MODE                       ; BYPASS                      ; Untyped                       ;
; C5_MODE                       ; BYPASS                      ; Untyped                       ;
; C6_MODE                       ; BYPASS                      ; Untyped                       ;
; C7_MODE                       ; BYPASS                      ; Untyped                       ;
; C8_MODE                       ; BYPASS                      ; Untyped                       ;
; C9_MODE                       ; BYPASS                      ; Untyped                       ;
; C0_PH                         ; 0                           ; Untyped                       ;
; C1_PH                         ; 0                           ; Untyped                       ;
; C2_PH                         ; 0                           ; Untyped                       ;
; C3_PH                         ; 0                           ; Untyped                       ;
; C4_PH                         ; 0                           ; Untyped                       ;
; C5_PH                         ; 0                           ; Untyped                       ;
; C6_PH                         ; 0                           ; Untyped                       ;
; C7_PH                         ; 0                           ; Untyped                       ;
; C8_PH                         ; 0                           ; Untyped                       ;
; C9_PH                         ; 0                           ; Untyped                       ;
; L0_HIGH                       ; 1                           ; Untyped                       ;
; L1_HIGH                       ; 1                           ; Untyped                       ;
; G0_HIGH                       ; 1                           ; Untyped                       ;
; G1_HIGH                       ; 1                           ; Untyped                       ;
; G2_HIGH                       ; 1                           ; Untyped                       ;
; G3_HIGH                       ; 1                           ; Untyped                       ;
; E0_HIGH                       ; 1                           ; Untyped                       ;
; E1_HIGH                       ; 1                           ; Untyped                       ;
; E2_HIGH                       ; 1                           ; Untyped                       ;
; E3_HIGH                       ; 1                           ; Untyped                       ;
; L0_LOW                        ; 1                           ; Untyped                       ;
; L1_LOW                        ; 1                           ; Untyped                       ;
; G0_LOW                        ; 1                           ; Untyped                       ;
; G1_LOW                        ; 1                           ; Untyped                       ;
; G2_LOW                        ; 1                           ; Untyped                       ;
; G3_LOW                        ; 1                           ; Untyped                       ;
; E0_LOW                        ; 1                           ; Untyped                       ;
; E1_LOW                        ; 1                           ; Untyped                       ;
; E2_LOW                        ; 1                           ; Untyped                       ;
; E3_LOW                        ; 1                           ; Untyped                       ;
; L0_INITIAL                    ; 1                           ; Untyped                       ;
; L1_INITIAL                    ; 1                           ; Untyped                       ;
; G0_INITIAL                    ; 1                           ; Untyped                       ;
; G1_INITIAL                    ; 1                           ; Untyped                       ;
; G2_INITIAL                    ; 1                           ; Untyped                       ;
; G3_INITIAL                    ; 1                           ; Untyped                       ;
; E0_INITIAL                    ; 1                           ; Untyped                       ;
; E1_INITIAL                    ; 1                           ; Untyped                       ;
; E2_INITIAL                    ; 1                           ; Untyped                       ;
; E3_INITIAL                    ; 1                           ; Untyped                       ;
; L0_MODE                       ; BYPASS                      ; Untyped                       ;
; L1_MODE                       ; BYPASS                      ; Untyped                       ;
; G0_MODE                       ; BYPASS                      ; Untyped                       ;
; G1_MODE                       ; BYPASS                      ; Untyped                       ;
; G2_MODE                       ; BYPASS                      ; Untyped                       ;
; G3_MODE                       ; BYPASS                      ; Untyped                       ;
; E0_MODE                       ; BYPASS                      ; Untyped                       ;
; E1_MODE                       ; BYPASS                      ; Untyped                       ;
; E2_MODE                       ; BYPASS                      ; Untyped                       ;
; E3_MODE                       ; BYPASS                      ; Untyped                       ;
; L0_PH                         ; 0                           ; Untyped                       ;
; L1_PH                         ; 0                           ; Untyped                       ;
; G0_PH                         ; 0                           ; Untyped                       ;
; G1_PH                         ; 0                           ; Untyped                       ;
; G2_PH                         ; 0                           ; Untyped                       ;
; G3_PH                         ; 0                           ; Untyped                       ;
; E0_PH                         ; 0                           ; Untyped                       ;
; E1_PH                         ; 0                           ; Untyped                       ;
; E2_PH                         ; 0                           ; Untyped                       ;
; E3_PH                         ; 0                           ; Untyped                       ;
; M_PH                          ; 0                           ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; CLK0_COUNTER                  ; G0                          ; Untyped                       ;
; CLK1_COUNTER                  ; G0                          ; Untyped                       ;
; CLK2_COUNTER                  ; G0                          ; Untyped                       ;
; CLK3_COUNTER                  ; G0                          ; Untyped                       ;
; CLK4_COUNTER                  ; G0                          ; Untyped                       ;
; CLK5_COUNTER                  ; G0                          ; Untyped                       ;
; CLK6_COUNTER                  ; E0                          ; Untyped                       ;
; CLK7_COUNTER                  ; E1                          ; Untyped                       ;
; CLK8_COUNTER                  ; E2                          ; Untyped                       ;
; CLK9_COUNTER                  ; E3                          ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; M_TIME_DELAY                  ; 0                           ; Untyped                       ;
; N_TIME_DELAY                  ; 0                           ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                       ;
; VCO_POST_SCALE                ; 0                           ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                       ;
; CBXI_PARAMETER                ; video_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rgb_timing:m1          ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; H_ACTIVE       ; 0000001010000000                 ; Unsigned Binary ;
; H_FP           ; 0000000000010000                 ; Unsigned Binary ;
; H_SYNC         ; 0000000001100000                 ; Unsigned Binary ;
; H_BP           ; 0000000000110000                 ; Unsigned Binary ;
; V_ACTIVE       ; 0000000111100000                 ; Unsigned Binary ;
; V_FP           ; 0000000000001010                 ; Unsigned Binary ;
; V_SYNC         ; 0000000000000010                 ; Unsigned Binary ;
; V_BP           ; 0000000000100001                 ; Unsigned Binary ;
; HS_POL         ; 00000000000000000000000000000000 ; Unsigned Binary ;
; VS_POL         ; 00000000000000000000000000000000 ; Unsigned Binary ;
; H_TOTAL        ; 0000001100100000                 ; Unsigned Binary ;
; V_TOTAL        ; 0000001000001101                 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:m2            ;
+-----------------------+--------------------------+-----------------+
; Parameter Name        ; Value                    ; Type            ;
+-----------------------+--------------------------+-----------------+
; SCORE_LOC_X           ; 450                      ; Signed Integer  ;
; SCORE_LOC_Y           ; 380                      ; Signed Integer  ;
; TIME_LOC_Y            ; 8                        ; Signed Integer  ;
; TIME_LOC_X            ; 0                        ; Signed Integer  ;
; GAME_LOC_Y            ; 100                      ; Signed Integer  ;
; GAME_LOC_X            ; 450                      ; Signed Integer  ;
; CARD_LOC_Y            ; 96                       ; Signed Integer  ;
; CARD_LOC_X            ; 64                       ; Signed Integer  ;
; CARD0_LOC_Y           ; 100                      ; Signed Integer  ;
; CARD0_LOC_X           ; 64                       ; Signed Integer  ;
; CARD1_LOC_Y           ; 100                      ; Signed Integer  ;
; CARD1_LOC_X           ; 160                      ; Signed Integer  ;
; CARD2_LOC_Y           ; 100                      ; Signed Integer  ;
; CARD2_LOC_X           ; 256                      ; Signed Integer  ;
; CARD3_LOC_Y           ; 196                      ; Signed Integer  ;
; CARD3_LOC_X           ; 64                       ; Signed Integer  ;
; CARD4_LOC_Y           ; 196                      ; Signed Integer  ;
; CARD4_LOC_X           ; 160                      ; Signed Integer  ;
; CARD5_LOC_Y           ; 196                      ; Signed Integer  ;
; CARD5_LOC_X           ; 256                      ; Signed Integer  ;
; CARD6_LOC_Y           ; 292                      ; Signed Integer  ;
; CARD6_LOC_X           ; 64                       ; Signed Integer  ;
; CARD7_LOC_Y           ; 292                      ; Signed Integer  ;
; CARD7_LOC_X           ; 160                      ; Signed Integer  ;
; CARD8_LOC_Y           ; 292                      ; Signed Integer  ;
; CARD8_LOC_X           ; 256                      ; Signed Integer  ;
; BAR_X                 ; 290                      ; Signed Integer  ;
; BAR_Y                 ; 9                        ; Signed Integer  ;
; COLOR_BACKGROUND      ; 000000000000000000000000 ; Unsigned Binary ;
; COLOR_CARD_BACKGROUND ; 010000000100000001000000 ; Unsigned Binary ;
; COLOR_SCORE           ; 011101110111011101110111 ; Unsigned Binary ;
; COLOR_TIME            ; 011101110111011101110111 ; Unsigned Binary ;
; COLOR_GAME            ; 011101110111011101110111 ; Unsigned Binary ;
; COLOR_BAR             ; 000000000111000000000000 ; Unsigned Binary ;
; COLOR_BAR_LINE        ; 111111111111111111111111 ; Unsigned Binary ;
+-----------------------+--------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:uart_rx_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; CLK_FRE        ; 50    ; Signed Integer                           ;
; UART_RATE      ; 9600  ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_ctrl:m4 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; CLK_FRE        ; 50    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m2|altsyncram:rom_card0_rtl_0     ;
+------------------------------------+--------------------------------------+----------------+
; Parameter Name                     ; Value                                ; Type           ;
+------------------------------------+--------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                                  ; Untyped        ;
; WIDTH_A                            ; 12                                   ; Untyped        ;
; WIDTHAD_A                          ; 10                                   ; Untyped        ;
; NUMWORDS_A                         ; 1024                                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WIDTH_B                            ; 1                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; INIT_FILE                          ; db/top.ram2_display_fc332506.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_bk61                      ; Untyped        ;
+------------------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m2|altsyncram:rom_state_rtl_0     ;
+------------------------------------+--------------------------------------+----------------+
; Parameter Name                     ; Value                                ; Type           ;
+------------------------------------+--------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                                  ; Untyped        ;
; WIDTH_A                            ; 64                                   ; Untyped        ;
; WIDTHAD_A                          ; 7                                    ; Untyped        ;
; NUMWORDS_A                         ; 128                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WIDTH_B                            ; 1                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; INIT_FILE                          ; db/top.ram1_display_fc332506.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_rh61                      ; Untyped        ;
+------------------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m2|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                           ;
; LPM_WIDTHD             ; 7              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m2|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                           ;
; LPM_WIDTHD             ; 7              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_ctrl:m4|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_i9m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m2|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m2|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; video_pll:video_pll_m0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                  ;
+-------------------------------------------+---------------------------------------+
; Name                                      ; Value                                 ;
+-------------------------------------------+---------------------------------------+
; Number of entity instances                ; 2                                     ;
; Entity Instance                           ; display:m2|altsyncram:rom_card0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                   ;
;     -- WIDTH_A                            ; 12                                    ;
;     -- NUMWORDS_A                         ; 1024                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 1                                     ;
;     -- NUMWORDS_B                         ; 1                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ;
; Entity Instance                           ; display:m2|altsyncram:rom_state_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                   ;
;     -- WIDTH_A                            ; 64                                    ;
;     -- NUMWORDS_A                         ; 128                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 1                                     ;
;     -- NUMWORDS_B                         ; 1                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ;
+-------------------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:m2"                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; de_out           ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_out[18..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[9..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[2..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_pll:video_pll_m0"                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ff         ; 330                         ;
;     CLR               ; 18                          ;
;     ENA               ; 67                          ;
;     ENA CLR           ; 12                          ;
;     ENA SCLR          ; 98                          ;
;     ENA SLD           ; 11                          ;
;     SLD               ; 7                           ;
;     plain             ; 117                         ;
; cycloneiii_lcell_comb ; 1041                        ;
;     arith             ; 258                         ;
;         2 data inputs ; 180                         ;
;         3 data inputs ; 78                          ;
;     normal            ; 783                         ;
;         0 data inputs ; 25                          ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 220                         ;
;         3 data inputs ; 105                         ;
;         4 data inputs ; 414                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 76                          ;
;                       ;                             ;
; Max LUT depth         ; 21.90                       ;
; Average LUT depth     ; 9.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu May 11 18:24:23 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/uart_rx.sv Line: 2
Warning (10275): Verilog HDL Module Instantiation warning at top.sv(17): ignored dangling comma in List of Port Connections File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/top.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file src/top.sv
    Info (12023): Found entity 1: top File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/rgb_timing.sv
    Info (12023): Found entity 1: rgb_timing File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/rgb_timing.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/game_ctrl.sv
    Info (12023): Found entity 1: game_ctrl File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/display.sv
    Info (12023): Found entity 1: display File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/video_pll/video_pll.v
    Info (12023): Found entity 1: video_pll File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/video_pll/video_pll.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx.sv(14): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/uart_rx.sv Line: 14
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "video_pll" for hierarchy "video_pll:video_pll_m0" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/top.sv Line: 17
Info (12128): Elaborating entity "altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/video_pll/video_pll.v Line: 95
Info (12130): Elaborated megafunction instantiation "video_pll:video_pll_m0|altpll:altpll_component" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/video_pll/video_pll.v Line: 95
Info (12133): Instantiated megafunction "video_pll:video_pll_m0|altpll:altpll_component" with the following parameter: File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/video_pll/video_pll.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "100"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=video_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v
    Info (12023): Found entity 1: video_pll_altpll File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/video_pll_altpll.v Line: 30
Info (12128): Elaborating entity "video_pll_altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "rgb_timing" for hierarchy "rgb_timing:m1" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/top.sv Line: 32
Warning (10230): Verilog HDL assignment warning at rgb_timing.sv(68): truncated value with size 32 to match size of target (1) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/rgb_timing.sv Line: 68
Warning (10230): Verilog HDL assignment warning at rgb_timing.sv(86): truncated value with size 32 to match size of target (1) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/rgb_timing.sv Line: 86
Info (12128): Elaborating entity "display" for hierarchy "display:m2" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/top.sv Line: 58
Warning (10230): Verilog HDL assignment warning at display.sv(87): truncated value with size 32 to match size of target (12) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 87
Warning (10230): Verilog HDL assignment warning at display.sv(92): truncated value with size 32 to match size of target (12) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 92
Warning (10230): Verilog HDL assignment warning at display.sv(95): truncated value with size 32 to match size of target (12) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 95
Warning (10230): Verilog HDL assignment warning at display.sv(97): truncated value with size 32 to match size of target (12) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 97
Warning (10230): Verilog HDL assignment warning at display.sv(99): truncated value with size 32 to match size of target (12) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 99
Warning (10230): Verilog HDL assignment warning at display.sv(101): truncated value with size 32 to match size of target (12) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 101
Warning (10030): Net "rom_time.data_a" at display.sv(179) has no driver or initial value, using a default initial value '0' File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 179
Warning (10030): Net "rom_time.waddr_a" at display.sv(179) has no driver or initial value, using a default initial value '0' File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 179
Warning (10030): Net "rom_state.data_a" at display.sv(184) has no driver or initial value, using a default initial value '0' File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 184
Warning (10030): Net "rom_state.waddr_a" at display.sv(184) has no driver or initial value, using a default initial value '0' File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 184
Warning (10030): Net "rom_card0.data_a" at display.sv(191) has no driver or initial value, using a default initial value '0' File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 191
Warning (10030): Net "rom_card0.waddr_a" at display.sv(191) has no driver or initial value, using a default initial value '0' File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 191
Warning (10030): Net "rom_score.data_a" at display.sv(196) has no driver or initial value, using a default initial value '0' File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 196
Warning (10030): Net "rom_score.waddr_a" at display.sv(196) has no driver or initial value, using a default initial value '0' File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 196
Warning (10030): Net "rom_time.we_a" at display.sv(179) has no driver or initial value, using a default initial value '0' File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 179
Warning (10030): Net "rom_state.we_a" at display.sv(184) has no driver or initial value, using a default initial value '0' File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 184
Warning (10030): Net "rom_card0.we_a" at display.sv(191) has no driver or initial value, using a default initial value '0' File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 191
Warning (10030): Net "rom_score.we_a" at display.sv(196) has no driver or initial value, using a default initial value '0' File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 196
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uart_rx_inst" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/top.sv Line: 72
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(43): truncated value with size 32 to match size of target (26) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/uart_rx.sv Line: 43
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(50): truncated value with size 32 to match size of target (3) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/uart_rx.sv Line: 50
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(54): truncated value with size 32 to match size of target (26) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/uart_rx.sv Line: 54
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(65): truncated value with size 32 to match size of target (26) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/uart_rx.sv Line: 65
Info (12128): Elaborating entity "game_ctrl" for hierarchy "game_ctrl:m4" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/top.sv Line: 93
Warning (10230): Verilog HDL assignment warning at game_ctrl.sv(22): truncated value with size 32 to match size of target (4) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 22
Warning (10230): Verilog HDL assignment warning at game_ctrl.sv(28): truncated value with size 32 to match size of target (12) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 28
Warning (10230): Verilog HDL assignment warning at game_ctrl.sv(36): truncated value with size 32 to match size of target (2) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 36
Warning (10230): Verilog HDL assignment warning at game_ctrl.sv(41): truncated value with size 32 to match size of target (2) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 41
Warning (10230): Verilog HDL assignment warning at game_ctrl.sv(47): truncated value with size 32 to match size of target (2) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 47
Warning (10230): Verilog HDL assignment warning at game_ctrl.sv(53): truncated value with size 32 to match size of target (2) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 53
Warning (10230): Verilog HDL assignment warning at game_ctrl.sv(62): truncated value with size 32 to match size of target (4) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 62
Warning (10230): Verilog HDL assignment warning at game_ctrl.sv(84): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 84
Warning (10230): Verilog HDL assignment warning at game_ctrl.sv(96): truncated value with size 32 to match size of target (4) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 96
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "display:m2|rom_score" is uninferred due to inappropriate RAM size File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 196
    Info (276004): RAM logic "display:m2|rom_time" is uninferred due to inappropriate RAM size File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 179
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "display:m2|rom_card0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram2_display_fc332506.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "display:m2|rom_state_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram1_display_fc332506.hdl.mif
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m2|Mod0" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m2|Mod1" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 81
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "game_ctrl:m4|Mod0" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 96
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m2|Mod2" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 126
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m2|Div0" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 128
Info (12130): Elaborated megafunction instantiation "display:m2|altsyncram:rom_card0_rtl_0"
Info (12133): Instantiated megafunction "display:m2|altsyncram:rom_card0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram2_display_fc332506.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bk61.tdf
    Info (12023): Found entity 1: altsyncram_bk61 File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/altsyncram_bk61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "display:m2|altsyncram:rom_state_rtl_0"
Info (12133): Instantiated megafunction "display:m2|altsyncram:rom_state_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram1_display_fc332506.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rh61.tdf
    Info (12023): Found entity 1: altsyncram_rh61 File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/altsyncram_rh61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "display:m2|lpm_divide:Mod0" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 80
Info (12133): Instantiated megafunction "display:m2|lpm_divide:Mod0" with the following parameter: File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 80
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf
    Info (12023): Found entity 1: lpm_divide_4bm File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/lpm_divide_4bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/alt_u_div_67f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "display:m2|lpm_divide:Mod1" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 81
Info (12133): Instantiated megafunction "display:m2|lpm_divide:Mod1" with the following parameter: File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 81
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "game_ctrl:m4|lpm_divide:Mod0" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 96
Info (12133): Instantiated megafunction "game_ctrl:m4|lpm_divide:Mod0" with the following parameter: File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 96
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf
    Info (12023): Found entity 1: lpm_divide_i9m File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/lpm_divide_i9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/sign_div_unsign_7kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf
    Info (12023): Found entity 1: alt_u_div_24f File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/alt_u_div_24f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "display:m2|lpm_divide:Mod2" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 126
Info (12133): Instantiated megafunction "display:m2|lpm_divide:Mod2" with the following parameter: File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 126
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/lpm_divide_m9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/alt_u_div_a4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "display:m2|lpm_divide:Div0" File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 128
Info (12133): Instantiated megafunction "display:m2|lpm_divide:Div0" with the following parameter: File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 128
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/lpm_divide_jhm.tdf Line: 25
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/video_pll_altpll.v Line: 44
Info (21057): Implemented 1204 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 1106 logic cells
    Info (21064): Implemented 76 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Thu May 11 18:24:32 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/output_files/top.map.smsg.


