
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000043                       # Number of seconds simulated
sim_ticks                                    42620633                       # Number of ticks simulated
final_tick                                   42620633                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 288666                       # Simulator instruction rate (inst/s)
host_op_rate                                   335228                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              590996388                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652628                       # Number of bytes of host memory used
host_seconds                                     0.07                       # Real time elapsed on the host
sim_insts                                       20815                       # Number of instructions simulated
sim_ops                                         24174                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     42620633                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           12800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               38784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25984                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              406                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              200                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  606                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          609657768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          300324024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              909981792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     609657768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         609657768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         609657768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         300324024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             909981792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       406.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       200.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000564154                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1200                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          606                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        606                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   38784                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    38784                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 59                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 68                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 78                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 46                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                25                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                46                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       42469891                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    606                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      344                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      194                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       53                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          113                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     325.097345                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    205.964993                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    315.759514                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            32     28.32%     28.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           33     29.20%     57.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           12     10.62%     68.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            8      7.08%     75.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            8      7.08%     82.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            2      1.77%     84.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      4.42%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.88%     89.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           12     10.62%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           113                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        25984                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        12800                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 609657768.339573979378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 300324023.812597990036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          406                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          200                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     13683949                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      7165667                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33704.31                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35828.33                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                       9487116                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 20849616                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3030000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15655.31                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34405.31                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        909.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     909.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          7.11                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      7.11                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.64                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       486                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.20                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       70082.33                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.20                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    592620                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    296010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2941680                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               4827330                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                 81120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         14509350                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy             1920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                26323230                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             617.617059                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              31735832                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE         44010                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1300000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN         5000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        9434809                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     31836814                       # Time in different power states
system.mem_ctrl_1.actEnergy                    264180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    132825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1385160                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               2760510                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                256320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         14930580                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          1212480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                24015255                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             563.465470                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              35600991                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        515573                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1300000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      3156123                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        4903990                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     32744947                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     42620633                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    6296                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4205                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               894                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 5003                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    2092                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             41.814911                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     755                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                123                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             319                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                143                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              176                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           93                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     42620633                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     42620633                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     42620633                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     42620633                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    14                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        42620633                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            63900                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              16941                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          33336                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        6296                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               2990                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         17234                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1890                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            55                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      5472                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   409                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              35230                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.091768                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.378520                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    20712     58.79%     58.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1866      5.30%     64.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1359      3.86%     67.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11293     32.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                35230                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.098529                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.521690                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    15297                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  6212                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     12621                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   395                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    705                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 2157                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   248                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  34249                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   532                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    705                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    16000                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2548                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2290                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     12272                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1415                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  33045                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                     48                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      5                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1205                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               34266                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                152618                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            38803                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 24580                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     9685                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 73                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             73                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       525                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 7222                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4792                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               396                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              144                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      30763                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 129                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     28438                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               131                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            6717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        16395                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         35230                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.807210                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.124670                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               21272     60.38%     60.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4537     12.88%     73.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4362     12.38%     85.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5059     14.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           35230                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 16886     59.38%     59.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   87      0.31%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6972     24.52%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4472     15.73%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  28438                       # Type of FU issued
system.cpu.iq.rate                           0.445039                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              92205                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             37637                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        27037                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  28417                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              496                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1647                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          781                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          183                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    705                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2464                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    45                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               30892                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               218                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  7222                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 4792                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 73                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    25                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             46                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            191                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          510                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  701                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 27760                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  6738                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               678                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        11130                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     4481                       # Number of branches executed
system.cpu.iew.exec_stores                       4392                       # Number of stores executed
system.cpu.iew.exec_rate                     0.434429                       # Inst execution rate
system.cpu.iew.wb_sent                          27273                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         27053                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     14393                       # num instructions producing a value
system.cpu.iew.wb_consumers                     22603                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.423365                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.636774                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            6717                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             126                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               658                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        33187                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.728418                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.127304                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        21656     65.25%     65.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4049     12.20%     77.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2321      6.99%     84.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5161     15.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        33187                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                20815                       # Number of instructions committed
system.cpu.commit.committedOps                  24174                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           9586                       # Number of memory references committed
system.cpu.commit.loads                          5575                       # Number of loads committed
system.cpu.commit.membars                          56                       # Number of memory barriers committed
system.cpu.commit.branches                       3972                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     21197                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  401                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            14504     60.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              84      0.35%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5575     23.06%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3995     16.53%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             24174                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  5161                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        58748                       # The number of ROB reads
system.cpu.rob.rob_writes                       63835                       # The number of ROB writes
system.cpu.timesIdled                             304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           28670                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       20815                       # Number of Instructions Simulated
system.cpu.committedOps                         24174                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.069902                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.069902                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.325743                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.325743                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    30780                       # number of integer regfile reads
system.cpu.int_regfile_writes                   16560                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                    101732                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    10597                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   11494                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    225                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     42620633                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           140.036841                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9137                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               228                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.074561                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            185426                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   140.036841                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.273509                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.273509                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.435547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             39124                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            39124                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     42620633                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         5572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5572                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         3225                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3225                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           56                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           56                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           56                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           56                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data         8797                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             8797                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         8797                       # number of overall hits
system.cpu.dcache.overall_hits::total            8797                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           277                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          538                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          815                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            815                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          815                       # number of overall misses
system.cpu.dcache.overall_misses::total           815                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21913618                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21913618                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     48365502                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     48365502                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     70279120                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     70279120                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     70279120                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     70279120                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5849                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5849                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         3763                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3763                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           56                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           56                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         9612                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         9612                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         9612                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         9612                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.047359                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047359                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.142971                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.084790                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.084790                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.084790                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.084790                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79110.534296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79110.534296                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89898.702602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89898.702602                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86232.049080                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86232.049080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86232.049080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86232.049080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          468                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          467                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          467                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          587                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          587                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          587                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          587                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          228                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13502081                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13502081                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7035515                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7035515                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     20537596                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20537596                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     20537596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20537596                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023720                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023720                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023720                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023720                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86000.515924                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86000.515924                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99091.760563                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99091.760563                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90077.175439                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90077.175439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90077.175439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90077.175439                       # average overall mshr miss latency
system.cpu.dcache.replacements                      5                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     42620633                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           218.800814                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5375                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               437                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.299771                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   218.800814                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.427345                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.427345                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             22325                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            22325                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     42620633                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         4938                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4938                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         4938                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4938                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4938                       # number of overall hits
system.cpu.icache.overall_hits::total            4938                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          534                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           534                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          534                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            534                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          534                       # number of overall misses
system.cpu.icache.overall_misses::total           534                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46706675                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46706675                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     46706675                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46706675                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46706675                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46706675                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         5472                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5472                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5472                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5472                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.097588                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.097588                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.097588                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.097588                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.097588                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.097588                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87465.683521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87465.683521                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87465.683521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87465.683521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87465.683521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87465.683521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    82.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           96                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           96                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           96                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          438                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          438                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          438                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          438                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          438                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39558436                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39558436                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39558436                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39558436                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39558436                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39558436                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.080044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.080044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.080044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.080044                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90316.063927                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90316.063927                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90316.063927                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90316.063927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90316.063927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90316.063927                       # average overall mshr miss latency
system.cpu.icache.replacements                     56                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     42620633                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          347.605508                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                659                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              606                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.087459                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            79373                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   217.932366                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   129.673142                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.013302                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.007915                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.021216                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          606                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          523                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.036987                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses             5942                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses            5942                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED     42620633                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           30                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           22                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           52                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           30                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           22                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              52                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           30                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           22                       # number of overall hits
system.cpu.l2cache.overall_hits::total             52                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data           71                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           71                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          408                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          135                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          543                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          408                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          206                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           614                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          408                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          206                       # number of overall misses
system.cpu.l2cache.overall_misses::total          614                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data      6841419                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      6841419                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     37788218                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     12635648                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     50423866                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     37788218                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     19477067                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     57265285                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     37788218                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     19477067                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     57265285                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data           71                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total           71                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          438                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          157                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          595                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          438                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          228                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          666                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          438                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          228                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          666                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.931507                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.859873                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.912605                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.931507                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.903509                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.921922                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.931507                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.903509                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.921922                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 96358.014085                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 96358.014085                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 92618.181373                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 93597.392593                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 92861.631676                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 92618.181373                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 94548.868932                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 93265.936482                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 92618.181373                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 94548.868932                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 93265.936482                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data           71                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           71                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          407                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          129                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          536                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          407                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          200                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          607                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          200                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          607                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      5894279                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      5894279                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     32291471                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10425877                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     42717348                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     32291471                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     16320156                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     48611627                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     32291471                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     16320156                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     48611627                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.929224                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.821656                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.900840                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.929224                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.877193                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.911411                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.929224                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.877193                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.911411                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 83018.014085                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 83018.014085                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 79340.223587                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80820.751938                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79696.544776                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 79340.223587                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 81600.780000                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 80085.052718                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 79340.223587                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 81600.780000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 80085.052718                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests            727                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED     42620633                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 594                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             1                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                60                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 71                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                71                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            595                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          931                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          461                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1392                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        27968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        14656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    42624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                666                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.079580                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.270845                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      613     92.04%     92.04% # Request fanout histogram
system.l2bus.snoop_fanout::1                       53      7.96%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  666                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               487577                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1458727                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               3.4                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              765042                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     42620633                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                535                       # Transaction distribution
system.membus.trans_dist::ReadExReq                71                       # Transaction distribution
system.membus.trans_dist::ReadExResp               71                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           535                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         1212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        38784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   38784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               606                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     606    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 606                       # Request fanout histogram
system.membus.reqLayer0.occupancy              404202                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2303345                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              5.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------