# 0 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
# 0 "<built-in>"
#define __STDC__ 1
# 0 "<built-in>"
#define __STDC_VERSION__ 201710L
# 0 "<built-in>"
#define __STDC_UTF_16__ 1
# 0 "<built-in>"
#define __STDC_UTF_32__ 1
# 0 "<built-in>"
#define __STDC_HOSTED__ 1
# 0 "<built-in>"
#define __GNUC__ 11
# 0 "<built-in>"
#define __GNUC_MINOR__ 2
# 0 "<built-in>"
#define __GNUC_PATCHLEVEL__ 0
# 0 "<built-in>"
#define __VERSION__ "11.2.0"
# 0 "<built-in>"
#define __ATOMIC_RELAXED 0
# 0 "<built-in>"
#define __ATOMIC_SEQ_CST 5
# 0 "<built-in>"
#define __ATOMIC_ACQUIRE 2
# 0 "<built-in>"
#define __ATOMIC_RELEASE 3
# 0 "<built-in>"
#define __ATOMIC_ACQ_REL 4
# 0 "<built-in>"
#define __ATOMIC_CONSUME 1
# 0 "<built-in>"
#define __pic__ 2
# 0 "<built-in>"
#define __PIC__ 2
# 0 "<built-in>"
#define __FINITE_MATH_ONLY__ 0
# 0 "<built-in>"
#define _LP64 1
# 0 "<built-in>"
#define __LP64__ 1
# 0 "<built-in>"
#define __SIZEOF_INT__ 4
# 0 "<built-in>"
#define __SIZEOF_LONG__ 8
# 0 "<built-in>"
#define __SIZEOF_LONG_LONG__ 8
# 0 "<built-in>"
#define __SIZEOF_SHORT__ 2
# 0 "<built-in>"
#define __SIZEOF_FLOAT__ 4
# 0 "<built-in>"
#define __SIZEOF_DOUBLE__ 8
# 0 "<built-in>"
#define __SIZEOF_LONG_DOUBLE__ 16
# 0 "<built-in>"
#define __SIZEOF_SIZE_T__ 8
# 0 "<built-in>"
#define __CHAR_BIT__ 8
# 0 "<built-in>"
#define __BIGGEST_ALIGNMENT__ 16
# 0 "<built-in>"
#define __ORDER_LITTLE_ENDIAN__ 1234
# 0 "<built-in>"
#define __ORDER_BIG_ENDIAN__ 4321
# 0 "<built-in>"
#define __ORDER_PDP_ENDIAN__ 3412
# 0 "<built-in>"
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
# 0 "<built-in>"
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
# 0 "<built-in>"
#define __SIZEOF_POINTER__ 8
# 0 "<built-in>"
#define __GNUC_EXECUTION_CHARSET_NAME "UTF-8"
# 0 "<built-in>"
#define __GNUC_WIDE_EXECUTION_CHARSET_NAME "UTF-32LE"
# 0 "<built-in>"
#define __SIZE_TYPE__ long unsigned int
# 0 "<built-in>"
#define __PTRDIFF_TYPE__ long int
# 0 "<built-in>"
#define __WCHAR_TYPE__ int
# 0 "<built-in>"
#define __WINT_TYPE__ int
# 0 "<built-in>"
#define __INTMAX_TYPE__ long int
# 0 "<built-in>"
#define __UINTMAX_TYPE__ long unsigned int
# 0 "<built-in>"
#define __CHAR16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __CHAR32_TYPE__ unsigned int
# 0 "<built-in>"
#define __SIG_ATOMIC_TYPE__ int
# 0 "<built-in>"
#define __INT8_TYPE__ signed char
# 0 "<built-in>"
#define __INT16_TYPE__ short int
# 0 "<built-in>"
#define __INT32_TYPE__ int
# 0 "<built-in>"
#define __INT64_TYPE__ long long int
# 0 "<built-in>"
#define __UINT8_TYPE__ unsigned char
# 0 "<built-in>"
#define __UINT16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __UINT32_TYPE__ unsigned int
# 0 "<built-in>"
#define __UINT64_TYPE__ long long unsigned int
# 0 "<built-in>"
#define __INT_LEAST8_TYPE__ signed char
# 0 "<built-in>"
#define __INT_LEAST16_TYPE__ short int
# 0 "<built-in>"
#define __INT_LEAST32_TYPE__ int
# 0 "<built-in>"
#define __INT_LEAST64_TYPE__ long long int
# 0 "<built-in>"
#define __UINT_LEAST8_TYPE__ unsigned char
# 0 "<built-in>"
#define __UINT_LEAST16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __UINT_LEAST32_TYPE__ unsigned int
# 0 "<built-in>"
#define __UINT_LEAST64_TYPE__ long long unsigned int
# 0 "<built-in>"
#define __INT_FAST8_TYPE__ signed char
# 0 "<built-in>"
#define __INT_FAST16_TYPE__ short int
# 0 "<built-in>"
#define __INT_FAST32_TYPE__ int
# 0 "<built-in>"
#define __INT_FAST64_TYPE__ long long int
# 0 "<built-in>"
#define __UINT_FAST8_TYPE__ unsigned char
# 0 "<built-in>"
#define __UINT_FAST16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __UINT_FAST32_TYPE__ unsigned int
# 0 "<built-in>"
#define __UINT_FAST64_TYPE__ long long unsigned int
# 0 "<built-in>"
#define __INTPTR_TYPE__ long int
# 0 "<built-in>"
#define __UINTPTR_TYPE__ long unsigned int
# 0 "<built-in>"
#define __GXX_ABI_VERSION 1016
# 0 "<built-in>"
#define __SCHAR_MAX__ 0x7f
# 0 "<built-in>"
#define __SHRT_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __LONG_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __WCHAR_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __WCHAR_MIN__ (-__WCHAR_MAX__ - 1)
# 0 "<built-in>"
#define __WINT_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __WINT_MIN__ (-__WINT_MAX__ - 1)
# 0 "<built-in>"
#define __PTRDIFF_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __SIZE_MAX__ 0xffffffffffffffffUL
# 0 "<built-in>"
#define __SCHAR_WIDTH__ 8
# 0 "<built-in>"
#define __SHRT_WIDTH__ 16
# 0 "<built-in>"
#define __INT_WIDTH__ 32
# 0 "<built-in>"
#define __LONG_WIDTH__ 64
# 0 "<built-in>"
#define __LONG_LONG_WIDTH__ 64
# 0 "<built-in>"
#define __WCHAR_WIDTH__ 32
# 0 "<built-in>"
#define __WINT_WIDTH__ 32
# 0 "<built-in>"
#define __PTRDIFF_WIDTH__ 64
# 0 "<built-in>"
#define __SIZE_WIDTH__ 64
# 0 "<built-in>"
#define __INTMAX_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __INTMAX_C(c) c ## L
# 0 "<built-in>"
#define __UINTMAX_MAX__ 0xffffffffffffffffUL
# 0 "<built-in>"
#define __UINTMAX_C(c) c ## UL
# 0 "<built-in>"
#define __INTMAX_WIDTH__ 64
# 0 "<built-in>"
#define __SIG_ATOMIC_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
# 0 "<built-in>"
#define __SIG_ATOMIC_WIDTH__ 32
# 0 "<built-in>"
#define __INT8_MAX__ 0x7f
# 0 "<built-in>"
#define __INT16_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT32_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __INT64_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __UINT8_MAX__ 0xff
# 0 "<built-in>"
#define __UINT16_MAX__ 0xffff
# 0 "<built-in>"
#define __UINT32_MAX__ 0xffffffffU
# 0 "<built-in>"
#define __UINT64_MAX__ 0xffffffffffffffffULL
# 0 "<built-in>"
#define __INT_LEAST8_MAX__ 0x7f
# 0 "<built-in>"
#define __INT8_C(c) c
# 0 "<built-in>"
#define __INT_LEAST8_WIDTH__ 8
# 0 "<built-in>"
#define __INT_LEAST16_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT16_C(c) c
# 0 "<built-in>"
#define __INT_LEAST16_WIDTH__ 16
# 0 "<built-in>"
#define __INT_LEAST32_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __INT32_C(c) c
# 0 "<built-in>"
#define __INT_LEAST32_WIDTH__ 32
# 0 "<built-in>"
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __INT64_C(c) c ## LL
# 0 "<built-in>"
#define __INT_LEAST64_WIDTH__ 64
# 0 "<built-in>"
#define __UINT_LEAST8_MAX__ 0xff
# 0 "<built-in>"
#define __UINT8_C(c) c
# 0 "<built-in>"
#define __UINT_LEAST16_MAX__ 0xffff
# 0 "<built-in>"
#define __UINT16_C(c) c
# 0 "<built-in>"
#define __UINT_LEAST32_MAX__ 0xffffffffU
# 0 "<built-in>"
#define __UINT32_C(c) c ## U
# 0 "<built-in>"
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
# 0 "<built-in>"
#define __UINT64_C(c) c ## ULL
# 0 "<built-in>"
#define __INT_FAST8_MAX__ 0x7f
# 0 "<built-in>"
#define __INT_FAST8_WIDTH__ 8
# 0 "<built-in>"
#define __INT_FAST16_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT_FAST16_WIDTH__ 16
# 0 "<built-in>"
#define __INT_FAST32_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __INT_FAST32_WIDTH__ 32
# 0 "<built-in>"
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __INT_FAST64_WIDTH__ 64
# 0 "<built-in>"
#define __UINT_FAST8_MAX__ 0xff
# 0 "<built-in>"
#define __UINT_FAST16_MAX__ 0xffff
# 0 "<built-in>"
#define __UINT_FAST32_MAX__ 0xffffffffU
# 0 "<built-in>"
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
# 0 "<built-in>"
#define __INTPTR_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __INTPTR_WIDTH__ 64
# 0 "<built-in>"
#define __UINTPTR_MAX__ 0xffffffffffffffffUL
# 0 "<built-in>"
#define __GCC_IEC_559 2
# 0 "<built-in>"
#define __GCC_IEC_559_COMPLEX 2
# 0 "<built-in>"
#define __FLT_EVAL_METHOD__ 0
# 0 "<built-in>"
#define __FLT_EVAL_METHOD_TS_18661_3__ 0
# 0 "<built-in>"
#define __DEC_EVAL_METHOD__ 2
# 0 "<built-in>"
#define __FLT_RADIX__ 2
# 0 "<built-in>"
#define __FLT_MANT_DIG__ 24
# 0 "<built-in>"
#define __FLT_DIG__ 6
# 0 "<built-in>"
#define __FLT_MIN_EXP__ (-125)
# 0 "<built-in>"
#define __FLT_MIN_10_EXP__ (-37)
# 0 "<built-in>"
#define __FLT_MAX_EXP__ 128
# 0 "<built-in>"
#define __FLT_MAX_10_EXP__ 38
# 0 "<built-in>"
#define __FLT_DECIMAL_DIG__ 9
# 0 "<built-in>"
#define __FLT_MAX__ 3.40282346638528859811704183484516925e+38F
# 0 "<built-in>"
#define __FLT_NORM_MAX__ 3.40282346638528859811704183484516925e+38F
# 0 "<built-in>"
#define __FLT_MIN__ 1.17549435082228750796873653722224568e-38F
# 0 "<built-in>"
#define __FLT_EPSILON__ 1.19209289550781250000000000000000000e-7F
# 0 "<built-in>"
#define __FLT_DENORM_MIN__ 1.40129846432481707092372958328991613e-45F
# 0 "<built-in>"
#define __FLT_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __DBL_MANT_DIG__ 53
# 0 "<built-in>"
#define __DBL_DIG__ 15
# 0 "<built-in>"
#define __DBL_MIN_EXP__ (-1021)
# 0 "<built-in>"
#define __DBL_MIN_10_EXP__ (-307)
# 0 "<built-in>"
#define __DBL_MAX_EXP__ 1024
# 0 "<built-in>"
#define __DBL_MAX_10_EXP__ 308
# 0 "<built-in>"
#define __DBL_DECIMAL_DIG__ 17
# 0 "<built-in>"
#define __DBL_MAX__ ((double)1.79769313486231570814527423731704357e+308L)
# 0 "<built-in>"
#define __DBL_NORM_MAX__ ((double)1.79769313486231570814527423731704357e+308L)
# 0 "<built-in>"
#define __DBL_MIN__ ((double)2.22507385850720138309023271733240406e-308L)
# 0 "<built-in>"
#define __DBL_EPSILON__ ((double)2.22044604925031308084726333618164062e-16L)
# 0 "<built-in>"
#define __DBL_DENORM_MIN__ ((double)4.94065645841246544176568792868221372e-324L)
# 0 "<built-in>"
#define __DBL_HAS_DENORM__ 1
# 0 "<built-in>"
#define __DBL_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __DBL_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __DBL_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __LDBL_MANT_DIG__ 64
# 0 "<built-in>"
#define __LDBL_DIG__ 18
# 0 "<built-in>"
#define __LDBL_MIN_EXP__ (-16381)
# 0 "<built-in>"
#define __LDBL_MIN_10_EXP__ (-4931)
# 0 "<built-in>"
#define __LDBL_MAX_EXP__ 16384
# 0 "<built-in>"
#define __LDBL_MAX_10_EXP__ 4932
# 0 "<built-in>"
#define __DECIMAL_DIG__ 21
# 0 "<built-in>"
#define __LDBL_DECIMAL_DIG__ 21
# 0 "<built-in>"
#define __LDBL_MAX__ 1.18973149535723176502126385303097021e+4932L
# 0 "<built-in>"
#define __LDBL_NORM_MAX__ 1.18973149535723176502126385303097021e+4932L
# 0 "<built-in>"
#define __LDBL_MIN__ 3.36210314311209350626267781732175260e-4932L
# 0 "<built-in>"
#define __LDBL_EPSILON__ 1.08420217248550443400745280086994171e-19L
# 0 "<built-in>"
#define __LDBL_DENORM_MIN__ 3.64519953188247460252840593361941982e-4951L
# 0 "<built-in>"
#define __LDBL_HAS_DENORM__ 1
# 0 "<built-in>"
#define __LDBL_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __LDBL_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __LDBL_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT32_MANT_DIG__ 24
# 0 "<built-in>"
#define __FLT32_DIG__ 6
# 0 "<built-in>"
#define __FLT32_MIN_EXP__ (-125)
# 0 "<built-in>"
#define __FLT32_MIN_10_EXP__ (-37)
# 0 "<built-in>"
#define __FLT32_MAX_EXP__ 128
# 0 "<built-in>"
#define __FLT32_MAX_10_EXP__ 38
# 0 "<built-in>"
#define __FLT32_DECIMAL_DIG__ 9
# 0 "<built-in>"
#define __FLT32_MAX__ 3.40282346638528859811704183484516925e+38F32
# 0 "<built-in>"
#define __FLT32_NORM_MAX__ 3.40282346638528859811704183484516925e+38F32
# 0 "<built-in>"
#define __FLT32_MIN__ 1.17549435082228750796873653722224568e-38F32
# 0 "<built-in>"
#define __FLT32_EPSILON__ 1.19209289550781250000000000000000000e-7F32
# 0 "<built-in>"
#define __FLT32_DENORM_MIN__ 1.40129846432481707092372958328991613e-45F32
# 0 "<built-in>"
#define __FLT32_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT32_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT32_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT32_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT64_MANT_DIG__ 53
# 0 "<built-in>"
#define __FLT64_DIG__ 15
# 0 "<built-in>"
#define __FLT64_MIN_EXP__ (-1021)
# 0 "<built-in>"
#define __FLT64_MIN_10_EXP__ (-307)
# 0 "<built-in>"
#define __FLT64_MAX_EXP__ 1024
# 0 "<built-in>"
#define __FLT64_MAX_10_EXP__ 308
# 0 "<built-in>"
#define __FLT64_DECIMAL_DIG__ 17
# 0 "<built-in>"
#define __FLT64_MAX__ 1.79769313486231570814527423731704357e+308F64
# 0 "<built-in>"
#define __FLT64_NORM_MAX__ 1.79769313486231570814527423731704357e+308F64
# 0 "<built-in>"
#define __FLT64_MIN__ 2.22507385850720138309023271733240406e-308F64
# 0 "<built-in>"
#define __FLT64_EPSILON__ 2.22044604925031308084726333618164062e-16F64
# 0 "<built-in>"
#define __FLT64_DENORM_MIN__ 4.94065645841246544176568792868221372e-324F64
# 0 "<built-in>"
#define __FLT64_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT64_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT64_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT64_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT128_MANT_DIG__ 113
# 0 "<built-in>"
#define __FLT128_DIG__ 33
# 0 "<built-in>"
#define __FLT128_MIN_EXP__ (-16381)
# 0 "<built-in>"
#define __FLT128_MIN_10_EXP__ (-4931)
# 0 "<built-in>"
#define __FLT128_MAX_EXP__ 16384
# 0 "<built-in>"
#define __FLT128_MAX_10_EXP__ 4932
# 0 "<built-in>"
#define __FLT128_DECIMAL_DIG__ 36
# 0 "<built-in>"
#define __FLT128_MAX__ 1.18973149535723176508575932662800702e+4932F128
# 0 "<built-in>"
#define __FLT128_NORM_MAX__ 1.18973149535723176508575932662800702e+4932F128
# 0 "<built-in>"
#define __FLT128_MIN__ 3.36210314311209350626267781732175260e-4932F128
# 0 "<built-in>"
#define __FLT128_EPSILON__ 1.92592994438723585305597794258492732e-34F128
# 0 "<built-in>"
#define __FLT128_DENORM_MIN__ 6.47517511943802511092443895822764655e-4966F128
# 0 "<built-in>"
#define __FLT128_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT128_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT128_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT128_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT32X_MANT_DIG__ 53
# 0 "<built-in>"
#define __FLT32X_DIG__ 15
# 0 "<built-in>"
#define __FLT32X_MIN_EXP__ (-1021)
# 0 "<built-in>"
#define __FLT32X_MIN_10_EXP__ (-307)
# 0 "<built-in>"
#define __FLT32X_MAX_EXP__ 1024
# 0 "<built-in>"
#define __FLT32X_MAX_10_EXP__ 308
# 0 "<built-in>"
#define __FLT32X_DECIMAL_DIG__ 17
# 0 "<built-in>"
#define __FLT32X_MAX__ 1.79769313486231570814527423731704357e+308F32x
# 0 "<built-in>"
#define __FLT32X_NORM_MAX__ 1.79769313486231570814527423731704357e+308F32x
# 0 "<built-in>"
#define __FLT32X_MIN__ 2.22507385850720138309023271733240406e-308F32x
# 0 "<built-in>"
#define __FLT32X_EPSILON__ 2.22044604925031308084726333618164062e-16F32x
# 0 "<built-in>"
#define __FLT32X_DENORM_MIN__ 4.94065645841246544176568792868221372e-324F32x
# 0 "<built-in>"
#define __FLT32X_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT32X_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT32X_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT32X_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT64X_MANT_DIG__ 64
# 0 "<built-in>"
#define __FLT64X_DIG__ 18
# 0 "<built-in>"
#define __FLT64X_MIN_EXP__ (-16381)
# 0 "<built-in>"
#define __FLT64X_MIN_10_EXP__ (-4931)
# 0 "<built-in>"
#define __FLT64X_MAX_EXP__ 16384
# 0 "<built-in>"
#define __FLT64X_MAX_10_EXP__ 4932
# 0 "<built-in>"
#define __FLT64X_DECIMAL_DIG__ 21
# 0 "<built-in>"
#define __FLT64X_MAX__ 1.18973149535723176502126385303097021e+4932F64x
# 0 "<built-in>"
#define __FLT64X_NORM_MAX__ 1.18973149535723176502126385303097021e+4932F64x
# 0 "<built-in>"
#define __FLT64X_MIN__ 3.36210314311209350626267781732175260e-4932F64x
# 0 "<built-in>"
#define __FLT64X_EPSILON__ 1.08420217248550443400745280086994171e-19F64x
# 0 "<built-in>"
#define __FLT64X_DENORM_MIN__ 3.64519953188247460252840593361941982e-4951F64x
# 0 "<built-in>"
#define __FLT64X_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT64X_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT64X_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT64X_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __REGISTER_PREFIX__ 
# 0 "<built-in>"
#define __USER_LABEL_PREFIX__ _
# 0 "<built-in>"
#define __GNUC_STDC_INLINE__ 1
# 0 "<built-in>"
#define __NO_INLINE__ 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 1
# 0 "<built-in>"
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_INT_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_LLONG_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
# 0 "<built-in>"
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
# 0 "<built-in>"
#define __HAVE_SPECULATION_SAFE_VALUE 1
# 0 "<built-in>"
#define __PRAGMA_REDEFINE_EXTNAME 1
# 0 "<built-in>"
#define __SIZEOF_INT128__ 16
# 0 "<built-in>"
#define __SIZEOF_WCHAR_T__ 4
# 0 "<built-in>"
#define __SIZEOF_WINT_T__ 4
# 0 "<built-in>"
#define __SIZEOF_PTRDIFF_T__ 8
# 0 "<built-in>"
#define __amd64 1
# 0 "<built-in>"
#define __amd64__ 1
# 0 "<built-in>"
#define __x86_64 1
# 0 "<built-in>"
#define __x86_64__ 1
# 0 "<built-in>"
#define __SIZEOF_FLOAT80__ 16
# 0 "<built-in>"
#define __SIZEOF_FLOAT128__ 16
# 0 "<built-in>"
#define __ATOMIC_HLE_ACQUIRE 65536
# 0 "<built-in>"
#define __ATOMIC_HLE_RELEASE 131072
# 0 "<built-in>"
#define __GCC_ASM_FLAG_OUTPUTS__ 1
# 0 "<built-in>"
#define __k8 1
# 0 "<built-in>"
#define __k8__ 1
# 0 "<built-in>"
#define __tune_core2__ 1
# 0 "<built-in>"
#define __code_model_small__ 1
# 0 "<built-in>"
#define __MMX__ 1
# 0 "<built-in>"
#define __SSE__ 1
# 0 "<built-in>"
#define __SSE2__ 1
# 0 "<built-in>"
#define __SSE3__ 1
# 0 "<built-in>"
#define __FXSR__ 1
# 0 "<built-in>"
#define __SSE_MATH__ 1
# 0 "<built-in>"
#define __SSE2_MATH__ 1
# 0 "<built-in>"
#define __MMX_WITH_SSE__ 1
# 0 "<built-in>"
#define __SEG_FS 1
# 0 "<built-in>"
#define __SEG_GS 1
# 0 "<built-in>"
#define __LITTLE_ENDIAN__ 1
# 0 "<built-in>"
#define __MACH__ 1
# 0 "<built-in>"
#define __APPLE__ 1
# 0 "<built-in>"
#define __APPLE_CC__ 1
# 0 "<built-in>"
#define __CONSTANT_CFSTRINGS__ 1
# 0 "<built-in>"
#define __ENVIRONMENT_MAC_OS_X_VERSION_MIN_REQUIRED__ 110500
# 0 "<built-in>"
#define __strong 
# 0 "<built-in>"
#define __weak 
# 0 "<command-line>"
#define __DYNAMIC__ 1
# 1 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
# 21 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
# 1 "project/radare2/libr/asm/arch/arm/aarch64/sysdep.h" 1
# 36 "project/radare2/libr/asm/arch/arm/aarch64/sysdep.h"
# 1 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/ansidecl.h" 1 3 4
# 115 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/ansidecl.h" 3 4
#define _ANSIDECL_H 1
# 136 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/ansidecl.h" 3 4
#define GCC_VERSION (__GNUC__ * 1000 + __GNUC_MINOR__)
# 147 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/ansidecl.h" 3 4
#define ANSI_PROTOTYPES 1
#define PTR void *
#define PTRCONST void *const
#define LONG_DOUBLE long double




#define PARAMS(ARGS) ARGS


#define VPARAMS(ARGS) ARGS
#define VA_START(VA_LIST,VAR) va_start(VA_LIST, VAR)





#define VA_OPEN(AP,VAR) { va_list AP; va_start(AP, VAR); { struct Qdmy
#define VA_CLOSE(AP) } va_end(AP); }
#define VA_FIXEDARG(AP,T,N) struct Qdmy

#undef const
#undef volatile
#undef signed



#undef inline
# 188 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/ansidecl.h" 3 4
#define CONST const
#define VOLATILE volatile
#define SIGNED signed

#define PROTO(type,name,arglist) type name arglist
#define EXFUN(name,proto) name proto
#define DEFUN(name,arglist,args) name(args)
#define DEFUN_VOID(name) name(void)
#define AND ,
#define DOTS , ...
#define NOARGS void
# 253 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/ansidecl.h" 3 4
#define ATTRIBUTE_MALLOC __attribute__ ((__malloc__))
# 262 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/ansidecl.h" 3 4
#define ATTRIBUTE_UNUSED_LABEL ATTRIBUTE_UNUSED






#define ATTRIBUTE_UNUSED __attribute__ ((__unused__))





#define ARG_UNUSED(NAME) NAME ATTRIBUTE_UNUSED





#define ATTRIBUTE_NORETURN __attribute__ ((__noreturn__))





#define ATTRIBUTE_NONNULL(m) __attribute__ ((__nonnull__ (m)))
# 296 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/ansidecl.h" 3 4
#define ATTRIBUTE_PURE __attribute__ ((__pure__))
# 307 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/ansidecl.h" 3 4
#define ATTRIBUTE_PRINTF(m,n) __attribute__ ((__format__ (__printf__, m, n))) ATTRIBUTE_NONNULL(m)
#define ATTRIBUTE_PRINTF_1 ATTRIBUTE_PRINTF(1, 2)
#define ATTRIBUTE_PRINTF_2 ATTRIBUTE_PRINTF(2, 3)
#define ATTRIBUTE_PRINTF_3 ATTRIBUTE_PRINTF(3, 4)
#define ATTRIBUTE_PRINTF_4 ATTRIBUTE_PRINTF(4, 5)
#define ATTRIBUTE_PRINTF_5 ATTRIBUTE_PRINTF(5, 6)







#define ATTRIBUTE_FPTR_PRINTF(m,n) ATTRIBUTE_PRINTF(m, n)



#define ATTRIBUTE_FPTR_PRINTF_1 ATTRIBUTE_FPTR_PRINTF(1, 2)
#define ATTRIBUTE_FPTR_PRINTF_2 ATTRIBUTE_FPTR_PRINTF(2, 3)
#define ATTRIBUTE_FPTR_PRINTF_3 ATTRIBUTE_FPTR_PRINTF(3, 4)
#define ATTRIBUTE_FPTR_PRINTF_4 ATTRIBUTE_FPTR_PRINTF(4, 5)
#define ATTRIBUTE_FPTR_PRINTF_5 ATTRIBUTE_FPTR_PRINTF(5, 6)






#define ATTRIBUTE_NULL_PRINTF(m,n) __attribute__ ((__format__ (__printf__, m, n)))



#define ATTRIBUTE_NULL_PRINTF_1 ATTRIBUTE_NULL_PRINTF(1, 2)
#define ATTRIBUTE_NULL_PRINTF_2 ATTRIBUTE_NULL_PRINTF(2, 3)
#define ATTRIBUTE_NULL_PRINTF_3 ATTRIBUTE_NULL_PRINTF(3, 4)
#define ATTRIBUTE_NULL_PRINTF_4 ATTRIBUTE_NULL_PRINTF(4, 5)
#define ATTRIBUTE_NULL_PRINTF_5 ATTRIBUTE_NULL_PRINTF(5, 6)





#define ATTRIBUTE_SENTINEL __attribute__ ((__sentinel__))
# 358 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/ansidecl.h" 3 4
#define ATTRIBUTE_ALIGNED_ALIGNOF(m) __attribute__ ((__aligned__ (__alignof__ (m))))
# 367 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/ansidecl.h" 3 4
#define ATTRIBUTE_PACKED __attribute__ ((packed))





#define ATTRIBUTE_COLD __attribute__ ((__cold__))






#define ATTRIBUTE_HOT __attribute__ ((__hot__))
# 37 "project/radare2/libr/asm/arch/arm/aarch64/sysdep.h" 2
# 56 "project/radare2/libr/asm/arch/arm/aarch64/sysdep.h"
extern char *stpcpy (char *__dest, const char *__src);


#define opcodes_error_handler _bfd_error_handler
# 70 "project/radare2/libr/asm/arch/arm/aarch64/sysdep.h"
#define OPCODES_SIGJMP_BUF jmp_buf
#define OPCODES_SIGSETJMP(buf) setjmp(buf)
#define OPCODES_SIGLONGJMP(buf,val) longjmp((buf), (val))
# 22 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 2
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/assert.h" 1 3 4
# 42 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/assert.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 1 3 4
# 68 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define _CDEFS_H_ 





#define __BEGIN_DECLS 
#define __END_DECLS 
# 95 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __has_feature(x) 0





#define __has_extension(x) 0
# 112 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __P(protos) protos
#define __CONCAT(x,y) x ## y
#define __STRING(x) #x

#define __const const
#define __signed signed
#define __volatile volatile
# 155 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __dead2 __attribute__((__noreturn__))
#define __pure2 __attribute__((__const__))




#define __unused __attribute__((__unused__))




#define __used __attribute__((__used__))





#define __cold __attribute__((__cold__))
# 182 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __exported __attribute__((__visibility__("default")))
#define __exported_push _Pragma("GCC visibility push(default)")
#define __exported_pop _Pragma("GCC visibility pop")
# 196 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __deprecated __attribute__((__deprecated__))



#define __deprecated_msg(_msg) __attribute__((__deprecated__(_msg)))







#define __deprecated_enum_msg(_msg) 


#define __kpi_deprecated(_msg) 







#define __unavailable 


#define __kpi_unavailable 

#define __kpi_deprecated_arm64_macos_unavailable 



#define __dead 
#define __pure 
# 239 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __restrict restrict
# 248 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __nullable 


#define __nonnull 


#define __null_unspecified 


#define _Nullable 


#define _Nonnull 


#define _Null_unspecified 
# 274 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __disable_tail_calls 
# 286 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __not_tail_called 
# 295 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __result_use_check __attribute__((__warn_unused_result__))
# 307 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __swift_unavailable(_msg) 
# 316 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __abortlike __dead2 __cold __not_tail_called
# 341 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __header_inline extern __inline __attribute__((__gnu_inline__))
# 352 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __header_always_inline __header_inline __attribute__ ((__always_inline__))
# 371 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __unreachable_ok_push _Pragma("GCC diagnostic push") _Pragma("GCC diagnostic ignored \"-Wunreachable-code\"")


#define __unreachable_ok_pop _Pragma("GCC diagnostic pop")
# 389 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg)))

#define __printf0like(fmtarg,firstvararg) __attribute__((__format__ (__printf0__, fmtarg, firstvararg)))

#define __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg)))


#define __IDSTRING(name,string) static const char name[] __used = string


#define __COPYRIGHT(s) __IDSTRING(copyright,s)



#define __RCSID(s) __IDSTRING(rcsid,s)



#define __SCCSID(s) __IDSTRING(sccsid,s)



#define __PROJECT_VERSION(s) __IDSTRING(project_version,s)




#define __FBSDID(s) 



#define __DECONST(type,var) __CAST_AWAY_QUALIFIER(var, const, type)



#define __DEVOLATILE(type,var) __CAST_AWAY_QUALIFIER(var, volatile, type)



#define __DEQUALIFY(type,var) __CAST_AWAY_QUALIFIER(var, const volatile, type)
# 446 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __alloc_size(...) __attribute__((alloc_size(__VA_ARGS__)))
# 496 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __DARWIN_ONLY_64_BIT_INO_T 0
#define __DARWIN_ONLY_UNIX_CONFORMANCE 1
#define __DARWIN_ONLY_VERS_1050 0
# 528 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __DARWIN_UNIX03 1
# 564 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __DARWIN_64_BIT_INO_T 1
# 575 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __DARWIN_VERS_1050 1




#define __DARWIN_NON_CANCELABLE 0







#define __DARWIN_SUF_UNIX03 
# 597 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __DARWIN_SUF_64_BIT_INO_T "$INODE64"
# 607 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __DARWIN_SUF_1050 "$1050"
# 616 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __DARWIN_SUF_NON_CANCELABLE 
# 626 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __DARWIN_SUF_EXTSN "$DARWIN_EXTSN"




#define __DARWIN_ALIAS(sym) __asm("_" __STRING(sym) __DARWIN_SUF_UNIX03)
#define __DARWIN_ALIAS_C(sym) __asm("_" __STRING(sym) __DARWIN_SUF_NON_CANCELABLE __DARWIN_SUF_UNIX03)
#define __DARWIN_ALIAS_I(sym) __asm("_" __STRING(sym) __DARWIN_SUF_64_BIT_INO_T __DARWIN_SUF_UNIX03)
#define __DARWIN_NOCANCEL(sym) __asm("_" __STRING(sym) __DARWIN_SUF_NON_CANCELABLE)
#define __DARWIN_INODE64(sym) __asm("_" __STRING(sym) __DARWIN_SUF_64_BIT_INO_T)

#define __DARWIN_1050(sym) __asm("_" __STRING(sym) __DARWIN_SUF_1050)
#define __DARWIN_1050ALIAS(sym) __asm("_" __STRING(sym) __DARWIN_SUF_1050 __DARWIN_SUF_UNIX03)
#define __DARWIN_1050ALIAS_C(sym) __asm("_" __STRING(sym) __DARWIN_SUF_1050 __DARWIN_SUF_NON_CANCELABLE __DARWIN_SUF_UNIX03)
#define __DARWIN_1050ALIAS_I(sym) __asm("_" __STRING(sym) __DARWIN_SUF_1050 __DARWIN_SUF_64_BIT_INO_T __DARWIN_SUF_UNIX03)
#define __DARWIN_1050INODE64(sym) __asm("_" __STRING(sym) __DARWIN_SUF_1050 __DARWIN_SUF_64_BIT_INO_T)

#define __DARWIN_EXTSN(sym) __asm("_" __STRING(sym) __DARWIN_SUF_EXTSN)
#define __DARWIN_EXTSN_C(sym) __asm("_" __STRING(sym) __DARWIN_SUF_EXTSN __DARWIN_SUF_NON_CANCELABLE)




# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_symbol_aliasing.h" 1 3 4
# 35 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_symbol_aliasing.h" 3 4
#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_2_0(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_2_1(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_2_2(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_3_0(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_3_1(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_3_2(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_4_0(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_4_1(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_4_2(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_4_3(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_5_0(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_5_1(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_6_0(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_6_1(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_7_0(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_7_1(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_8_0(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_8_1(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_8_2(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_8_3(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_8_4(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_9_0(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_9_1(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_9_2(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_9_3(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_10_0(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_10_1(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_10_2(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_10_3(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_11_0(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_11_1(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_11_2(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_11_3(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_11_4(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_12_0(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_12_1(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_12_2(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_12_3(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_12_4(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_13_0(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_13_1(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_13_2(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_13_3(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_13_4(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_13_5(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_13_6(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_13_7(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_14_0(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_14_1(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_14_2(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_14_3(x) 





#define __DARWIN_ALIAS_STARTING_IPHONE___IPHONE_14_5(x) 



#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_0(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_1(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_2(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_3(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_4(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_5(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_6(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_7(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_8(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_9(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_10(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_10_2(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_10_3(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_11(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_11_2(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_11_3(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_11_4(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_12(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_12_1(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_12_2(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_12_4(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_13(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_13_1(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_13_2(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_13_4(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_14(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_14_1(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_14_4(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_14_5(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_14_6(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_15(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_15_1(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_10_16(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_11_0(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_11_1(x) x





#define __DARWIN_ALIAS_STARTING_MAC___MAC_11_3(x) x
# 650 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 2 3 4




#define __DARWIN_ALIAS_STARTING(_mac,_iphone,x) __DARWIN_ALIAS_STARTING_MAC_ ##_mac(x)
# 715 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_posix_availability.h" 1 3 4
# 35 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_posix_availability.h" 3 4
#define ___POSIX_C_DEPRECATED_STARTING_198808L 





#define ___POSIX_C_DEPRECATED_STARTING_199009L 





#define ___POSIX_C_DEPRECATED_STARTING_199209L 





#define ___POSIX_C_DEPRECATED_STARTING_199309L 





#define ___POSIX_C_DEPRECATED_STARTING_199506L 





#define ___POSIX_C_DEPRECATED_STARTING_200112L 





#define ___POSIX_C_DEPRECATED_STARTING_200809L 
# 716 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 2 3 4

#define __POSIX_C_DEPRECATED(ver) ___POSIX_C_DEPRECATED_STARTING_ ##ver







#define __DARWIN_C_ANSI 010000L
#define __DARWIN_C_FULL 900000L






#define __DARWIN_C_LEVEL __DARWIN_C_FULL







#define __STDC_WANT_LIB_EXT1__ 1
# 752 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __DARWIN_NO_LONG_LONG 0
# 764 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define _DARWIN_FEATURE_64_BIT_INODE 1
# 790 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define _DARWIN_FEATURE_ONLY_UNIX_CONFORMANCE 1







#define _DARWIN_FEATURE_UNIX_CONFORMANCE 3
# 809 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __CAST_AWAY_QUALIFIER(variable,qualifier,type) (type) (long)(variable)







#define __XNU_PRIVATE_EXTERN __attribute__((visibility("hidden")))
# 833 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __compiler_barrier() __asm__ __volatile__("" ::: "memory")





#define __enum_open 
#define __enum_closed 





#define __enum_options 
# 866 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
#define __enum_decl(_name,_type,...) typedef _type _name; enum __VA_ARGS__ __enum_open

#define __enum_closed_decl(_name,_type,...) typedef _type _name; enum __VA_ARGS__ __enum_closed

#define __options_decl(_name,_type,...) typedef _type _name; enum __VA_ARGS__ __enum_open __enum_options

#define __options_closed_decl(_name,_type,...) typedef _type _name; enum __VA_ARGS__ __enum_closed __enum_options
# 43 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/assert.h" 2 3 4
# 52 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/assert.h" 3 4
#undef assert
#undef __assert
# 75 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/assert.h" 3 4


# 76 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/assert.h" 3 4
void __assert_rtn(const char *, const char *, int, const char *) __attribute__((__noreturn__)) __attribute__((__cold__)) ;










#define __assert(e,file,line) __assert_rtn ((const char *)-1L, file, line, e)




#define assert(e) (__builtin_expect(!(e), 0) ? __assert_rtn(__func__, __FILE__, __LINE__, #e) : (void)0)
# 103 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/assert.h" 3 4
#define _ASSERT_H_ 



#define static_assert _Static_assert
# 23 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 2
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 1 3 4
# 59 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 3 4
#define _STDLIB_H_ 

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 1 3 4
# 25 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 3 4
#define __AVAILABILITY__ 
# 132 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 3 4
#define __API_TO_BE_DEPRECATED 100000


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/AvailabilityVersions.h" 1 3 4
# 25 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/AvailabilityVersions.h" 3 4
#define __AVAILABILITY_VERSIONS__ 

#define __MAC_10_0 1000
#define __MAC_10_1 1010
#define __MAC_10_2 1020
#define __MAC_10_3 1030
#define __MAC_10_4 1040
#define __MAC_10_5 1050
#define __MAC_10_6 1060
#define __MAC_10_7 1070
#define __MAC_10_8 1080
#define __MAC_10_9 1090
#define __MAC_10_10 101000
#define __MAC_10_10_2 101002
#define __MAC_10_10_3 101003
#define __MAC_10_11 101100
#define __MAC_10_11_2 101102
#define __MAC_10_11_3 101103
#define __MAC_10_11_4 101104
#define __MAC_10_12 101200
#define __MAC_10_12_1 101201
#define __MAC_10_12_2 101202
#define __MAC_10_12_4 101204
#define __MAC_10_13 101300
#define __MAC_10_13_1 101301
#define __MAC_10_13_2 101302
#define __MAC_10_13_4 101304
#define __MAC_10_14 101400
#define __MAC_10_14_1 101401
#define __MAC_10_14_4 101404
#define __MAC_10_14_6 101406
#define __MAC_10_15 101500
#define __MAC_10_15_1 101501
#define __MAC_10_15_4 101504
#define __MAC_10_16 101600
#define __MAC_11_0 110000
#define __MAC_11_1 110100
#define __MAC_11_3 110300


#define __IPHONE_2_0 20000
#define __IPHONE_2_1 20100
#define __IPHONE_2_2 20200
#define __IPHONE_3_0 30000
#define __IPHONE_3_1 30100
#define __IPHONE_3_2 30200
#define __IPHONE_4_0 40000
#define __IPHONE_4_1 40100
#define __IPHONE_4_2 40200
#define __IPHONE_4_3 40300
#define __IPHONE_5_0 50000
#define __IPHONE_5_1 50100
#define __IPHONE_6_0 60000
#define __IPHONE_6_1 60100
#define __IPHONE_7_0 70000
#define __IPHONE_7_1 70100
#define __IPHONE_8_0 80000
#define __IPHONE_8_1 80100
#define __IPHONE_8_2 80200
#define __IPHONE_8_3 80300
#define __IPHONE_8_4 80400
#define __IPHONE_9_0 90000
#define __IPHONE_9_1 90100
#define __IPHONE_9_2 90200
#define __IPHONE_9_3 90300
#define __IPHONE_10_0 100000
#define __IPHONE_10_1 100100
#define __IPHONE_10_2 100200
#define __IPHONE_10_3 100300
#define __IPHONE_11_0 110000
#define __IPHONE_11_1 110100
#define __IPHONE_11_2 110200
#define __IPHONE_11_3 110300
#define __IPHONE_11_4 110400
#define __IPHONE_12_0 120000
#define __IPHONE_12_1 120100
#define __IPHONE_12_2 120200
#define __IPHONE_12_3 120300
#define __IPHONE_12_4 120400
#define __IPHONE_13_0 130000
#define __IPHONE_13_1 130100
#define __IPHONE_13_2 130200
#define __IPHONE_13_3 130300
#define __IPHONE_13_4 130400
#define __IPHONE_13_5 130500
#define __IPHONE_13_6 130600
#define __IPHONE_13_7 130700
#define __IPHONE_14_0 140000
#define __IPHONE_14_1 140100
#define __IPHONE_14_2 140200
#define __IPHONE_14_3 140300
#define __IPHONE_14_5 140500


#define __TVOS_9_0 90000
#define __TVOS_9_1 90100
#define __TVOS_9_2 90200
#define __TVOS_10_0 100000
#define __TVOS_10_0_1 100001
#define __TVOS_10_1 100100
#define __TVOS_10_2 100200
#define __TVOS_11_0 110000
#define __TVOS_11_1 110100
#define __TVOS_11_2 110200
#define __TVOS_11_3 110300
#define __TVOS_11_4 110400
#define __TVOS_12_0 120000
#define __TVOS_12_1 120100
#define __TVOS_12_2 120200
#define __TVOS_12_3 120300
#define __TVOS_12_4 120400
#define __TVOS_13_0 130000
#define __TVOS_13_2 130200
#define __TVOS_13_3 130300
#define __TVOS_13_4 130400
#define __TVOS_14_0 140000
#define __TVOS_14_1 140100
#define __TVOS_14_2 140200
#define __TVOS_14_3 140300
#define __TVOS_14_5 140500

#define __WATCHOS_1_0 10000
#define __WATCHOS_2_0 20000
#define __WATCHOS_2_1 20100
#define __WATCHOS_2_2 20200
#define __WATCHOS_3_0 30000
#define __WATCHOS_3_1 30100
#define __WATCHOS_3_1_1 30101
#define __WATCHOS_3_2 30200
#define __WATCHOS_4_0 40000
#define __WATCHOS_4_1 40100
#define __WATCHOS_4_2 40200
#define __WATCHOS_4_3 40300
#define __WATCHOS_5_0 50000
#define __WATCHOS_5_1 50100
#define __WATCHOS_5_2 50200
#define __WATCHOS_5_3 50300
#define __WATCHOS_6_0 60000
#define __WATCHOS_6_1 60100
#define __WATCHOS_6_2 60200
#define __WATCHOS_7_0 70000
#define __WATCHOS_7_1 70100
#define __WATCHOS_7_2 70200
#define __WATCHOS_7_3 70300
#define __WATCHOS_7_4 70400







#define MAC_OS_X_VERSION_10_0 1000
#define MAC_OS_X_VERSION_10_1 1010
#define MAC_OS_X_VERSION_10_2 1020
#define MAC_OS_X_VERSION_10_3 1030
#define MAC_OS_X_VERSION_10_4 1040
#define MAC_OS_X_VERSION_10_5 1050
#define MAC_OS_X_VERSION_10_6 1060
#define MAC_OS_X_VERSION_10_7 1070
#define MAC_OS_X_VERSION_10_8 1080
#define MAC_OS_X_VERSION_10_9 1090
#define MAC_OS_X_VERSION_10_10 101000
#define MAC_OS_X_VERSION_10_10_2 101002
#define MAC_OS_X_VERSION_10_10_3 101003
#define MAC_OS_X_VERSION_10_11 101100
#define MAC_OS_X_VERSION_10_11_2 101102
#define MAC_OS_X_VERSION_10_11_3 101103
#define MAC_OS_X_VERSION_10_11_4 101104
#define MAC_OS_X_VERSION_10_12 101200
#define MAC_OS_X_VERSION_10_12_1 101201
#define MAC_OS_X_VERSION_10_12_2 101202
#define MAC_OS_X_VERSION_10_12_4 101204
#define MAC_OS_X_VERSION_10_13 101300
#define MAC_OS_X_VERSION_10_13_1 101301
#define MAC_OS_X_VERSION_10_13_2 101302
#define MAC_OS_X_VERSION_10_13_4 101304
#define MAC_OS_X_VERSION_10_14 101400
#define MAC_OS_X_VERSION_10_14_1 101401
#define MAC_OS_X_VERSION_10_14_4 101404
#define MAC_OS_X_VERSION_10_14_6 101406
#define MAC_OS_X_VERSION_10_15 101500
#define MAC_OS_X_VERSION_10_15_1 101501
#define MAC_OS_X_VERSION_10_16 101600
#define MAC_OS_VERSION_11_0 110000



#define __DRIVERKIT_19_0 190000
#define __DRIVERKIT_20_0 200000
# 136 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 2 3 4
# 1 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/AvailabilityInternal.h" 1 3 4
# 40 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/AvailabilityInternal.h" 3 4
#define __AVAILABILITY_INTERNAL__ 
# 49 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/AvailabilityInternal.h" 3 4
#define __MAC_OS_X_VERSION_MIN_REQUIRED __ENVIRONMENT_MAC_OS_X_VERSION_MIN_REQUIRED__
# 102 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/AvailabilityInternal.h" 3 4
#define __MAC_OS_X_VERSION_MAX_ALLOWED __MAC_11_3
# 118 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/AvailabilityInternal.h" 3 4
#define __AVAILABILITY_INTERNAL_DEPRECATED __attribute__((deprecated))




#define __AVAILABILITY_INTERNAL_DEPRECATED_MSG(_msg) __attribute__((deprecated))






#define __AVAILABILITY_INTERNAL_UNAVAILABLE __attribute__((unavailable))
#define __AVAILABILITY_INTERNAL_WEAK_IMPORT __attribute__((weak_import))
#define __AVAILABILITY_INTERNAL_REGULAR 
# 157 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/AvailabilityInternal.h" 3 4
#define __ENABLE_LEGACY_MAC_AVAILABILITY 1
# 4703 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/AvailabilityInternal.h" 3 4
#define __API_AVAILABLE_GET_MACRO(...) 
#define __API_AVAILABLE_BEGIN_GET_MACRO(...) 
#define __API_DEPRECATED_MSG_GET_MACRO(...) 
#define __API_DEPRECATED_REP_GET_MACRO(...) 
#define __API_DEPRECATED_BEGIN_MSG_GET_MACRO(...) 
#define __API_DEPRECATED_BEGIN_REP_GET_MACRO 
#define __API_UNAVAILABLE_GET_MACRO(...) 
#define __API_UNAVAILABLE_BEGIN_GET_MACRO(...) 
# 4745 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/AvailabilityInternal.h" 3 4
#define __swift_compiler_version_at_least(...) 1







#define __SPI_AVAILABLE(...) 
# 137 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 2 3 4
# 178 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 3 4
#define __OSX_AVAILABLE_STARTING(_osx,_ios) 
#define __OSX_AVAILABLE_BUT_DEPRECATED(_osxIntro,_osxDep,_iosIntro,_iosDep) 
#define __OSX_AVAILABLE_BUT_DEPRECATED_MSG(_osxIntro,_osxDep,_iosIntro,_iosDep,_msg) 
# 204 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 3 4
#define __OS_AVAILABILITY(_target,_availability) 
#define __OS_AVAILABILITY_MSG(_target,_availability,_msg) 
# 219 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 3 4
#define __OSX_EXTENSION_UNAVAILABLE(_msg) 
#define __IOS_EXTENSION_UNAVAILABLE(_msg) 






#define __OS_EXTENSION_UNAVAILABLE(_msg) __OSX_EXTENSION_UNAVAILABLE(_msg) __IOS_EXTENSION_UNAVAILABLE(_msg)
# 241 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 3 4
#define __OSX_UNAVAILABLE 



#define __OSX_AVAILABLE(_vers) 



#define __OSX_DEPRECATED(_start,_dep,_msg) 
# 264 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 3 4
#define __IOS_UNAVAILABLE 



#define __IOS_PROHIBITED 



#define __IOS_AVAILABLE(_vers) 



#define __IOS_DEPRECATED(_start,_dep,_msg) 
# 291 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 3 4
#define __TVOS_UNAVAILABLE 



#define __TVOS_PROHIBITED 



#define __TVOS_AVAILABLE(_vers) 



#define __TVOS_DEPRECATED(_start,_dep,_msg) 
# 318 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 3 4
#define __WATCHOS_UNAVAILABLE 



#define __WATCHOS_PROHIBITED 



#define __WATCHOS_AVAILABLE(_vers) 



#define __WATCHOS_DEPRECATED(_start,_dep,_msg) 
# 343 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 3 4
#define __SWIFT_UNAVAILABLE 



#define __SWIFT_UNAVAILABLE_MSG(_msg) 
# 429 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 3 4
#define __API_AVAILABLE(...) 
#define __API_AVAILABLE_BEGIN(...) 
#define __API_AVAILABLE_END 
#define __API_DEPRECATED(...) 
#define __API_DEPRECATED_WITH_REPLACEMENT(...) 
#define __API_DEPRECATED_BEGIN(...) 
#define __API_DEPRECATED_END 
#define __API_DEPRECATED_WITH_REPLACEMENT_BEGIN(...) 
#define __API_DEPRECATED_WITH_REPLACEMENT_END 
#define __API_UNAVAILABLE(...) 
#define __API_UNAVAILABLE_BEGIN(...) 
#define __API_UNAVAILABLE_END 
# 475 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 3 4
#define __SPI_DEPRECATED(...) 



#define __SPI_DEPRECATED_WITH_REPLACEMENT(...) 
# 62 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types.h" 1 3 4
# 25 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types.h" 3 4
#define __TYPES_H_ 

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types.h" 3 4
#define _SYS__TYPES_H_ 


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/_types.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/_types.h" 3 4
#define _BSD_MACHINE__TYPES_H_ 


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_types.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_types.h" 3 4
#define _BSD_I386__TYPES_H_ 







typedef signed char __int8_t;



typedef unsigned char __uint8_t;
typedef short __int16_t;
typedef unsigned short __uint16_t;
typedef int __int32_t;
typedef unsigned int __uint32_t;
typedef long long __int64_t;
typedef unsigned long long __uint64_t;

typedef long __darwin_intptr_t;
typedef unsigned int __darwin_natural_t;
# 70 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_types.h" 3 4
typedef int __darwin_ct_rune_t;





typedef union {
 char __mbstate8[128];
 long long _mbstateL;
} __mbstate_t;

typedef __mbstate_t __darwin_mbstate_t;


typedef long int __darwin_ptrdiff_t;







typedef long unsigned int __darwin_size_t;





typedef __builtin_va_list __darwin_va_list;





typedef int __darwin_wchar_t;




typedef __darwin_wchar_t __darwin_rune_t;


typedef int __darwin_wint_t;




typedef unsigned long __darwin_clock_t;
typedef __uint32_t __darwin_socklen_t;
typedef long __darwin_ssize_t;
typedef long __darwin_time_t;
# 33 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/_types.h" 2 3 4
# 34 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types.h" 2 3 4
# 52 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types.h" 3 4
#define __DARWIN_NULL ((void *)0)


typedef __int64_t __darwin_blkcnt_t;
typedef __int32_t __darwin_blksize_t;
typedef __int32_t __darwin_dev_t;
typedef unsigned int __darwin_fsblkcnt_t;
typedef unsigned int __darwin_fsfilcnt_t;
typedef __uint32_t __darwin_gid_t;
typedef __uint32_t __darwin_id_t;
typedef __uint64_t __darwin_ino64_t;

typedef __darwin_ino64_t __darwin_ino_t;



typedef __darwin_natural_t __darwin_mach_port_name_t;
typedef __darwin_mach_port_name_t __darwin_mach_port_t;
typedef __uint16_t __darwin_mode_t;
typedef __int64_t __darwin_off_t;
typedef __int32_t __darwin_pid_t;
typedef __uint32_t __darwin_sigset_t;
typedef __int32_t __darwin_suseconds_t;
typedef __uint32_t __darwin_uid_t;
typedef __uint32_t __darwin_useconds_t;
typedef unsigned char __darwin_uuid_t[16];
typedef char __darwin_uuid_string_t[37];

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_pthread/_pthread_types.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_pthread/_pthread_types.h" 3 4
#define _SYS__PTHREAD_TYPES_H_ 





#define __PTHREAD_SIZE__ 8176
#define __PTHREAD_ATTR_SIZE__ 56
#define __PTHREAD_MUTEXATTR_SIZE__ 8
#define __PTHREAD_MUTEX_SIZE__ 56
#define __PTHREAD_CONDATTR_SIZE__ 8
#define __PTHREAD_COND_SIZE__ 40
#define __PTHREAD_ONCE_SIZE__ 8
#define __PTHREAD_RWLOCK_SIZE__ 192
#define __PTHREAD_RWLOCKATTR_SIZE__ 16
# 57 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_pthread/_pthread_types.h" 3 4
struct __darwin_pthread_handler_rec {
 void (*__routine)(void *);
 void *__arg;
 struct __darwin_pthread_handler_rec *__next;
};

struct _opaque_pthread_attr_t {
 long __sig;
 char __opaque[56];
};

struct _opaque_pthread_cond_t {
 long __sig;
 char __opaque[40];
};

struct _opaque_pthread_condattr_t {
 long __sig;
 char __opaque[8];
};

struct _opaque_pthread_mutex_t {
 long __sig;
 char __opaque[56];
};

struct _opaque_pthread_mutexattr_t {
 long __sig;
 char __opaque[8];
};

struct _opaque_pthread_once_t {
 long __sig;
 char __opaque[8];
};

struct _opaque_pthread_rwlock_t {
 long __sig;
 char __opaque[192];
};

struct _opaque_pthread_rwlockattr_t {
 long __sig;
 char __opaque[16];
};

struct _opaque_pthread_t {
 long __sig;
 struct __darwin_pthread_handler_rec *__cleanup_stack;
 char __opaque[8176];
};

typedef struct _opaque_pthread_attr_t __darwin_pthread_attr_t;
typedef struct _opaque_pthread_cond_t __darwin_pthread_cond_t;
typedef struct _opaque_pthread_condattr_t __darwin_pthread_condattr_t;
typedef unsigned long __darwin_pthread_key_t;
typedef struct _opaque_pthread_mutex_t __darwin_pthread_mutex_t;
typedef struct _opaque_pthread_mutexattr_t __darwin_pthread_mutexattr_t;
typedef struct _opaque_pthread_once_t __darwin_pthread_once_t;
typedef struct _opaque_pthread_rwlock_t __darwin_pthread_rwlock_t;
typedef struct _opaque_pthread_rwlockattr_t __darwin_pthread_rwlockattr_t;
typedef struct _opaque_pthread_t *__darwin_pthread_t;
# 81 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types.h" 2 3 4


#define __offsetof(type,field) __builtin_offsetof(type, field)
# 28 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types.h" 2 3 4



#define __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg)))

#define __strftimelike(fmtarg) __attribute__((__format__ (__strftime__, fmtarg, 0)))






typedef int __darwin_nl_item;
typedef int __darwin_wctrans_t;

typedef __uint32_t __darwin_wctype_t;





#define __DARWIN_WCHAR_MAX __WCHAR_MAX__





#define __DARWIN_WCHAR_MIN (-0x7fffffff - 1)



#define __DARWIN_WEOF ((__darwin_wint_t)-1)





#define _FORTIFY_SOURCE 2
# 65 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 1 3 4
# 65 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 3 4
#define _SYS_WAIT_H_ 
# 79 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 3 4
typedef enum {
 P_ALL,
 P_PID,
 P_PGID
} idtype_t;





# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_pid_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_pid_t.h" 3 4
#define _PID_T 

typedef __darwin_pid_t pid_t;
# 90 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_id_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_id_t.h" 3 4
#define _ID_T 

typedef __darwin_id_t id_t;
# 91 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 2 3 4
# 109 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 1 3 4
# 70 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 3 4
#define _SYS_SIGNAL_H_ 


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/appleapiopts.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/appleapiopts.h" 3 4
#define __SYS_APPLEAPIOPTS_H__ 



#define __APPLE_API_STANDARD 



#define __APPLE_API_STABLE 





#define __APPLE_API_EVOLVING 



#define __APPLE_API_UNSTABLE 



#define __APPLE_API_PRIVATE 



#define __APPLE_API_OBSOLETE 
# 74 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4


#define __DARWIN_NSIG 32


#define NSIG __DARWIN_NSIG


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/signal.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/signal.h" 3 4
#define _BSD_MACHINE_SIGNAL_H_ 


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/signal.h" 1 3 4
# 34 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/signal.h" 3 4
#define _I386_SIGNAL_H_ 1




typedef int sig_atomic_t;
# 33 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/signal.h" 2 3 4
# 83 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4

#define SIGHUP 1
#define SIGINT 2
#define SIGQUIT 3
#define SIGILL 4
#define SIGTRAP 5
#define SIGABRT 6



#define SIGIOT SIGABRT
#define SIGEMT 7

#define SIGFPE 8
#define SIGKILL 9
#define SIGBUS 10
#define SIGSEGV 11
#define SIGSYS 12
#define SIGPIPE 13
#define SIGALRM 14
#define SIGTERM 15
#define SIGURG 16
#define SIGSTOP 17
#define SIGTSTP 18
#define SIGCONT 19
#define SIGCHLD 20
#define SIGTTIN 21
#define SIGTTOU 22

#define SIGIO 23

#define SIGXCPU 24
#define SIGXFSZ 25
#define SIGVTALRM 26
#define SIGPROF 27

#define SIGWINCH 28
#define SIGINFO 29

#define SIGUSR1 30
#define SIGUSR2 31







#define SIG_DFL (void (*)(int))0
#define SIG_IGN (void (*)(int))1
#define SIG_HOLD (void (*)(int))5
#define SIG_ERR ((void (*)(int))-1)
# 146 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/_mcontext.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/_mcontext.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_mcontext.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_mcontext.h" 3 4
#define __I386_MCONTEXT_H_ 



# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/machine/_structs.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/machine/_structs.h" 3 4
#define _MACH_MACHINE__STRUCTS_H_ 


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 1 3 4
# 33 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _MACH_I386__STRUCTS_H_ 


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/types.h" 1 3 4
# 32 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/types.h" 3 4
#define _BSD_MACHINE_TYPES_H_ 


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 1 3 4
# 67 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 3 4
#define _MACHTYPES_H_ 
# 76 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int8_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int8_t.h" 3 4
#define _INT8_T 
typedef signed char int8_t;
# 77 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int16_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int16_t.h" 3 4
#define _INT16_T 
typedef short int16_t;
# 78 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int32_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int32_t.h" 3 4
#define _INT32_T 
typedef int int32_t;
# 79 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int64_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int64_t.h" 3 4
#define _INT64_T 
typedef long long int64_t;
# 80 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int8_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int8_t.h" 3 4
#define _U_INT8_T 
typedef unsigned char u_int8_t;
# 82 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int16_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int16_t.h" 3 4
#define _U_INT16_T 
typedef unsigned short u_int16_t;
# 83 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int32_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int32_t.h" 3 4
#define _U_INT32_T 
typedef unsigned int u_int32_t;
# 84 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int64_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int64_t.h" 3 4
#define _U_INT64_T 
typedef unsigned long long u_int64_t;
# 85 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4


typedef int64_t register_t;




# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_intptr_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_intptr_t.h" 3 4
#define _INTPTR_T 
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/types.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_intptr_t.h" 2 3 4

typedef __darwin_intptr_t intptr_t;
# 93 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_uintptr_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_uintptr_t.h" 3 4
#define _UINTPTR_T 
typedef unsigned long uintptr_t;
# 94 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4



typedef u_int64_t user_addr_t;
typedef u_int64_t user_size_t;
typedef int64_t user_ssize_t;
typedef int64_t user_long_t;
typedef u_int64_t user_ulong_t;
typedef int64_t user_time_t;
typedef int64_t user_off_t;
#define USER_ADDR_NULL ((user_addr_t) 0)
#define CAST_USER_ADDR_T(a_ptr) ((user_addr_t)((uintptr_t)(a_ptr)))





typedef u_int64_t syscall_arg_t;
# 36 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/types.h" 2 3 4
# 37 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 2 3 4
# 45 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_X86_THREAD_STATE32 struct __darwin_i386_thread_state
struct __darwin_i386_thread_state
{
    unsigned int __eax;
    unsigned int __ebx;
    unsigned int __ecx;
    unsigned int __edx;
    unsigned int __edi;
    unsigned int __esi;
    unsigned int __ebp;
    unsigned int __esp;
    unsigned int __ss;
    unsigned int __eflags;
    unsigned int __eip;
    unsigned int __cs;
    unsigned int __ds;
    unsigned int __es;
    unsigned int __fs;
    unsigned int __gs;
};
# 91 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_FP_CONTROL struct __darwin_fp_control
struct __darwin_fp_control
{
    unsigned short __invalid :1,
        __denorm :1,
    __zdiv :1,
    __ovrfl :1,
    __undfl :1,
    __precis :1,
      :2,
    __pc :2,

#define FP_PREC_24B 0
#define FP_PREC_53B 2
#define FP_PREC_64B 3

    __rc :2,

#define FP_RND_NEAR 0
#define FP_RND_DOWN 1
#define FP_RND_UP 2
#define FP_CHOP 3

             :1,
      :3;
};
typedef struct __darwin_fp_control __darwin_fp_control_t;
# 149 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_FP_STATUS struct __darwin_fp_status
struct __darwin_fp_status
{
    unsigned short __invalid :1,
        __denorm :1,
    __zdiv :1,
    __ovrfl :1,
    __undfl :1,
    __precis :1,
    __stkflt :1,
    __errsumm :1,
    __c0 :1,
    __c1 :1,
    __c2 :1,
    __tos :3,
    __c3 :1,
    __busy :1;
};
typedef struct __darwin_fp_status __darwin_fp_status_t;
# 193 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_MMST_REG struct __darwin_mmst_reg
struct __darwin_mmst_reg
{
 char __mmst_reg[10];
 char __mmst_rsrv[6];
};
# 212 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_XMM_REG struct __darwin_xmm_reg
struct __darwin_xmm_reg
{
 char __xmm_reg[16];
};
# 228 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_YMM_REG struct __darwin_ymm_reg
struct __darwin_ymm_reg
{
 char __ymm_reg[32];
};
# 244 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_ZMM_REG struct __darwin_zmm_reg
struct __darwin_zmm_reg
{
 char __zmm_reg[64];
};
# 258 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_OPMASK_REG struct __darwin_opmask_reg
struct __darwin_opmask_reg
{
 char __opmask_reg[8];
};
# 276 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define FP_STATE_BYTES 512



#define _STRUCT_X86_FLOAT_STATE32 struct __darwin_i386_float_state
struct __darwin_i386_float_state
{
 int __fpu_reserved[2];
 struct __darwin_fp_control __fpu_fcw;
 struct __darwin_fp_status __fpu_fsw;
 __uint8_t __fpu_ftw;
 __uint8_t __fpu_rsrv1;
 __uint16_t __fpu_fop;
 __uint32_t __fpu_ip;
 __uint16_t __fpu_cs;
 __uint16_t __fpu_rsrv2;
 __uint32_t __fpu_dp;
 __uint16_t __fpu_ds;
 __uint16_t __fpu_rsrv3;
 __uint32_t __fpu_mxcsr;
 __uint32_t __fpu_mxcsrmask;
 struct __darwin_mmst_reg __fpu_stmm0;
 struct __darwin_mmst_reg __fpu_stmm1;
 struct __darwin_mmst_reg __fpu_stmm2;
 struct __darwin_mmst_reg __fpu_stmm3;
 struct __darwin_mmst_reg __fpu_stmm4;
 struct __darwin_mmst_reg __fpu_stmm5;
 struct __darwin_mmst_reg __fpu_stmm6;
 struct __darwin_mmst_reg __fpu_stmm7;
 struct __darwin_xmm_reg __fpu_xmm0;
 struct __darwin_xmm_reg __fpu_xmm1;
 struct __darwin_xmm_reg __fpu_xmm2;
 struct __darwin_xmm_reg __fpu_xmm3;
 struct __darwin_xmm_reg __fpu_xmm4;
 struct __darwin_xmm_reg __fpu_xmm5;
 struct __darwin_xmm_reg __fpu_xmm6;
 struct __darwin_xmm_reg __fpu_xmm7;
 char __fpu_rsrv4[14*16];
 int __fpu_reserved1;
};

#define _STRUCT_X86_AVX_STATE32 struct __darwin_i386_avx_state
struct __darwin_i386_avx_state
{
 int __fpu_reserved[2];
 struct __darwin_fp_control __fpu_fcw;
 struct __darwin_fp_status __fpu_fsw;
 __uint8_t __fpu_ftw;
 __uint8_t __fpu_rsrv1;
 __uint16_t __fpu_fop;
 __uint32_t __fpu_ip;
 __uint16_t __fpu_cs;
 __uint16_t __fpu_rsrv2;
 __uint32_t __fpu_dp;
 __uint16_t __fpu_ds;
 __uint16_t __fpu_rsrv3;
 __uint32_t __fpu_mxcsr;
 __uint32_t __fpu_mxcsrmask;
 struct __darwin_mmst_reg __fpu_stmm0;
 struct __darwin_mmst_reg __fpu_stmm1;
 struct __darwin_mmst_reg __fpu_stmm2;
 struct __darwin_mmst_reg __fpu_stmm3;
 struct __darwin_mmst_reg __fpu_stmm4;
 struct __darwin_mmst_reg __fpu_stmm5;
 struct __darwin_mmst_reg __fpu_stmm6;
 struct __darwin_mmst_reg __fpu_stmm7;
 struct __darwin_xmm_reg __fpu_xmm0;
 struct __darwin_xmm_reg __fpu_xmm1;
 struct __darwin_xmm_reg __fpu_xmm2;
 struct __darwin_xmm_reg __fpu_xmm3;
 struct __darwin_xmm_reg __fpu_xmm4;
 struct __darwin_xmm_reg __fpu_xmm5;
 struct __darwin_xmm_reg __fpu_xmm6;
 struct __darwin_xmm_reg __fpu_xmm7;
 char __fpu_rsrv4[14*16];
 int __fpu_reserved1;
 char __avx_reserved1[64];
 struct __darwin_xmm_reg __fpu_ymmh0;
 struct __darwin_xmm_reg __fpu_ymmh1;
 struct __darwin_xmm_reg __fpu_ymmh2;
 struct __darwin_xmm_reg __fpu_ymmh3;
 struct __darwin_xmm_reg __fpu_ymmh4;
 struct __darwin_xmm_reg __fpu_ymmh5;
 struct __darwin_xmm_reg __fpu_ymmh6;
 struct __darwin_xmm_reg __fpu_ymmh7;
};

#define _STRUCT_X86_AVX512_STATE32 struct __darwin_i386_avx512_state
struct __darwin_i386_avx512_state
{
 int __fpu_reserved[2];
 struct __darwin_fp_control __fpu_fcw;
 struct __darwin_fp_status __fpu_fsw;
 __uint8_t __fpu_ftw;
 __uint8_t __fpu_rsrv1;
 __uint16_t __fpu_fop;
 __uint32_t __fpu_ip;
 __uint16_t __fpu_cs;
 __uint16_t __fpu_rsrv2;
 __uint32_t __fpu_dp;
 __uint16_t __fpu_ds;
 __uint16_t __fpu_rsrv3;
 __uint32_t __fpu_mxcsr;
 __uint32_t __fpu_mxcsrmask;
 struct __darwin_mmst_reg __fpu_stmm0;
 struct __darwin_mmst_reg __fpu_stmm1;
 struct __darwin_mmst_reg __fpu_stmm2;
 struct __darwin_mmst_reg __fpu_stmm3;
 struct __darwin_mmst_reg __fpu_stmm4;
 struct __darwin_mmst_reg __fpu_stmm5;
 struct __darwin_mmst_reg __fpu_stmm6;
 struct __darwin_mmst_reg __fpu_stmm7;
 struct __darwin_xmm_reg __fpu_xmm0;
 struct __darwin_xmm_reg __fpu_xmm1;
 struct __darwin_xmm_reg __fpu_xmm2;
 struct __darwin_xmm_reg __fpu_xmm3;
 struct __darwin_xmm_reg __fpu_xmm4;
 struct __darwin_xmm_reg __fpu_xmm5;
 struct __darwin_xmm_reg __fpu_xmm6;
 struct __darwin_xmm_reg __fpu_xmm7;
 char __fpu_rsrv4[14*16];
 int __fpu_reserved1;
 char __avx_reserved1[64];
 struct __darwin_xmm_reg __fpu_ymmh0;
 struct __darwin_xmm_reg __fpu_ymmh1;
 struct __darwin_xmm_reg __fpu_ymmh2;
 struct __darwin_xmm_reg __fpu_ymmh3;
 struct __darwin_xmm_reg __fpu_ymmh4;
 struct __darwin_xmm_reg __fpu_ymmh5;
 struct __darwin_xmm_reg __fpu_ymmh6;
 struct __darwin_xmm_reg __fpu_ymmh7;
 struct __darwin_opmask_reg __fpu_k0;
 struct __darwin_opmask_reg __fpu_k1;
 struct __darwin_opmask_reg __fpu_k2;
 struct __darwin_opmask_reg __fpu_k3;
 struct __darwin_opmask_reg __fpu_k4;
 struct __darwin_opmask_reg __fpu_k5;
 struct __darwin_opmask_reg __fpu_k6;
 struct __darwin_opmask_reg __fpu_k7;
 struct __darwin_ymm_reg __fpu_zmmh0;
 struct __darwin_ymm_reg __fpu_zmmh1;
 struct __darwin_ymm_reg __fpu_zmmh2;
 struct __darwin_ymm_reg __fpu_zmmh3;
 struct __darwin_ymm_reg __fpu_zmmh4;
 struct __darwin_ymm_reg __fpu_zmmh5;
 struct __darwin_ymm_reg __fpu_zmmh6;
 struct __darwin_ymm_reg __fpu_zmmh7;
};
# 574 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_X86_EXCEPTION_STATE32 struct __darwin_i386_exception_state
struct __darwin_i386_exception_state
{
 __uint16_t __trapno;
 __uint16_t __cpu;
 __uint32_t __err;
 __uint32_t __faultvaddr;
};
# 594 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_X86_DEBUG_STATE32 struct __darwin_x86_debug_state32
struct __darwin_x86_debug_state32
{
 unsigned int __dr0;
 unsigned int __dr1;
 unsigned int __dr2;
 unsigned int __dr3;
 unsigned int __dr4;
 unsigned int __dr5;
 unsigned int __dr6;
 unsigned int __dr7;
};

#define _STRUCT_X86_INSTRUCTION_STATE struct __x86_instruction_state
struct __x86_instruction_state
{
        int __insn_stream_valid_bytes;
        int __insn_offset;
 int __out_of_synch;




#define _X86_INSTRUCTION_STATE_MAX_INSN_BYTES (2448 - 64 - 4)
        __uint8_t __insn_bytes[(2448 - 64 - 4)];
#define _X86_INSTRUCTION_STATE_CACHELINE_SIZE 64
 __uint8_t __insn_cacheline[64];
};

#define _STRUCT_LAST_BRANCH_RECORD struct __last_branch_record
struct __last_branch_record
{
 __uint64_t __from_ip;
 __uint64_t __to_ip;
 __uint32_t __mispredict : 1,
   __tsx_abort : 1,
   __in_tsx : 1,
   __cycle_count: 16,
   __reserved : 13;
};

#define _STRUCT_LAST_BRANCH_STATE struct __last_branch_state
struct __last_branch_state
{
        int __lbr_count;
 __uint32_t __lbr_supported_tsx : 1,
     __lbr_supported_cycle_count : 1,
     __reserved : 30;
#define __LASTBRANCH_MAX 32
 struct __last_branch_record __lbrs[32];
};
# 701 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_X86_PAGEIN_STATE struct __x86_pagein_state
struct __x86_pagein_state
{
 int __pagein_error;
};






#define _STRUCT_X86_THREAD_STATE64 struct __darwin_x86_thread_state64
struct __darwin_x86_thread_state64
{
 __uint64_t __rax;
 __uint64_t __rbx;
 __uint64_t __rcx;
 __uint64_t __rdx;
 __uint64_t __rdi;
 __uint64_t __rsi;
 __uint64_t __rbp;
 __uint64_t __rsp;
 __uint64_t __r8;
 __uint64_t __r9;
 __uint64_t __r10;
 __uint64_t __r11;
 __uint64_t __r12;
 __uint64_t __r13;
 __uint64_t __r14;
 __uint64_t __r15;
 __uint64_t __rip;
 __uint64_t __rflags;
 __uint64_t __cs;
 __uint64_t __fs;
 __uint64_t __gs;
};
# 770 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_X86_THREAD_FULL_STATE64 struct __darwin_x86_thread_full_state64
struct __darwin_x86_thread_full_state64
{
 struct __darwin_x86_thread_state64 __ss64;
 __uint64_t __ds;
 __uint64_t __es;
 __uint64_t __ss;
 __uint64_t __gsbase;
};
# 793 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_X86_FLOAT_STATE64 struct __darwin_x86_float_state64
struct __darwin_x86_float_state64
{
 int __fpu_reserved[2];
 struct __darwin_fp_control __fpu_fcw;
 struct __darwin_fp_status __fpu_fsw;
 __uint8_t __fpu_ftw;
 __uint8_t __fpu_rsrv1;
 __uint16_t __fpu_fop;


 __uint32_t __fpu_ip;
 __uint16_t __fpu_cs;

 __uint16_t __fpu_rsrv2;


 __uint32_t __fpu_dp;
 __uint16_t __fpu_ds;

 __uint16_t __fpu_rsrv3;
 __uint32_t __fpu_mxcsr;
 __uint32_t __fpu_mxcsrmask;
 struct __darwin_mmst_reg __fpu_stmm0;
 struct __darwin_mmst_reg __fpu_stmm1;
 struct __darwin_mmst_reg __fpu_stmm2;
 struct __darwin_mmst_reg __fpu_stmm3;
 struct __darwin_mmst_reg __fpu_stmm4;
 struct __darwin_mmst_reg __fpu_stmm5;
 struct __darwin_mmst_reg __fpu_stmm6;
 struct __darwin_mmst_reg __fpu_stmm7;
 struct __darwin_xmm_reg __fpu_xmm0;
 struct __darwin_xmm_reg __fpu_xmm1;
 struct __darwin_xmm_reg __fpu_xmm2;
 struct __darwin_xmm_reg __fpu_xmm3;
 struct __darwin_xmm_reg __fpu_xmm4;
 struct __darwin_xmm_reg __fpu_xmm5;
 struct __darwin_xmm_reg __fpu_xmm6;
 struct __darwin_xmm_reg __fpu_xmm7;
 struct __darwin_xmm_reg __fpu_xmm8;
 struct __darwin_xmm_reg __fpu_xmm9;
 struct __darwin_xmm_reg __fpu_xmm10;
 struct __darwin_xmm_reg __fpu_xmm11;
 struct __darwin_xmm_reg __fpu_xmm12;
 struct __darwin_xmm_reg __fpu_xmm13;
 struct __darwin_xmm_reg __fpu_xmm14;
 struct __darwin_xmm_reg __fpu_xmm15;
 char __fpu_rsrv4[6*16];
 int __fpu_reserved1;
};

#define _STRUCT_X86_AVX_STATE64 struct __darwin_x86_avx_state64
struct __darwin_x86_avx_state64
{
 int __fpu_reserved[2];
 struct __darwin_fp_control __fpu_fcw;
 struct __darwin_fp_status __fpu_fsw;
 __uint8_t __fpu_ftw;
 __uint8_t __fpu_rsrv1;
 __uint16_t __fpu_fop;


 __uint32_t __fpu_ip;
 __uint16_t __fpu_cs;

 __uint16_t __fpu_rsrv2;


 __uint32_t __fpu_dp;
 __uint16_t __fpu_ds;

 __uint16_t __fpu_rsrv3;
 __uint32_t __fpu_mxcsr;
 __uint32_t __fpu_mxcsrmask;
 struct __darwin_mmst_reg __fpu_stmm0;
 struct __darwin_mmst_reg __fpu_stmm1;
 struct __darwin_mmst_reg __fpu_stmm2;
 struct __darwin_mmst_reg __fpu_stmm3;
 struct __darwin_mmst_reg __fpu_stmm4;
 struct __darwin_mmst_reg __fpu_stmm5;
 struct __darwin_mmst_reg __fpu_stmm6;
 struct __darwin_mmst_reg __fpu_stmm7;
 struct __darwin_xmm_reg __fpu_xmm0;
 struct __darwin_xmm_reg __fpu_xmm1;
 struct __darwin_xmm_reg __fpu_xmm2;
 struct __darwin_xmm_reg __fpu_xmm3;
 struct __darwin_xmm_reg __fpu_xmm4;
 struct __darwin_xmm_reg __fpu_xmm5;
 struct __darwin_xmm_reg __fpu_xmm6;
 struct __darwin_xmm_reg __fpu_xmm7;
 struct __darwin_xmm_reg __fpu_xmm8;
 struct __darwin_xmm_reg __fpu_xmm9;
 struct __darwin_xmm_reg __fpu_xmm10;
 struct __darwin_xmm_reg __fpu_xmm11;
 struct __darwin_xmm_reg __fpu_xmm12;
 struct __darwin_xmm_reg __fpu_xmm13;
 struct __darwin_xmm_reg __fpu_xmm14;
 struct __darwin_xmm_reg __fpu_xmm15;
 char __fpu_rsrv4[6*16];
 int __fpu_reserved1;
 char __avx_reserved1[64];
 struct __darwin_xmm_reg __fpu_ymmh0;
 struct __darwin_xmm_reg __fpu_ymmh1;
 struct __darwin_xmm_reg __fpu_ymmh2;
 struct __darwin_xmm_reg __fpu_ymmh3;
 struct __darwin_xmm_reg __fpu_ymmh4;
 struct __darwin_xmm_reg __fpu_ymmh5;
 struct __darwin_xmm_reg __fpu_ymmh6;
 struct __darwin_xmm_reg __fpu_ymmh7;
 struct __darwin_xmm_reg __fpu_ymmh8;
 struct __darwin_xmm_reg __fpu_ymmh9;
 struct __darwin_xmm_reg __fpu_ymmh10;
 struct __darwin_xmm_reg __fpu_ymmh11;
 struct __darwin_xmm_reg __fpu_ymmh12;
 struct __darwin_xmm_reg __fpu_ymmh13;
 struct __darwin_xmm_reg __fpu_ymmh14;
 struct __darwin_xmm_reg __fpu_ymmh15;
};

#define _STRUCT_X86_AVX512_STATE64 struct __darwin_x86_avx512_state64
struct __darwin_x86_avx512_state64
{
 int __fpu_reserved[2];
 struct __darwin_fp_control __fpu_fcw;
 struct __darwin_fp_status __fpu_fsw;
 __uint8_t __fpu_ftw;
 __uint8_t __fpu_rsrv1;
 __uint16_t __fpu_fop;


 __uint32_t __fpu_ip;
 __uint16_t __fpu_cs;

 __uint16_t __fpu_rsrv2;


 __uint32_t __fpu_dp;
 __uint16_t __fpu_ds;

 __uint16_t __fpu_rsrv3;
 __uint32_t __fpu_mxcsr;
 __uint32_t __fpu_mxcsrmask;
 struct __darwin_mmst_reg __fpu_stmm0;
 struct __darwin_mmst_reg __fpu_stmm1;
 struct __darwin_mmst_reg __fpu_stmm2;
 struct __darwin_mmst_reg __fpu_stmm3;
 struct __darwin_mmst_reg __fpu_stmm4;
 struct __darwin_mmst_reg __fpu_stmm5;
 struct __darwin_mmst_reg __fpu_stmm6;
 struct __darwin_mmst_reg __fpu_stmm7;
 struct __darwin_xmm_reg __fpu_xmm0;
 struct __darwin_xmm_reg __fpu_xmm1;
 struct __darwin_xmm_reg __fpu_xmm2;
 struct __darwin_xmm_reg __fpu_xmm3;
 struct __darwin_xmm_reg __fpu_xmm4;
 struct __darwin_xmm_reg __fpu_xmm5;
 struct __darwin_xmm_reg __fpu_xmm6;
 struct __darwin_xmm_reg __fpu_xmm7;
 struct __darwin_xmm_reg __fpu_xmm8;
 struct __darwin_xmm_reg __fpu_xmm9;
 struct __darwin_xmm_reg __fpu_xmm10;
 struct __darwin_xmm_reg __fpu_xmm11;
 struct __darwin_xmm_reg __fpu_xmm12;
 struct __darwin_xmm_reg __fpu_xmm13;
 struct __darwin_xmm_reg __fpu_xmm14;
 struct __darwin_xmm_reg __fpu_xmm15;
 char __fpu_rsrv4[6*16];
 int __fpu_reserved1;
 char __avx_reserved1[64];
 struct __darwin_xmm_reg __fpu_ymmh0;
 struct __darwin_xmm_reg __fpu_ymmh1;
 struct __darwin_xmm_reg __fpu_ymmh2;
 struct __darwin_xmm_reg __fpu_ymmh3;
 struct __darwin_xmm_reg __fpu_ymmh4;
 struct __darwin_xmm_reg __fpu_ymmh5;
 struct __darwin_xmm_reg __fpu_ymmh6;
 struct __darwin_xmm_reg __fpu_ymmh7;
 struct __darwin_xmm_reg __fpu_ymmh8;
 struct __darwin_xmm_reg __fpu_ymmh9;
 struct __darwin_xmm_reg __fpu_ymmh10;
 struct __darwin_xmm_reg __fpu_ymmh11;
 struct __darwin_xmm_reg __fpu_ymmh12;
 struct __darwin_xmm_reg __fpu_ymmh13;
 struct __darwin_xmm_reg __fpu_ymmh14;
 struct __darwin_xmm_reg __fpu_ymmh15;
 struct __darwin_opmask_reg __fpu_k0;
 struct __darwin_opmask_reg __fpu_k1;
 struct __darwin_opmask_reg __fpu_k2;
 struct __darwin_opmask_reg __fpu_k3;
 struct __darwin_opmask_reg __fpu_k4;
 struct __darwin_opmask_reg __fpu_k5;
 struct __darwin_opmask_reg __fpu_k6;
 struct __darwin_opmask_reg __fpu_k7;
 struct __darwin_ymm_reg __fpu_zmmh0;
 struct __darwin_ymm_reg __fpu_zmmh1;
 struct __darwin_ymm_reg __fpu_zmmh2;
 struct __darwin_ymm_reg __fpu_zmmh3;
 struct __darwin_ymm_reg __fpu_zmmh4;
 struct __darwin_ymm_reg __fpu_zmmh5;
 struct __darwin_ymm_reg __fpu_zmmh6;
 struct __darwin_ymm_reg __fpu_zmmh7;
 struct __darwin_ymm_reg __fpu_zmmh8;
 struct __darwin_ymm_reg __fpu_zmmh9;
 struct __darwin_ymm_reg __fpu_zmmh10;
 struct __darwin_ymm_reg __fpu_zmmh11;
 struct __darwin_ymm_reg __fpu_zmmh12;
 struct __darwin_ymm_reg __fpu_zmmh13;
 struct __darwin_ymm_reg __fpu_zmmh14;
 struct __darwin_ymm_reg __fpu_zmmh15;
 struct __darwin_zmm_reg __fpu_zmm16;
 struct __darwin_zmm_reg __fpu_zmm17;
 struct __darwin_zmm_reg __fpu_zmm18;
 struct __darwin_zmm_reg __fpu_zmm19;
 struct __darwin_zmm_reg __fpu_zmm20;
 struct __darwin_zmm_reg __fpu_zmm21;
 struct __darwin_zmm_reg __fpu_zmm22;
 struct __darwin_zmm_reg __fpu_zmm23;
 struct __darwin_zmm_reg __fpu_zmm24;
 struct __darwin_zmm_reg __fpu_zmm25;
 struct __darwin_zmm_reg __fpu_zmm26;
 struct __darwin_zmm_reg __fpu_zmm27;
 struct __darwin_zmm_reg __fpu_zmm28;
 struct __darwin_zmm_reg __fpu_zmm29;
 struct __darwin_zmm_reg __fpu_zmm30;
 struct __darwin_zmm_reg __fpu_zmm31;
};
# 1251 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_X86_EXCEPTION_STATE64 struct __darwin_x86_exception_state64
struct __darwin_x86_exception_state64
{
    __uint16_t __trapno;
    __uint16_t __cpu;
    __uint32_t __err;
    __uint64_t __faultvaddr;
};
# 1271 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_X86_DEBUG_STATE64 struct __darwin_x86_debug_state64
struct __darwin_x86_debug_state64
{
 __uint64_t __dr0;
 __uint64_t __dr1;
 __uint64_t __dr2;
 __uint64_t __dr3;
 __uint64_t __dr4;
 __uint64_t __dr5;
 __uint64_t __dr6;
 __uint64_t __dr7;
};
# 1299 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
#define _STRUCT_X86_CPMU_STATE64 struct __darwin_x86_cpmu_state64
struct __darwin_x86_cpmu_state64
{
 __uint64_t __ctrs[16];
};
# 34 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/machine/_structs.h" 2 3 4
# 35 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_mcontext.h" 2 3 4



#define _STRUCT_MCONTEXT32 struct __darwin_mcontext32
struct __darwin_mcontext32
{
 struct __darwin_i386_exception_state __es;
 struct __darwin_i386_thread_state __ss;
 struct __darwin_i386_float_state __fs;
};

#define _STRUCT_MCONTEXT_AVX32 struct __darwin_mcontext_avx32
struct __darwin_mcontext_avx32
{
 struct __darwin_i386_exception_state __es;
 struct __darwin_i386_thread_state __ss;
 struct __darwin_i386_avx_state __fs;
};


#define _STRUCT_MCONTEXT_AVX512_32 struct __darwin_mcontext_avx512_32
struct __darwin_mcontext_avx512_32
{
 struct __darwin_i386_exception_state __es;
 struct __darwin_i386_thread_state __ss;
 struct __darwin_i386_avx512_state __fs;
};
# 96 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_mcontext.h" 3 4
#define _STRUCT_MCONTEXT64 struct __darwin_mcontext64
struct __darwin_mcontext64
{
 struct __darwin_x86_exception_state64 __es;
 struct __darwin_x86_thread_state64 __ss;
 struct __darwin_x86_float_state64 __fs;
};

#define _STRUCT_MCONTEXT64_FULL struct __darwin_mcontext64_full
struct __darwin_mcontext64_full
{
 struct __darwin_x86_exception_state64 __es;
 struct __darwin_x86_thread_full_state64 __ss;
 struct __darwin_x86_float_state64 __fs;
};

#define _STRUCT_MCONTEXT_AVX64 struct __darwin_mcontext_avx64
struct __darwin_mcontext_avx64
{
 struct __darwin_x86_exception_state64 __es;
 struct __darwin_x86_thread_state64 __ss;
 struct __darwin_x86_avx_state64 __fs;
};

#define _STRUCT_MCONTEXT_AVX64_FULL struct __darwin_mcontext_avx64_full
struct __darwin_mcontext_avx64_full
{
 struct __darwin_x86_exception_state64 __es;
 struct __darwin_x86_thread_full_state64 __ss;
 struct __darwin_x86_avx_state64 __fs;
};


#define _STRUCT_MCONTEXT_AVX512_64 struct __darwin_mcontext_avx512_64
struct __darwin_mcontext_avx512_64
{
 struct __darwin_x86_exception_state64 __es;
 struct __darwin_x86_thread_state64 __ss;
 struct __darwin_x86_avx512_state64 __fs;
};

#define _STRUCT_MCONTEXT_AVX512_64_FULL struct __darwin_mcontext_avx512_64_full
struct __darwin_mcontext_avx512_64_full
{
 struct __darwin_x86_exception_state64 __es;
 struct __darwin_x86_thread_full_state64 __ss;
 struct __darwin_x86_avx512_state64 __fs;
};
# 202 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_mcontext.h" 3 4
#define _MCONTEXT_T 

typedef struct __darwin_mcontext64 *mcontext_t;
#define _STRUCT_MCONTEXT _STRUCT_MCONTEXT64
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/_mcontext.h" 2 3 4
# 147 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_pthread/_pthread_attr_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_pthread/_pthread_attr_t.h" 3 4
#define _PTHREAD_ATTR_T 

typedef __darwin_pthread_attr_t pthread_attr_t;
# 149 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_sigaltstack.h" 1 3 4
# 35 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_sigaltstack.h" 3 4
#define _STRUCT_SIGALTSTACK struct __darwin_sigaltstack






struct __darwin_sigaltstack
{
 void *ss_sp;
 __darwin_size_t ss_size;
 int ss_flags;
};
typedef struct __darwin_sigaltstack stack_t;
# 151 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_ucontext.h" 1 3 4
# 33 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_ucontext.h" 3 4
#define _STRUCT_UCONTEXT struct __darwin_ucontext





# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/_mcontext.h" 1 3 4
# 40 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_ucontext.h" 2 3 4



struct __darwin_ucontext
{
 int uc_onstack;
 __darwin_sigset_t uc_sigmask;
 struct __darwin_sigaltstack uc_stack;
 struct __darwin_ucontext *uc_link;
 __darwin_size_t uc_mcsize;
 struct __darwin_mcontext64 *uc_mcontext;



};


typedef struct __darwin_ucontext ucontext_t;
# 152 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_sigset_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_sigset_t.h" 3 4
#define _SIGSET_T 

typedef __darwin_sigset_t sigset_t;
# 155 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_size_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_size_t.h" 3 4
#define _SIZE_T 

typedef __darwin_size_t size_t;
# 156 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_uid_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_uid_t.h" 3 4
#define _UID_T 

typedef __darwin_uid_t uid_t;
# 157 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4

union sigval {

 int sival_int;
 void *sival_ptr;
};

#define SIGEV_NONE 0
#define SIGEV_SIGNAL 1
#define SIGEV_THREAD 3

struct sigevent {
 int sigev_notify;
 int sigev_signo;
 union sigval sigev_value;
 void (*sigev_notify_function)(union sigval);
 pthread_attr_t *sigev_notify_attributes;
};


typedef struct __siginfo {
 int si_signo;
 int si_errno;
 int si_code;
 pid_t si_pid;
 uid_t si_uid;
 int si_status;
 void *si_addr;
 union sigval si_value;
 long si_band;
 unsigned long __pad[7];
} siginfo_t;
# 206 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 3 4
#define ILL_NOOP 0

#define ILL_ILLOPC 1
#define ILL_ILLTRP 2
#define ILL_PRVOPC 3
#define ILL_ILLOPN 4
#define ILL_ILLADR 5
#define ILL_PRVREG 6
#define ILL_COPROC 7
#define ILL_BADSTK 8



#define FPE_NOOP 0

#define FPE_FLTDIV 1
#define FPE_FLTOVF 2
#define FPE_FLTUND 3
#define FPE_FLTRES 4
#define FPE_FLTINV 5
#define FPE_FLTSUB 6
#define FPE_INTDIV 7
#define FPE_INTOVF 8



#define SEGV_NOOP 0

#define SEGV_MAPERR 1
#define SEGV_ACCERR 2



#define BUS_NOOP 0

#define BUS_ADRALN 1
#define BUS_ADRERR 2
#define BUS_OBJERR 3


#define TRAP_BRKPT 1
#define TRAP_TRACE 2



#define CLD_NOOP 0

#define CLD_EXITED 1
#define CLD_KILLED 2
#define CLD_DUMPED 3
#define CLD_TRAPPED 4
#define CLD_STOPPED 5
#define CLD_CONTINUED 6


#define POLL_IN 1
#define POLL_OUT 2
#define POLL_MSG 3
#define POLL_ERR 4
#define POLL_PRI 5
#define POLL_HUP 6


union __sigaction_u {
 void (*__sa_handler)(int);
 void (*__sa_sigaction)(int, struct __siginfo *,
     void *);
};


struct __sigaction {
 union __sigaction_u __sigaction_u;
 void (*sa_tramp)(void *, int, int, siginfo_t *, void *);
 sigset_t sa_mask;
 int sa_flags;
};




struct sigaction {
 union __sigaction_u __sigaction_u;
 sigset_t sa_mask;
 int sa_flags;
};




#define sa_handler __sigaction_u.__sa_handler
#define sa_sigaction __sigaction_u.__sa_sigaction

#define SA_ONSTACK 0x0001
#define SA_RESTART 0x0002
#define SA_RESETHAND 0x0004
#define SA_NOCLDSTOP 0x0008
#define SA_NODEFER 0x0010
#define SA_NOCLDWAIT 0x0020
#define SA_SIGINFO 0x0040

#define SA_USERTRAMP 0x0100

#define SA_64REGSET 0x0200





#define SA_USERSPACE_MASK (SA_ONSTACK | SA_RESTART | SA_RESETHAND | SA_NOCLDSTOP | SA_NODEFER | SA_NOCLDWAIT | SA_SIGINFO)




#define SIG_BLOCK 1
#define SIG_UNBLOCK 2
#define SIG_SETMASK 3


#define SI_USER 0x10001
#define SI_QUEUE 0x10002
#define SI_TIMER 0x10003
#define SI_ASYNCIO 0x10004
#define SI_MESGQ 0x10005


typedef void (*sig_t)(int);






#define SS_ONSTACK 0x0001
#define SS_DISABLE 0x0004
#define MINSIGSTKSZ 32768
#define SIGSTKSZ 131072






struct sigvec {
 void (*sv_handler)(int);
 int sv_mask;
 int sv_flags;
};

#define SV_ONSTACK SA_ONSTACK
#define SV_INTERRUPT SA_RESTART
#define SV_RESETHAND SA_RESETHAND
#define SV_NODEFER SA_NODEFER
#define SV_NOCLDSTOP SA_NOCLDSTOP
#define SV_SIGINFO SA_SIGINFO

#define sv_onstack sv_flags





struct sigstack {
 char *ss_sp;
 int ss_onstack;
};






#define sigmask(m) (1 << ((m)-1))


#define BADSIG SIG_ERR
# 389 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 3 4

    void(*signal(int, void (*)(int)))(int);

# 110 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 1 3 4
# 65 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4
#define _SYS_RESOURCE_H_ 






# 1 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stdint.h" 1 3 4
# 9 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stdint.h" 3 4
# 1 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 1 3 4
# 16 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 3 4
#define _STDINT_H_ 


#define __WORDSIZE 64
# 32 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint8_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint8_t.h" 3 4
#define _UINT8_T 
typedef unsigned char uint8_t;
# 33 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint16_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint16_t.h" 3 4
#define _UINT16_T 
typedef unsigned short uint16_t;
# 34 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint32_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint32_t.h" 3 4
#define _UINT32_T 
typedef unsigned int uint32_t;
# 35 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint64_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint64_t.h" 3 4
#define _UINT64_T 
typedef unsigned long long uint64_t;
# 36 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 2 3 4


typedef int8_t int_least8_t;
typedef int16_t int_least16_t;
typedef int32_t int_least32_t;
typedef int64_t int_least64_t;
typedef uint8_t uint_least8_t;
typedef uint16_t uint_least16_t;
typedef uint32_t uint_least32_t;
typedef uint64_t uint_least64_t;



typedef int8_t int_fast8_t;
typedef int16_t int_fast16_t;
typedef int32_t int_fast32_t;
typedef int64_t int_fast64_t;
typedef uint8_t uint_fast8_t;
typedef uint16_t uint_fast16_t;
typedef uint32_t uint_fast32_t;
typedef uint64_t uint_fast64_t;
# 67 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_intmax_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_intmax_t.h" 3 4
#define _INTMAX_T 

typedef long int intmax_t;
# 68 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uintmax_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uintmax_t.h" 3 4
#define _UINTMAX_T 

typedef long unsigned int uintmax_t;
# 69 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 2 3 4


#define INT8_C(v) (v)
#define INT16_C(v) (v)
#define INT32_C(v) (v)
#define INT64_C(v) (v ## LL)

#define UINT8_C(v) (v)
#define UINT16_C(v) (v)
#define UINT32_C(v) (v ## U)
#define UINT64_C(v) (v ## ULL)


#define INTMAX_C(v) (v ## L)
#define UINTMAX_C(v) (v ## UL)
# 105 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 3 4
#define INT8_MAX 127
#define INT16_MAX 32767
#define INT32_MAX 2147483647
#define INT64_MAX 9223372036854775807LL

#define INT8_MIN -128
#define INT16_MIN -32768






#define INT32_MIN (-INT32_MAX-1)
#define INT64_MIN (-INT64_MAX-1)

#define UINT8_MAX 255
#define UINT16_MAX 65535
#define UINT32_MAX 4294967295U
#define UINT64_MAX 18446744073709551615ULL


#define INT_LEAST8_MIN INT8_MIN
#define INT_LEAST16_MIN INT16_MIN
#define INT_LEAST32_MIN INT32_MIN
#define INT_LEAST64_MIN INT64_MIN

#define INT_LEAST8_MAX INT8_MAX
#define INT_LEAST16_MAX INT16_MAX
#define INT_LEAST32_MAX INT32_MAX
#define INT_LEAST64_MAX INT64_MAX

#define UINT_LEAST8_MAX UINT8_MAX
#define UINT_LEAST16_MAX UINT16_MAX
#define UINT_LEAST32_MAX UINT32_MAX
#define UINT_LEAST64_MAX UINT64_MAX


#define INT_FAST8_MIN INT8_MIN
#define INT_FAST16_MIN INT16_MIN
#define INT_FAST32_MIN INT32_MIN
#define INT_FAST64_MIN INT64_MIN

#define INT_FAST8_MAX INT8_MAX
#define INT_FAST16_MAX INT16_MAX
#define INT_FAST32_MAX INT32_MAX
#define INT_FAST64_MAX INT64_MAX

#define UINT_FAST8_MAX UINT8_MAX
#define UINT_FAST16_MAX UINT16_MAX
#define UINT_FAST32_MAX UINT32_MAX
#define UINT_FAST64_MAX UINT64_MAX




#define INTPTR_MAX 9223372036854775807L



#define INTPTR_MIN (-INTPTR_MAX-1)


#define UINTPTR_MAX 18446744073709551615UL





#define INTMAX_MAX INTMAX_C(9223372036854775807)
#define UINTMAX_MAX UINTMAX_C(18446744073709551615)
#define INTMAX_MIN (-INTMAX_MAX-1)



#define PTRDIFF_MIN INTMAX_MIN
#define PTRDIFF_MAX INTMAX_MAX





#define SIZE_MAX UINTPTR_MAX


#define RSIZE_MAX (SIZE_MAX >> 1)




#define WCHAR_MAX __WCHAR_MAX__
# 209 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 3 4
#define WCHAR_MIN (-WCHAR_MAX-1)



#define WINT_MIN INT32_MIN
#define WINT_MAX INT32_MAX

#define SIG_ATOMIC_MIN INT32_MIN
#define SIG_ATOMIC_MAX INT32_MAX
# 10 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stdint.h" 2 3 4



#define _GCC_WRAP_STDINT_H 
# 73 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 2 3 4







# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_timeval.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_timeval.h" 3 4
#define _STRUCT_TIMEVAL struct timeval




struct timeval
{
 __darwin_time_t tv_sec;
 __darwin_suseconds_t tv_usec;
};
# 81 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 2 3 4
# 89 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4
typedef __uint64_t rlim_t;
# 100 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4
#define PRIO_PROCESS 0
#define PRIO_PGRP 1
#define PRIO_USER 2


#define PRIO_DARWIN_THREAD 3
#define PRIO_DARWIN_PROCESS 4





#define PRIO_MIN -20
#define PRIO_MAX 20






#define PRIO_DARWIN_BG 0x1000





#define PRIO_DARWIN_NONUI 0x1001
# 140 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4
#define RUSAGE_SELF 0
#define RUSAGE_CHILDREN -1
# 152 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4
struct rusage {
 struct timeval ru_utime;
 struct timeval ru_stime;
# 163 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4
 long ru_maxrss;
#define ru_first ru_ixrss
 long ru_ixrss;
 long ru_idrss;
 long ru_isrss;
 long ru_minflt;
 long ru_majflt;
 long ru_nswap;
 long ru_inblock;
 long ru_oublock;
 long ru_msgsnd;
 long ru_msgrcv;
 long ru_nsignals;
 long ru_nvcsw;
 long ru_nivcsw;
#define ru_last ru_nivcsw

};





#define RUSAGE_INFO_V0 0
#define RUSAGE_INFO_V1 1
#define RUSAGE_INFO_V2 2
#define RUSAGE_INFO_V3 3
#define RUSAGE_INFO_V4 4
#define RUSAGE_INFO_V5 5
#define RUSAGE_INFO_CURRENT RUSAGE_INFO_V5




#define RU_PROC_RUNS_RESLIDE 0x00000001

typedef void *rusage_info_t;

struct rusage_info_v0 {
 uint8_t ri_uuid[16];
 uint64_t ri_user_time;
 uint64_t ri_system_time;
 uint64_t ri_pkg_idle_wkups;
 uint64_t ri_interrupt_wkups;
 uint64_t ri_pageins;
 uint64_t ri_wired_size;
 uint64_t ri_resident_size;
 uint64_t ri_phys_footprint;
 uint64_t ri_proc_start_abstime;
 uint64_t ri_proc_exit_abstime;
};

struct rusage_info_v1 {
 uint8_t ri_uuid[16];
 uint64_t ri_user_time;
 uint64_t ri_system_time;
 uint64_t ri_pkg_idle_wkups;
 uint64_t ri_interrupt_wkups;
 uint64_t ri_pageins;
 uint64_t ri_wired_size;
 uint64_t ri_resident_size;
 uint64_t ri_phys_footprint;
 uint64_t ri_proc_start_abstime;
 uint64_t ri_proc_exit_abstime;
 uint64_t ri_child_user_time;
 uint64_t ri_child_system_time;
 uint64_t ri_child_pkg_idle_wkups;
 uint64_t ri_child_interrupt_wkups;
 uint64_t ri_child_pageins;
 uint64_t ri_child_elapsed_abstime;
};

struct rusage_info_v2 {
 uint8_t ri_uuid[16];
 uint64_t ri_user_time;
 uint64_t ri_system_time;
 uint64_t ri_pkg_idle_wkups;
 uint64_t ri_interrupt_wkups;
 uint64_t ri_pageins;
 uint64_t ri_wired_size;
 uint64_t ri_resident_size;
 uint64_t ri_phys_footprint;
 uint64_t ri_proc_start_abstime;
 uint64_t ri_proc_exit_abstime;
 uint64_t ri_child_user_time;
 uint64_t ri_child_system_time;
 uint64_t ri_child_pkg_idle_wkups;
 uint64_t ri_child_interrupt_wkups;
 uint64_t ri_child_pageins;
 uint64_t ri_child_elapsed_abstime;
 uint64_t ri_diskio_bytesread;
 uint64_t ri_diskio_byteswritten;
};

struct rusage_info_v3 {
 uint8_t ri_uuid[16];
 uint64_t ri_user_time;
 uint64_t ri_system_time;
 uint64_t ri_pkg_idle_wkups;
 uint64_t ri_interrupt_wkups;
 uint64_t ri_pageins;
 uint64_t ri_wired_size;
 uint64_t ri_resident_size;
 uint64_t ri_phys_footprint;
 uint64_t ri_proc_start_abstime;
 uint64_t ri_proc_exit_abstime;
 uint64_t ri_child_user_time;
 uint64_t ri_child_system_time;
 uint64_t ri_child_pkg_idle_wkups;
 uint64_t ri_child_interrupt_wkups;
 uint64_t ri_child_pageins;
 uint64_t ri_child_elapsed_abstime;
 uint64_t ri_diskio_bytesread;
 uint64_t ri_diskio_byteswritten;
 uint64_t ri_cpu_time_qos_default;
 uint64_t ri_cpu_time_qos_maintenance;
 uint64_t ri_cpu_time_qos_background;
 uint64_t ri_cpu_time_qos_utility;
 uint64_t ri_cpu_time_qos_legacy;
 uint64_t ri_cpu_time_qos_user_initiated;
 uint64_t ri_cpu_time_qos_user_interactive;
 uint64_t ri_billed_system_time;
 uint64_t ri_serviced_system_time;
};

struct rusage_info_v4 {
 uint8_t ri_uuid[16];
 uint64_t ri_user_time;
 uint64_t ri_system_time;
 uint64_t ri_pkg_idle_wkups;
 uint64_t ri_interrupt_wkups;
 uint64_t ri_pageins;
 uint64_t ri_wired_size;
 uint64_t ri_resident_size;
 uint64_t ri_phys_footprint;
 uint64_t ri_proc_start_abstime;
 uint64_t ri_proc_exit_abstime;
 uint64_t ri_child_user_time;
 uint64_t ri_child_system_time;
 uint64_t ri_child_pkg_idle_wkups;
 uint64_t ri_child_interrupt_wkups;
 uint64_t ri_child_pageins;
 uint64_t ri_child_elapsed_abstime;
 uint64_t ri_diskio_bytesread;
 uint64_t ri_diskio_byteswritten;
 uint64_t ri_cpu_time_qos_default;
 uint64_t ri_cpu_time_qos_maintenance;
 uint64_t ri_cpu_time_qos_background;
 uint64_t ri_cpu_time_qos_utility;
 uint64_t ri_cpu_time_qos_legacy;
 uint64_t ri_cpu_time_qos_user_initiated;
 uint64_t ri_cpu_time_qos_user_interactive;
 uint64_t ri_billed_system_time;
 uint64_t ri_serviced_system_time;
 uint64_t ri_logical_writes;
 uint64_t ri_lifetime_max_phys_footprint;
 uint64_t ri_instructions;
 uint64_t ri_cycles;
 uint64_t ri_billed_energy;
 uint64_t ri_serviced_energy;
 uint64_t ri_interval_max_phys_footprint;
 uint64_t ri_runnable_time;
};

struct rusage_info_v5 {
 uint8_t ri_uuid[16];
 uint64_t ri_user_time;
 uint64_t ri_system_time;
 uint64_t ri_pkg_idle_wkups;
 uint64_t ri_interrupt_wkups;
 uint64_t ri_pageins;
 uint64_t ri_wired_size;
 uint64_t ri_resident_size;
 uint64_t ri_phys_footprint;
 uint64_t ri_proc_start_abstime;
 uint64_t ri_proc_exit_abstime;
 uint64_t ri_child_user_time;
 uint64_t ri_child_system_time;
 uint64_t ri_child_pkg_idle_wkups;
 uint64_t ri_child_interrupt_wkups;
 uint64_t ri_child_pageins;
 uint64_t ri_child_elapsed_abstime;
 uint64_t ri_diskio_bytesread;
 uint64_t ri_diskio_byteswritten;
 uint64_t ri_cpu_time_qos_default;
 uint64_t ri_cpu_time_qos_maintenance;
 uint64_t ri_cpu_time_qos_background;
 uint64_t ri_cpu_time_qos_utility;
 uint64_t ri_cpu_time_qos_legacy;
 uint64_t ri_cpu_time_qos_user_initiated;
 uint64_t ri_cpu_time_qos_user_interactive;
 uint64_t ri_billed_system_time;
 uint64_t ri_serviced_system_time;
 uint64_t ri_logical_writes;
 uint64_t ri_lifetime_max_phys_footprint;
 uint64_t ri_instructions;
 uint64_t ri_cycles;
 uint64_t ri_billed_energy;
 uint64_t ri_serviced_energy;
 uint64_t ri_interval_max_phys_footprint;
 uint64_t ri_runnable_time;
 uint64_t ri_flags;
};

typedef struct rusage_info_v5 rusage_info_current;
# 382 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4
#define RLIM_INFINITY (((__uint64_t)1 << 63) - 1)
#define RLIM_SAVED_MAX RLIM_INFINITY
#define RLIM_SAVED_CUR RLIM_INFINITY





#define RLIMIT_CPU 0
#define RLIMIT_FSIZE 1
#define RLIMIT_DATA 2
#define RLIMIT_STACK 3
#define RLIMIT_CORE 4
#define RLIMIT_AS 5

#define RLIMIT_RSS RLIMIT_AS
#define RLIMIT_MEMLOCK 6
#define RLIMIT_NPROC 7

#define RLIMIT_NOFILE 8

#define RLIM_NLIMITS 9

#define _RLIMIT_POSIX_FLAG 0x1000





struct rlimit {
 rlim_t rlim_cur;
 rlim_t rlim_max;
};







#define RLIMIT_WAKEUPS_MONITOR 0x1
#define RLIMIT_CPU_USAGE_MONITOR 0x2
#define RLIMIT_THREAD_CPULIMITS 0x3
#define RLIMIT_FOOTPRINT_INTERVAL 0x4




#define WAKEMON_ENABLE 0x01
#define WAKEMON_DISABLE 0x02
#define WAKEMON_GET_PARAMS 0x04
#define WAKEMON_SET_DEFAULTS 0x08
#define WAKEMON_MAKE_FATAL 0x10




#define CPUMON_MAKE_FATAL 0x1000




#define FOOTPRINT_INTERVAL_RESET 0x1

struct proc_rlimit_control_wakeupmon {
 uint32_t wm_flags;
 int32_t wm_rate;
};




#define IOPOL_TYPE_DISK 0
#define IOPOL_TYPE_VFS_ATIME_UPDATES 2
#define IOPOL_TYPE_VFS_MATERIALIZE_DATALESS_FILES 3
#define IOPOL_TYPE_VFS_STATFS_NO_DATA_VOLUME 4
#define IOPOL_TYPE_VFS_TRIGGER_RESOLVE 5
#define IOPOL_TYPE_VFS_IGNORE_CONTENT_PROTECTION 6
#define IOPOL_TYPE_VFS_IGNORE_PERMISSIONS 7
#define IOPOL_TYPE_VFS_SKIP_MTIME_UPDATE 8


#define IOPOL_SCOPE_PROCESS 0
#define IOPOL_SCOPE_THREAD 1
#define IOPOL_SCOPE_DARWIN_BG 2


#define IOPOL_DEFAULT 0
#define IOPOL_IMPORTANT 1
#define IOPOL_PASSIVE 2
#define IOPOL_THROTTLE 3
#define IOPOL_UTILITY 4
#define IOPOL_STANDARD 5


#define IOPOL_APPLICATION IOPOL_STANDARD
#define IOPOL_NORMAL IOPOL_IMPORTANT


#define IOPOL_ATIME_UPDATES_DEFAULT 0
#define IOPOL_ATIME_UPDATES_OFF 1

#define IOPOL_MATERIALIZE_DATALESS_FILES_DEFAULT 0
#define IOPOL_MATERIALIZE_DATALESS_FILES_OFF 1
#define IOPOL_MATERIALIZE_DATALESS_FILES_ON 2

#define IOPOL_VFS_STATFS_NO_DATA_VOLUME_DEFAULT 0
#define IOPOL_VFS_STATFS_FORCE_NO_DATA_VOLUME 1

#define IOPOL_VFS_TRIGGER_RESOLVE_DEFAULT 0
#define IOPOL_VFS_TRIGGER_RESOLVE_OFF 1

#define IOPOL_VFS_CONTENT_PROTECTION_DEFAULT 0
#define IOPOL_VFS_CONTENT_PROTECTION_IGNORE 1

#define IOPOL_VFS_IGNORE_PERMISSIONS_OFF 0
#define IOPOL_VFS_IGNORE_PERMISSIONS_ON 1

#define IOPOL_VFS_SKIP_MTIME_UPDATE_OFF 0
#define IOPOL_VFS_SKIP_MTIME_UPDATE_ON 1





int getpriority(int, id_t);

int getiopolicy_np(int, int) ;

int getrlimit(int, struct rlimit *) __asm("_" "getrlimit" );
int getrusage(int, struct rusage *);
int setpriority(int, id_t, int);

int setiopolicy_np(int, int, int) ;

int setrlimit(int, const struct rlimit *) __asm("_" "setrlimit" );

# 111 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 2 3 4
# 121 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 3 4
#define WNOHANG 0x00000001
#define WUNTRACED 0x00000002
# 131 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 3 4
#define _W_INT(w) (*(int *)&(w))
#define WCOREFLAG 0200



#define _WSTATUS(x) (_W_INT(x) & 0177)
#define _WSTOPPED 0177






#define WEXITSTATUS(x) ((_W_INT(x) >> 8) & 0x000000ff)




#define WSTOPSIG(x) (_W_INT(x) >> 8)
#define WIFCONTINUED(x) (_WSTATUS(x) == _WSTOPPED && WSTOPSIG(x) == 0x13)
#define WIFSTOPPED(x) (_WSTATUS(x) == _WSTOPPED && WSTOPSIG(x) != 0x13)
#define WIFEXITED(x) (_WSTATUS(x) == 0)
#define WIFSIGNALED(x) (_WSTATUS(x) != _WSTOPPED && _WSTATUS(x) != 0)
#define WTERMSIG(x) (_WSTATUS(x))

#define WCOREDUMP(x) (_W_INT(x) & WCOREFLAG)

#define W_EXITCODE(ret,sig) ((ret) << 8 | (sig))
#define W_STOPCODE(sig) ((sig) << 8 | _WSTOPPED)
# 168 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 3 4
#define WEXITED 0x00000004


#define WSTOPPED 0x00000008

#define WCONTINUED 0x00000010
#define WNOWAIT 0x00000020
# 183 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 3 4
#define WAIT_ANY (-1)
#define WAIT_MYPGRP 0

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/endian.h" 1 3 4
# 32 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/endian.h" 3 4
#define _BSD_MACHINE_ENDIAN_H_ 


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/endian.h" 1 3 4
# 67 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/endian.h" 3 4
#define _I386__ENDIAN_H_ 
# 78 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/endian.h" 3 4
#define _QUAD_HIGHWORD 1
#define _QUAD_LOWWORD 0





#define __DARWIN_LITTLE_ENDIAN 1234
#define __DARWIN_BIG_ENDIAN 4321
#define __DARWIN_PDP_ENDIAN 3412

#define __DARWIN_BYTE_ORDER __DARWIN_LITTLE_ENDIAN



#define LITTLE_ENDIAN __DARWIN_LITTLE_ENDIAN
#define BIG_ENDIAN __DARWIN_BIG_ENDIAN
#define PDP_ENDIAN __DARWIN_PDP_ENDIAN

#define BYTE_ORDER __DARWIN_BYTE_ORDER

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_endian.h" 1 3 4
# 91 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_endian.h" 3 4
#define _SYS__ENDIAN_H_ 
# 130 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_endian.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/_OSByteOrder.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/_OSByteOrder.h" 3 4
#define _OS__OSBYTEORDER_H 
# 43 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/_OSByteOrder.h" 3 4
#define __DARWIN_OSSwapConstInt16(x) ((__uint16_t)((((__uint16_t)(x) & 0xff00U) >> 8) | (((__uint16_t)(x) & 0x00ffU) << 8)))



#define __DARWIN_OSSwapConstInt32(x) ((__uint32_t)((((__uint32_t)(x) & 0xff000000U) >> 24) | (((__uint32_t)(x) & 0x00ff0000U) >> 8) | (((__uint32_t)(x) & 0x0000ff00U) << 8) | (((__uint32_t)(x) & 0x000000ffU) << 24)))





#define __DARWIN_OSSwapConstInt64(x) ((__uint64_t)((((__uint64_t)(x) & 0xff00000000000000ULL) >> 56) | (((__uint64_t)(x) & 0x00ff000000000000ULL) >> 40) | (((__uint64_t)(x) & 0x0000ff0000000000ULL) >> 24) | (((__uint64_t)(x) & 0x000000ff00000000ULL) >> 8) | (((__uint64_t)(x) & 0x00000000ff000000ULL) << 8) | (((__uint64_t)(x) & 0x0000000000ff0000ULL) << 24) | (((__uint64_t)(x) & 0x000000000000ff00ULL) << 40) | (((__uint64_t)(x) & 0x00000000000000ffULL) << 56)))
# 67 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/_OSByteOrder.h" 3 4
#define __DARWIN_OS_INLINE static inline
# 76 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/_OSByteOrder.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/i386/_OSByteOrder.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/i386/_OSByteOrder.h" 3 4
#define _OS__OSBYTEORDERI386_H 
# 44 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/i386/_OSByteOrder.h" 3 4
static inline
__uint16_t
_OSSwapInt16(
 __uint16_t _data
 )
{
 return (__uint16_t)((_data << 8) | (_data >> 8));
}

static inline
__uint32_t
_OSSwapInt32(
 __uint32_t _data
 )
{



 __asm__ ("bswap   %0" : "+r" (_data));
 return _data;

}
# 91 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/i386/_OSByteOrder.h" 3 4
static inline
__uint64_t
_OSSwapInt64(
 __uint64_t _data
 )
{
 __asm__ ("bswap   %0" : "+r" (_data));
 return _data;
}
# 77 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/_OSByteOrder.h" 2 3 4







#define __DARWIN_OSSwapInt16(x) ((__uint16_t)(__builtin_constant_p(x) ? __DARWIN_OSSwapConstInt16(x) : _OSSwapInt16(x)))


#define __DARWIN_OSSwapInt32(x) (__builtin_constant_p(x) ? __DARWIN_OSSwapConstInt32(x) : _OSSwapInt32(x))


#define __DARWIN_OSSwapInt64(x) (__builtin_constant_p(x) ? __DARWIN_OSSwapConstInt64(x) : _OSSwapInt64(x))
# 131 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_endian.h" 2 3 4

#define ntohs(x) __DARWIN_OSSwapInt16(x)
#define htons(x) __DARWIN_OSSwapInt16(x)

#define ntohl(x) __DARWIN_OSSwapInt32(x)
#define htonl(x) __DARWIN_OSSwapInt32(x)



#define ntohll(x) __DARWIN_OSSwapInt64(x)
#define htonll(x) __DARWIN_OSSwapInt64(x)

#define NTOHL(x) (x) = ntohl((__uint32_t)x)
#define NTOHS(x) (x) = ntohs((__uint16_t)x)
#define NTOHLL(x) (x) = ntohll((__uint64_t)x)
#define HTONL(x) (x) = htonl((__uint32_t)x)
#define HTONS(x) (x) = htons((__uint16_t)x)
#define HTONLL(x) (x) = htonll((__uint64_t)x)
# 100 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/endian.h" 2 3 4
# 36 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/endian.h" 2 3 4
# 187 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 2 3 4







union wait {
 int w_status;



 struct {

  unsigned int w_Termsig:7,
      w_Coredump:1,
      w_Retcode:8,
      w_Filler:16;







 } w_T;





 struct {

  unsigned int w_Stopval:8,
      w_Stopsig:8,
      w_Filler:16;






 } w_S;
};
#define w_termsig w_T.w_Termsig
#define w_coredump w_T.w_Coredump
#define w_retcode w_T.w_Retcode
#define w_stopval w_S.w_Stopval
#define w_stopsig w_S.w_Stopsig
# 247 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 3 4

pid_t wait(int *) __asm("_" "wait" );
pid_t waitpid(pid_t, int *, int) __asm("_" "waitpid" );

int waitid(idtype_t, id_t, siginfo_t *, int) __asm("_" "waitid" );


pid_t wait3(int *, int, struct rusage *);
pid_t wait4(pid_t, int *, int, struct rusage *);


# 67 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/alloca.h" 1 3 4
# 25 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/alloca.h" 3 4
#define _ALLOCA_H_ 






void *alloca(size_t);




#undef alloca
#undef __alloca
#define alloca(size) __alloca(size)
#define __alloca(size) __builtin_alloca(size)
# 69 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4
# 77 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_ct_rune_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_ct_rune_t.h" 3 4
#define _CT_RUNE_T 

typedef __darwin_ct_rune_t ct_rune_t;
# 78 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_rune_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_rune_t.h" 3 4
#define _RUNE_T 

typedef __darwin_rune_t rune_t;
# 79 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_wchar_t.h" 1 3 4
# 32 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_wchar_t.h" 3 4
#define _WCHAR_T 

typedef __darwin_wchar_t wchar_t;
# 82 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4

typedef struct {
 int quot;
 int rem;
} div_t;

typedef struct {
 long quot;
 long rem;
} ldiv_t;


typedef struct {
 long long quot;
 long long rem;
} lldiv_t;


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_null.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_null.h" 3 4
#define NULL __DARWIN_NULL
# 101 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4

#define EXIT_FAILURE 1
#define EXIT_SUCCESS 0

#define RAND_MAX 0x7fffffff
# 118 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 3 4
extern int __mb_cur_max;
#define MB_CUR_MAX __mb_cur_max
# 128 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/malloc/_malloc.h" 1 3 4
# 25 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/malloc/_malloc.h" 3 4
#define _MALLOC_UNDERSCORE_MALLOC_H_ 
# 38 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/malloc/_malloc.h" 3 4


void *malloc(size_t __size) __attribute__((__warn_unused_result__)) __attribute__((alloc_size(1)));
void *calloc(size_t __count, size_t __size) __attribute__((__warn_unused_result__)) __attribute__((alloc_size(1,2)));
void free(void *);
void *realloc(void *__ptr, size_t __size) __attribute__((__warn_unused_result__)) __attribute__((alloc_size(2)));

void *valloc(size_t) __attribute__((alloc_size(1)));




void *aligned_alloc(size_t __alignment, size_t __size) __attribute__((__warn_unused_result__)) __attribute__((alloc_size(2))) ;

int posix_memalign(void **__memptr, size_t __alignment, size_t __size) ;


# 129 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4


void abort(void) __attribute__((__cold__)) __attribute__((__noreturn__));
int abs(int) __attribute__((__const__));
int atexit(void (* )(void));
double atof(const char *);
int atoi(const char *);
long atol(const char *);

long long
  atoll(const char *);

void *bsearch(const void *__key, const void *__base, size_t __nel,
     size_t __width, int (* __compar)(const void *, const void *));

div_t div(int, int) __attribute__((__const__));
void exit(int) __attribute__((__noreturn__));

char *getenv(const char *);
long labs(long) __attribute__((__const__));
ldiv_t ldiv(long, long) __attribute__((__const__));

long long
  llabs(long long);
lldiv_t lldiv(long long, long long);


int mblen(const char *__s, size_t __n);
size_t mbstowcs(wchar_t * restrict , const char * restrict, size_t);
int mbtowc(wchar_t * restrict, const char * restrict, size_t);

void qsort(void *__base, size_t __nel, size_t __width,
     int (* __compar)(const void *, const void *));
int rand(void) ;

void srand(unsigned) ;
double strtod(const char *, char **) __asm("_" "strtod" );
float strtof(const char *, char **) __asm("_" "strtof" );
long strtol(const char *__str, char **__endptr, int __base);
long double
  strtold(const char *, char **);

long long
  strtoll(const char *__str, char **__endptr, int __base);

unsigned long
  strtoul(const char *__str, char **__endptr, int __base);

unsigned long long
  strtoull(const char *__str, char **__endptr, int __base);





#define __swift_unavailable_on(osx_msg,ios_msg) __swift_unavailable(osx_msg)





int system(const char *) __asm("_" "system" );

#undef __swift_unavailable_on

size_t wcstombs(char * restrict, const wchar_t * restrict, size_t);
int wctomb(char *, wchar_t);


void _Exit(int) __attribute__((__noreturn__));
long a64l(const char *);
double drand48(void);
char *ecvt(double, int, int *restrict, int *restrict);
double erand48(unsigned short[3]);
char *fcvt(double, int, int *restrict, int *restrict);
char *gcvt(double, int, char *);
int getsubopt(char **, char * const *, char **);
int grantpt(int);

char *initstate(unsigned, char *, size_t);



long jrand48(unsigned short[3]) ;
char *l64a(long);
void lcong48(unsigned short[7]);
long lrand48(void) ;
char *mktemp(char *);
int mkstemp(char *);
long mrand48(void) ;
long nrand48(unsigned short[3]) ;
int posix_openpt(int);
char *ptsname(int);


int ptsname_r(int fildes, char *buffer, size_t buflen) ;


int putenv(char *) __asm("_" "putenv" );
long random(void) ;
int rand_r(unsigned *) ;

char *realpath(const char * restrict, char * restrict) __asm("_" "realpath" "$DARWIN_EXTSN");



unsigned short
 *seed48(unsigned short[3]);
int setenv(const char * __name, const char * __value, int __overwrite) __asm("_" "setenv" );

void setkey(const char *) __asm("_" "setkey" );



char *setstate(const char *);
void srand48(long);

void srandom(unsigned);



int unlockpt(int);

int unsetenv(const char *) __asm("_" "unsetenv" );







# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_dev_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_dev_t.h" 3 4
#define _DEV_T 

typedef __darwin_dev_t dev_t;
# 261 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_mode_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_mode_t.h" 3 4
#define _MODE_T 

typedef __darwin_mode_t mode_t;
# 262 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4


uint32_t arc4random(void);
void arc4random_addrandom(unsigned char * , int )
   
   
   
    ;
void arc4random_buf(void * __buf, size_t __nbytes) ;
void arc4random_stir(void);
uint32_t
  arc4random_uniform(uint32_t __upper_bound) ;







char *cgetcap(char *, const char *, int);
int cgetclose(void);
int cgetent(char **, char **, const char *);
int cgetfirst(char **, char **);
int cgetmatch(const char *, const char *);
int cgetnext(char **, char **);
int cgetnum(char *, const char *, long *);
int cgetset(const char *);
int cgetstr(char *, const char *, char **);
int cgetustr(char *, const char *, char **);

int daemon(int, int) __asm("_" "daemon" "$1050") ;
char *devname(dev_t, mode_t);
char *devname_r(dev_t, mode_t, char *buf, int len);
char *getbsize(int *, long *);
int getloadavg(double [], int);
const char
 *getprogname(void);
void setprogname(const char *);
# 309 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 3 4
int heapsort(void *__base, size_t __nel, size_t __width,
     int (* __compar)(const void *, const void *));





int mergesort(void *__base, size_t __nel, size_t __width,
     int (* __compar)(const void *, const void *));





void psort(void *__base, size_t __nel, size_t __width,
     int (* __compar)(const void *, const void *))
     ;





void psort_r(void *__base, size_t __nel, size_t __width, void *,
     int (* __compar)(void *, const void *, const void *))
     ;





void qsort_r(void *__base, size_t __nel, size_t __width, void *,
     int (* __compar)(void *, const void *, const void *));
int radixsort(const unsigned char **__base, int __nel, const unsigned char *__table,
     unsigned __endbyte);
int rpmatch(const char *)
 ;
int sradixsort(const unsigned char **__base, int __nel, const unsigned char *__table,
     unsigned __endbyte);
void sranddev(void);
void srandomdev(void);
void *reallocf(void *__ptr, size_t __size) __attribute__((alloc_size(2)));
long long
 strtonum(const char *__numstr, long long __minval, long long __maxval, const char **__errstrp)
 ;

long long
  strtoq(const char *__str, char **__endptr, int __base);
unsigned long long
  strtouq(const char *__str, char **__endptr, int __base);

extern char *suboptarg;








# 24 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 2
# 1 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 1 3 4
# 11 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 3 4
#define FIXINC_WRAP_STDIO_H_STDIO_STDARG_H 1

#define __need___va_list 
# 1 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stdarg.h" 1 3 4
# 34 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stdarg.h" 3 4
#undef __need___va_list




#define __GNUC_VA_LIST 
typedef __builtin_va_list __gnuc_va_list;
# 15 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 2 3 4
# 76 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 3 4
#define _STDIO_H_ 

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_stdio.h" 1 3 4
# 66 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_stdio.h" 3 4
#define __STDIO_H_ 
# 75 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_stdio.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_va_list.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_va_list.h" 3 4
#define _VA_LIST_T 

typedef __darwin_va_list va_list;
# 76 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_stdio.h" 2 3 4



# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/stdio.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/stdio.h" 3 4
#define _SYS_STDIO_H_ 








int renameat(int, const char *, int, const char *) ;



#define RENAME_SECLUDE 0x00000001
#define RENAME_SWAP 0x00000002
#define RENAME_EXCL 0x00000004
int renamex_np(const char *, const char *, unsigned int) ;
int renameatx_np(int, const char *, int, const char *, unsigned int) ;




# 80 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_stdio.h" 2 3 4

typedef __darwin_off_t fpos_t;

#define _FSTDIO 
# 92 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_stdio.h" 3 4
struct __sbuf {
 unsigned char *_base;
 int _size;
};


struct __sFILEX;
# 126 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_stdio.h" 3 4
typedef struct __sFILE {
 unsigned char *_p;
 int _r;
 int _w;
 short _flags;
 short _file;
 struct __sbuf _bf;
 int _lbfsize;


 void *_cookie;
 int (* _close)(void *);
 int (* _read) (void *, char *, int);
 fpos_t (* _seek) (void *, fpos_t, int);
 int (* _write)(void *, const char *, int);


 struct __sbuf _ub;
 struct __sFILEX *_extra;
 int _ur;


 unsigned char _ubuf[3];
 unsigned char _nbuf[1];


 struct __sbuf _lb;


 int _blksize;
 fpos_t _offset;
} FILE;
# 79 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 2 3 4


extern FILE *__stdinp;
extern FILE *__stdoutp;
extern FILE *__stderrp;


#define __SLBF 0x0001
#define __SNBF 0x0002
#define __SRD 0x0004
#define __SWR 0x0008

#define __SRW 0x0010
#define __SEOF 0x0020
#define __SERR 0x0040
#define __SMBF 0x0080
#define __SAPP 0x0100
#define __SSTR 0x0200
#define __SOPT 0x0400
#define __SNPT 0x0800
#define __SOFF 0x1000
#define __SMOD 0x2000
#define __SALC 0x4000
#define __SIGN 0x8000
# 113 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 3 4
#define _IOFBF 0
#define _IOLBF 1
#define _IONBF 2

#define BUFSIZ 1024
#define EOF (-1)


#define FOPEN_MAX 20
#define FILENAME_MAX 1024



#define P_tmpdir "/var/tmp/"

#define L_tmpnam 1024
#define TMP_MAX 308915776


#define SEEK_SET 0


#define SEEK_CUR 1


#define SEEK_END 2


#define stdin __stdinp
#define stdout __stdoutp
#define stderr __stderrp
# 155 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 3 4

void clearerr(FILE *);
int fclose(FILE *);
int feof(FILE *);
int ferror(FILE *);
int fflush(FILE *);
int fgetc(FILE *);
int fgetpos(FILE * restrict, fpos_t *);
char *fgets(char * restrict, int, FILE *);



FILE *fopen(const char * restrict __filename, const char * restrict __mode) __asm("_" "fopen" );

int fprintf(FILE * restrict, const char * restrict, ...) __attribute__((__format__ (__printf__, 2, 3)));
int fputc(int, FILE *);
int fputs(const char * restrict, FILE * restrict) __asm("_" "fputs" );
size_t fread(void * restrict __ptr, size_t __size, size_t __nitems, FILE * restrict __stream);
FILE *freopen(const char * restrict, const char * restrict,
                 FILE * restrict) __asm("_" "freopen" );
int fscanf(FILE * restrict, const char * restrict, ...) __attribute__((__format__ (__scanf__, 2, 3)));
int fseek(FILE *, long, int);
int fsetpos(FILE *, const fpos_t *);
long ftell(FILE *);
size_t fwrite(const void * restrict __ptr, size_t __size, size_t __nitems, FILE * restrict __stream) __asm("_" "fwrite" );
int getc(FILE *);
int getchar(void);
char *gets(char *);
void perror(const char *) __attribute__((__cold__));
int printf(const char * restrict, ...) __attribute__((__format__ (__printf__, 1, 2)));
int putc(int, FILE *);
int putchar(int);
int puts(const char *);
int remove(const char *);
int rename (const char *__old, const char *__new);
void rewind(FILE *);
int scanf(const char * restrict, ...) __attribute__((__format__ (__scanf__, 1, 2)));
void setbuf(FILE * restrict, char * restrict);
int setvbuf(FILE * restrict, char * restrict, int, size_t);
int sprintf(char * restrict, const char * restrict, ...) __attribute__((__format__ (__printf__, 2, 3))) ;
int sscanf(const char * restrict, const char * restrict, ...) __attribute__((__format__ (__scanf__, 2, 3)));
FILE *tmpfile(void);



__attribute__((__deprecated__("This function is provided for compatibility reasons only.  Due to security concerns inherent in the design of tmpnam(3), it is highly recommended that you use mkstemp(3) instead.")))

char *tmpnam(char *);
int ungetc(int, FILE *);
int vfprintf(FILE * restrict, const char * restrict, __gnuc_va_list) __attribute__((__format__ (__printf__, 2, 0)));
int vprintf(const char * restrict, __gnuc_va_list) __attribute__((__format__ (__printf__, 1, 0)));
int vsprintf(char * restrict, const char * restrict, __gnuc_va_list) __attribute__((__format__ (__printf__, 2, 0))) ;

# 216 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 3 4
#define L_ctermid 1024


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_ctermid.h" 1 3 4
# 25 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_ctermid.h" 3 4
#define _CTERMID_H_ 





char *ctermid(char *);


# 220 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 2 3 4




FILE *fdopen(int, const char *) __asm("_" "fdopen" );

int fileno(FILE *);

# 237 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 3 4
#define __swift_unavailable_on(osx_msg,ios_msg) __swift_unavailable(osx_msg)




int pclose(FILE *) ;



FILE *popen(const char *, const char *) __asm("_" "popen" ) ;




#undef __swift_unavailable_on
# 262 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 3 4

int __srget(FILE *);
int __svfscanf(FILE *, const char *, __gnuc_va_list) __attribute__((__format__ (__scanf__, 2, 0)));
int __swbuf(int, FILE *);






#define __sgetc(p) (--(p)->_r < 0 ? __srget(p) : (int)(*(p)->_p++))

extern __inline __attribute__((__gnu_inline__)) __attribute__ ((__always_inline__)) int __sputc(int _c, FILE *_p) {
 if (--_p->_w >= 0 || (_p->_w >= _p->_lbfsize && (char)_c != '\n'))
  return (*_p->_p++ = _c);
 else
  return (__swbuf(_c, _p));
}
# 294 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 3 4
#define __sfeof(p) (((p)->_flags & __SEOF) != 0)
#define __sferror(p) (((p)->_flags & __SERR) != 0)
#define __sclearerr(p) ((void)((p)->_flags &= ~(__SERR|__SEOF)))
#define __sfileno(p) ((p)->_file)


void flockfile(FILE *);
int ftrylockfile(FILE *);
void funlockfile(FILE *);
int getc_unlocked(FILE *);
int getchar_unlocked(void);
int putc_unlocked(int, FILE *);
int putchar_unlocked(int);



int getw(FILE *);
int putw(int, FILE *);




__attribute__((__deprecated__("This function is provided for compatibility reasons only.  Due to security concerns inherent in the design of tempnam(3), it is highly recommended that you use mkstemp(3) instead.")))

char *tempnam(const char *__dir, const char *__prefix) __asm("_" "tempnam" );



#define getc_unlocked(fp) __sgetc(fp)
#define putc_unlocked(x,fp) __sputc(x, fp)


#define getchar_unlocked() getc_unlocked(stdin)
#define putchar_unlocked(x) putc_unlocked(x, stdout)
# 338 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_off_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_off_t.h" 3 4
#define _OFF_T 

typedef __darwin_off_t off_t;
# 339 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 2 3 4


int fseeko(FILE * __stream, off_t __offset, int __whence);
off_t ftello(FILE * __stream);





int snprintf(char * restrict __str, size_t __size, const char * restrict __format, ...) __attribute__((__format__ (__printf__, 3, 4)));
int vfscanf(FILE * restrict __stream, const char * restrict __format, __gnuc_va_list) __attribute__((__format__ (__scanf__, 2, 0)));
int vscanf(const char * restrict __format, __gnuc_va_list) __attribute__((__format__ (__scanf__, 1, 0)));
int vsnprintf(char * restrict __str, size_t __size, const char * restrict __format, __gnuc_va_list) __attribute__((__format__ (__printf__, 3, 0)));
int vsscanf(const char * restrict __str, const char * restrict __format, __gnuc_va_list) __attribute__((__format__ (__scanf__, 2, 0)));

# 363 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_ssize_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_ssize_t.h" 3 4
#define _SSIZE_T 

typedef __darwin_ssize_t ssize_t;
# 364 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 2 3 4


int dprintf(int, const char * restrict, ...) __attribute__((__format__ (__printf__, 2, 3))) ;
int vdprintf(int, const char * restrict, __gnuc_va_list) __attribute__((__format__ (__printf__, 2, 0))) ;
ssize_t getdelim(char ** restrict __linep, size_t * restrict __linecapp, int __delimiter, FILE * restrict __stream) ;
ssize_t getline(char ** restrict __linep, size_t * restrict __linecapp, FILE * restrict __stream) ;
FILE *fmemopen(void * restrict __buf, size_t __size, const char * restrict __mode) ;
FILE *open_memstream(char **__bufp, size_t *__sizep) ;









extern const int sys_nerr;
extern const char *const sys_errlist[];

int asprintf(char ** restrict, const char * restrict, ...) __attribute__((__format__ (__printf__, 2, 3)));
char *ctermid_r(char *);
char *fgetln(FILE *, size_t *);
const char *fmtcheck(const char *, const char *);
int fpurge(FILE *);
void setbuffer(FILE *, char *, int);
int setlinebuf(FILE *);
int vasprintf(char ** restrict, const char * restrict, __gnuc_va_list) __attribute__((__format__ (__printf__, 2, 0)));
FILE *zopen(const char *, const char *, int);





FILE *funopen(const void *,
                 int (* )(void *, char *, int),
                 int (* )(void *, const char *, int),
                 fpos_t (* )(void *, fpos_t, int),
                 int (* )(void *));

#define fropen(cookie,fn) funopen(cookie, fn, 0, 0, 0)
#define fwopen(cookie,fn) funopen(cookie, 0, fn, 0, 0)

#define feof_unlocked(p) __sfeof(p)
#define ferror_unlocked(p) __sferror(p)
#define clearerr_unlocked(p) __sclearerr(p)
#define fileno_unlocked(p) __sfileno(p)
# 421 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_stdio.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_stdio.h" 3 4
#define _SECURE__STDIO_H_ 

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_common.h" 1 3 4
# 25 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_common.h" 3 4
#define _SECURE__COMMON_H_ 

#undef _USE_FORTIFY_LEVEL


#define _USE_FORTIFY_LEVEL 2







#define __darwin_obsz0(object) __builtin_object_size (object, 0)
#define __darwin_obsz(object) __builtin_object_size (object, _USE_FORTIFY_LEVEL > 1 ? 1 : 0)
# 32 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_stdio.h" 2 3 4
# 42 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_stdio.h" 3 4
extern int __sprintf_chk (char * restrict, int, size_t,
     const char * restrict, ...);

#undef sprintf
#define sprintf(str,...) __builtin___sprintf_chk (str, 0, __darwin_obsz(str), __VA_ARGS__)





extern int __snprintf_chk (char * restrict, size_t, int, size_t,
      const char * restrict, ...);

#undef snprintf
#define snprintf(str,len,...) __builtin___snprintf_chk (str, len, 0, __darwin_obsz(str), __VA_ARGS__)




extern int __vsprintf_chk (char * restrict, int, size_t,
      const char * restrict, va_list);

#undef vsprintf
#define vsprintf(str,format,ap) __builtin___vsprintf_chk (str, 0, __darwin_obsz(str), format, ap)




extern int __vsnprintf_chk (char * restrict, size_t, int, size_t,
       const char * restrict, va_list);

#undef vsnprintf
#define vsnprintf(str,len,format,ap) __builtin___vsnprintf_chk (str, len, 0, __darwin_obsz(str), format, ap)
# 422 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdio.h" 2 3 4
# 25 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 2

# 1 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stdarg.h" 1 3 4
# 31 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stdarg.h" 3 4
#define _STDARG_H 
#define _ANSI_STDARG_H_ 

#undef __need___va_list
# 47 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stdarg.h" 3 4
#define va_start(v,l) __builtin_va_start(v,l)
#define va_end(v) __builtin_va_end(v)
#define va_arg(v,l) __builtin_va_arg(v,l)


#define va_copy(d,s) __builtin_va_copy(d,s)

#define __va_copy(d,s) __builtin_va_copy(d,s)
# 99 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stdarg.h" 3 4
typedef __gnuc_va_list va_list;





#define _VA_LIST_ 


#define _VA_LIST 


#define _VA_LIST_DEFINED 


#define _VA_LIST_T_H 


#define __va_list__ 
# 27 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 2
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/inttypes.h" 1 3 4
# 32 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/inttypes.h" 3 4
#define _INTTYPES_H_ 

#define __PRI_8_LENGTH_MODIFIER__ "hh"
#define __PRI_64_LENGTH_MODIFIER__ "ll"
#define __SCN_64_LENGTH_MODIFIER__ "ll"
#define __PRI_MAX_LENGTH_MODIFIER__ "j"
#define __SCN_MAX_LENGTH_MODIFIER__ "j"

#define PRId8 __PRI_8_LENGTH_MODIFIER__ "d"
#define PRIi8 __PRI_8_LENGTH_MODIFIER__ "i"
#define PRIo8 __PRI_8_LENGTH_MODIFIER__ "o"
#define PRIu8 __PRI_8_LENGTH_MODIFIER__ "u"
#define PRIx8 __PRI_8_LENGTH_MODIFIER__ "x"
#define PRIX8 __PRI_8_LENGTH_MODIFIER__ "X"

#define PRId16 "hd"
#define PRIi16 "hi"
#define PRIo16 "ho"
#define PRIu16 "hu"
#define PRIx16 "hx"
#define PRIX16 "hX"

#define PRId32 "d"
#define PRIi32 "i"
#define PRIo32 "o"
#define PRIu32 "u"
#define PRIx32 "x"
#define PRIX32 "X"

#define PRId64 __PRI_64_LENGTH_MODIFIER__ "d"
#define PRIi64 __PRI_64_LENGTH_MODIFIER__ "i"
#define PRIo64 __PRI_64_LENGTH_MODIFIER__ "o"
#define PRIu64 __PRI_64_LENGTH_MODIFIER__ "u"
#define PRIx64 __PRI_64_LENGTH_MODIFIER__ "x"
#define PRIX64 __PRI_64_LENGTH_MODIFIER__ "X"

#define PRIdLEAST8 PRId8
#define PRIiLEAST8 PRIi8
#define PRIoLEAST8 PRIo8
#define PRIuLEAST8 PRIu8
#define PRIxLEAST8 PRIx8
#define PRIXLEAST8 PRIX8

#define PRIdLEAST16 PRId16
#define PRIiLEAST16 PRIi16
#define PRIoLEAST16 PRIo16
#define PRIuLEAST16 PRIu16
#define PRIxLEAST16 PRIx16
#define PRIXLEAST16 PRIX16

#define PRIdLEAST32 PRId32
#define PRIiLEAST32 PRIi32
#define PRIoLEAST32 PRIo32
#define PRIuLEAST32 PRIu32
#define PRIxLEAST32 PRIx32
#define PRIXLEAST32 PRIX32

#define PRIdLEAST64 PRId64
#define PRIiLEAST64 PRIi64
#define PRIoLEAST64 PRIo64
#define PRIuLEAST64 PRIu64
#define PRIxLEAST64 PRIx64
#define PRIXLEAST64 PRIX64

#define PRIdFAST8 PRId8
#define PRIiFAST8 PRIi8
#define PRIoFAST8 PRIo8
#define PRIuFAST8 PRIu8
#define PRIxFAST8 PRIx8
#define PRIXFAST8 PRIX8

#define PRIdFAST16 PRId16
#define PRIiFAST16 PRIi16
#define PRIoFAST16 PRIo16
#define PRIuFAST16 PRIu16
#define PRIxFAST16 PRIx16
#define PRIXFAST16 PRIX16

#define PRIdFAST32 PRId32
#define PRIiFAST32 PRIi32
#define PRIoFAST32 PRIo32
#define PRIuFAST32 PRIu32
#define PRIxFAST32 PRIx32
#define PRIXFAST32 PRIX32

#define PRIdFAST64 PRId64
#define PRIiFAST64 PRIi64
#define PRIoFAST64 PRIo64
#define PRIuFAST64 PRIu64
#define PRIxFAST64 PRIx64
#define PRIXFAST64 PRIX64


#define PRIdPTR "ld"
#define PRIiPTR "li"
#define PRIoPTR "lo"
#define PRIuPTR "lu"
#define PRIxPTR "lx"
#define PRIXPTR "lX"

#define PRIdMAX __PRI_MAX_LENGTH_MODIFIER__ "d"
#define PRIiMAX __PRI_MAX_LENGTH_MODIFIER__ "i"
#define PRIoMAX __PRI_MAX_LENGTH_MODIFIER__ "o"
#define PRIuMAX __PRI_MAX_LENGTH_MODIFIER__ "u"
#define PRIxMAX __PRI_MAX_LENGTH_MODIFIER__ "x"
#define PRIXMAX __PRI_MAX_LENGTH_MODIFIER__ "X"

#define SCNd8 __PRI_8_LENGTH_MODIFIER__ "d"
#define SCNi8 __PRI_8_LENGTH_MODIFIER__ "i"
#define SCNo8 __PRI_8_LENGTH_MODIFIER__ "o"
#define SCNu8 __PRI_8_LENGTH_MODIFIER__ "u"
#define SCNx8 __PRI_8_LENGTH_MODIFIER__ "x"

#define SCNd16 "hd"
#define SCNi16 "hi"
#define SCNo16 "ho"
#define SCNu16 "hu"
#define SCNx16 "hx"

#define SCNd32 "d"
#define SCNi32 "i"
#define SCNo32 "o"
#define SCNu32 "u"
#define SCNx32 "x"

#define SCNd64 __SCN_64_LENGTH_MODIFIER__ "d"
#define SCNi64 __SCN_64_LENGTH_MODIFIER__ "i"
#define SCNo64 __SCN_64_LENGTH_MODIFIER__ "o"
#define SCNu64 __SCN_64_LENGTH_MODIFIER__ "u"
#define SCNx64 __SCN_64_LENGTH_MODIFIER__ "x"

#define SCNdLEAST8 SCNd8
#define SCNiLEAST8 SCNi8
#define SCNoLEAST8 SCNo8
#define SCNuLEAST8 SCNu8
#define SCNxLEAST8 SCNx8

#define SCNdLEAST16 SCNd16
#define SCNiLEAST16 SCNi16
#define SCNoLEAST16 SCNo16
#define SCNuLEAST16 SCNu16
#define SCNxLEAST16 SCNx16

#define SCNdLEAST32 SCNd32
#define SCNiLEAST32 SCNi32
#define SCNoLEAST32 SCNo32
#define SCNuLEAST32 SCNu32
#define SCNxLEAST32 SCNx32

#define SCNdLEAST64 SCNd64
#define SCNiLEAST64 SCNi64
#define SCNoLEAST64 SCNo64
#define SCNuLEAST64 SCNu64
#define SCNxLEAST64 SCNx64

#define SCNdFAST8 SCNd8
#define SCNiFAST8 SCNi8
#define SCNoFAST8 SCNo8
#define SCNuFAST8 SCNu8
#define SCNxFAST8 SCNx8

#define SCNdFAST16 SCNd16
#define SCNiFAST16 SCNi16
#define SCNoFAST16 SCNo16
#define SCNuFAST16 SCNu16
#define SCNxFAST16 SCNx16

#define SCNdFAST32 SCNd32
#define SCNiFAST32 SCNi32
#define SCNoFAST32 SCNo32
#define SCNuFAST32 SCNu32
#define SCNxFAST32 SCNx32

#define SCNdFAST64 SCNd64
#define SCNiFAST64 SCNi64
#define SCNoFAST64 SCNo64
#define SCNuFAST64 SCNu64
#define SCNxFAST64 SCNx64

#define SCNdPTR "ld"
#define SCNiPTR "li"
#define SCNoPTR "lo"
#define SCNuPTR "lu"
#define SCNxPTR "lx"

#define SCNdMAX __SCN_MAX_LENGTH_MODIFIER__ "d"
#define SCNiMAX __SCN_MAX_LENGTH_MODIFIER__ "i"
#define SCNoMAX __SCN_MAX_LENGTH_MODIFIER__ "o"
#define SCNuMAX __SCN_MAX_LENGTH_MODIFIER__ "u"
#define SCNxMAX __SCN_MAX_LENGTH_MODIFIER__ "x"





# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_wchar_t.h" 1 3 4
# 228 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/inttypes.h" 2 3 4







extern intmax_t
imaxabs(intmax_t j);


typedef struct {
 intmax_t quot;
 intmax_t rem;
} imaxdiv_t;


extern imaxdiv_t
imaxdiv(intmax_t __numer, intmax_t __denom);



extern intmax_t
strtoimax(const char * restrict __nptr,
   char ** restrict __endptr,
   int __base);


extern uintmax_t
strtoumax(const char * restrict __nptr,
   char ** restrict __endptr,
   int __base);



extern intmax_t
wcstoimax(const wchar_t * restrict __nptr,
   wchar_t ** restrict __endptr,
   int __base);


extern uintmax_t
wcstoumax(const wchar_t * restrict __nptr,
   wchar_t ** restrict __endptr,
   int __base);







# 28 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 2

# 1 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/opintl.h" 1 3 4
# 45 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/opintl.h" 3 4
#define gettext(Msgid) (Msgid)
#define dgettext(Domainname,Msgid) (Msgid)
#define dcgettext(Domainname,Msgid,Category) (Msgid)
#define textdomain(Domainname) while (0)
#define bindtextdomain(Domainname,Dirname) while (0)
#define _(String) (String)
#define N_(String) (String)
# 30 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 2
# 1 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 1 3 4
# 36 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 3 4
#define LIBIBERTY_H 





# 1 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/ansidecl.h" 1 3 4
# 43 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 2 3 4


# 1 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stddef.h" 1 3 4
# 39 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stddef.h" 3 4
#define _STDDEF_H 
#define _STDDEF_H_ 

#define _ANSI_STDDEF_H 
# 131 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stddef.h" 3 4
#define _PTRDIFF_T 
#define _T_PTRDIFF_ 
#define _T_PTRDIFF 
#define __PTRDIFF_T 
#define _PTRDIFF_T_ 
#define _BSD_PTRDIFF_T_ 
#define ___int_ptrdiff_t_h 
#define _GCC_PTRDIFF_T 
#define _PTRDIFF_T_DECLARED 



typedef long int ptrdiff_t;
# 155 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stddef.h" 3 4
#undef __need_ptrdiff_t
# 231 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stddef.h" 3 4
#undef __need_size_t
# 340 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stddef.h" 3 4
#undef __need_wchar_t
# 390 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL




#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)




#define _GCC_MAX_ALIGN_T 



typedef struct {
  long long __max_align_ll __attribute__((__aligned__(__alignof__(long long))));
  long double __max_align_ld __attribute__((__aligned__(__alignof__(long double))));
# 426 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stddef.h" 3 4
} max_align_t;
# 46 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 2 3 4
# 55 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 3 4
extern void unlock_stream (FILE *);





extern void unlock_std_streams (void);





extern FILE *fopen_unlocked (const char *, const char *);
extern FILE *fdopen_unlocked (int, const char *);
extern FILE *freopen_unlocked (const char *, const char *, FILE *);




extern char **buildargv (const char *) __attribute__ ((__malloc__));



extern void freeargv (char **);




extern char **dupargv (char **) __attribute__ ((__malloc__));



extern void expandargv (int *, char ***);
# 106 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 3 4
#define basename basename_cannot_be_used_without_a_prototype





extern const char *lbasename (const char *);



extern char *lrealpath (const char *);





extern char *concat (const char *, ...) __attribute__ ((__malloc__)) __attribute__ ((__sentinel__));
# 131 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 3 4
extern char *reconcat (char *, const char *, ...) __attribute__ ((__malloc__)) __attribute__ ((__sentinel__));





extern unsigned long concat_length (const char *, ...) __attribute__ ((__sentinel__));






extern char *concat_copy (char *, const char *, ...) __attribute__ ((__sentinel__));






extern char *concat_copy2 (const char *, ...) __attribute__ ((__sentinel__));



extern char *libiberty_concat_ptr;





#define ACONCAT(ACONCAT_PARAMS) (libiberty_concat_ptr = (char *) alloca (concat_length ACONCAT_PARAMS + 1), concat_copy2 ACONCAT_PARAMS)





extern int fdmatch (int fd1, int fd2);
# 179 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 3 4
extern char * getpwd (void);
# 192 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 3 4
extern long get_run_time (void);




extern char *make_relative_prefix (const char *, const char *,
                                   const char *) __attribute__ ((__malloc__));



extern char *choose_temp_base (void) __attribute__ ((__malloc__));



extern char *make_temp_file (const char *) __attribute__ ((__malloc__));



extern int unlink_if_ordinary (const char *);



extern const char *spaces (int count);




extern int errno_max (void);




extern const char *strerrno (int);



extern int strtoerrno (const char *);



extern char *xstrerror (int);




extern int signo_max (void);
# 249 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 3 4
extern const char *strsigno (int);



extern int strtosigno (const char *);



extern int xatexit (void (*fn) (void));



extern void xexit (int status) __attribute__ ((__noreturn__));



extern void xmalloc_set_program_name (const char *);


extern void xmalloc_failed (size_t) __attribute__ ((__noreturn__));





extern void *xmalloc (size_t) __attribute__ ((__malloc__));





extern void *xrealloc (void *, size_t);




extern void *xcalloc (size_t, size_t) __attribute__ ((__malloc__));



extern char *xstrdup (const char *) __attribute__ ((__malloc__));



extern char *xstrndup (const char *, size_t) __attribute__ ((__malloc__));



extern void *xmemdup (const void *, size_t, size_t) __attribute__ ((__malloc__));


extern double physmem_total (void);
extern double physmem_available (void);
# 317 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 3 4
#define XNEW(T) ((T *) xmalloc (sizeof (T)))
#define XCNEW(T) ((T *) xcalloc (1, sizeof (T)))
#define XDELETE(P) free ((void*) (P))



#define XNEWVEC(T,N) ((T *) xmalloc (sizeof (T) * (N)))
#define XCNEWVEC(T,N) ((T *) xcalloc ((N), sizeof (T)))
#define XRESIZEVEC(T,P,N) ((T *) xrealloc ((void *) (P), sizeof (T) * (N)))
#define XDELETEVEC(P) free ((void*) (P))



#define XNEWVAR(T,S) ((T *) xmalloc ((S)))
#define XCNEWVAR(T,S) ((T *) xcalloc (1, (S)))
#define XRESIZEVAR(T,P,S) ((T *) xrealloc ((P), (S)))



#define XOBNEW(O,T) ((T *) obstack_alloc ((O), sizeof (T)))
#define XOBFINISH(O,T) ((T) obstack_finish ((O)))



#define _hex_array_size 256
#define _hex_bad 99
extern const unsigned char _hex_value[256];
extern void hex_init (void);
#define hex_p(c) (hex_value (c) != _hex_bad)


#define hex_value(c) ((unsigned int) _hex_value[(unsigned char) (c)])




#define PEX_RECORD_TIMES 0x1


#define PEX_USE_PIPES 0x2


#define PEX_SAVE_TEMPS 0x4
# 369 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 3 4
extern struct pex_obj *pex_init (int flags, const char *pname,
     const char *tempbase);
# 379 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 3 4
#define PEX_LAST 0x1


#define PEX_SEARCH 0x2


#define PEX_SUFFIX 0x4


#define PEX_STDERR_TO_STDOUT 0x8



#define PEX_BINARY_INPUT 0x10






#define PEX_BINARY_OUTPUT 0x20
# 451 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 3 4
extern const char *pex_run (struct pex_obj *obj, int flags,
       const char *executable, char * const *argv,
       const char *outname, const char *errname,
       int *err);
# 481 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 3 4
extern FILE *pex_write_input (struct pex_obj *obj, int binary);





extern FILE *pex_input_file (struct pex_obj *obj, int flags,
                             const char *in_name);






extern FILE *pex_input_pipe (struct pex_obj *obj, int binary);







extern FILE *pex_read_output (struct pex_obj *, int binary);





extern int pex_get_status (struct pex_obj *, int count, int *vector);






struct pex_time
{
  unsigned long user_seconds;
  unsigned long user_microseconds;
  unsigned long system_seconds;
  unsigned long system_microseconds;
};

extern int pex_get_times (struct pex_obj *, int count,
     struct pex_time *vector);



extern void pex_free (struct pex_obj *);
# 542 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/libiberty.h" 3 4
extern const char *pex_one (int flags, const char *executable,
       char * const *argv, const char *pname,
       const char *outname, const char *errname,
       int *status, int *err);







#define PEXECUTE_FIRST 1
#define PEXECUTE_LAST 2
#define PEXECUTE_ONE (PEXECUTE_FIRST + PEXECUTE_LAST)
#define PEXECUTE_SEARCH 4
#define PEXECUTE_VERBOSE 8



extern int pexecute (const char *, char * const *, const char *,
                     const char *, char **, char **, int);



extern int pwait (int, int *, int);






#define ARRAY_SIZE(a) (sizeof (a) / sizeof ((a)[0]))







extern void *C_alloca (size_t) __attribute__ ((__malloc__));
#undef alloca

#define alloca(x) __builtin_alloca(x)
#undef C_ALLOCA
#define ASTRDUP(X) (__extension__ ({ const char *const libiberty_optr = (X); const unsigned long libiberty_len = strlen (libiberty_optr) + 1; char *const libiberty_nptr = (char *const) alloca (libiberty_len); (char *) memcpy (libiberty_nptr, libiberty_optr, libiberty_len); }))
# 31 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 2

# 1 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 1
# 22 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
#define OPCODES_AARCH64_OPC_H 

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 1 3 4
# 59 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 3 4
#define _STRING_H_ 
# 69 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 3 4

void *memchr(const void *__s, int __c, size_t __n);
int memcmp(const void *__s1, const void *__s2, size_t __n);
void *memcpy(void *__dst, const void *__src, size_t __n);
void *memmove(void *__dst, const void *__src, size_t __len);
void *memset(void *__b, int __c, size_t __len);
char *strcat(char *__s1, const char *__s2);
char *strchr(const char *__s, int __c);
int strcmp(const char *__s1, const char *__s2);
int strcoll(const char *__s1, const char *__s2);
char *strcpy(char *__dst, const char *__src);
size_t strcspn(const char *__s, const char *__charset);
char *strerror(int __errnum) __asm("_" "strerror" );
size_t strlen(const char *__s);
char *strncat(char *__s1, const char *__s2, size_t __n);
int strncmp(const char *__s1, const char *__s2, size_t __n);
char *strncpy(char *__dst, const char *__src, size_t __n);
char *strpbrk(const char *__s, const char *__charset);
char *strrchr(const char *__s, int __c);
size_t strspn(const char *__s, const char *__charset);
char *strstr(const char *__big, const char *__little);
char *strtok(char *__str, const char *__sep);
size_t strxfrm(char *__s1, const char *__s2, size_t __n);

# 103 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 3 4

char *strtok_r(char *__str, const char *__sep, char **__lasts);

# 115 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 3 4

int strerror_r(int __errnum, char *__strerrbuf, size_t __buflen);
char *strdup(const char *__s1);
void *memccpy(void *__dst, const void *__src, int __c, size_t __n);

# 129 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 3 4

char *stpcpy(char *__dst, const char *__src);
char *stpncpy(char *__dst, const char *__src, size_t __n) ;
char *strndup(const char *__s1, size_t __n) ;
size_t strnlen(const char *__s1, size_t __n) ;
char *strsignal(int __sig);






# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_rsize_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_rsize_t.h" 3 4
#define _RSIZE_T 

typedef __darwin_size_t rsize_t;
# 142 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_errno_t.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_errno_t.h" 3 4
#define _ERRNO_T 
typedef int errno_t;
# 143 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 2 3 4


errno_t memset_s(void *__s, rsize_t __smax, int __c, rsize_t __n) ;









void *memmem(const void *__big, size_t __big_len, const void *__little, size_t __little_len) ;
void memset_pattern4(void *__b, const void *__pattern4, size_t __len) ;
void memset_pattern8(void *__b, const void *__pattern8, size_t __len) ;
void memset_pattern16(void *__b, const void *__pattern16, size_t __len) ;

char *strcasestr(const char *__big, const char *__little);
char *strnstr(const char *__big, const char *__little, size_t __len);
size_t strlcat(char *__dst, const char *__source, size_t __size);
size_t strlcpy(char *__dst, const char *__source, size_t __size);
void strmode(int __mode, char *__bp);
char *strsep(char **__stringp, const char *__delim);


void swab(const void * restrict, void * restrict, ssize_t);



int timingsafe_bcmp(const void *__b1, const void *__b2, size_t __len);



int strsignal_r(int __sig, char *__strsignalbuf, size_t __buflen);







# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/strings.h" 1 3 4
# 59 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/strings.h" 3 4
#define _STRINGS_H_ 










int bcmp(const void *, const void *, size_t) ;
void bcopy(const void *, void *, size_t) ;
void bzero(void *, size_t) ;
char *index(const char *, int) ;
char *rindex(const char *, int) ;


int ffs(int);
int strcasecmp(const char *, const char *);
int strncasecmp(const char *, const char *, size_t);





int ffsl(long) ;
int ffsll(long long) ;
int fls(int) ;
int flsl(long) ;
int flsll(long long) ;


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 1 3 4
# 93 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/strings.h" 2 3 4




# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_strings.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_strings.h" 3 4
#define _SECURE__STRINGS_H_ 
# 43 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_strings.h" 3 4
#undef bcopy

#define bcopy(src,dest,...) __builtin___memmove_chk (dest, src, __VA_ARGS__, __darwin_obsz0 (dest))




#undef bzero

#define bzero(dest,...) __builtin___memset_chk (dest, 0, __VA_ARGS__, __darwin_obsz0 (dest))
# 98 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/strings.h" 2 3 4
# 185 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 2 3 4
# 194 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_string.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_string.h" 3 4
#define _SECURE__STRING_H_ 
# 43 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_string.h" 3 4
#define __HAS_FIXED_CHK_PROTOTYPES 0
# 60 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_string.h" 3 4
#undef memcpy

#define memcpy(dest,...) __builtin___memcpy_chk (dest, __VA_ARGS__, __darwin_obsz0 (dest))




#undef memmove

#define memmove(dest,...) __builtin___memmove_chk (dest, __VA_ARGS__, __darwin_obsz0 (dest))




#undef memset

#define memset(dest,...) __builtin___memset_chk (dest, __VA_ARGS__, __darwin_obsz0 (dest))




#undef strcpy

#define strcpy(dest,...) __builtin___strcpy_chk (dest, __VA_ARGS__, __darwin_obsz (dest))





#undef stpcpy

#define stpcpy(dest,...) __builtin___stpcpy_chk (dest, __VA_ARGS__, __darwin_obsz (dest))






#undef stpncpy

#define stpncpy(dest,...) __builtin___stpncpy_chk (dest, __VA_ARGS__, __darwin_obsz (dest))
# 125 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_string.h" 3 4
#undef strncpy

#define strncpy(dest,...) __builtin___strncpy_chk (dest, __VA_ARGS__, __darwin_obsz (dest))




#undef strcat

#define strcat(dest,...) __builtin___strcat_chk (dest, __VA_ARGS__, __darwin_obsz (dest))





#undef strncat

#define strncat(dest,...) __builtin___strncat_chk (dest, __VA_ARGS__, __darwin_obsz (dest))




#undef __HAS_FIXED_CHK_PROTOTYPES
# 195 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 2 3 4
# 25 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 2
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/assert.h" 1 3 4
# 52 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/assert.h" 3 4
#undef assert
#undef __assert
# 75 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/assert.h" 3 4

void __assert_rtn(const char *, const char *, int, const char *) __attribute__((__noreturn__)) __attribute__((__cold__)) ;










#define __assert(e,file,line) __assert_rtn ((const char *)-1L, file, line, e)




#define assert(e) (__builtin_expect(!(e), 0) ? __assert_rtn(__func__, __FILE__, __LINE__, #e) : (void)0)
# 26 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 2
# 1 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 1
# 23 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
#define OPCODE_AARCH64_H 

# 1 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 1 3 4
# 29 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
#define __BFD_H_SEEN__ 






# 1 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/symcat.h" 1 3 4
# 20 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/symcat.h" 3 4
#define SYM_CAT_H 


#define CONCAT2(a,b) a ##b
#define CONCAT3(a,b,c) a ##b ##c
#define CONCAT4(a,b,c,d) a ##b ##c ##d
#define STRINGX(s) #s
# 38 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/symcat.h" 3 4
#define XCONCAT2(a,b) CONCAT2(a,b)
#define XCONCAT3(a,b,c) CONCAT3(a,b,c)
#define XCONCAT4(a,b,c,d) CONCAT4(a,b,c,d)






#define XSTRING(s) STRINGX(s)
# 37 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 2 3 4







#undef CONCAT4
#define CONCAT4(a,b,c,d) XCONCAT2(CONCAT2(a,b),CONCAT2(c,d))






#define BFD_ARCH_SIZE 64


#define BFD_DEFAULT_TARGET_SIZE 32

#define BFD_HOST_64BIT_LONG 0
#define BFD_HOST_LONG_LONG 1

#define BFD_HOST_64_BIT long long
#define BFD_HOST_U_64_BIT unsigned long long
typedef long long bfd_int64_t;
typedef unsigned long long bfd_uint64_t;



#define BFD64 




#define INLINE __inline__






typedef struct bfd bfd;
# 91 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
typedef int bfd_boolean;

#undef FALSE
#undef TRUE
#define FALSE 0
#define TRUE 1







typedef unsigned long long bfd_vma;
typedef long long bfd_signed_vma;
typedef unsigned long long bfd_size_type;
typedef unsigned long long symvalue;






#define _bfd_int64_low(x) ((unsigned long) (((x) & 0xffffffff)))
#define _bfd_int64_high(x) ((unsigned long) (((x) >> 32) & 0xffffffff))
#define fprintf_vma(s,x) fprintf ((s), "%08lx%08lx", _bfd_int64_high (x), _bfd_int64_low (x))

#define sprintf_vma(s,x) sprintf ((s), "%08lx%08lx", _bfd_int64_high (x), _bfd_int64_low (x))
# 145 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
#define HALF_BFD_SIZE_TYPE (((bfd_size_type) 1) << (8 * sizeof (bfd_size_type) / 2))
# 159 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
typedef long long file_ptr;
typedef unsigned long long ufile_ptr;

extern void bfd_sprintf_vma (bfd *, char *, bfd_vma);
extern void bfd_fprintf_vma (bfd *, void *, bfd_vma);

#define printf_vma(x) fprintf_vma(stdout,x)
#define bfd_printf_vma(abfd,x) bfd_fprintf_vma (abfd,stdout,x)

typedef unsigned int flagword;
typedef unsigned char bfd_byte;



typedef enum bfd_format
{
  bfd_unknown = 0,
  bfd_object,
  bfd_archive,
  bfd_core,
  bfd_type_end
}
bfd_format;
# 191 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
#define BFD_NO_FLAGS 0x00


#define HAS_RELOC 0x01


#define EXEC_P 0x02



#define HAS_LINENO 0x04


#define HAS_DEBUG 0x08


#define HAS_SYMS 0x10



#define HAS_LOCALS 0x20


#define DYNAMIC 0x40




#define WP_TEXT 0x80



#define D_PAGED 0x100




#define BFD_IS_RELAXABLE 0x200





#define BFD_TRADITIONAL_FORMAT 0x400



#define BFD_IN_MEMORY 0x800


#define HAS_LOAD_PAGE 0x1000



#define BFD_LINKER_CREATED 0x2000




typedef unsigned long symindex;


typedef const struct reloc_howto_struct reloc_howto_type;

#define BFD_NO_MORE_SYMBOLS ((symindex) ~0)




#define bfd_get_section(x) ((x)->section)
#define bfd_get_output_section(x) ((x)->section->output_section)
#define bfd_set_section(x,y) ((x)->section) = (y)
#define bfd_asymbol_base(x) ((x)->section->vma)
#define bfd_asymbol_value(x) (bfd_asymbol_base(x) + (x)->value)
#define bfd_asymbol_name(x) ((x)->name)

#define bfd_asymbol_bfd(x) ((x)->the_bfd)
#define bfd_asymbol_flavour(x) (bfd_asymbol_bfd(x)->xvec->flavour)



typedef struct carsym
{
  char *name;
  file_ptr file_offset;
}
carsym;



struct orl
{
  char **name;
  union
  {
    file_ptr pos;
    bfd *abfd;
  } u;
  int namidx;
};


typedef struct lineno_cache_entry
{
  unsigned int line_number;
  union
  {
    struct bfd_symbol *sym;
    bfd_vma offset;
  } u;
}
alent;



#define align_power(addr,align) (((addr) + ((bfd_vma) 1 << (align)) - 1) & ((bfd_vma) -1 << (align)))


typedef struct bfd_section *sec_ptr;

#define bfd_get_section_name(bfd,ptr) ((ptr)->name + 0)
#define bfd_get_section_vma(bfd,ptr) ((ptr)->vma + 0)
#define bfd_get_section_lma(bfd,ptr) ((ptr)->lma + 0)
#define bfd_get_section_alignment(bfd,ptr) ((ptr)->alignment_power + 0)
#define bfd_section_name(bfd,ptr) ((ptr)->name)
#define bfd_section_size(bfd,ptr) ((ptr)->size)
#define bfd_get_section_size(ptr) ((ptr)->size)
#define bfd_section_vma(bfd,ptr) ((ptr)->vma)
#define bfd_section_lma(bfd,ptr) ((ptr)->lma)
#define bfd_section_alignment(bfd,ptr) ((ptr)->alignment_power)
#define bfd_get_section_flags(bfd,ptr) ((ptr)->flags + 0)
#define bfd_get_section_userdata(bfd,ptr) ((ptr)->userdata)

#define bfd_is_com_section(ptr) (((ptr)->flags & SEC_IS_COMMON) != 0)

#define bfd_set_section_vma(bfd,ptr,val) (((ptr)->vma = (ptr)->lma = (val)), ((ptr)->user_set_vma = TRUE), TRUE)
#define bfd_set_section_alignment(bfd,ptr,val) (((ptr)->alignment_power = (val)),TRUE)
#define bfd_set_section_userdata(bfd,ptr,val) (((ptr)->userdata = (val)),TRUE)

#define bfd_get_section_limit(bfd,sec) (((sec)->rawsize ? (sec)->rawsize : (sec)->size) / bfd_octets_per_byte (bfd))



typedef struct stat stat_type;

typedef enum bfd_print_symbol
{
  bfd_print_symbol_name,
  bfd_print_symbol_more,
  bfd_print_symbol_all
} bfd_print_symbol_type;



typedef struct _symbol_info
{
  symvalue value;
  char type;
  const char *name;
  unsigned char stab_type;
  char stab_other;
  short stab_desc;
  const char *stab_name;
} symbol_info;



extern const char *bfd_get_stab_name (int);






struct bfd_hash_entry
{

  struct bfd_hash_entry *next;

  const char *string;


  unsigned long hash;
};



struct bfd_hash_table
{

  struct bfd_hash_entry **table;

  unsigned int size;

  unsigned int entsize;







  struct bfd_hash_entry *(*newfunc)
    (struct bfd_hash_entry *, struct bfd_hash_table *, const char *);


  void *memory;
};


extern bfd_boolean bfd_hash_table_init
  (struct bfd_hash_table *,
   struct bfd_hash_entry *(*) (struct bfd_hash_entry *,
          struct bfd_hash_table *,
          const char *),
   unsigned int);


extern bfd_boolean bfd_hash_table_init_n
  (struct bfd_hash_table *,
   struct bfd_hash_entry *(*) (struct bfd_hash_entry *,
          struct bfd_hash_table *,
          const char *),
   unsigned int, unsigned int);


extern void bfd_hash_table_free
  (struct bfd_hash_table *);





extern struct bfd_hash_entry *bfd_hash_lookup
  (struct bfd_hash_table *, const char *, bfd_boolean create,
   bfd_boolean copy);


extern void bfd_hash_replace
  (struct bfd_hash_table *, struct bfd_hash_entry *old,
   struct bfd_hash_entry *nw);


extern struct bfd_hash_entry *bfd_hash_newfunc
  (struct bfd_hash_entry *, struct bfd_hash_table *, const char *);


extern void *bfd_hash_allocate
  (struct bfd_hash_table *, unsigned int);




extern void bfd_hash_traverse
  (struct bfd_hash_table *,
   bfd_boolean (*) (struct bfd_hash_entry *, void *),
   void *info);




extern void bfd_hash_set_default_size (bfd_size_type);




struct stab_info
{

  struct bfd_strtab_hash *strings;

  struct bfd_hash_table includes;

  struct bfd_section *stabstr;
};

#define COFF_SWAP_TABLE (void *) &bfd_coff_std_swap_table






extern bfd_size_type bfd_bread (void *, bfd_size_type, bfd *);
extern bfd_size_type bfd_bwrite (const void *, bfd_size_type, bfd *);
extern int bfd_seek (bfd *, file_ptr, int);
extern file_ptr bfd_tell (bfd *);
extern int bfd_flush (bfd *);
extern int bfd_stat (bfd *, struct stat *);



#define bfd_read(BUF,ELTSIZE,NITEMS,ABFD) (warn_deprecated ("bfd_read", NULL, NULL, __FUNCTION__), bfd_bread ((BUF), (ELTSIZE) * (NITEMS), (ABFD)))


#define bfd_write(BUF,ELTSIZE,NITEMS,ABFD) (warn_deprecated ("bfd_write", NULL, NULL, __FUNCTION__), bfd_bwrite ((BUF), (ELTSIZE) * (NITEMS), (ABFD)))
# 506 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
extern void warn_deprecated (const char *, const char *, int, const char *);



#define bfd_get_filename(abfd) ((char *) (abfd)->filename)
#define bfd_get_cacheable(abfd) ((abfd)->cacheable)
#define bfd_get_format(abfd) ((abfd)->format)
#define bfd_get_target(abfd) ((abfd)->xvec->name)
#define bfd_get_flavour(abfd) ((abfd)->xvec->flavour)
#define bfd_family_coff(abfd) (bfd_get_flavour (abfd) == bfd_target_coff_flavour || bfd_get_flavour (abfd) == bfd_target_xcoff_flavour)


#define bfd_big_endian(abfd) ((abfd)->xvec->byteorder == BFD_ENDIAN_BIG)
#define bfd_little_endian(abfd) ((abfd)->xvec->byteorder == BFD_ENDIAN_LITTLE)
#define bfd_header_big_endian(abfd) ((abfd)->xvec->header_byteorder == BFD_ENDIAN_BIG)

#define bfd_header_little_endian(abfd) ((abfd)->xvec->header_byteorder == BFD_ENDIAN_LITTLE)

#define bfd_get_file_flags(abfd) ((abfd)->flags)
#define bfd_applicable_file_flags(abfd) ((abfd)->xvec->object_flags)
#define bfd_applicable_section_flags(abfd) ((abfd)->xvec->section_flags)
#define bfd_my_archive(abfd) ((abfd)->my_archive)
#define bfd_has_map(abfd) ((abfd)->has_armap)

#define bfd_valid_reloc_types(abfd) ((abfd)->xvec->valid_reloc_types)
#define bfd_usrdata(abfd) ((abfd)->usrdata)

#define bfd_get_start_address(abfd) ((abfd)->start_address)
#define bfd_get_symcount(abfd) ((abfd)->symcount)
#define bfd_get_outsymbols(abfd) ((abfd)->outsymbols)
#define bfd_count_sections(abfd) ((abfd)->section_count)

#define bfd_get_dynamic_symcount(abfd) ((abfd)->dynsymcount)

#define bfd_get_symbol_leading_char(abfd) ((abfd)->xvec->symbol_leading_char)

#define bfd_set_cacheable(abfd,bool) (((abfd)->cacheable = bool), TRUE)

extern bfd_boolean bfd_cache_close
  (bfd *abfd);


extern bfd_boolean bfd_cache_close_all (void);

extern bfd_boolean bfd_record_phdr
  (bfd *, unsigned long, bfd_boolean, flagword, bfd_boolean, bfd_vma,
   bfd_boolean, bfd_boolean, unsigned int, struct bfd_section **);



bfd_uint64_t bfd_getb64 (const void *);
bfd_uint64_t bfd_getl64 (const void *);
bfd_int64_t bfd_getb_signed_64 (const void *);
bfd_int64_t bfd_getl_signed_64 (const void *);
bfd_signed_vma bfd_getb_signed_32 (const void *);
bfd_signed_vma bfd_getl_signed_32 (const void *);






bfd_signed_vma bfd_getb_signed_16 (const void *);
bfd_signed_vma bfd_getl_signed_16 (const void *);
void bfd_putb64 (bfd_uint64_t, void *);
void bfd_putl64 (bfd_uint64_t, void *);
void bfd_putb32 (bfd_vma, void *);
void bfd_putl32 (bfd_vma, void *);
void bfd_putb16 (bfd_vma, void *);
void bfd_putl16 (bfd_vma, void *);




static inline bfd_uint64_t
bfd_get_bits (const void *p, int bits, bfd_boolean big_p)
{
  const bfd_byte *addr = (const bfd_byte *) p;
  bfd_uint64_t data;
  int i;
  int bytes;

  if (bits % 8 != 0)
    return 0;

  data = 0;
  bytes = bits / 8;
  for (i = 0; i < bytes; i++)
    {
      int addr_index = big_p ? i : bytes - i - 1;

      data = (data << 8) | addr[addr_index];
    }

  return data;
}
void bfd_put_bits (bfd_uint64_t, void *, int, bfd_boolean);

extern bfd_boolean bfd_section_already_linked_table_init (void);
extern void bfd_section_already_linked_table_free (void);




struct ecoff_debug_info;
struct ecoff_debug_swap;
struct ecoff_extr;
struct bfd_symbol;
struct bfd_link_info;
struct bfd_link_hash_entry;
struct bfd_elf_version_tree;

extern bfd_vma bfd_ecoff_get_gp_value
  (bfd * abfd);
extern bfd_boolean bfd_ecoff_set_gp_value
  (bfd *abfd, bfd_vma gp_value);
extern bfd_boolean bfd_ecoff_set_regmasks
  (bfd *abfd, unsigned long gprmask, unsigned long fprmask,
   unsigned long *cprmask);
extern void *bfd_ecoff_debug_init
  (bfd *output_bfd, struct ecoff_debug_info *output_debug,
   const struct ecoff_debug_swap *output_swap, struct bfd_link_info *);
extern void bfd_ecoff_debug_free
  (void *handle, bfd *output_bfd, struct ecoff_debug_info *output_debug,
   const struct ecoff_debug_swap *output_swap, struct bfd_link_info *);
extern bfd_boolean bfd_ecoff_debug_accumulate
  (void *handle, bfd *output_bfd, struct ecoff_debug_info *output_debug,
   const struct ecoff_debug_swap *output_swap, bfd *input_bfd,
   struct ecoff_debug_info *input_debug,
   const struct ecoff_debug_swap *input_swap, struct bfd_link_info *);
extern bfd_boolean bfd_ecoff_debug_accumulate_other
  (void *handle, bfd *output_bfd, struct ecoff_debug_info *output_debug,
   const struct ecoff_debug_swap *output_swap, bfd *input_bfd,
   struct bfd_link_info *);
extern bfd_boolean bfd_ecoff_debug_externals
  (bfd *abfd, struct ecoff_debug_info *debug,
   const struct ecoff_debug_swap *swap, bfd_boolean relocatable,
   bfd_boolean (*get_extr) (struct bfd_symbol *, struct ecoff_extr *),
   void (*set_index) (struct bfd_symbol *, bfd_size_type));
extern bfd_boolean bfd_ecoff_debug_one_external
  (bfd *abfd, struct ecoff_debug_info *debug,
   const struct ecoff_debug_swap *swap, const char *name,
   struct ecoff_extr *esym);
extern bfd_size_type bfd_ecoff_debug_size
  (bfd *abfd, struct ecoff_debug_info *debug,
   const struct ecoff_debug_swap *swap);
extern bfd_boolean bfd_ecoff_write_debug
  (bfd *abfd, struct ecoff_debug_info *debug,
   const struct ecoff_debug_swap *swap, file_ptr where);
extern bfd_boolean bfd_ecoff_write_accumulated_debug
  (void *handle, bfd *abfd, struct ecoff_debug_info *debug,
   const struct ecoff_debug_swap *swap,
   struct bfd_link_info *info, file_ptr where);



struct bfd_link_needed_list
{
  struct bfd_link_needed_list *next;
  bfd *by;
  const char *name;
};

enum dynamic_lib_link_class {
  DYN_NORMAL = 0,
  DYN_AS_NEEDED = 1,
  DYN_DT_NEEDED = 2,
  DYN_NO_ADD_NEEDED = 4,
  DYN_NO_NEEDED = 8
};

extern bfd_boolean bfd_elf_record_link_assignment
  (bfd *, struct bfd_link_info *, const char *, bfd_boolean,
   bfd_boolean);
extern struct bfd_link_needed_list *bfd_elf_get_needed_list
  (bfd *, struct bfd_link_info *);
extern bfd_boolean bfd_elf_get_bfd_needed_list
  (bfd *, struct bfd_link_needed_list **);
extern bfd_boolean bfd_elf_size_dynamic_sections
  (bfd *, const char *, const char *, const char *, const char * const *,
   struct bfd_link_info *, struct bfd_section **,
   struct bfd_elf_version_tree *);
extern bfd_boolean bfd_elf_size_dynsym_hash_dynstr
  (bfd *, struct bfd_link_info *);
extern void bfd_elf_set_dt_needed_name
  (bfd *, const char *);
extern const char *bfd_elf_get_dt_soname
  (bfd *);
extern void bfd_elf_set_dyn_lib_class
  (bfd *, int);
extern int bfd_elf_get_dyn_lib_class
  (bfd *);
extern struct bfd_link_needed_list *bfd_elf_get_runpath_list
  (bfd *, struct bfd_link_info *);
extern bfd_boolean bfd_elf_discard_info
  (bfd *, struct bfd_link_info *);
extern unsigned int _bfd_elf_default_action_discarded
  (struct bfd_section *);




extern long bfd_get_elf_phdr_upper_bound
  (bfd *abfd);
# 718 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
extern int bfd_get_elf_phdrs
  (bfd *abfd, void *phdrs);
# 733 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
extern bfd *bfd_elf_bfd_from_remote_memory
  (bfd *templ, bfd_vma ehdr_vma, bfd_vma *loadbasep,
   int (*target_read_memory) (bfd_vma vma, bfd_byte *myaddr, int len));


extern int bfd_get_arch_size
  (bfd *);


extern int bfd_get_sign_extend_vma
  (bfd *);

extern struct bfd_section *_bfd_elf_tls_setup
  (bfd *, struct bfd_link_info *);

extern void _bfd_fix_excluded_sec_syms
  (bfd *, struct bfd_link_info *);

extern unsigned bfd_m68k_mach_to_features (int);

extern int bfd_m68k_features_to_mach (unsigned);

extern bfd_boolean bfd_m68k_elf32_create_embedded_relocs
  (bfd *, struct bfd_link_info *, struct bfd_section *, struct bfd_section *,
   char **);

extern bfd_boolean bfd_bfin_elf32_create_embedded_relocs
  (bfd *, struct bfd_link_info *, struct bfd_section *, struct bfd_section *,
   char **);



extern struct bfd_link_needed_list *bfd_sunos_get_needed_list
  (bfd *, struct bfd_link_info *);
extern bfd_boolean bfd_sunos_record_link_assignment
  (bfd *, struct bfd_link_info *, const char *);
extern bfd_boolean bfd_sunos_size_dynamic_sections
  (bfd *, struct bfd_link_info *, struct bfd_section **,
   struct bfd_section **, struct bfd_section **);



extern bfd_boolean bfd_i386linux_size_dynamic_sections
  (bfd *, struct bfd_link_info *);
extern bfd_boolean bfd_m68klinux_size_dynamic_sections
  (bfd *, struct bfd_link_info *);
extern bfd_boolean bfd_sparclinux_size_dynamic_sections
  (bfd *, struct bfd_link_info *);



struct _bfd_window_internal;
typedef struct _bfd_window_internal bfd_window_internal;

typedef struct _bfd_window
{

  void *data;
  bfd_size_type size;






  struct _bfd_window_internal *i;
}
bfd_window;

extern void bfd_init_window
  (bfd_window *);
extern void bfd_free_window
  (bfd_window *);
extern bfd_boolean bfd_get_file_window
  (bfd *, file_ptr, bfd_size_type, bfd_window *, bfd_boolean);



extern bfd_boolean bfd_xcoff_link_record_set
  (bfd *, struct bfd_link_info *, struct bfd_link_hash_entry *, bfd_size_type);
extern bfd_boolean bfd_xcoff_import_symbol
  (bfd *, struct bfd_link_info *, struct bfd_link_hash_entry *, bfd_vma,
   const char *, const char *, const char *, unsigned int);
extern bfd_boolean bfd_xcoff_export_symbol
  (bfd *, struct bfd_link_info *, struct bfd_link_hash_entry *);
extern bfd_boolean bfd_xcoff_link_count_reloc
  (bfd *, struct bfd_link_info *, const char *);
extern bfd_boolean bfd_xcoff_record_link_assignment
  (bfd *, struct bfd_link_info *, const char *);
extern bfd_boolean bfd_xcoff_size_dynamic_sections
  (bfd *, struct bfd_link_info *, const char *, const char *,
   unsigned long, unsigned long, unsigned long, bfd_boolean,
   int, bfd_boolean, bfd_boolean, struct bfd_section **, bfd_boolean);
extern bfd_boolean bfd_xcoff_link_generate_rtinit
  (bfd *, const char *, const char *, bfd_boolean);


extern bfd_boolean bfd_xcoff_ar_archive_set_magic
  (bfd *, char *);




struct internal_syment;
union internal_auxent;


extern bfd_boolean bfd_coff_get_syment
  (bfd *, struct bfd_symbol *, struct internal_syment *);

extern bfd_boolean bfd_coff_get_auxent
  (bfd *, struct bfd_symbol *, int, union internal_auxent *);

extern bfd_boolean bfd_coff_set_symbol_class
  (bfd *, struct bfd_symbol *, unsigned int);

extern bfd_boolean bfd_m68k_coff_create_embedded_relocs
  (bfd *, struct bfd_link_info *, struct bfd_section *, struct bfd_section *, char **);


extern bfd_boolean bfd_arm_allocate_interworking_sections
  (struct bfd_link_info *);

extern bfd_boolean bfd_arm_process_before_allocation
  (bfd *, struct bfd_link_info *, int);

extern bfd_boolean bfd_arm_get_bfd_for_interworking
  (bfd *, struct bfd_link_info *);


extern bfd_boolean bfd_arm_pe_allocate_interworking_sections
  (struct bfd_link_info *);

extern bfd_boolean bfd_arm_pe_process_before_allocation
  (bfd *, struct bfd_link_info *, int);

extern bfd_boolean bfd_arm_pe_get_bfd_for_interworking
  (bfd *, struct bfd_link_info *);


extern bfd_boolean bfd_elf32_arm_allocate_interworking_sections
  (struct bfd_link_info *);

extern bfd_boolean bfd_elf32_arm_process_before_allocation
  (bfd *, struct bfd_link_info *, int);

void bfd_elf32_arm_set_target_relocs
  (struct bfd_link_info *, int, char *, int, int);

extern bfd_boolean bfd_elf32_arm_get_bfd_for_interworking
  (bfd *, struct bfd_link_info *);

extern bfd_boolean bfd_elf32_arm_add_glue_sections_to_bfd
  (bfd *, struct bfd_link_info *);


extern bfd_boolean bfd_is_arm_mapping_symbol_name
  (const char * name);


extern bfd_boolean bfd_arm_merge_machines
  (bfd *, bfd *);

extern bfd_boolean bfd_arm_update_notes
  (bfd *, const char *);

extern unsigned int bfd_arm_get_mach_from_notes
  (bfd *, const char *);


extern void bfd_ticoff_set_section_load_page
  (struct bfd_section *, int);

extern int bfd_ticoff_get_section_load_page
  (struct bfd_section *);


extern bfd_vma bfd_h8300_pad_address
  (bfd *, bfd_vma);


extern void bfd_elf32_ia64_after_parse
  (int);

extern void bfd_elf64_ia64_after_parse
  (int);






struct coff_comdat_info
{

  const char *name;





  long symbol;
};

extern struct coff_comdat_info *bfd_coff_get_comdat_section
  (bfd *, struct bfd_section *);


void bfd_init (void);


bfd *bfd_fopen (const char *filename, const char *target,
    const char *mode, int fd);

bfd *bfd_openr (const char *filename, const char *target);

bfd *bfd_fdopenr (const char *filename, const char *target, int fd);

bfd *bfd_openstreamr (const char *, const char *, void *);

bfd *bfd_openr_iovec (const char *filename, const char *target,
    void *(*open) (struct bfd *nbfd,
    void *open_closure),
    void *open_closure,
    file_ptr (*pread) (struct bfd *nbfd,
    void *stream,
    void *buf,
    file_ptr nbytes,
    file_ptr offset),
    int (*close) (struct bfd *nbfd,
    void *stream));

bfd *bfd_openw (const char *filename, const char *target);

bfd_boolean bfd_close (bfd *abfd);

bfd_boolean bfd_close_all_done (bfd *);

bfd *bfd_create (const char *filename, bfd *templ);

bfd_boolean bfd_make_writable (bfd *abfd);

bfd_boolean bfd_make_readable (bfd *abfd);

unsigned long bfd_calc_gnu_debuglink_crc32
   (unsigned long crc, const unsigned char *buf, bfd_size_type len);

char *bfd_follow_gnu_debuglink (bfd *abfd, const char *dir);

struct bfd_section *bfd_create_gnu_debuglink_section
   (bfd *abfd, const char *filename);

bfd_boolean bfd_fill_in_gnu_debuglink_section
   (bfd *abfd, struct bfd_section *sect, const char *filename);





#define bfd_put_8(abfd,val,ptr) ((void) (*((unsigned char *) (ptr)) = (val) & 0xff))

#define bfd_put_signed_8 bfd_put_8

#define bfd_get_8(abfd,ptr) (*(unsigned char *) (ptr) & 0xff)

#define bfd_get_signed_8(abfd,ptr) (((*(unsigned char *) (ptr) & 0xff) ^ 0x80) - 0x80)


#define bfd_put_16(abfd,val,ptr) BFD_SEND (abfd, bfd_putx16, ((val),(ptr)))

#define bfd_put_signed_16 bfd_put_16

#define bfd_get_16(abfd,ptr) BFD_SEND (abfd, bfd_getx16, (ptr))

#define bfd_get_signed_16(abfd,ptr) BFD_SEND (abfd, bfd_getx_signed_16, (ptr))


#define bfd_put_32(abfd,val,ptr) BFD_SEND (abfd, bfd_putx32, ((val),(ptr)))

#define bfd_put_signed_32 bfd_put_32

#define bfd_get_32(abfd,ptr) BFD_SEND (abfd, bfd_getx32, (ptr))

#define bfd_get_signed_32(abfd,ptr) BFD_SEND (abfd, bfd_getx_signed_32, (ptr))


#define bfd_put_64(abfd,val,ptr) BFD_SEND (abfd, bfd_putx64, ((val), (ptr)))

#define bfd_put_signed_64 bfd_put_64

#define bfd_get_64(abfd,ptr) BFD_SEND (abfd, bfd_getx64, (ptr))

#define bfd_get_signed_64(abfd,ptr) BFD_SEND (abfd, bfd_getx_signed_64, (ptr))


#define bfd_get(bits,abfd,ptr) ((bits) == 8 ? (bfd_vma) bfd_get_8 (abfd, ptr) : (bits) == 16 ? bfd_get_16 (abfd, ptr) : (bits) == 32 ? bfd_get_32 (abfd, ptr) : (bits) == 64 ? bfd_get_64 (abfd, ptr) : (abort (), (bfd_vma) - 1))






#define bfd_put(bits,abfd,val,ptr) ((bits) == 8 ? bfd_put_8 (abfd, val, ptr) : (bits) == 16 ? bfd_put_16 (abfd, val, ptr) : (bits) == 32 ? bfd_put_32 (abfd, val, ptr) : (bits) == 64 ? bfd_put_64 (abfd, val, ptr) : (abort (), (void) 0))
# 1045 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
#define bfd_h_put_8(abfd,val,ptr) bfd_put_8 (abfd, val, ptr)

#define bfd_h_put_signed_8(abfd,val,ptr) bfd_put_8 (abfd, val, ptr)

#define bfd_h_get_8(abfd,ptr) bfd_get_8 (abfd, ptr)

#define bfd_h_get_signed_8(abfd,ptr) bfd_get_signed_8 (abfd, ptr)


#define bfd_h_put_16(abfd,val,ptr) BFD_SEND (abfd, bfd_h_putx16, (val, ptr))

#define bfd_h_put_signed_16 bfd_h_put_16

#define bfd_h_get_16(abfd,ptr) BFD_SEND (abfd, bfd_h_getx16, (ptr))

#define bfd_h_get_signed_16(abfd,ptr) BFD_SEND (abfd, bfd_h_getx_signed_16, (ptr))


#define bfd_h_put_32(abfd,val,ptr) BFD_SEND (abfd, bfd_h_putx32, (val, ptr))

#define bfd_h_put_signed_32 bfd_h_put_32

#define bfd_h_get_32(abfd,ptr) BFD_SEND (abfd, bfd_h_getx32, (ptr))

#define bfd_h_get_signed_32(abfd,ptr) BFD_SEND (abfd, bfd_h_getx_signed_32, (ptr))


#define bfd_h_put_64(abfd,val,ptr) BFD_SEND (abfd, bfd_h_putx64, (val, ptr))

#define bfd_h_put_signed_64 bfd_h_put_64

#define bfd_h_get_64(abfd,ptr) BFD_SEND (abfd, bfd_h_getx64, (ptr))

#define bfd_h_get_signed_64(abfd,ptr) BFD_SEND (abfd, bfd_h_getx_signed_64, (ptr))




#define H_PUT_64 bfd_h_put_64
#define H_PUT_32 bfd_h_put_32
#define H_PUT_16 bfd_h_put_16
#define H_PUT_8 bfd_h_put_8
#define H_PUT_S64 bfd_h_put_signed_64
#define H_PUT_S32 bfd_h_put_signed_32
#define H_PUT_S16 bfd_h_put_signed_16
#define H_PUT_S8 bfd_h_put_signed_8
#define H_GET_64 bfd_h_get_64
#define H_GET_32 bfd_h_get_32
#define H_GET_16 bfd_h_get_16
#define H_GET_8 bfd_h_get_8
#define H_GET_S64 bfd_h_get_signed_64
#define H_GET_S32 bfd_h_get_signed_32
#define H_GET_S16 bfd_h_get_signed_16
#define H_GET_S8 bfd_h_get_signed_8



long bfd_get_mtime (bfd *abfd);

long bfd_get_size (bfd *abfd);



typedef struct bfd_section
{


  const char *name;


  int id;


  int index;


  struct bfd_section *next;


  struct bfd_section *prev;




  flagword flags;

#define SEC_NO_FLAGS 0x000



#define SEC_ALLOC 0x001



#define SEC_LOAD 0x002



#define SEC_RELOC 0x004


#define SEC_READONLY 0x008


#define SEC_CODE 0x010


#define SEC_DATA 0x020


#define SEC_ROM 0x040
# 1167 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
#define SEC_CONSTRUCTOR 0x080




#define SEC_HAS_CONTENTS 0x100



#define SEC_NEVER_LOAD 0x200


#define SEC_THREAD_LOCAL 0x400







#define SEC_HAS_GOT_REF 0x800






#define SEC_IS_COMMON 0x1000





#define SEC_DEBUGGING 0x2000




#define SEC_IN_MEMORY 0x4000




#define SEC_EXCLUDE 0x8000





#define SEC_SORT_ENTRIES 0x10000





#define SEC_LINK_ONCE 0x20000



#define SEC_LINK_DUPLICATES 0x40000



#define SEC_LINK_DUPLICATES_DISCARD 0x0




#define SEC_LINK_DUPLICATES_ONE_ONLY 0x80000



#define SEC_LINK_DUPLICATES_SAME_SIZE 0x100000




#define SEC_LINK_DUPLICATES_SAME_CONTENTS (SEC_LINK_DUPLICATES_ONE_ONLY | SEC_LINK_DUPLICATES_SAME_SIZE)






#define SEC_LINKER_CREATED 0x200000


#define SEC_KEEP 0x400000



#define SEC_SMALL_DATA 0x800000



#define SEC_MERGE 0x1000000




#define SEC_STRINGS 0x2000000


#define SEC_GROUP 0x4000000
# 1281 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
#define SEC_COFF_SHARED_LIBRARY 0x10000000



#define SEC_COFF_SHARED 0x20000000






#define SEC_TIC54X_BLOCK 0x40000000




#define SEC_TIC54X_CLINK 0x80000000






  unsigned int user_set_vma : 1;


  unsigned int linker_mark : 1;



  unsigned int linker_has_input : 1;


  unsigned int gc_mark : 1;
  unsigned int gc_mark_from_eh : 1;




  unsigned int segment_mark : 1;


  unsigned int sec_info_type:3;
#define ELF_INFO_TYPE_NONE 0
#define ELF_INFO_TYPE_STABS 1
#define ELF_INFO_TYPE_MERGE 2
#define ELF_INFO_TYPE_EH_FRAME 3
#define ELF_INFO_TYPE_JUST_SYMS 4


  unsigned int use_rela_p:1;





  unsigned int has_tls_reloc:1;


  unsigned int has_gp_reloc:1;


  unsigned int need_finalize_relax:1;


  unsigned int reloc_done : 1;
# 1356 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_vma vma;




  bfd_vma lma;




  bfd_size_type size;
# 1376 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_size_type rawsize;
# 1385 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_vma output_offset;


  struct bfd_section *output_section;



  unsigned int alignment_power;



  struct reloc_cache_entry *relocation;



  struct reloc_cache_entry **orelocation;


  unsigned reloc_count;





  file_ptr filepos;


  file_ptr rel_filepos;


  file_ptr line_filepos;


  void *userdata;



  unsigned char *contents;


  alent *lineno;


  unsigned int lineno_count;


  unsigned int entsize;



  struct bfd_section *kept_section;



  file_ptr moving_line_filepos;


  int target_index;

  void *used_by_bfd;



  struct relent_chain *constructor_chain;


  bfd *owner;


  struct bfd_symbol *symbol;
  struct bfd_symbol **symbol_ptr_ptr;





  union {
    struct bfd_link_order *link_order;
    struct bfd_section *s;
  } map_head, map_tail;
} asection;






#define BFD_ABS_SECTION_NAME "*ABS*"
#define BFD_UND_SECTION_NAME "*UND*"
#define BFD_COM_SECTION_NAME "*COM*"
#define BFD_IND_SECTION_NAME "*IND*"


extern asection bfd_abs_section;
#define bfd_abs_section_ptr ((asection *) &bfd_abs_section)
#define bfd_is_abs_section(sec) ((sec) == bfd_abs_section_ptr)

extern asection bfd_und_section;
#define bfd_und_section_ptr ((asection *) &bfd_und_section)
#define bfd_is_und_section(sec) ((sec) == bfd_und_section_ptr)

extern asection bfd_com_section;
#define bfd_com_section_ptr ((asection *) &bfd_com_section)

extern asection bfd_ind_section;
#define bfd_ind_section_ptr ((asection *) &bfd_ind_section)
#define bfd_is_ind_section(sec) ((sec) == bfd_ind_section_ptr)

#define bfd_is_const_section(SEC) ( ((SEC) == bfd_abs_section_ptr) || ((SEC) == bfd_und_section_ptr) || ((SEC) == bfd_com_section_ptr) || ((SEC) == bfd_ind_section_ptr))





extern const struct bfd_symbol * const bfd_abs_symbol;
extern const struct bfd_symbol * const bfd_com_symbol;
extern const struct bfd_symbol * const bfd_und_symbol;
extern const struct bfd_symbol * const bfd_ind_symbol;




#define bfd_section_list_remove(ABFD,S) do { asection *_s = S; asection *_next = _s->next; asection *_prev = _s->prev; if (_prev) _prev->next = _next; else (ABFD)->sections = _next; if (_next) _next->prev = _prev; else (ABFD)->section_last = _prev; } while (0)
# 1523 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
#define bfd_section_list_append(ABFD,S) do { asection *_s = S; bfd *_abfd = ABFD; _s->next = NULL; if (_abfd->section_last) { _s->prev = _abfd->section_last; _abfd->section_last->next = _s; } else { _s->prev = NULL; _abfd->sections = _s; } _abfd->section_last = _s; } while (0)
# 1542 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
#define bfd_section_list_prepend(ABFD,S) do { asection *_s = S; bfd *_abfd = ABFD; _s->prev = NULL; if (_abfd->sections) { _s->next = _abfd->sections; _abfd->sections->prev = _s; } else { _s->next = NULL; _abfd->section_last = _s; } _abfd->sections = _s; } while (0)
# 1561 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
#define bfd_section_list_insert_after(ABFD,A,S) do { asection *_a = A; asection *_s = S; asection *_next = _a->next; _s->next = _next; _s->prev = _a; _a->next = _s; if (_next) _next->prev = _s; else (ABFD)->section_last = _s; } while (0)
# 1576 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
#define bfd_section_list_insert_before(ABFD,B,S) do { asection *_b = B; asection *_s = S; asection *_prev = _b->prev; _s->prev = _prev; _s->next = _b; _b->prev = _s; if (_prev) _prev->next = _s; else (ABFD)->sections = _s; } while (0)
# 1591 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
#define bfd_section_removed_from_list(ABFD,S) ((S)->next ? (S)->next->prev != (S) : (ABFD)->section_last != (S))


#define BFD_FAKE_SECTION(SEC,FLAGS,SYM,SYM_PTR,NAME,IDX) { NAME, IDX, 0, NULL, NULL, FLAGS, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (struct bfd_section *) &SEC, 0, NULL, NULL, 0, 0, 0, 0, NULL, NULL, NULL, 0, 0, NULL, 0, 0, NULL, NULL, NULL, (struct bfd_symbol *) SYM, (struct bfd_symbol **) SYM_PTR, { NULL }, { NULL } }
# 1635 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
void bfd_section_list_clear (bfd *);

asection *bfd_get_section_by_name (bfd *abfd, const char *name);

asection *bfd_get_section_by_name_if
   (bfd *abfd,
    const char *name,
    bfd_boolean (*func) (bfd *abfd, asection *sect, void *obj),
    void *obj);

char *bfd_get_unique_section_name
   (bfd *abfd, const char *templat, int *count);

asection *bfd_make_section_old_way (bfd *abfd, const char *name);

asection *bfd_make_section_anyway_with_flags
   (bfd *abfd, const char *name, flagword flags);

asection *bfd_make_section_anyway (bfd *abfd, const char *name);

asection *bfd_make_section_with_flags
   (bfd *, const char *name, flagword flags);

asection *bfd_make_section (bfd *, const char *name);

bfd_boolean bfd_set_section_flags
   (bfd *abfd, asection *sec, flagword flags);

void bfd_map_over_sections
   (bfd *abfd,
    void (*func) (bfd *abfd, asection *sect, void *obj),
    void *obj);

asection *bfd_sections_find_if
   (bfd *abfd,
    bfd_boolean (*operation) (bfd *abfd, asection *sect, void *obj),
    void *obj);

bfd_boolean bfd_set_section_size
   (bfd *abfd, asection *sec, bfd_size_type val);

bfd_boolean bfd_set_section_contents
   (bfd *abfd, asection *section, const void *data,
    file_ptr offset, bfd_size_type count);

bfd_boolean bfd_get_section_contents
   (bfd *abfd, asection *section, void *location, file_ptr offset,
    bfd_size_type count);

bfd_boolean bfd_malloc_and_get_section
   (bfd *abfd, asection *section, bfd_byte **buf);

bfd_boolean bfd_copy_private_section_data
   (bfd *ibfd, asection *isec, bfd *obfd, asection *osec);

#define bfd_copy_private_section_data(ibfd,isection,obfd,osection) BFD_SEND (obfd, _bfd_copy_private_section_data, (ibfd, isection, obfd, osection))


bfd_boolean bfd_generic_is_group_section (bfd *, const asection *sec);

bfd_boolean bfd_generic_discard_group (bfd *abfd, asection *group);


enum bfd_architecture
{
  bfd_arch_unknown,
  bfd_arch_obscure,
  bfd_arch_m68k,
#define bfd_mach_m68000 1
#define bfd_mach_m68008 2
#define bfd_mach_m68010 3
#define bfd_mach_m68020 4
#define bfd_mach_m68030 5
#define bfd_mach_m68040 6
#define bfd_mach_m68060 7
#define bfd_mach_cpu32 8
#define bfd_mach_mcf_isa_a_nodiv 9
#define bfd_mach_mcf_isa_a 10
#define bfd_mach_mcf_isa_a_mac 11
#define bfd_mach_mcf_isa_a_emac 12
#define bfd_mach_mcf_isa_aplus 13
#define bfd_mach_mcf_isa_aplus_mac 14
#define bfd_mach_mcf_isa_aplus_emac 15
#define bfd_mach_mcf_isa_b_nousp 16
#define bfd_mach_mcf_isa_b_nousp_mac 17
#define bfd_mach_mcf_isa_b_nousp_emac 18
#define bfd_mach_mcf_isa_b 19
#define bfd_mach_mcf_isa_b_mac 20
#define bfd_mach_mcf_isa_b_emac 21
#define bfd_mach_mcf_isa_b_float 22
#define bfd_mach_mcf_isa_b_float_mac 23
#define bfd_mach_mcf_isa_b_float_emac 24
  bfd_arch_vax,
  bfd_arch_i960,
# 1737 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
#define bfd_mach_i960_core 1
#define bfd_mach_i960_ka_sa 2
#define bfd_mach_i960_kb_sb 3
#define bfd_mach_i960_mc 4
#define bfd_mach_i960_xa 5
#define bfd_mach_i960_ca 6
#define bfd_mach_i960_jx 7
#define bfd_mach_i960_hx 8

  bfd_arch_or32,

  bfd_arch_sparc,
#define bfd_mach_sparc 1

#define bfd_mach_sparc_sparclet 2
#define bfd_mach_sparc_sparclite 3
#define bfd_mach_sparc_v8plus 4
#define bfd_mach_sparc_v8plusa 5
#define bfd_mach_sparc_sparclite_le 6
#define bfd_mach_sparc_v9 7
#define bfd_mach_sparc_v9a 8
#define bfd_mach_sparc_v8plusb 9
#define bfd_mach_sparc_v9b 10

#define bfd_mach_sparc_v9_p(mach) ((mach) >= bfd_mach_sparc_v8plus && (mach) <= bfd_mach_sparc_v9b && (mach) != bfd_mach_sparc_sparclite_le)



#define bfd_mach_sparc_64bit_p(mach) ((mach) >= bfd_mach_sparc_v9 && (mach) != bfd_mach_sparc_v8plusb)

  bfd_arch_mips,
#define bfd_mach_mips3000 3000
#define bfd_mach_mips3900 3900
#define bfd_mach_mips4000 4000
#define bfd_mach_mips4010 4010
#define bfd_mach_mips4100 4100
#define bfd_mach_mips4111 4111
#define bfd_mach_mips4120 4120
#define bfd_mach_mips4300 4300
#define bfd_mach_mips4400 4400
#define bfd_mach_mips4600 4600
#define bfd_mach_mips4650 4650
#define bfd_mach_mips5000 5000
#define bfd_mach_mips5400 5400
#define bfd_mach_mips5500 5500
#define bfd_mach_mips5900 5900
#define bfd_mach_mips6000 6000
#define bfd_mach_mips7000 7000
#define bfd_mach_mips8000 8000
#define bfd_mach_mips9000 9000
#define bfd_mach_mips10000 10000
#define bfd_mach_mips12000 12000
#define bfd_mach_mips14000 14000
#define bfd_mach_mips16000 16000
#define bfd_mach_mips16 16
#define bfd_mach_mips5 5
#define bfd_mach_mips_loongson_2e 3001
#define bfd_mach_mips_loongson_2f 3002
#define bfd_mach_mips_gs464 3003
#define bfd_mach_mips_gs464e 3004
#define bfd_mach_mips_gs264e 3005
#define bfd_mach_mips_sb1 12310201
#define bfd_mach_mips_octeon 6501
#define bfd_mach_mips_octeonp 6601
#define bfd_mach_mips_octeon2 6502
#define bfd_mach_mips_octeon3 6503
#define bfd_mach_mips_xlr 887682
#define bfd_mach_mips_interaptiv_mr2 736550
#define bfd_mach_mipsisa32 32
#define bfd_mach_mipsisa32r2 33
#define bfd_mach_mipsisa32r3 34
#define bfd_mach_mipsisa32r5 36
#define bfd_mach_mipsisa32r6 37
#define bfd_mach_mipsisa64 64
#define bfd_mach_mipsisa64r2 65
#define bfd_mach_mipsisa64r3 66
#define bfd_mach_mipsisa64r5 68
#define bfd_mach_mipsisa64r6 69
#define bfd_mach_mips_micromips 96
  bfd_arch_i386,
#define bfd_mach_i386_i386 1
#define bfd_mach_i386_i8086 2
#define bfd_mach_i386_i386_intel_syntax 3
#define bfd_mach_x86_64 64
#define bfd_mach_x86_64_intel_syntax 65
  bfd_arch_we32k,
  bfd_arch_tahoe,
  bfd_arch_i860,
  bfd_arch_i370,
  bfd_arch_romp,
  bfd_arch_convex,
  bfd_arch_m88k,
  bfd_arch_m98k,
  bfd_arch_pyramid,
  bfd_arch_h8300,
#define bfd_mach_h8300 1
#define bfd_mach_h8300h 2
#define bfd_mach_h8300s 3
#define bfd_mach_h8300hn 4
#define bfd_mach_h8300sn 5
#define bfd_mach_h8300sx 6
#define bfd_mach_h8300sxn 7
  bfd_arch_pdp11,
  bfd_arch_powerpc,
#define bfd_mach_ppc 32
#define bfd_mach_ppc64 64
#define bfd_mach_ppc_403 403
#define bfd_mach_ppc_403gc 4030
#define bfd_mach_ppc_505 505
#define bfd_mach_ppc_601 601
#define bfd_mach_ppc_602 602
#define bfd_mach_ppc_603 603
#define bfd_mach_ppc_ec603e 6031
#define bfd_mach_ppc_604 604
#define bfd_mach_ppc_620 620
#define bfd_mach_ppc_630 630
#define bfd_mach_ppc_750 750
#define bfd_mach_ppc_860 860
#define bfd_mach_ppc_a35 35
#define bfd_mach_ppc_rs64ii 642
#define bfd_mach_ppc_rs64iii 643
#define bfd_mach_ppc_7400 7400
#define bfd_mach_ppc_e500 500
#define bfd_mach_ppc_e500mc 5001
  bfd_arch_rs6000,
#define bfd_mach_rs6k 6000
#define bfd_mach_rs6k_rs1 6001
#define bfd_mach_rs6k_rsc 6003
#define bfd_mach_rs6k_rs2 6002
  bfd_arch_hppa,
#define bfd_mach_hppa10 10
#define bfd_mach_hppa11 11
#define bfd_mach_hppa20 20
#define bfd_mach_hppa20w 25
  bfd_arch_d10v,
#define bfd_mach_d10v 1
#define bfd_mach_d10v_ts2 2
#define bfd_mach_d10v_ts3 3
  bfd_arch_d30v,
  bfd_arch_dlx,
  bfd_arch_m68hc11,
  bfd_arch_m68hc12,
#define bfd_mach_m6812_default 0
#define bfd_mach_m6812 1
#define bfd_mach_m6812s 2
  bfd_arch_z8k,
#define bfd_mach_z8001 1
#define bfd_mach_z8002 2
  bfd_arch_h8500,
  bfd_arch_sh,
#define bfd_mach_sh 1
#define bfd_mach_sh2 0x20
#define bfd_mach_sh_dsp 0x2d
#define bfd_mach_sh2a 0x2a
#define bfd_mach_sh2a_nofpu 0x2b
#define bfd_mach_sh2a_nofpu_or_sh4_nommu_nofpu 0x2a1
#define bfd_mach_sh2a_nofpu_or_sh3_nommu 0x2a2
#define bfd_mach_sh2a_or_sh4 0x2a3
#define bfd_mach_sh2a_or_sh3e 0x2a4
#define bfd_mach_sh2e 0x2e
#define bfd_mach_sh3 0x30
#define bfd_mach_sh3_nommu 0x31
#define bfd_mach_sh3_dsp 0x3d
#define bfd_mach_sh3e 0x3e
#define bfd_mach_sh4 0x40
#define bfd_mach_sh4_nofpu 0x41
#define bfd_mach_sh4_nommu_nofpu 0x42
#define bfd_mach_sh4a 0x4a
#define bfd_mach_sh4a_nofpu 0x4b
#define bfd_mach_sh4al_dsp 0x4d
#define bfd_mach_sh5 0x50
  bfd_arch_alpha,
#define bfd_mach_alpha_ev4 0x10
#define bfd_mach_alpha_ev5 0x20
#define bfd_mach_alpha_ev6 0x30
  bfd_arch_arm,
#define bfd_mach_arm_unknown 0
#define bfd_mach_arm_2 1
#define bfd_mach_arm_2a 2
#define bfd_mach_arm_3 3
#define bfd_mach_arm_3M 4
#define bfd_mach_arm_4 5
#define bfd_mach_arm_4T 6
#define bfd_mach_arm_5 7
#define bfd_mach_arm_5T 8
#define bfd_mach_arm_5TE 9
#define bfd_mach_arm_XScale 10
#define bfd_mach_arm_ep9312 11
#define bfd_mach_arm_iWMMXt 12
#define bfd_mach_arm_iWMMXt2 13
  bfd_arch_ns32k,
  bfd_arch_w65,
  bfd_arch_tic30,
  bfd_arch_tic4x,
#define bfd_mach_tic3x 30
#define bfd_mach_tic4x 40
  bfd_arch_tic54x,
  bfd_arch_tic80,
  bfd_arch_v850,
#define bfd_mach_v850 1
#define bfd_mach_v850e 'E'
#define bfd_mach_v850e1 '1'
  bfd_arch_arc,
#define bfd_mach_arc_5 5
#define bfd_mach_arc_6 6
#define bfd_mach_arc_7 7
#define bfd_mach_arc_8 8
 bfd_arch_m32c,
#define bfd_mach_m16c 0x75
#define bfd_mach_m32c 0x78
  bfd_arch_m32r,
#define bfd_mach_m32r 1
#define bfd_mach_m32rx 'x'
#define bfd_mach_m32r2 '2'
  bfd_arch_mn10200,
  bfd_arch_mn10300,
#define bfd_mach_mn10300 300
#define bfd_mach_am33 330
#define bfd_mach_am33_2 332
  bfd_arch_fr30,
#define bfd_mach_fr30 0x46523330
  bfd_arch_frv,
#define bfd_mach_frv 1
#define bfd_mach_frvsimple 2
#define bfd_mach_fr300 300
#define bfd_mach_fr400 400
#define bfd_mach_fr450 450
#define bfd_mach_frvtomcat 499
#define bfd_mach_fr500 500
#define bfd_mach_fr550 550
  bfd_arch_mcore,
  bfd_arch_ia64,
#define bfd_mach_ia64_elf64 64
#define bfd_mach_ia64_elf32 32
  bfd_arch_ip2k,
#define bfd_mach_ip2022 1
#define bfd_mach_ip2022ext 2
 bfd_arch_iq2000,
#define bfd_mach_iq2000 1
#define bfd_mach_iq10 2
  bfd_arch_mt,
#define bfd_mach_ms1 1
#define bfd_mach_mrisc2 2
#define bfd_mach_ms2 3
  bfd_arch_pj,
  bfd_arch_avr,
#define bfd_mach_avr1 1
#define bfd_mach_avr2 2
#define bfd_mach_avr3 3
#define bfd_mach_avr4 4
#define bfd_mach_avr5 5
#define bfd_mach_avr6 6
  bfd_arch_bfin,
#define bfd_mach_bfin 1
  bfd_arch_cr16c,
#define bfd_mach_cr16c 1
  bfd_arch_crx,
#define bfd_mach_crx 1
  bfd_arch_cris,
#define bfd_mach_cris_v0_v10 255
#define bfd_mach_cris_v32 32
#define bfd_mach_cris_v10_v32 1032
  bfd_arch_s390,
#define bfd_mach_s390_31 31
#define bfd_mach_s390_64 64
  bfd_arch_openrisc,
  bfd_arch_mmix,
  bfd_arch_xstormy16,
#define bfd_mach_xstormy16 1
  bfd_arch_msp430,
#define bfd_mach_msp11 11
#define bfd_mach_msp110 110
#define bfd_mach_msp12 12
#define bfd_mach_msp13 13
#define bfd_mach_msp14 14
#define bfd_mach_msp15 15
#define bfd_mach_msp16 16
#define bfd_mach_msp21 21
#define bfd_mach_msp31 31
#define bfd_mach_msp32 32
#define bfd_mach_msp33 33
#define bfd_mach_msp41 41
#define bfd_mach_msp42 42
#define bfd_mach_msp43 43
#define bfd_mach_msp44 44
  bfd_arch_xc16x,
#define bfd_mach_xc16x 1
#define bfd_mach_xc16xl 2
#define bfd_mach_xc16xs 3
  bfd_arch_xtensa,
#define bfd_mach_xtensa 1
  bfd_arch_tricore,
#define bfd_mach_tricore 4
   bfd_arch_maxq,
#define bfd_mach_maxq10 10
#define bfd_mach_maxq20 20
  bfd_arch_z80,
#define bfd_mach_z80strict 1
#define bfd_mach_z80 3
#define bfd_mach_z80full 7
#define bfd_mach_r800 11
  bfd_arch_last
  };

typedef struct bfd_arch_info
{
  int bits_per_word;
  int bits_per_address;
  int bits_per_byte;
  enum bfd_architecture arch;
  unsigned long mach;
  const char *arch_name;
  const char *printable_name;
  unsigned int section_align_power;



  bfd_boolean the_default;
  const struct bfd_arch_info * (*compatible)
    (const struct bfd_arch_info *a, const struct bfd_arch_info *b);

  bfd_boolean (*scan) (const struct bfd_arch_info *, const char *);

  const struct bfd_arch_info *next;
}
bfd_arch_info_type;

const char *bfd_printable_name (bfd *abfd);

const bfd_arch_info_type *bfd_scan_arch (const char *string);

const char **bfd_arch_list (void);

const bfd_arch_info_type *bfd_arch_get_compatible
   (const bfd *abfd, const bfd *bbfd, bfd_boolean accept_unknowns);

void bfd_set_arch_info (bfd *abfd, const bfd_arch_info_type *arg);

enum bfd_architecture bfd_get_arch (bfd *abfd);

unsigned long bfd_get_mach (bfd *abfd);

unsigned int bfd_arch_bits_per_byte (bfd *abfd);

unsigned int bfd_arch_bits_per_address (bfd *abfd);

const bfd_arch_info_type *bfd_get_arch_info (bfd *abfd);

const bfd_arch_info_type *bfd_lookup_arch
   (enum bfd_architecture arch, unsigned long machine);

const char *bfd_printable_arch_mach
   (enum bfd_architecture arch, unsigned long machine);

unsigned int bfd_octets_per_byte (bfd *abfd);

unsigned int bfd_arch_mach_octets_per_byte
   (enum bfd_architecture arch, unsigned long machine);


typedef enum bfd_reloc_status
{

  bfd_reloc_ok,


  bfd_reloc_overflow,


  bfd_reloc_outofrange,


  bfd_reloc_continue,


  bfd_reloc_notsupported,


  bfd_reloc_other,


  bfd_reloc_undefined,





  bfd_reloc_dangerous
 }
 bfd_reloc_status_type;


typedef struct reloc_cache_entry
{

  struct bfd_symbol **sym_ptr_ptr;


  bfd_size_type address;


  bfd_vma addend;


  reloc_howto_type *howto;

}
arelent;

enum complain_overflow
{

  complain_overflow_dont,




  complain_overflow_bitfield,



  complain_overflow_signed,



  complain_overflow_unsigned
};

struct reloc_howto_struct
{






  unsigned int type;



  unsigned int rightshift;




  int size;



  unsigned int bitsize;





  bfd_boolean pc_relative;



  unsigned int bitpos;



  enum complain_overflow complain_on_overflow;





  bfd_reloc_status_type (*special_function)
    (bfd *, arelent *, struct bfd_symbol *, void *, asection *,
     bfd *, char **);


  char *name;
# 2228 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_boolean partial_inplace;
# 2238 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_vma src_mask;



  bfd_vma dst_mask;







  bfd_boolean pcrel_offset;
};

#define HOWTO(C,R,S,B,P,BI,O,SF,NAME,INPLACE,MASKSRC,MASKDST,PC) { (unsigned) C, R, S, B, P, BI, O, SF, NAME, INPLACE, MASKSRC, MASKDST, PC }

#define NEWHOWTO(FUNCTION,NAME,SIZE,REL,IN) HOWTO (0, 0, SIZE, 0, REL, 0, complain_overflow_dont, FUNCTION, NAME, FALSE, 0, 0, IN)



#define EMPTY_HOWTO(C) HOWTO ((C), 0, 0, 0, FALSE, 0, complain_overflow_dont, NULL, NULL, FALSE, 0, 0, FALSE)



#define HOWTO_PREPARE(relocation,symbol) { if (symbol != NULL) { if (bfd_is_com_section (symbol->section)) { relocation = 0; } else { relocation = symbol->value; } } }
# 2278 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
unsigned int bfd_get_reloc_size (reloc_howto_type *);

typedef struct relent_chain
{
  arelent relent;
  struct relent_chain *next;
}
arelent_chain;

bfd_reloc_status_type bfd_check_overflow
   (enum complain_overflow how,
    unsigned int bitsize,
    unsigned int rightshift,
    unsigned int addrsize,
    bfd_vma relocation);

bfd_reloc_status_type bfd_perform_relocation
   (bfd *abfd,
    arelent *reloc_entry,
    void *data,
    asection *input_section,
    bfd *output_bfd,
    char **error_message);

bfd_reloc_status_type bfd_install_relocation
   (bfd *abfd,
    arelent *reloc_entry,
    void *data, bfd_vma data_start,
    asection *input_section,
    char **error_message);

enum bfd_reloc_code_real {
  _dummy_first_bfd_reloc_code_real,



  BFD_RELOC_64,
  BFD_RELOC_32,
  BFD_RELOC_26,
  BFD_RELOC_24,
  BFD_RELOC_16,
  BFD_RELOC_14,
  BFD_RELOC_8,






  BFD_RELOC_64_PCREL,
  BFD_RELOC_32_PCREL,
  BFD_RELOC_24_PCREL,
  BFD_RELOC_16_PCREL,
  BFD_RELOC_12_PCREL,
  BFD_RELOC_8_PCREL,


  BFD_RELOC_32_SECREL,


  BFD_RELOC_32_GOT_PCREL,
  BFD_RELOC_16_GOT_PCREL,
  BFD_RELOC_8_GOT_PCREL,
  BFD_RELOC_32_GOTOFF,
  BFD_RELOC_16_GOTOFF,
  BFD_RELOC_LO16_GOTOFF,
  BFD_RELOC_HI16_GOTOFF,
  BFD_RELOC_HI16_S_GOTOFF,
  BFD_RELOC_8_GOTOFF,
  BFD_RELOC_64_PLT_PCREL,
  BFD_RELOC_32_PLT_PCREL,
  BFD_RELOC_24_PLT_PCREL,
  BFD_RELOC_16_PLT_PCREL,
  BFD_RELOC_8_PLT_PCREL,
  BFD_RELOC_64_PLTOFF,
  BFD_RELOC_32_PLTOFF,
  BFD_RELOC_16_PLTOFF,
  BFD_RELOC_LO16_PLTOFF,
  BFD_RELOC_HI16_PLTOFF,
  BFD_RELOC_HI16_S_PLTOFF,
  BFD_RELOC_8_PLTOFF,


  BFD_RELOC_68K_GLOB_DAT,
  BFD_RELOC_68K_JMP_SLOT,
  BFD_RELOC_68K_RELATIVE,


  BFD_RELOC_32_BASEREL,
  BFD_RELOC_16_BASEREL,
  BFD_RELOC_LO16_BASEREL,
  BFD_RELOC_HI16_BASEREL,
  BFD_RELOC_HI16_S_BASEREL,
  BFD_RELOC_8_BASEREL,
  BFD_RELOC_RVA,


  BFD_RELOC_8_FFnn,







  BFD_RELOC_32_PCREL_S2,
  BFD_RELOC_16_PCREL_S2,
  BFD_RELOC_23_PCREL_S2,



  BFD_RELOC_HI22,
  BFD_RELOC_LO10,





  BFD_RELOC_GPREL16,
  BFD_RELOC_GPREL32,


  BFD_RELOC_I960_CALLJ,



  BFD_RELOC_NONE,
  BFD_RELOC_SPARC_WDISP22,
  BFD_RELOC_SPARC22,
  BFD_RELOC_SPARC13,
  BFD_RELOC_SPARC_GOT10,
  BFD_RELOC_SPARC_GOT13,
  BFD_RELOC_SPARC_GOT22,
  BFD_RELOC_SPARC_PC10,
  BFD_RELOC_SPARC_PC22,
  BFD_RELOC_SPARC_WPLT30,
  BFD_RELOC_SPARC_COPY,
  BFD_RELOC_SPARC_GLOB_DAT,
  BFD_RELOC_SPARC_JMP_SLOT,
  BFD_RELOC_SPARC_RELATIVE,
  BFD_RELOC_SPARC_UA16,
  BFD_RELOC_SPARC_UA32,
  BFD_RELOC_SPARC_UA64,


  BFD_RELOC_SPARC_BASE13,
  BFD_RELOC_SPARC_BASE22,


#define BFD_RELOC_SPARC_64 BFD_RELOC_64
  BFD_RELOC_SPARC_10,
  BFD_RELOC_SPARC_11,
  BFD_RELOC_SPARC_OLO10,
  BFD_RELOC_SPARC_HH22,
  BFD_RELOC_SPARC_HM10,
  BFD_RELOC_SPARC_LM22,
  BFD_RELOC_SPARC_PC_HH22,
  BFD_RELOC_SPARC_PC_HM10,
  BFD_RELOC_SPARC_PC_LM22,
  BFD_RELOC_SPARC_WDISP16,
  BFD_RELOC_SPARC_WDISP19,
  BFD_RELOC_SPARC_7,
  BFD_RELOC_SPARC_6,
  BFD_RELOC_SPARC_5,
#define BFD_RELOC_SPARC_DISP64 BFD_RELOC_64_PCREL
  BFD_RELOC_SPARC_PLT32,
  BFD_RELOC_SPARC_PLT64,
  BFD_RELOC_SPARC_HIX22,
  BFD_RELOC_SPARC_LOX10,
  BFD_RELOC_SPARC_H44,
  BFD_RELOC_SPARC_M44,
  BFD_RELOC_SPARC_L44,
  BFD_RELOC_SPARC_REGISTER,


  BFD_RELOC_SPARC_REV32,


  BFD_RELOC_SPARC_TLS_GD_HI22,
  BFD_RELOC_SPARC_TLS_GD_LO10,
  BFD_RELOC_SPARC_TLS_GD_ADD,
  BFD_RELOC_SPARC_TLS_GD_CALL,
  BFD_RELOC_SPARC_TLS_LDM_HI22,
  BFD_RELOC_SPARC_TLS_LDM_LO10,
  BFD_RELOC_SPARC_TLS_LDM_ADD,
  BFD_RELOC_SPARC_TLS_LDM_CALL,
  BFD_RELOC_SPARC_TLS_LDO_HIX22,
  BFD_RELOC_SPARC_TLS_LDO_LOX10,
  BFD_RELOC_SPARC_TLS_LDO_ADD,
  BFD_RELOC_SPARC_TLS_IE_HI22,
  BFD_RELOC_SPARC_TLS_IE_LO10,
  BFD_RELOC_SPARC_TLS_IE_LD,
  BFD_RELOC_SPARC_TLS_IE_LDX,
  BFD_RELOC_SPARC_TLS_IE_ADD,
  BFD_RELOC_SPARC_TLS_LE_HIX22,
  BFD_RELOC_SPARC_TLS_LE_LOX10,
  BFD_RELOC_SPARC_TLS_DTPMOD32,
  BFD_RELOC_SPARC_TLS_DTPMOD64,
  BFD_RELOC_SPARC_TLS_DTPOFF32,
  BFD_RELOC_SPARC_TLS_DTPOFF64,
  BFD_RELOC_SPARC_TLS_TPOFF32,
  BFD_RELOC_SPARC_TLS_TPOFF64,







  BFD_RELOC_ALPHA_GPDISP_HI16,





  BFD_RELOC_ALPHA_GPDISP_LO16,




  BFD_RELOC_ALPHA_GPDISP,
# 2523 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  BFD_RELOC_ALPHA_LITERAL,
  BFD_RELOC_ALPHA_ELF_LITERAL,
  BFD_RELOC_ALPHA_LITUSE,




  BFD_RELOC_ALPHA_HINT,



  BFD_RELOC_ALPHA_LINKAGE,



  BFD_RELOC_ALPHA_CODEADDR,



  BFD_RELOC_ALPHA_GPREL_HI16,
  BFD_RELOC_ALPHA_GPREL_LO16,




  BFD_RELOC_ALPHA_BRSGP,


  BFD_RELOC_ALPHA_TLSGD,
  BFD_RELOC_ALPHA_TLSLDM,
  BFD_RELOC_ALPHA_DTPMOD64,
  BFD_RELOC_ALPHA_GOTDTPREL16,
  BFD_RELOC_ALPHA_DTPREL64,
  BFD_RELOC_ALPHA_DTPREL_HI16,
  BFD_RELOC_ALPHA_DTPREL_LO16,
  BFD_RELOC_ALPHA_DTPREL16,
  BFD_RELOC_ALPHA_GOTTPREL16,
  BFD_RELOC_ALPHA_TPREL64,
  BFD_RELOC_ALPHA_TPREL_HI16,
  BFD_RELOC_ALPHA_TPREL_LO16,
  BFD_RELOC_ALPHA_TPREL16,



  BFD_RELOC_MIPS_JMP,


  BFD_RELOC_MIPS16_JMP,


  BFD_RELOC_MIPS16_GPREL,


  BFD_RELOC_HI16,





  BFD_RELOC_HI16_S,


  BFD_RELOC_LO16,


  BFD_RELOC_HI16_PCREL,


  BFD_RELOC_HI16_S_PCREL,


  BFD_RELOC_LO16_PCREL,


  BFD_RELOC_MIPS16_HI16,





  BFD_RELOC_MIPS16_HI16_S,


  BFD_RELOC_MIPS16_LO16,


  BFD_RELOC_MIPS_LITERAL,


  BFD_RELOC_MIPS_GOT16,
  BFD_RELOC_MIPS_CALL16,
  BFD_RELOC_MIPS_GOT_HI16,
  BFD_RELOC_MIPS_GOT_LO16,
  BFD_RELOC_MIPS_CALL_HI16,
  BFD_RELOC_MIPS_CALL_LO16,
  BFD_RELOC_MIPS_SUB,
  BFD_RELOC_MIPS_GOT_PAGE,
  BFD_RELOC_MIPS_GOT_OFST,
  BFD_RELOC_MIPS_GOT_DISP,
  BFD_RELOC_MIPS_SHIFT5,
  BFD_RELOC_MIPS_SHIFT6,
  BFD_RELOC_MIPS_INSERT_A,
  BFD_RELOC_MIPS_INSERT_B,
  BFD_RELOC_MIPS_DELETE,
  BFD_RELOC_MIPS_HIGHEST,
  BFD_RELOC_MIPS_HIGHER,
  BFD_RELOC_MIPS_SCN_DISP,
  BFD_RELOC_MIPS_REL16,
  BFD_RELOC_MIPS_RELGOT,
  BFD_RELOC_MIPS_JALR,
  BFD_RELOC_MIPS_TLS_DTPMOD32,
  BFD_RELOC_MIPS_TLS_DTPREL32,
  BFD_RELOC_MIPS_TLS_DTPMOD64,
  BFD_RELOC_MIPS_TLS_DTPREL64,
  BFD_RELOC_MIPS_TLS_GD,
  BFD_RELOC_MIPS_TLS_LDM,
  BFD_RELOC_MIPS_TLS_DTPREL_HI16,
  BFD_RELOC_MIPS_TLS_DTPREL_LO16,
  BFD_RELOC_MIPS_TLS_GOTTPREL,
  BFD_RELOC_MIPS_TLS_TPREL32,
  BFD_RELOC_MIPS_TLS_TPREL64,
  BFD_RELOC_MIPS_TLS_TPREL_HI16,
  BFD_RELOC_MIPS_TLS_TPREL_LO16,



  BFD_RELOC_MIPS_COPY,
  BFD_RELOC_MIPS_JUMP_SLOT,



  BFD_RELOC_FRV_LABEL16,
  BFD_RELOC_FRV_LABEL24,
  BFD_RELOC_FRV_LO16,
  BFD_RELOC_FRV_HI16,
  BFD_RELOC_FRV_GPREL12,
  BFD_RELOC_FRV_GPRELU12,
  BFD_RELOC_FRV_GPREL32,
  BFD_RELOC_FRV_GPRELHI,
  BFD_RELOC_FRV_GPRELLO,
  BFD_RELOC_FRV_GOT12,
  BFD_RELOC_FRV_GOTHI,
  BFD_RELOC_FRV_GOTLO,
  BFD_RELOC_FRV_FUNCDESC,
  BFD_RELOC_FRV_FUNCDESC_GOT12,
  BFD_RELOC_FRV_FUNCDESC_GOTHI,
  BFD_RELOC_FRV_FUNCDESC_GOTLO,
  BFD_RELOC_FRV_FUNCDESC_VALUE,
  BFD_RELOC_FRV_FUNCDESC_GOTOFF12,
  BFD_RELOC_FRV_FUNCDESC_GOTOFFHI,
  BFD_RELOC_FRV_FUNCDESC_GOTOFFLO,
  BFD_RELOC_FRV_GOTOFF12,
  BFD_RELOC_FRV_GOTOFFHI,
  BFD_RELOC_FRV_GOTOFFLO,
  BFD_RELOC_FRV_GETTLSOFF,
  BFD_RELOC_FRV_TLSDESC_VALUE,
  BFD_RELOC_FRV_GOTTLSDESC12,
  BFD_RELOC_FRV_GOTTLSDESCHI,
  BFD_RELOC_FRV_GOTTLSDESCLO,
  BFD_RELOC_FRV_TLSMOFF12,
  BFD_RELOC_FRV_TLSMOFFHI,
  BFD_RELOC_FRV_TLSMOFFLO,
  BFD_RELOC_FRV_GOTTLSOFF12,
  BFD_RELOC_FRV_GOTTLSOFFHI,
  BFD_RELOC_FRV_GOTTLSOFFLO,
  BFD_RELOC_FRV_TLSOFF,
  BFD_RELOC_FRV_TLSDESC_RELAX,
  BFD_RELOC_FRV_GETTLSOFF_RELAX,
  BFD_RELOC_FRV_TLSOFF_RELAX,
  BFD_RELOC_FRV_TLSMOFF,



  BFD_RELOC_MN10300_GOTOFF24,



  BFD_RELOC_MN10300_GOT32,



  BFD_RELOC_MN10300_GOT24,



  BFD_RELOC_MN10300_GOT16,


  BFD_RELOC_MN10300_COPY,


  BFD_RELOC_MN10300_GLOB_DAT,


  BFD_RELOC_MN10300_JMP_SLOT,


  BFD_RELOC_MN10300_RELATIVE,



  BFD_RELOC_386_GOT32,
  BFD_RELOC_386_PLT32,
  BFD_RELOC_386_COPY,
  BFD_RELOC_386_GLOB_DAT,
  BFD_RELOC_386_JUMP_SLOT,
  BFD_RELOC_386_RELATIVE,
  BFD_RELOC_386_GOTOFF,
  BFD_RELOC_386_GOTPC,
  BFD_RELOC_386_TLS_TPOFF,
  BFD_RELOC_386_TLS_IE,
  BFD_RELOC_386_TLS_GOTIE,
  BFD_RELOC_386_TLS_LE,
  BFD_RELOC_386_TLS_GD,
  BFD_RELOC_386_TLS_LDM,
  BFD_RELOC_386_TLS_LDO_32,
  BFD_RELOC_386_TLS_IE_32,
  BFD_RELOC_386_TLS_LE_32,
  BFD_RELOC_386_TLS_DTPMOD32,
  BFD_RELOC_386_TLS_DTPOFF32,
  BFD_RELOC_386_TLS_TPOFF32,
  BFD_RELOC_386_TLS_GOTDESC,
  BFD_RELOC_386_TLS_DESC_CALL,
  BFD_RELOC_386_TLS_DESC,


  BFD_RELOC_X86_64_GOT32,
  BFD_RELOC_X86_64_PLT32,
  BFD_RELOC_X86_64_COPY,
  BFD_RELOC_X86_64_GLOB_DAT,
  BFD_RELOC_X86_64_JUMP_SLOT,
  BFD_RELOC_X86_64_RELATIVE,
  BFD_RELOC_X86_64_GOTPCREL,
  BFD_RELOC_X86_64_32S,
  BFD_RELOC_X86_64_DTPMOD64,
  BFD_RELOC_X86_64_DTPOFF64,
  BFD_RELOC_X86_64_TPOFF64,
  BFD_RELOC_X86_64_TLSGD,
  BFD_RELOC_X86_64_TLSLD,
  BFD_RELOC_X86_64_DTPOFF32,
  BFD_RELOC_X86_64_GOTTPOFF,
  BFD_RELOC_X86_64_TPOFF32,
  BFD_RELOC_X86_64_GOTOFF64,
  BFD_RELOC_X86_64_GOTPC32,
  BFD_RELOC_X86_64_GOT64,
  BFD_RELOC_X86_64_GOTPCREL64,
  BFD_RELOC_X86_64_GOTPC64,
  BFD_RELOC_X86_64_GOTPLT64,
  BFD_RELOC_X86_64_PLTOFF64,
  BFD_RELOC_X86_64_GOTPC32_TLSDESC,
  BFD_RELOC_X86_64_TLSDESC_CALL,
  BFD_RELOC_X86_64_TLSDESC,


  BFD_RELOC_NS32K_IMM_8,
  BFD_RELOC_NS32K_IMM_16,
  BFD_RELOC_NS32K_IMM_32,
  BFD_RELOC_NS32K_IMM_8_PCREL,
  BFD_RELOC_NS32K_IMM_16_PCREL,
  BFD_RELOC_NS32K_IMM_32_PCREL,
  BFD_RELOC_NS32K_DISP_8,
  BFD_RELOC_NS32K_DISP_16,
  BFD_RELOC_NS32K_DISP_32,
  BFD_RELOC_NS32K_DISP_8_PCREL,
  BFD_RELOC_NS32K_DISP_16_PCREL,
  BFD_RELOC_NS32K_DISP_32_PCREL,


  BFD_RELOC_PDP11_DISP_8_PCREL,
  BFD_RELOC_PDP11_DISP_6_PCREL,


  BFD_RELOC_PJ_CODE_HI16,
  BFD_RELOC_PJ_CODE_LO16,
  BFD_RELOC_PJ_CODE_DIR16,
  BFD_RELOC_PJ_CODE_DIR32,
  BFD_RELOC_PJ_CODE_REL16,
  BFD_RELOC_PJ_CODE_REL32,


  BFD_RELOC_PPC_B26,
  BFD_RELOC_PPC_BA26,
  BFD_RELOC_PPC_TOC16,
  BFD_RELOC_PPC_B16,
  BFD_RELOC_PPC_B16_BRTAKEN,
  BFD_RELOC_PPC_B16_BRNTAKEN,
  BFD_RELOC_PPC_BA16,
  BFD_RELOC_PPC_BA16_BRTAKEN,
  BFD_RELOC_PPC_BA16_BRNTAKEN,
  BFD_RELOC_PPC_COPY,
  BFD_RELOC_PPC_GLOB_DAT,
  BFD_RELOC_PPC_JMP_SLOT,
  BFD_RELOC_PPC_RELATIVE,
  BFD_RELOC_PPC_LOCAL24PC,
  BFD_RELOC_PPC_EMB_NADDR32,
  BFD_RELOC_PPC_EMB_NADDR16,
  BFD_RELOC_PPC_EMB_NADDR16_LO,
  BFD_RELOC_PPC_EMB_NADDR16_HI,
  BFD_RELOC_PPC_EMB_NADDR16_HA,
  BFD_RELOC_PPC_EMB_SDAI16,
  BFD_RELOC_PPC_EMB_SDA2I16,
  BFD_RELOC_PPC_EMB_SDA2REL,
  BFD_RELOC_PPC_EMB_SDA21,
  BFD_RELOC_PPC_EMB_MRKREF,
  BFD_RELOC_PPC_EMB_RELSEC16,
  BFD_RELOC_PPC_EMB_RELST_LO,
  BFD_RELOC_PPC_EMB_RELST_HI,
  BFD_RELOC_PPC_EMB_RELST_HA,
  BFD_RELOC_PPC_EMB_BIT_FLD,
  BFD_RELOC_PPC_EMB_RELSDA,
  BFD_RELOC_PPC64_HIGHER,
  BFD_RELOC_PPC64_HIGHER_S,
  BFD_RELOC_PPC64_HIGHEST,
  BFD_RELOC_PPC64_HIGHEST_S,
  BFD_RELOC_PPC64_TOC16_LO,
  BFD_RELOC_PPC64_TOC16_HI,
  BFD_RELOC_PPC64_TOC16_HA,
  BFD_RELOC_PPC64_TOC,
  BFD_RELOC_PPC64_PLTGOT16,
  BFD_RELOC_PPC64_PLTGOT16_LO,
  BFD_RELOC_PPC64_PLTGOT16_HI,
  BFD_RELOC_PPC64_PLTGOT16_HA,
  BFD_RELOC_PPC64_ADDR16_DS,
  BFD_RELOC_PPC64_ADDR16_LO_DS,
  BFD_RELOC_PPC64_GOT16_DS,
  BFD_RELOC_PPC64_GOT16_LO_DS,
  BFD_RELOC_PPC64_PLT16_LO_DS,
  BFD_RELOC_PPC64_SECTOFF_DS,
  BFD_RELOC_PPC64_SECTOFF_LO_DS,
  BFD_RELOC_PPC64_TOC16_DS,
  BFD_RELOC_PPC64_TOC16_LO_DS,
  BFD_RELOC_PPC64_PLTGOT16_DS,
  BFD_RELOC_PPC64_PLTGOT16_LO_DS,


  BFD_RELOC_PPC_TLS,
  BFD_RELOC_PPC_DTPMOD,
  BFD_RELOC_PPC_TPREL16,
  BFD_RELOC_PPC_TPREL16_LO,
  BFD_RELOC_PPC_TPREL16_HI,
  BFD_RELOC_PPC_TPREL16_HA,
  BFD_RELOC_PPC_TPREL,
  BFD_RELOC_PPC_DTPREL16,
  BFD_RELOC_PPC_DTPREL16_LO,
  BFD_RELOC_PPC_DTPREL16_HI,
  BFD_RELOC_PPC_DTPREL16_HA,
  BFD_RELOC_PPC_DTPREL,
  BFD_RELOC_PPC_GOT_TLSGD16,
  BFD_RELOC_PPC_GOT_TLSGD16_LO,
  BFD_RELOC_PPC_GOT_TLSGD16_HI,
  BFD_RELOC_PPC_GOT_TLSGD16_HA,
  BFD_RELOC_PPC_GOT_TLSLD16,
  BFD_RELOC_PPC_GOT_TLSLD16_LO,
  BFD_RELOC_PPC_GOT_TLSLD16_HI,
  BFD_RELOC_PPC_GOT_TLSLD16_HA,
  BFD_RELOC_PPC_GOT_TPREL16,
  BFD_RELOC_PPC_GOT_TPREL16_LO,
  BFD_RELOC_PPC_GOT_TPREL16_HI,
  BFD_RELOC_PPC_GOT_TPREL16_HA,
  BFD_RELOC_PPC_GOT_DTPREL16,
  BFD_RELOC_PPC_GOT_DTPREL16_LO,
  BFD_RELOC_PPC_GOT_DTPREL16_HI,
  BFD_RELOC_PPC_GOT_DTPREL16_HA,
  BFD_RELOC_PPC64_TPREL16_DS,
  BFD_RELOC_PPC64_TPREL16_LO_DS,
  BFD_RELOC_PPC64_TPREL16_HIGHER,
  BFD_RELOC_PPC64_TPREL16_HIGHERA,
  BFD_RELOC_PPC64_TPREL16_HIGHEST,
  BFD_RELOC_PPC64_TPREL16_HIGHESTA,
  BFD_RELOC_PPC64_DTPREL16_DS,
  BFD_RELOC_PPC64_DTPREL16_LO_DS,
  BFD_RELOC_PPC64_DTPREL16_HIGHER,
  BFD_RELOC_PPC64_DTPREL16_HIGHERA,
  BFD_RELOC_PPC64_DTPREL16_HIGHEST,
  BFD_RELOC_PPC64_DTPREL16_HIGHESTA,


  BFD_RELOC_I370_D12,




  BFD_RELOC_CTOR,



  BFD_RELOC_ARM_PCREL_BRANCH,




  BFD_RELOC_ARM_PCREL_BLX,




  BFD_RELOC_THUMB_PCREL_BLX,


  BFD_RELOC_ARM_PCREL_CALL,


  BFD_RELOC_ARM_PCREL_JUMP,






  BFD_RELOC_THUMB_PCREL_BRANCH7,
  BFD_RELOC_THUMB_PCREL_BRANCH9,
  BFD_RELOC_THUMB_PCREL_BRANCH12,
  BFD_RELOC_THUMB_PCREL_BRANCH20,
  BFD_RELOC_THUMB_PCREL_BRANCH23,
  BFD_RELOC_THUMB_PCREL_BRANCH25,


  BFD_RELOC_ARM_OFFSET_IMM,


  BFD_RELOC_ARM_THUMB_OFFSET,



  BFD_RELOC_ARM_TARGET1,


  BFD_RELOC_ARM_ROSEGREL32,


  BFD_RELOC_ARM_SBREL32,




  BFD_RELOC_ARM_TARGET2,


  BFD_RELOC_ARM_PREL31,


  BFD_RELOC_ARM_JUMP_SLOT,
  BFD_RELOC_ARM_GLOB_DAT,
  BFD_RELOC_ARM_GOT32,
  BFD_RELOC_ARM_PLT32,
  BFD_RELOC_ARM_RELATIVE,
  BFD_RELOC_ARM_GOTOFF,
  BFD_RELOC_ARM_GOTPC,


  BFD_RELOC_ARM_TLS_GD32,
  BFD_RELOC_ARM_TLS_LDO32,
  BFD_RELOC_ARM_TLS_LDM32,
  BFD_RELOC_ARM_TLS_DTPOFF32,
  BFD_RELOC_ARM_TLS_DTPMOD32,
  BFD_RELOC_ARM_TLS_TPOFF32,
  BFD_RELOC_ARM_TLS_IE32,
  BFD_RELOC_ARM_TLS_LE32,



  BFD_RELOC_ARM_IMMEDIATE,
  BFD_RELOC_ARM_ADRL_IMMEDIATE,
  BFD_RELOC_ARM_T32_IMMEDIATE,
  BFD_RELOC_ARM_T32_IMM12,
  BFD_RELOC_ARM_T32_ADD_PC12,
  BFD_RELOC_ARM_SHIFT_IMM,
  BFD_RELOC_ARM_SMC,
  BFD_RELOC_ARM_SWI,
  BFD_RELOC_ARM_MULTI,
  BFD_RELOC_ARM_CP_OFF_IMM,
  BFD_RELOC_ARM_CP_OFF_IMM_S2,
  BFD_RELOC_ARM_T32_CP_OFF_IMM,
  BFD_RELOC_ARM_T32_CP_OFF_IMM_S2,
  BFD_RELOC_ARM_ADR_IMM,
  BFD_RELOC_ARM_LDR_IMM,
  BFD_RELOC_ARM_LITERAL,
  BFD_RELOC_ARM_IN_POOL,
  BFD_RELOC_ARM_OFFSET_IMM8,
  BFD_RELOC_ARM_T32_OFFSET_U8,
  BFD_RELOC_ARM_T32_OFFSET_IMM,
  BFD_RELOC_ARM_HWLITERAL,
  BFD_RELOC_ARM_THUMB_ADD,
  BFD_RELOC_ARM_THUMB_IMM,
  BFD_RELOC_ARM_THUMB_SHIFT,


  BFD_RELOC_SH_PCDISP8BY2,
  BFD_RELOC_SH_PCDISP12BY2,
  BFD_RELOC_SH_IMM3,
  BFD_RELOC_SH_IMM3U,
  BFD_RELOC_SH_DISP12,
  BFD_RELOC_SH_DISP12BY2,
  BFD_RELOC_SH_DISP12BY4,
  BFD_RELOC_SH_DISP12BY8,
  BFD_RELOC_SH_DISP20,
  BFD_RELOC_SH_DISP20BY8,
  BFD_RELOC_SH_IMM4,
  BFD_RELOC_SH_IMM4BY2,
  BFD_RELOC_SH_IMM4BY4,
  BFD_RELOC_SH_IMM8,
  BFD_RELOC_SH_IMM8BY2,
  BFD_RELOC_SH_IMM8BY4,
  BFD_RELOC_SH_PCRELIMM8BY2,
  BFD_RELOC_SH_PCRELIMM8BY4,
  BFD_RELOC_SH_SWITCH16,
  BFD_RELOC_SH_SWITCH32,
  BFD_RELOC_SH_USES,
  BFD_RELOC_SH_COUNT,
  BFD_RELOC_SH_ALIGN,
  BFD_RELOC_SH_CODE,
  BFD_RELOC_SH_DATA,
  BFD_RELOC_SH_LABEL,
  BFD_RELOC_SH_LOOP_START,
  BFD_RELOC_SH_LOOP_END,
  BFD_RELOC_SH_COPY,
  BFD_RELOC_SH_GLOB_DAT,
  BFD_RELOC_SH_JMP_SLOT,
  BFD_RELOC_SH_RELATIVE,
  BFD_RELOC_SH_GOTPC,
  BFD_RELOC_SH_GOT_LOW16,
  BFD_RELOC_SH_GOT_MEDLOW16,
  BFD_RELOC_SH_GOT_MEDHI16,
  BFD_RELOC_SH_GOT_HI16,
  BFD_RELOC_SH_GOTPLT_LOW16,
  BFD_RELOC_SH_GOTPLT_MEDLOW16,
  BFD_RELOC_SH_GOTPLT_MEDHI16,
  BFD_RELOC_SH_GOTPLT_HI16,
  BFD_RELOC_SH_PLT_LOW16,
  BFD_RELOC_SH_PLT_MEDLOW16,
  BFD_RELOC_SH_PLT_MEDHI16,
  BFD_RELOC_SH_PLT_HI16,
  BFD_RELOC_SH_GOTOFF_LOW16,
  BFD_RELOC_SH_GOTOFF_MEDLOW16,
  BFD_RELOC_SH_GOTOFF_MEDHI16,
  BFD_RELOC_SH_GOTOFF_HI16,
  BFD_RELOC_SH_GOTPC_LOW16,
  BFD_RELOC_SH_GOTPC_MEDLOW16,
  BFD_RELOC_SH_GOTPC_MEDHI16,
  BFD_RELOC_SH_GOTPC_HI16,
  BFD_RELOC_SH_COPY64,
  BFD_RELOC_SH_GLOB_DAT64,
  BFD_RELOC_SH_JMP_SLOT64,
  BFD_RELOC_SH_RELATIVE64,
  BFD_RELOC_SH_GOT10BY4,
  BFD_RELOC_SH_GOT10BY8,
  BFD_RELOC_SH_GOTPLT10BY4,
  BFD_RELOC_SH_GOTPLT10BY8,
  BFD_RELOC_SH_GOTPLT32,
  BFD_RELOC_SH_SHMEDIA_CODE,
  BFD_RELOC_SH_IMMU5,
  BFD_RELOC_SH_IMMS6,
  BFD_RELOC_SH_IMMS6BY32,
  BFD_RELOC_SH_IMMU6,
  BFD_RELOC_SH_IMMS10,
  BFD_RELOC_SH_IMMS10BY2,
  BFD_RELOC_SH_IMMS10BY4,
  BFD_RELOC_SH_IMMS10BY8,
  BFD_RELOC_SH_IMMS16,
  BFD_RELOC_SH_IMMU16,
  BFD_RELOC_SH_IMM_LOW16,
  BFD_RELOC_SH_IMM_LOW16_PCREL,
  BFD_RELOC_SH_IMM_MEDLOW16,
  BFD_RELOC_SH_IMM_MEDLOW16_PCREL,
  BFD_RELOC_SH_IMM_MEDHI16,
  BFD_RELOC_SH_IMM_MEDHI16_PCREL,
  BFD_RELOC_SH_IMM_HI16,
  BFD_RELOC_SH_IMM_HI16_PCREL,
  BFD_RELOC_SH_PT_16,
  BFD_RELOC_SH_TLS_GD_32,
  BFD_RELOC_SH_TLS_LD_32,
  BFD_RELOC_SH_TLS_LDO_32,
  BFD_RELOC_SH_TLS_IE_32,
  BFD_RELOC_SH_TLS_LE_32,
  BFD_RELOC_SH_TLS_DTPMOD32,
  BFD_RELOC_SH_TLS_DTPOFF32,
  BFD_RELOC_SH_TLS_TPOFF32,





  BFD_RELOC_ARC_B22_PCREL,




  BFD_RELOC_ARC_B26,


  BFD_RELOC_BFIN_16_IMM,


  BFD_RELOC_BFIN_16_HIGH,


  BFD_RELOC_BFIN_4_PCREL,


  BFD_RELOC_BFIN_5_PCREL,


  BFD_RELOC_BFIN_16_LOW,


  BFD_RELOC_BFIN_10_PCREL,


  BFD_RELOC_BFIN_11_PCREL,


  BFD_RELOC_BFIN_12_PCREL_JUMP,


  BFD_RELOC_BFIN_12_PCREL_JUMP_S,


  BFD_RELOC_BFIN_24_PCREL_CALL_X,


  BFD_RELOC_BFIN_24_PCREL_JUMP_L,


  BFD_RELOC_BFIN_GOT17M4,
  BFD_RELOC_BFIN_GOTHI,
  BFD_RELOC_BFIN_GOTLO,
  BFD_RELOC_BFIN_FUNCDESC,
  BFD_RELOC_BFIN_FUNCDESC_GOT17M4,
  BFD_RELOC_BFIN_FUNCDESC_GOTHI,
  BFD_RELOC_BFIN_FUNCDESC_GOTLO,
  BFD_RELOC_BFIN_FUNCDESC_VALUE,
  BFD_RELOC_BFIN_FUNCDESC_GOTOFF17M4,
  BFD_RELOC_BFIN_FUNCDESC_GOTOFFHI,
  BFD_RELOC_BFIN_FUNCDESC_GOTOFFLO,
  BFD_RELOC_BFIN_GOTOFF17M4,
  BFD_RELOC_BFIN_GOTOFFHI,
  BFD_RELOC_BFIN_GOTOFFLO,


  BFD_RELOC_BFIN_GOT,


  BFD_RELOC_BFIN_PLTPC,


  BFD_ARELOC_BFIN_PUSH,


  BFD_ARELOC_BFIN_CONST,


  BFD_ARELOC_BFIN_ADD,


  BFD_ARELOC_BFIN_SUB,


  BFD_ARELOC_BFIN_MULT,


  BFD_ARELOC_BFIN_DIV,


  BFD_ARELOC_BFIN_MOD,


  BFD_ARELOC_BFIN_LSHIFT,


  BFD_ARELOC_BFIN_RSHIFT,


  BFD_ARELOC_BFIN_AND,


  BFD_ARELOC_BFIN_OR,


  BFD_ARELOC_BFIN_XOR,


  BFD_ARELOC_BFIN_LAND,


  BFD_ARELOC_BFIN_LOR,


  BFD_ARELOC_BFIN_LEN,


  BFD_ARELOC_BFIN_NEG,


  BFD_ARELOC_BFIN_COMP,


  BFD_ARELOC_BFIN_PAGE,


  BFD_ARELOC_BFIN_HWPAGE,


  BFD_ARELOC_BFIN_ADDR,




  BFD_RELOC_D10V_10_PCREL_R,






  BFD_RELOC_D10V_10_PCREL_L,



  BFD_RELOC_D10V_18,



  BFD_RELOC_D10V_18_PCREL,



  BFD_RELOC_D30V_6,



  BFD_RELOC_D30V_9_PCREL,





  BFD_RELOC_D30V_9_PCREL_R,



  BFD_RELOC_D30V_15,



  BFD_RELOC_D30V_15_PCREL,





  BFD_RELOC_D30V_15_PCREL_R,



  BFD_RELOC_D30V_21,



  BFD_RELOC_D30V_21_PCREL,





  BFD_RELOC_D30V_21_PCREL_R,


  BFD_RELOC_D30V_32,


  BFD_RELOC_D30V_32_PCREL,


  BFD_RELOC_DLX_HI16_S,


  BFD_RELOC_DLX_LO16,


  BFD_RELOC_DLX_JMP26,


  BFD_RELOC_M32C_HI8,
  BFD_RELOC_M32C_RL_JUMP,
  BFD_RELOC_M32C_RL_1ADDR,
  BFD_RELOC_M32C_RL_2ADDR,



  BFD_RELOC_M32R_24,


  BFD_RELOC_M32R_10_PCREL,


  BFD_RELOC_M32R_18_PCREL,


  BFD_RELOC_M32R_26_PCREL,



  BFD_RELOC_M32R_HI16_ULO,



  BFD_RELOC_M32R_HI16_SLO,


  BFD_RELOC_M32R_LO16,



  BFD_RELOC_M32R_SDA16,


  BFD_RELOC_M32R_GOT24,
  BFD_RELOC_M32R_26_PLTREL,
  BFD_RELOC_M32R_COPY,
  BFD_RELOC_M32R_GLOB_DAT,
  BFD_RELOC_M32R_JMP_SLOT,
  BFD_RELOC_M32R_RELATIVE,
  BFD_RELOC_M32R_GOTOFF,
  BFD_RELOC_M32R_GOTOFF_HI_ULO,
  BFD_RELOC_M32R_GOTOFF_HI_SLO,
  BFD_RELOC_M32R_GOTOFF_LO,
  BFD_RELOC_M32R_GOTPC24,
  BFD_RELOC_M32R_GOT16_HI_ULO,
  BFD_RELOC_M32R_GOT16_HI_SLO,
  BFD_RELOC_M32R_GOT16_LO,
  BFD_RELOC_M32R_GOTPC_HI_ULO,
  BFD_RELOC_M32R_GOTPC_HI_SLO,
  BFD_RELOC_M32R_GOTPC_LO,



  BFD_RELOC_V850_9_PCREL,


  BFD_RELOC_V850_22_PCREL,


  BFD_RELOC_V850_SDA_16_16_OFFSET,



  BFD_RELOC_V850_SDA_15_16_OFFSET,


  BFD_RELOC_V850_ZDA_16_16_OFFSET,



  BFD_RELOC_V850_ZDA_15_16_OFFSET,



  BFD_RELOC_V850_TDA_6_8_OFFSET,



  BFD_RELOC_V850_TDA_7_8_OFFSET,


  BFD_RELOC_V850_TDA_7_7_OFFSET,


  BFD_RELOC_V850_TDA_16_16_OFFSET,



  BFD_RELOC_V850_TDA_4_5_OFFSET,


  BFD_RELOC_V850_TDA_4_4_OFFSET,



  BFD_RELOC_V850_SDA_16_16_SPLIT_OFFSET,



  BFD_RELOC_V850_ZDA_16_16_SPLIT_OFFSET,


  BFD_RELOC_V850_CALLT_6_7_OFFSET,


  BFD_RELOC_V850_CALLT_16_16_OFFSET,


  BFD_RELOC_V850_LONGCALL,


  BFD_RELOC_V850_LONGJUMP,


  BFD_RELOC_V850_ALIGN,



  BFD_RELOC_V850_LO16_SPLIT_OFFSET,


  BFD_RELOC_V850_16_PCREL,


  BFD_RELOC_V850_17_PCREL,


  BFD_RELOC_V850_23,


  BFD_RELOC_V850_32_PCREL,


  BFD_RELOC_V850_32_ABS,


  BFD_RELOC_V850_16_SPLIT_OFFSET,


  BFD_RELOC_V850_16_S1,


  BFD_RELOC_V850_LO16_S1,


  BFD_RELOC_V850_CALLT_15_16_OFFSET,


  BFD_RELOC_V850_32_GOTPCREL,


  BFD_RELOC_V850_16_GOT,


  BFD_RELOC_V850_32_GOT,


  BFD_RELOC_V850_22_PLT_PCREL,


  BFD_RELOC_V850_32_PLT_PCREL,


  BFD_RELOC_V850_COPY,


  BFD_RELOC_V850_GLOB_DAT,


  BFD_RELOC_V850_JMP_SLOT,


  BFD_RELOC_V850_RELATIVE,


  BFD_RELOC_V850_16_GOTOFF,


  BFD_RELOC_V850_32_GOTOFF,


  BFD_RELOC_V850_CODE,


  BFD_RELOC_V850_DATA,



  BFD_RELOC_MN10300_32_PCREL,



  BFD_RELOC_MN10300_16_PCREL,




  BFD_RELOC_TIC30_LDP,




  BFD_RELOC_TIC54X_PARTLS7,




  BFD_RELOC_TIC54X_PARTMS9,


  BFD_RELOC_TIC54X_23,




  BFD_RELOC_TIC54X_16_OF_23,




  BFD_RELOC_TIC54X_MS7_OF_23,


  BFD_RELOC_FR30_48,



  BFD_RELOC_FR30_20,



  BFD_RELOC_FR30_6_IN_4,



  BFD_RELOC_FR30_8_IN_8,



  BFD_RELOC_FR30_9_IN_8,



  BFD_RELOC_FR30_10_IN_8,



  BFD_RELOC_FR30_9_PCREL,



  BFD_RELOC_FR30_12_PCREL,


  BFD_RELOC_MCORE_PCREL_IMM8BY4,
  BFD_RELOC_MCORE_PCREL_IMM11BY2,
  BFD_RELOC_MCORE_PCREL_IMM4BY2,
  BFD_RELOC_MCORE_PCREL_32,
  BFD_RELOC_MCORE_PCREL_JSR_IMM11BY2,
  BFD_RELOC_MCORE_RVA,


  BFD_RELOC_MMIX_GETA,
  BFD_RELOC_MMIX_GETA_1,
  BFD_RELOC_MMIX_GETA_2,
  BFD_RELOC_MMIX_GETA_3,


  BFD_RELOC_MMIX_CBRANCH,
  BFD_RELOC_MMIX_CBRANCH_J,
  BFD_RELOC_MMIX_CBRANCH_1,
  BFD_RELOC_MMIX_CBRANCH_2,
  BFD_RELOC_MMIX_CBRANCH_3,


  BFD_RELOC_MMIX_PUSHJ,
  BFD_RELOC_MMIX_PUSHJ_1,
  BFD_RELOC_MMIX_PUSHJ_2,
  BFD_RELOC_MMIX_PUSHJ_3,
  BFD_RELOC_MMIX_PUSHJ_STUBBABLE,


  BFD_RELOC_MMIX_JMP,
  BFD_RELOC_MMIX_JMP_1,
  BFD_RELOC_MMIX_JMP_2,
  BFD_RELOC_MMIX_JMP_3,



  BFD_RELOC_MMIX_ADDR19,


  BFD_RELOC_MMIX_ADDR27,



  BFD_RELOC_MMIX_REG_OR_BYTE,



  BFD_RELOC_MMIX_REG,



  BFD_RELOC_MMIX_BASE_PLUS_OFFSET,



  BFD_RELOC_MMIX_LOCAL,



  BFD_RELOC_AVR_7_PCREL,



  BFD_RELOC_AVR_13_PCREL,



  BFD_RELOC_AVR_16_PM,



  BFD_RELOC_AVR_LO8_LDI,



  BFD_RELOC_AVR_HI8_LDI,



  BFD_RELOC_AVR_HH8_LDI,



  BFD_RELOC_AVR_MS8_LDI,



  BFD_RELOC_AVR_LO8_LDI_NEG,




  BFD_RELOC_AVR_HI8_LDI_NEG,




  BFD_RELOC_AVR_HH8_LDI_NEG,



  BFD_RELOC_AVR_MS8_LDI_NEG,



  BFD_RELOC_AVR_LO8_LDI_PM,





  BFD_RELOC_AVR_LO8_LDI_GS,



  BFD_RELOC_AVR_HI8_LDI_PM,





  BFD_RELOC_AVR_HI8_LDI_GS,



  BFD_RELOC_AVR_HH8_LDI_PM,



  BFD_RELOC_AVR_LO8_LDI_PM_NEG,




  BFD_RELOC_AVR_HI8_LDI_PM_NEG,




  BFD_RELOC_AVR_HH8_LDI_PM_NEG,



  BFD_RELOC_AVR_CALL,



  BFD_RELOC_AVR_LDI,



  BFD_RELOC_AVR_6,



  BFD_RELOC_AVR_6_ADIW,


  BFD_RELOC_390_12,


  BFD_RELOC_390_GOT12,


  BFD_RELOC_390_PLT32,


  BFD_RELOC_390_COPY,


  BFD_RELOC_390_GLOB_DAT,


  BFD_RELOC_390_JMP_SLOT,


  BFD_RELOC_390_RELATIVE,


  BFD_RELOC_390_GOTPC,


  BFD_RELOC_390_GOT16,


  BFD_RELOC_390_PC16DBL,


  BFD_RELOC_390_PLT16DBL,


  BFD_RELOC_390_PC32DBL,


  BFD_RELOC_390_PLT32DBL,


  BFD_RELOC_390_GOTPCDBL,


  BFD_RELOC_390_GOT64,


  BFD_RELOC_390_PLT64,


  BFD_RELOC_390_GOTENT,


  BFD_RELOC_390_GOTOFF64,


  BFD_RELOC_390_GOTPLT12,


  BFD_RELOC_390_GOTPLT16,


  BFD_RELOC_390_GOTPLT32,


  BFD_RELOC_390_GOTPLT64,


  BFD_RELOC_390_GOTPLTENT,


  BFD_RELOC_390_PLTOFF16,


  BFD_RELOC_390_PLTOFF32,


  BFD_RELOC_390_PLTOFF64,


  BFD_RELOC_390_TLS_LOAD,
  BFD_RELOC_390_TLS_GDCALL,
  BFD_RELOC_390_TLS_LDCALL,
  BFD_RELOC_390_TLS_GD32,
  BFD_RELOC_390_TLS_GD64,
  BFD_RELOC_390_TLS_GOTIE12,
  BFD_RELOC_390_TLS_GOTIE32,
  BFD_RELOC_390_TLS_GOTIE64,
  BFD_RELOC_390_TLS_LDM32,
  BFD_RELOC_390_TLS_LDM64,
  BFD_RELOC_390_TLS_IE32,
  BFD_RELOC_390_TLS_IE64,
  BFD_RELOC_390_TLS_IEENT,
  BFD_RELOC_390_TLS_LE32,
  BFD_RELOC_390_TLS_LE64,
  BFD_RELOC_390_TLS_LDO32,
  BFD_RELOC_390_TLS_LDO64,
  BFD_RELOC_390_TLS_DTPMOD,
  BFD_RELOC_390_TLS_DTPOFF,
  BFD_RELOC_390_TLS_TPOFF,


  BFD_RELOC_390_20,
  BFD_RELOC_390_GOT20,
  BFD_RELOC_390_GOTPLT20,
  BFD_RELOC_390_TLS_GOTIE20,


  BFD_RELOC_IP2K_FR9,


  BFD_RELOC_IP2K_BANK,


  BFD_RELOC_IP2K_ADDR16CJP,


  BFD_RELOC_IP2K_PAGE3,


  BFD_RELOC_IP2K_LO8DATA,
  BFD_RELOC_IP2K_HI8DATA,
  BFD_RELOC_IP2K_EX8DATA,


  BFD_RELOC_IP2K_LO8INSN,
  BFD_RELOC_IP2K_HI8INSN,


  BFD_RELOC_IP2K_PC_SKIP,


  BFD_RELOC_IP2K_TEXT,


  BFD_RELOC_IP2K_FR_OFFSET,


  BFD_RELOC_VPE4KMATH_DATA,
  BFD_RELOC_VPE4KMATH_INSN,
# 3873 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  BFD_RELOC_VTABLE_INHERIT,
  BFD_RELOC_VTABLE_ENTRY,


  BFD_RELOC_IA64_IMM14,
  BFD_RELOC_IA64_IMM22,
  BFD_RELOC_IA64_IMM64,
  BFD_RELOC_IA64_DIR32MSB,
  BFD_RELOC_IA64_DIR32LSB,
  BFD_RELOC_IA64_DIR64MSB,
  BFD_RELOC_IA64_DIR64LSB,
  BFD_RELOC_IA64_GPREL22,
  BFD_RELOC_IA64_GPREL64I,
  BFD_RELOC_IA64_GPREL32MSB,
  BFD_RELOC_IA64_GPREL32LSB,
  BFD_RELOC_IA64_GPREL64MSB,
  BFD_RELOC_IA64_GPREL64LSB,
  BFD_RELOC_IA64_LTOFF22,
  BFD_RELOC_IA64_LTOFF64I,
  BFD_RELOC_IA64_PLTOFF22,
  BFD_RELOC_IA64_PLTOFF64I,
  BFD_RELOC_IA64_PLTOFF64MSB,
  BFD_RELOC_IA64_PLTOFF64LSB,
  BFD_RELOC_IA64_FPTR64I,
  BFD_RELOC_IA64_FPTR32MSB,
  BFD_RELOC_IA64_FPTR32LSB,
  BFD_RELOC_IA64_FPTR64MSB,
  BFD_RELOC_IA64_FPTR64LSB,
  BFD_RELOC_IA64_PCREL21B,
  BFD_RELOC_IA64_PCREL21BI,
  BFD_RELOC_IA64_PCREL21M,
  BFD_RELOC_IA64_PCREL21F,
  BFD_RELOC_IA64_PCREL22,
  BFD_RELOC_IA64_PCREL60B,
  BFD_RELOC_IA64_PCREL64I,
  BFD_RELOC_IA64_PCREL32MSB,
  BFD_RELOC_IA64_PCREL32LSB,
  BFD_RELOC_IA64_PCREL64MSB,
  BFD_RELOC_IA64_PCREL64LSB,
  BFD_RELOC_IA64_LTOFF_FPTR22,
  BFD_RELOC_IA64_LTOFF_FPTR64I,
  BFD_RELOC_IA64_LTOFF_FPTR32MSB,
  BFD_RELOC_IA64_LTOFF_FPTR32LSB,
  BFD_RELOC_IA64_LTOFF_FPTR64MSB,
  BFD_RELOC_IA64_LTOFF_FPTR64LSB,
  BFD_RELOC_IA64_SEGREL32MSB,
  BFD_RELOC_IA64_SEGREL32LSB,
  BFD_RELOC_IA64_SEGREL64MSB,
  BFD_RELOC_IA64_SEGREL64LSB,
  BFD_RELOC_IA64_SECREL32MSB,
  BFD_RELOC_IA64_SECREL32LSB,
  BFD_RELOC_IA64_SECREL64MSB,
  BFD_RELOC_IA64_SECREL64LSB,
  BFD_RELOC_IA64_REL32MSB,
  BFD_RELOC_IA64_REL32LSB,
  BFD_RELOC_IA64_REL64MSB,
  BFD_RELOC_IA64_REL64LSB,
  BFD_RELOC_IA64_LTV32MSB,
  BFD_RELOC_IA64_LTV32LSB,
  BFD_RELOC_IA64_LTV64MSB,
  BFD_RELOC_IA64_LTV64LSB,
  BFD_RELOC_IA64_IPLTMSB,
  BFD_RELOC_IA64_IPLTLSB,
  BFD_RELOC_IA64_COPY,
  BFD_RELOC_IA64_LTOFF22X,
  BFD_RELOC_IA64_LDXMOV,
  BFD_RELOC_IA64_TPREL14,
  BFD_RELOC_IA64_TPREL22,
  BFD_RELOC_IA64_TPREL64I,
  BFD_RELOC_IA64_TPREL64MSB,
  BFD_RELOC_IA64_TPREL64LSB,
  BFD_RELOC_IA64_LTOFF_TPREL22,
  BFD_RELOC_IA64_DTPMOD64MSB,
  BFD_RELOC_IA64_DTPMOD64LSB,
  BFD_RELOC_IA64_LTOFF_DTPMOD22,
  BFD_RELOC_IA64_DTPREL14,
  BFD_RELOC_IA64_DTPREL22,
  BFD_RELOC_IA64_DTPREL64I,
  BFD_RELOC_IA64_DTPREL32MSB,
  BFD_RELOC_IA64_DTPREL32LSB,
  BFD_RELOC_IA64_DTPREL64MSB,
  BFD_RELOC_IA64_DTPREL64LSB,
  BFD_RELOC_IA64_LTOFF_DTPREL22,



  BFD_RELOC_M68HC11_HI8,



  BFD_RELOC_M68HC11_LO8,



  BFD_RELOC_M68HC11_3B,






  BFD_RELOC_M68HC11_RL_JUMP,





  BFD_RELOC_M68HC11_RL_GROUP,





  BFD_RELOC_M68HC11_LO16,





  BFD_RELOC_M68HC11_PAGE,





  BFD_RELOC_M68HC11_24,



  BFD_RELOC_M68HC12_5B,


  BFD_RELOC_16C_NUM08,
  BFD_RELOC_16C_NUM08_C,
  BFD_RELOC_16C_NUM16,
  BFD_RELOC_16C_NUM16_C,
  BFD_RELOC_16C_NUM32,
  BFD_RELOC_16C_NUM32_C,
  BFD_RELOC_16C_DISP04,
  BFD_RELOC_16C_DISP04_C,
  BFD_RELOC_16C_DISP08,
  BFD_RELOC_16C_DISP08_C,
  BFD_RELOC_16C_DISP16,
  BFD_RELOC_16C_DISP16_C,
  BFD_RELOC_16C_DISP24,
  BFD_RELOC_16C_DISP24_C,
  BFD_RELOC_16C_DISP24a,
  BFD_RELOC_16C_DISP24a_C,
  BFD_RELOC_16C_REG04,
  BFD_RELOC_16C_REG04_C,
  BFD_RELOC_16C_REG04a,
  BFD_RELOC_16C_REG04a_C,
  BFD_RELOC_16C_REG14,
  BFD_RELOC_16C_REG14_C,
  BFD_RELOC_16C_REG16,
  BFD_RELOC_16C_REG16_C,
  BFD_RELOC_16C_REG20,
  BFD_RELOC_16C_REG20_C,
  BFD_RELOC_16C_ABS20,
  BFD_RELOC_16C_ABS20_C,
  BFD_RELOC_16C_ABS24,
  BFD_RELOC_16C_ABS24_C,
  BFD_RELOC_16C_IMM04,
  BFD_RELOC_16C_IMM04_C,
  BFD_RELOC_16C_IMM16,
  BFD_RELOC_16C_IMM16_C,
  BFD_RELOC_16C_IMM20,
  BFD_RELOC_16C_IMM20_C,
  BFD_RELOC_16C_IMM24,
  BFD_RELOC_16C_IMM24_C,
  BFD_RELOC_16C_IMM32,
  BFD_RELOC_16C_IMM32_C,


  BFD_RELOC_CRX_REL4,
  BFD_RELOC_CRX_REL8,
  BFD_RELOC_CRX_REL8_CMP,
  BFD_RELOC_CRX_REL16,
  BFD_RELOC_CRX_REL24,
  BFD_RELOC_CRX_REL32,
  BFD_RELOC_CRX_REGREL12,
  BFD_RELOC_CRX_REGREL22,
  BFD_RELOC_CRX_REGREL28,
  BFD_RELOC_CRX_REGREL32,
  BFD_RELOC_CRX_ABS16,
  BFD_RELOC_CRX_ABS32,
  BFD_RELOC_CRX_NUM8,
  BFD_RELOC_CRX_NUM16,
  BFD_RELOC_CRX_NUM32,
  BFD_RELOC_CRX_IMM16,
  BFD_RELOC_CRX_IMM32,
  BFD_RELOC_CRX_SWITCH8,
  BFD_RELOC_CRX_SWITCH16,
  BFD_RELOC_CRX_SWITCH32,



  BFD_RELOC_CRIS_BDISP8,
  BFD_RELOC_CRIS_UNSIGNED_5,
  BFD_RELOC_CRIS_SIGNED_6,
  BFD_RELOC_CRIS_UNSIGNED_6,
  BFD_RELOC_CRIS_SIGNED_8,
  BFD_RELOC_CRIS_UNSIGNED_8,
  BFD_RELOC_CRIS_SIGNED_16,
  BFD_RELOC_CRIS_UNSIGNED_16,
  BFD_RELOC_CRIS_LAPCQ_OFFSET,
  BFD_RELOC_CRIS_UNSIGNED_4,


  BFD_RELOC_CRIS_COPY,
  BFD_RELOC_CRIS_GLOB_DAT,
  BFD_RELOC_CRIS_JUMP_SLOT,
  BFD_RELOC_CRIS_RELATIVE,


  BFD_RELOC_CRIS_32_GOT,


  BFD_RELOC_CRIS_16_GOT,


  BFD_RELOC_CRIS_32_GOTPLT,


  BFD_RELOC_CRIS_16_GOTPLT,


  BFD_RELOC_CRIS_32_GOTREL,


  BFD_RELOC_CRIS_32_PLT_GOTREL,


  BFD_RELOC_CRIS_32_PLT_PCREL,


  BFD_RELOC_860_COPY,
  BFD_RELOC_860_GLOB_DAT,
  BFD_RELOC_860_JUMP_SLOT,
  BFD_RELOC_860_RELATIVE,
  BFD_RELOC_860_PC26,
  BFD_RELOC_860_PLT26,
  BFD_RELOC_860_PC16,
  BFD_RELOC_860_LOW0,
  BFD_RELOC_860_SPLIT0,
  BFD_RELOC_860_LOW1,
  BFD_RELOC_860_SPLIT1,
  BFD_RELOC_860_LOW2,
  BFD_RELOC_860_SPLIT2,
  BFD_RELOC_860_LOW3,
  BFD_RELOC_860_LOGOT0,
  BFD_RELOC_860_SPGOT0,
  BFD_RELOC_860_LOGOT1,
  BFD_RELOC_860_SPGOT1,
  BFD_RELOC_860_LOGOTOFF0,
  BFD_RELOC_860_SPGOTOFF0,
  BFD_RELOC_860_LOGOTOFF1,
  BFD_RELOC_860_SPGOTOFF1,
  BFD_RELOC_860_LOGOTOFF2,
  BFD_RELOC_860_LOGOTOFF3,
  BFD_RELOC_860_LOPC,
  BFD_RELOC_860_HIGHADJ,
  BFD_RELOC_860_HAGOT,
  BFD_RELOC_860_HAGOTOFF,
  BFD_RELOC_860_HAPC,
  BFD_RELOC_860_HIGH,
  BFD_RELOC_860_HIGOT,
  BFD_RELOC_860_HIGOTOFF,


  BFD_RELOC_OPENRISC_ABS_26,
  BFD_RELOC_OPENRISC_REL_26,


  BFD_RELOC_H8_DIR16A8,
  BFD_RELOC_H8_DIR16R8,
  BFD_RELOC_H8_DIR24A8,
  BFD_RELOC_H8_DIR24R8,
  BFD_RELOC_H8_DIR32A16,


  BFD_RELOC_XSTORMY16_REL_12,
  BFD_RELOC_XSTORMY16_12,
  BFD_RELOC_XSTORMY16_24,
  BFD_RELOC_XSTORMY16_FPTR16,


  BFD_RELOC_XC16X_PAG,
  BFD_RELOC_XC16X_POF,
  BFD_RELOC_XC16X_SEG,
  BFD_RELOC_XC16X_SOF,


  BFD_RELOC_VAX_GLOB_DAT,
  BFD_RELOC_VAX_JMP_SLOT,
  BFD_RELOC_VAX_RELATIVE,


  BFD_RELOC_MT_PC16,


  BFD_RELOC_MT_HI16,


  BFD_RELOC_MT_LO16,


  BFD_RELOC_MT_GNU_VTINHERIT,


  BFD_RELOC_MT_GNU_VTENTRY,


  BFD_RELOC_MT_PCINSN8,


  BFD_RELOC_MSP430_10_PCREL,
  BFD_RELOC_MSP430_16_PCREL,
  BFD_RELOC_MSP430_16,
  BFD_RELOC_MSP430_16_PCREL_BYTE,
  BFD_RELOC_MSP430_16_BYTE,
  BFD_RELOC_MSP430_2X_PCREL,
  BFD_RELOC_MSP430_RL_PCREL,


  BFD_RELOC_IQ2000_OFFSET_16,
  BFD_RELOC_IQ2000_OFFSET_21,
  BFD_RELOC_IQ2000_UHI16,




  BFD_RELOC_XTENSA_RTLD,


  BFD_RELOC_XTENSA_GLOB_DAT,
  BFD_RELOC_XTENSA_JMP_SLOT,
  BFD_RELOC_XTENSA_RELATIVE,



  BFD_RELOC_XTENSA_PLT,







  BFD_RELOC_XTENSA_DIFF8,
  BFD_RELOC_XTENSA_DIFF16,
  BFD_RELOC_XTENSA_DIFF32,





  BFD_RELOC_XTENSA_SLOT0_OP,
  BFD_RELOC_XTENSA_SLOT1_OP,
  BFD_RELOC_XTENSA_SLOT2_OP,
  BFD_RELOC_XTENSA_SLOT3_OP,
  BFD_RELOC_XTENSA_SLOT4_OP,
  BFD_RELOC_XTENSA_SLOT5_OP,
  BFD_RELOC_XTENSA_SLOT6_OP,
  BFD_RELOC_XTENSA_SLOT7_OP,
  BFD_RELOC_XTENSA_SLOT8_OP,
  BFD_RELOC_XTENSA_SLOT9_OP,
  BFD_RELOC_XTENSA_SLOT10_OP,
  BFD_RELOC_XTENSA_SLOT11_OP,
  BFD_RELOC_XTENSA_SLOT12_OP,
  BFD_RELOC_XTENSA_SLOT13_OP,
  BFD_RELOC_XTENSA_SLOT14_OP,



  BFD_RELOC_XTENSA_SLOT0_ALT,
  BFD_RELOC_XTENSA_SLOT1_ALT,
  BFD_RELOC_XTENSA_SLOT2_ALT,
  BFD_RELOC_XTENSA_SLOT3_ALT,
  BFD_RELOC_XTENSA_SLOT4_ALT,
  BFD_RELOC_XTENSA_SLOT5_ALT,
  BFD_RELOC_XTENSA_SLOT6_ALT,
  BFD_RELOC_XTENSA_SLOT7_ALT,
  BFD_RELOC_XTENSA_SLOT8_ALT,
  BFD_RELOC_XTENSA_SLOT9_ALT,
  BFD_RELOC_XTENSA_SLOT10_ALT,
  BFD_RELOC_XTENSA_SLOT11_ALT,
  BFD_RELOC_XTENSA_SLOT12_ALT,
  BFD_RELOC_XTENSA_SLOT13_ALT,
  BFD_RELOC_XTENSA_SLOT14_ALT,



  BFD_RELOC_XTENSA_OP0,
  BFD_RELOC_XTENSA_OP1,
  BFD_RELOC_XTENSA_OP2,




  BFD_RELOC_XTENSA_ASM_EXPAND,





  BFD_RELOC_XTENSA_ASM_SIMPLIFY,


  BFD_RELOC_Z80_DISP8,


  BFD_RELOC_Z8K_DISP7,


  BFD_RELOC_Z8K_CALLR,


  BFD_RELOC_Z8K_IMM4L,
  BFD_RELOC_UNUSED };
typedef enum bfd_reloc_code_real bfd_reloc_code_real_type;
reloc_howto_type *bfd_reloc_type_lookup
   (bfd *abfd, bfd_reloc_code_real_type code);

const char *bfd_get_reloc_code_name (bfd_reloc_code_real_type code);



typedef struct bfd_symbol
{
# 4312 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  struct bfd *the_bfd;



  const char *name;




  symvalue value;


#define BSF_NO_FLAGS 0x00



#define BSF_LOCAL 0x01



#define BSF_GLOBAL 0x02



#define BSF_EXPORT BSF_GLOBAL







#define BSF_DEBUGGING 0x08



#define BSF_FUNCTION 0x10


#define BSF_KEEP 0x20
#define BSF_KEEP_G 0x40



#define BSF_WEAK 0x80



#define BSF_SECTION_SYM 0x100



#define BSF_OLD_COMMON 0x200


#define BFD_FORT_COMM_DEFAULT_VALUE 0






#define BSF_NOT_AT_END 0x400


#define BSF_CONSTRUCTOR 0x800





#define BSF_WARNING 0x1000



#define BSF_INDIRECT 0x2000



#define BSF_FILE 0x4000


#define BSF_DYNAMIC 0x8000



#define BSF_OBJECT 0x10000




#define BSF_DEBUGGING_RELOC 0x20000


#define BSF_THREAD_LOCAL 0x40000

  flagword flags;




  struct bfd_section *section;


  union
    {
      void *p;
      bfd_vma i;
    }
  udata;
}
asymbol;

#define bfd_get_symtab_upper_bound(abfd) BFD_SEND (abfd, _bfd_get_symtab_upper_bound, (abfd))


bfd_boolean bfd_is_local_label (bfd *abfd, asymbol *sym);

bfd_boolean bfd_is_local_label_name (bfd *abfd, const char *name);

#define bfd_is_local_label_name(abfd,name) BFD_SEND (abfd, _bfd_is_local_label_name, (abfd, name))


bfd_boolean bfd_is_target_special_symbol (bfd *abfd, asymbol *sym);

#define bfd_is_target_special_symbol(abfd,sym) BFD_SEND (abfd, _bfd_is_target_special_symbol, (abfd, sym))


#define bfd_canonicalize_symtab(abfd,location) BFD_SEND (abfd, _bfd_canonicalize_symtab, (abfd, location))


bfd_boolean bfd_set_symtab
   (bfd *abfd, asymbol **location, unsigned int count);

void bfd_print_symbol_vandf (bfd *abfd, void *file, asymbol *symbol);

#define bfd_make_empty_symbol(abfd) BFD_SEND (abfd, _bfd_make_empty_symbol, (abfd))


asymbol *_bfd_generic_make_empty_symbol (bfd *);

#define bfd_make_debug_symbol(abfd,ptr,size) BFD_SEND (abfd, _bfd_make_debug_symbol, (abfd, ptr, size))


int bfd_decode_symclass (asymbol *symbol);

bfd_boolean bfd_is_undefined_symclass (int symclass);

void bfd_symbol_info (asymbol *symbol, symbol_info *ret);

bfd_boolean bfd_copy_private_symbol_data
   (bfd *ibfd, asymbol *isym, bfd *obfd, asymbol *osym);

#define bfd_copy_private_symbol_data(ibfd,isymbol,obfd,osymbol) BFD_SEND (obfd, _bfd_copy_private_symbol_data, (ibfd, isymbol, obfd, osymbol))




struct bfd
{

  unsigned int id;


  const char *filename;


  const struct bfd_target *xvec;



  void *iostream;
  const struct bfd_iovec *iovec;



  bfd_boolean cacheable;




  bfd_boolean target_defaulted;



  struct bfd *lru_prev, *lru_next;



  ufile_ptr where;


  bfd_boolean opened_once;



  bfd_boolean mtime_set;


  long mtime;


  int ifd;


  bfd_format format;


  enum bfd_direction
    {
      no_direction = 0,
      read_direction = 1,
      write_direction = 2,
      both_direction = 3
    }
  direction;


  flagword flags;




  ufile_ptr origin;



  bfd_boolean output_has_begun;


  struct bfd_hash_table section_htab;


  struct bfd_section *sections;


  struct bfd_section *section_last;


  unsigned int section_count;



  bfd_vma start_address;


  unsigned int symcount;


  struct bfd_symbol **outsymbols;


  unsigned int dynsymcount;


  const struct bfd_arch_info *arch_info;


  bfd_boolean no_export;


  void *arelt_data;
  struct bfd *my_archive;
  struct bfd *next;
  struct bfd *archive_head;
  bfd_boolean has_armap;


  struct bfd *link_next;



  int archive_pass;


  union
    {
      struct aout_data_struct *aout_data;
      struct artdata *aout_ar_data;
      struct _oasys_data *oasys_obj_data;
      struct _oasys_ar_data *oasys_ar_data;
      struct coff_tdata *coff_obj_data;
      struct pe_tdata *pe_obj_data;
      struct xcoff_tdata *xcoff_obj_data;
      struct ecoff_tdata *ecoff_obj_data;
      struct ieee_data_struct *ieee_data;
      struct ieee_ar_data_struct *ieee_ar_data;
      struct srec_data_struct *srec_data;
      struct ihex_data_struct *ihex_data;
      struct tekhex_data_struct *tekhex_data;
      struct elf_obj_tdata *elf_obj_data;
      struct nlm_obj_tdata *nlm_obj_data;
      struct bout_data_struct *bout_data;
      struct mmo_data_struct *mmo_data;
      struct sun_core_struct *sun_core_data;
      struct sco5_core_struct *sco5_core_data;
      struct trad_core_struct *trad_core_data;
      struct som_data_struct *som_data;
      struct hpux_core_struct *hpux_core_data;
      struct hppabsd_core_struct *hppabsd_core_data;
      struct sgi_core_struct *sgi_core_data;
      struct lynx_core_struct *lynx_core_data;
      struct osf_core_struct *osf_core_data;
      struct cisco_core_struct *cisco_core_data;
      struct versados_data_struct *versados_data;
      struct netbsd_core_struct *netbsd_core_data;
      struct mach_o_data_struct *mach_o_data;
      struct mach_o_fat_data_struct *mach_o_fat_data;
      struct bfd_pef_data_struct *pef_data;
      struct bfd_pef_xlib_data_struct *pef_xlib_data;
      struct bfd_sym_data_struct *sym_data;
      void *any;
    }
  tdata;


  void *usrdata;




  void *memory;
};

typedef enum bfd_error
{
  bfd_error_no_error = 0,
  bfd_error_system_call,
  bfd_error_invalid_target,
  bfd_error_wrong_format,
  bfd_error_wrong_object_format,
  bfd_error_invalid_operation,
  bfd_error_no_memory,
  bfd_error_no_symbols,
  bfd_error_no_armap,
  bfd_error_no_more_archived_files,
  bfd_error_malformed_archive,
  bfd_error_file_not_recognized,
  bfd_error_file_ambiguously_recognized,
  bfd_error_no_contents,
  bfd_error_nonrepresentable_section,
  bfd_error_no_debug_section,
  bfd_error_bad_value,
  bfd_error_file_truncated,
  bfd_error_file_too_big,
  bfd_error_invalid_error_code
}
bfd_error_type;

bfd_error_type bfd_get_error (void);

void bfd_set_error (bfd_error_type error_tag);

const char *bfd_errmsg (bfd_error_type error_tag);

void bfd_perror (const char *message);

typedef void (*bfd_error_plugin_type) (const char *, ...);

bfd_error_plugin_type bfd_set_error_handler (bfd_error_plugin_type);

void bfd_set_error_program_name (const char *);

bfd_error_plugin_type bfd_get_error_handler (void);

long bfd_get_reloc_upper_bound (bfd *abfd, asection *sect);

long bfd_canonicalize_reloc
   (bfd *abfd, asection *sec, arelent **loc, asymbol **syms);

void bfd_set_reloc
   (bfd *abfd, asection *sec, arelent **rel, unsigned int count);

bfd_boolean bfd_set_file_flags (bfd *abfd, flagword flags);

int bfd_get_arch_size (bfd *abfd);

int bfd_get_sign_extend_vma (bfd *abfd);

bfd_boolean bfd_set_start_address (bfd *abfd, bfd_vma vma);

unsigned int bfd_get_gp_size (bfd *abfd);

void bfd_set_gp_size (bfd *abfd, unsigned int i);

bfd_vma bfd_scan_vma (const char *string, const char **end, int base);

bfd_boolean bfd_copy_private_header_data (bfd *ibfd, bfd *obfd);

#define bfd_copy_private_header_data(ibfd,obfd) BFD_SEND (obfd, _bfd_copy_private_header_data, (ibfd, obfd))


bfd_boolean bfd_copy_private_bfd_data (bfd *ibfd, bfd *obfd);

#define bfd_copy_private_bfd_data(ibfd,obfd) BFD_SEND (obfd, _bfd_copy_private_bfd_data, (ibfd, obfd))


bfd_boolean bfd_merge_private_bfd_data (bfd *ibfd, bfd *obfd);

#define bfd_merge_private_bfd_data(ibfd,obfd) BFD_SEND (obfd, _bfd_merge_private_bfd_data, (ibfd, obfd))


bfd_boolean bfd_set_private_flags (bfd *abfd, flagword flags);

#define bfd_set_private_flags(abfd,flags) BFD_SEND (abfd, _bfd_set_private_flags, (abfd, flags))

#define bfd_sizeof_headers(abfd,reloc) BFD_SEND (abfd, _bfd_sizeof_headers, (abfd, reloc))


#define bfd_find_nearest_line(abfd,sec,syms,off,file,func,line) BFD_SEND (abfd, _bfd_find_nearest_line, (abfd, sec, syms, off, file, func, line))



#define bfd_find_line(abfd,syms,sym,file,line) BFD_SEND (abfd, _bfd_find_line, (abfd, syms, sym, file, line))



#define bfd_find_inliner_info(abfd,file,func,line) BFD_SEND (abfd, _bfd_find_inliner_info, (abfd, file, func, line))



#define bfd_debug_info_start(abfd) BFD_SEND (abfd, _bfd_debug_info_start, (abfd))


#define bfd_debug_info_end(abfd) BFD_SEND (abfd, _bfd_debug_info_end, (abfd))


#define bfd_debug_info_accumulate(abfd,section) BFD_SEND (abfd, _bfd_debug_info_accumulate, (abfd, section))


#define bfd_stat_arch_elt(abfd,stat) BFD_SEND (abfd, _bfd_stat_arch_elt,(abfd, stat))


#define bfd_update_armap_timestamp(abfd) BFD_SEND (abfd, _bfd_update_armap_timestamp, (abfd))


#define bfd_set_arch_mach(abfd,arch,mach) BFD_SEND ( abfd, _bfd_set_arch_mach, (abfd, arch, mach))


#define bfd_relax_section(abfd,section,link_info,again) BFD_SEND (abfd, _bfd_relax_section, (abfd, section, link_info, again))


#define bfd_gc_sections(abfd,link_info) BFD_SEND (abfd, _bfd_gc_sections, (abfd, link_info))


#define bfd_merge_sections(abfd,link_info) BFD_SEND (abfd, _bfd_merge_sections, (abfd, link_info))


#define bfd_is_group_section(abfd,sec) BFD_SEND (abfd, _bfd_is_group_section, (abfd, sec))


#define bfd_discard_group(abfd,sec) BFD_SEND (abfd, _bfd_discard_group, (abfd, sec))


#define bfd_link_hash_table_create(abfd) BFD_SEND (abfd, _bfd_link_hash_table_create, (abfd))


#define bfd_link_hash_table_free(abfd,hash) BFD_SEND (abfd, _bfd_link_hash_table_free, (hash))


#define bfd_link_add_symbols(abfd,info) BFD_SEND (abfd, _bfd_link_add_symbols, (abfd, info))


#define bfd_link_just_syms(abfd,sec,info) BFD_SEND (abfd, _bfd_link_just_syms, (sec, info))


#define bfd_final_link(abfd,info) BFD_SEND (abfd, _bfd_final_link, (abfd, info))


#define bfd_free_cached_info(abfd) BFD_SEND (abfd, _bfd_free_cached_info, (abfd))


#define bfd_get_dynamic_symtab_upper_bound(abfd) BFD_SEND (abfd, _bfd_get_dynamic_symtab_upper_bound, (abfd))


#define bfd_print_private_bfd_data(abfd,file) BFD_SEND (abfd, _bfd_print_private_bfd_data, (abfd, file))


#define bfd_canonicalize_dynamic_symtab(abfd,asymbols) BFD_SEND (abfd, _bfd_canonicalize_dynamic_symtab, (abfd, asymbols))


#define bfd_get_synthetic_symtab(abfd,count,syms,dyncount,dynsyms,ret) BFD_SEND (abfd, _bfd_get_synthetic_symtab, (abfd, count, syms, dyncount, dynsyms, ret))



#define bfd_get_dynamic_reloc_upper_bound(abfd) BFD_SEND (abfd, _bfd_get_dynamic_reloc_upper_bound, (abfd))


#define bfd_canonicalize_dynamic_reloc(abfd,arels,asyms) BFD_SEND (abfd, _bfd_canonicalize_dynamic_reloc, (abfd, arels, asyms))


extern bfd_byte *bfd_get_relocated_section_contents
  (bfd *, struct bfd_link_info *, struct bfd_link_order *, bfd_byte *,
   bfd_boolean, asymbol **);

bfd_boolean bfd_alt_mach_code (bfd *abfd, int alternative);

struct bfd_preserve
{
  void *marker;
  void *tdata;
  flagword flags;
  const struct bfd_arch_info *arch_info;
  struct bfd_section *sections;
  struct bfd_section *section_last;
  unsigned int section_count;
  struct bfd_hash_table section_htab;
};

bfd_boolean bfd_preserve_save (bfd *, struct bfd_preserve *);

void bfd_preserve_restore (bfd *, struct bfd_preserve *);

void bfd_preserve_finish (bfd *, struct bfd_preserve *);


symindex bfd_get_next_mapent
   (bfd *abfd, symindex previous, carsym **sym);

bfd_boolean bfd_set_archive_head (bfd *output, bfd *new_head);

bfd *bfd_openr_next_archived_file (bfd *archive, bfd *previous);


const char *bfd_core_file_failing_command (bfd *abfd);

int bfd_core_file_failing_signal (bfd *abfd);

bfd_boolean core_file_matches_executable_p
   (bfd *core_bfd, bfd *exec_bfd);

bfd_boolean generic_core_file_matches_executable_p
   (bfd *core_bfd, bfd *exec_bfd);


#define BFD_SEND(bfd,message,arglist) ((*((bfd)->xvec->message)) arglist)
# 4857 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
#define BFD_SEND_FMT(bfd,message,arglist) (((bfd)->xvec->message[(int) ((bfd)->format)]) arglist)
# 4868 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
enum bfd_flavour
{
  bfd_target_unknown_flavour,
  bfd_target_aout_flavour,
  bfd_target_coff_flavour,
  bfd_target_ecoff_flavour,
  bfd_target_xcoff_flavour,
  bfd_target_elf_flavour,
  bfd_target_ieee_flavour,
  bfd_target_nlm_flavour,
  bfd_target_oasys_flavour,
  bfd_target_tekhex_flavour,
  bfd_target_srec_flavour,
  bfd_target_ihex_flavour,
  bfd_target_som_flavour,
  bfd_target_os9k_flavour,
  bfd_target_versados_flavour,
  bfd_target_msdos_flavour,
  bfd_target_ovax_flavour,
  bfd_target_evax_flavour,
  bfd_target_mmo_flavour,
  bfd_target_mach_o_flavour,
  bfd_target_pef_flavour,
  bfd_target_pef_xlib_flavour,
  bfd_target_sym_flavour
};

enum bfd_endian { BFD_ENDIAN_BIG, BFD_ENDIAN_LITTLE, BFD_ENDIAN_UNKNOWN };


typedef struct bfd_link_info _bfd_link_info;

typedef struct bfd_target
{

  char *name;



  enum bfd_flavour flavour;


  enum bfd_endian byteorder;


  enum bfd_endian header_byteorder;



  flagword object_flags;



  flagword section_flags;



  char symbol_leading_char;


  char ar_pad_char;


  unsigned short ar_max_namelen;




  bfd_uint64_t (*bfd_getx64) (const void *);
  bfd_int64_t (*bfd_getx_signed_64) (const void *);
  void (*bfd_putx64) (bfd_uint64_t, void *);
  bfd_vma (*bfd_getx32) (const void *);
  bfd_signed_vma (*bfd_getx_signed_32) (const void *);
  void (*bfd_putx32) (bfd_vma, void *);
  bfd_vma (*bfd_getx16) (const void *);
  bfd_signed_vma (*bfd_getx_signed_16) (const void *);
  void (*bfd_putx16) (bfd_vma, void *);


  bfd_uint64_t (*bfd_h_getx64) (const void *);
  bfd_int64_t (*bfd_h_getx_signed_64) (const void *);
  void (*bfd_h_putx64) (bfd_uint64_t, void *);
  bfd_vma (*bfd_h_getx32) (const void *);
  bfd_signed_vma (*bfd_h_getx_signed_32) (const void *);
  void (*bfd_h_putx32) (bfd_vma, void *);
  bfd_vma (*bfd_h_getx16) (const void *);
  bfd_signed_vma (*bfd_h_getx_signed_16) (const void *);
  void (*bfd_h_putx16) (bfd_vma, void *);





  const struct bfd_target *(*_bfd_check_format[bfd_type_end]) (bfd *);


  bfd_boolean (*_bfd_set_format[bfd_type_end]) (bfd *);


  bfd_boolean (*_bfd_write_contents[bfd_type_end]) (bfd *);



#define BFD_JUMP_TABLE_GENERIC(NAME) NAME ##_close_and_cleanup, NAME ##_bfd_free_cached_info, NAME ##_new_section_hook, NAME ##_get_section_contents, NAME ##_get_section_contents_in_window







  bfd_boolean (*_close_and_cleanup) (bfd *);

  bfd_boolean (*_bfd_free_cached_info) (bfd *);

  bfd_boolean (*_new_section_hook) (bfd *, sec_ptr);

  bfd_boolean (*_bfd_get_section_contents)
    (bfd *, sec_ptr, void *, file_ptr, bfd_size_type);
  bfd_boolean (*_bfd_get_section_contents_in_window)
    (bfd *, sec_ptr, bfd_window *, file_ptr, bfd_size_type);


#define BFD_JUMP_TABLE_COPY(NAME) NAME ##_bfd_copy_private_bfd_data, NAME ##_bfd_merge_private_bfd_data, _bfd_generic_init_private_section_data, NAME ##_bfd_copy_private_section_data, NAME ##_bfd_copy_private_symbol_data, NAME ##_bfd_copy_private_header_data, NAME ##_bfd_set_private_flags, NAME ##_bfd_print_private_bfd_data
# 5003 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_boolean (*_bfd_copy_private_bfd_data) (bfd *, bfd *);


  bfd_boolean (*_bfd_merge_private_bfd_data) (bfd *, bfd *);


#define bfd_init_private_section_data(ibfd,isec,obfd,osec,link_info) BFD_SEND (obfd, _bfd_init_private_section_data, (ibfd, isec, obfd, osec, link_info))

  bfd_boolean (*_bfd_init_private_section_data)
    (bfd *, sec_ptr, bfd *, sec_ptr, struct bfd_link_info *);


  bfd_boolean (*_bfd_copy_private_section_data)
    (bfd *, sec_ptr, bfd *, sec_ptr);


  bfd_boolean (*_bfd_copy_private_symbol_data)
    (bfd *, asymbol *, bfd *, asymbol *);


  bfd_boolean (*_bfd_copy_private_header_data)
    (bfd *, bfd *);

  bfd_boolean (*_bfd_set_private_flags) (bfd *, flagword);


  bfd_boolean (*_bfd_print_private_bfd_data) (bfd *, void *);


#define BFD_JUMP_TABLE_CORE(NAME) NAME ##_core_file_failing_command, NAME ##_core_file_failing_signal, NAME ##_core_file_matches_executable_p




  char * (*_core_file_failing_command) (bfd *);
  int (*_core_file_failing_signal) (bfd *);
  bfd_boolean (*_core_file_matches_executable_p) (bfd *, bfd *);


#define BFD_JUMP_TABLE_ARCHIVE(NAME) NAME ##_slurp_armap, NAME ##_slurp_extended_name_table, NAME ##_construct_extended_name_table, NAME ##_truncate_arname, NAME ##_write_armap, NAME ##_read_ar_hdr, NAME ##_openr_next_archived_file, NAME ##_get_elt_at_index, NAME ##_generic_stat_arch_elt, NAME ##_update_armap_timestamp
# 5054 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_boolean (*_bfd_slurp_armap) (bfd *);
  bfd_boolean (*_bfd_slurp_extended_name_table) (bfd *);
  bfd_boolean (*_bfd_construct_extended_name_table)
    (bfd *, char **, bfd_size_type *, const char **);
  void (*_bfd_truncate_arname) (bfd *, const char *, char *);
  bfd_boolean (*write_armap)
    (bfd *, unsigned int, struct orl *, unsigned int, int);
  void * (*_bfd_read_ar_hdr_fn) (bfd *);
  bfd * (*openr_next_archived_file) (bfd *, bfd *);
#define bfd_get_elt_at_index(b,i) BFD_SEND (b, _bfd_get_elt_at_index, (b,i))
  bfd * (*_bfd_get_elt_at_index) (bfd *, symindex);
  int (*_bfd_stat_arch_elt) (bfd *, struct stat *);
  bfd_boolean (*_bfd_update_armap_timestamp) (bfd *);


#define BFD_JUMP_TABLE_SYMBOLS(NAME) NAME ##_get_symtab_upper_bound, NAME ##_canonicalize_symtab, NAME ##_make_empty_symbol, NAME ##_print_symbol, NAME ##_get_symbol_info, NAME ##_bfd_is_local_label_name, NAME ##_bfd_is_target_special_symbol, NAME ##_get_lineno, NAME ##_find_nearest_line, _bfd_generic_find_line, NAME ##_find_inliner_info, NAME ##_bfd_make_debug_symbol, NAME ##_read_minisymbols, NAME ##_minisymbol_to_symbol
# 5085 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  long (*_bfd_get_symtab_upper_bound) (bfd *);
  long (*_bfd_canonicalize_symtab)
    (bfd *, struct bfd_symbol **);
  struct bfd_symbol *
              (*_bfd_make_empty_symbol) (bfd *);
  void (*_bfd_print_symbol)
    (bfd *, void *, struct bfd_symbol *, bfd_print_symbol_type);
#define bfd_print_symbol(b,p,s,e) BFD_SEND (b, _bfd_print_symbol, (b,p,s,e))
  void (*_bfd_get_symbol_info)
    (bfd *, struct bfd_symbol *, symbol_info *);
#define bfd_get_symbol_info(b,p,e) BFD_SEND (b, _bfd_get_symbol_info, (b,p,e))
  bfd_boolean (*_bfd_is_local_label_name) (bfd *, const char *);
  bfd_boolean (*_bfd_is_target_special_symbol) (bfd *, asymbol *);
  alent * (*_get_lineno) (bfd *, struct bfd_symbol *);
  bfd_boolean (*_bfd_find_nearest_line)
    (bfd *, struct bfd_section *, struct bfd_symbol **, bfd_vma,
     const char **, const char **, unsigned int *);
  bfd_boolean (*_bfd_find_line)
    (bfd *, struct bfd_symbol **, struct bfd_symbol *,
     const char **, unsigned int *);
  bfd_boolean (*_bfd_find_inliner_info)
    (bfd *, const char **, const char **, unsigned int *);



  asymbol * (*_bfd_make_debug_symbol)
    (bfd *, void *, unsigned long size);
#define bfd_read_minisymbols(b,d,m,s) BFD_SEND (b, _read_minisymbols, (b, d, m, s))

  long (*_read_minisymbols)
    (bfd *, bfd_boolean, void **, unsigned int *);
#define bfd_minisymbol_to_symbol(b,d,m,f) BFD_SEND (b, _minisymbol_to_symbol, (b, d, m, f))

  asymbol * (*_minisymbol_to_symbol)
    (bfd *, bfd_boolean, const void *, asymbol *);


#define BFD_JUMP_TABLE_RELOCS(NAME) NAME ##_get_reloc_upper_bound, NAME ##_canonicalize_reloc, NAME ##_bfd_reloc_type_lookup




  long (*_get_reloc_upper_bound) (bfd *, sec_ptr);
  long (*_bfd_canonicalize_reloc)
    (bfd *, sec_ptr, arelent **, struct bfd_symbol **);

  reloc_howto_type *
              (*reloc_type_lookup) (bfd *, bfd_reloc_code_real_type);


#define BFD_JUMP_TABLE_WRITE(NAME) NAME ##_set_arch_mach, NAME ##_set_section_contents



  bfd_boolean (*_bfd_set_arch_mach)
    (bfd *, enum bfd_architecture, unsigned long);
  bfd_boolean (*_bfd_set_section_contents)
    (bfd *, sec_ptr, const void *, file_ptr, bfd_size_type);


#define BFD_JUMP_TABLE_LINK(NAME) NAME ##_sizeof_headers, NAME ##_bfd_get_relocated_section_contents, NAME ##_bfd_relax_section, NAME ##_bfd_link_hash_table_create, NAME ##_bfd_link_hash_table_free, NAME ##_bfd_link_add_symbols, NAME ##_bfd_link_just_syms, NAME ##_bfd_final_link, NAME ##_bfd_link_split_section, NAME ##_bfd_gc_sections, NAME ##_bfd_merge_sections, NAME ##_bfd_is_group_section, NAME ##_bfd_discard_group, NAME ##_section_already_linked
# 5161 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  int (*_bfd_sizeof_headers) (bfd *, bfd_boolean);
  bfd_byte * (*_bfd_get_relocated_section_contents)
    (bfd *, struct bfd_link_info *, struct bfd_link_order *,
     bfd_byte *, bfd_boolean, struct bfd_symbol **);

  bfd_boolean (*_bfd_relax_section)
    (bfd *, struct bfd_section *, struct bfd_link_info *, bfd_boolean *);



  struct bfd_link_hash_table *
              (*_bfd_link_hash_table_create) (bfd *);


  void (*_bfd_link_hash_table_free) (struct bfd_link_hash_table *);


  bfd_boolean (*_bfd_link_add_symbols) (bfd *, struct bfd_link_info *);


  void (*_bfd_link_just_syms) (asection *, struct bfd_link_info *);



  bfd_boolean (*_bfd_final_link) (bfd *, struct bfd_link_info *);


  bfd_boolean (*_bfd_link_split_section) (bfd *, struct bfd_section *);


  bfd_boolean (*_bfd_gc_sections) (bfd *, struct bfd_link_info *);


  bfd_boolean (*_bfd_merge_sections) (bfd *, struct bfd_link_info *);


  bfd_boolean (*_bfd_is_group_section) (bfd *, const struct bfd_section *);


  bfd_boolean (*_bfd_discard_group) (bfd *, struct bfd_section *);



  void (*_section_already_linked) (bfd *, struct bfd_section *);


#define BFD_JUMP_TABLE_DYNAMIC(NAME) NAME ##_get_dynamic_symtab_upper_bound, NAME ##_canonicalize_dynamic_symtab, NAME ##_get_synthetic_symtab, NAME ##_get_dynamic_reloc_upper_bound, NAME ##_canonicalize_dynamic_reloc







  long (*_bfd_get_dynamic_symtab_upper_bound) (bfd *);

  long (*_bfd_canonicalize_dynamic_symtab)
    (bfd *, struct bfd_symbol **);

  long (*_bfd_get_synthetic_symtab)
    (bfd *, long, struct bfd_symbol **, long, struct bfd_symbol **,
     struct bfd_symbol **);

  long (*_bfd_get_dynamic_reloc_upper_bound) (bfd *);

  long (*_bfd_canonicalize_dynamic_reloc)
    (bfd *, arelent **, struct bfd_symbol **);


  const struct bfd_target * alternative_target;



  const void *backend_data;

} bfd_target;

bfd_boolean bfd_set_default_target (const char *name);

const bfd_target *bfd_find_target (const char *target_name, bfd *abfd);

const char ** bfd_target_list (void);

const bfd_target *bfd_search_for_target
   (int (*search_func) (const bfd_target *, void *),
    void *);


bfd_boolean bfd_check_format (bfd *abfd, bfd_format format);

bfd_boolean bfd_check_format_matches
   (bfd *abfd, bfd_format format, char ***matching);

bfd_boolean bfd_set_format (bfd *abfd, bfd_format format);

const char *bfd_format_string (bfd_format format);


bfd_boolean bfd_link_split_section (bfd *abfd, asection *sec);

#define bfd_link_split_section(abfd,sec) BFD_SEND (abfd, _bfd_link_split_section, (abfd, sec))


void bfd_section_already_linked (bfd *abfd, asection *sec);

#define bfd_section_already_linked(abfd,sec) BFD_SEND (abfd, _section_already_linked, (abfd, sec))



bfd_byte *bfd_simple_get_relocated_section_contents
   (bfd *abfd, asection *sec, bfd_byte *outbuf, asymbol **symbol_table);







static inline bfd_vma bfd_getl16 (const void *p) {
  const bfd_byte *addr = p;
  return (addr[1] << 8) | addr[0];
}

static inline bfd_vma bfd_getb16 (const void *p) {
  const bfd_byte *addr = p;
  return (addr[0] << 8) | addr[1];
}


static inline bfd_vma bfd_getb32 (const void *p) {
  const bfd_byte *addr = p;
  unsigned long v;

  v = (unsigned long) addr[0] << 24;
  v |= (unsigned long) addr[1] << 16;
  v |= (unsigned long) addr[2] << 8;
  v |= (unsigned long) addr[3];
  return v;
}

static inline bfd_vma bfd_getl32 (const void *p) {
  const bfd_byte *addr = p;
  unsigned long v;

  v = (unsigned long) addr[0];
  v |= (unsigned long) addr[1] << 8;
  v |= (unsigned long) addr[2] << 16;
  v |= (unsigned long) addr[3] << 24;
  return v;
}
#define CONST_STRNEQ(STR1,STR2) (strncmp ((STR1), (STR2), sizeof (STR2) - 1) == 0)
#define opcodes_error_handler _bfd_error_handler
# 26 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 2
# 35 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
#define AARCH64_PCREL_OFFSET 0


# 37 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
typedef uint32_t aarch64_insn;


#define AARCH64_FEATURE_SHA2 0x200000000ULL
#define AARCH64_FEATURE_AES 0x800000000ULL
#define AARCH64_FEATURE_V8_4 0x000000800ULL
#define AARCH64_FEATURE_SM4 0x100000000ULL
#define AARCH64_FEATURE_SHA3 0x400000000ULL
#define AARCH64_FEATURE_V8 0x00000001
#define AARCH64_FEATURE_V8_2 0x00000020
#define AARCH64_FEATURE_V8_3 0x00000040
#define AARCH64_FEATURE_CRYPTO 0x00010000
#define AARCH64_FEATURE_FP 0x00020000
#define AARCH64_FEATURE_SIMD 0x00040000
#define AARCH64_FEATURE_CRC 0x00080000
#define AARCH64_FEATURE_LSE 0x00100000
#define AARCH64_FEATURE_PAN 0x00200000
#define AARCH64_FEATURE_LOR 0x00400000
#define AARCH64_FEATURE_RDMA 0x00800000
#define AARCH64_FEATURE_V8_1 0x01000000
#define AARCH64_FEATURE_F16 0x02000000
#define AARCH64_FEATURE_RAS 0x04000000
#define AARCH64_FEATURE_PROFILE 0x08000000
#define AARCH64_FEATURE_SVE 0x10000000
#define AARCH64_FEATURE_RCPC 0x20000000
#define AARCH64_FEATURE_COMPNUM 0x40000000
#define AARCH64_FEATURE_DOTPROD 0x080000000
#define AARCH64_FEATURE_F16_FML 0x1000000000ULL


#define AARCH64_ARCH_V8 AARCH64_FEATURE (AARCH64_FEATURE_V8, AARCH64_FEATURE_FP | AARCH64_FEATURE_SIMD)


#define AARCH64_ARCH_V8_1 AARCH64_FEATURE (AARCH64_ARCH_V8, AARCH64_FEATURE_CRC | AARCH64_FEATURE_V8_1 | AARCH64_FEATURE_LSE | AARCH64_FEATURE_PAN | AARCH64_FEATURE_LOR | AARCH64_FEATURE_RDMA)






#define AARCH64_ARCH_V8_2 AARCH64_FEATURE (AARCH64_ARCH_V8_1, AARCH64_FEATURE_V8_2 | AARCH64_FEATURE_RAS)


#define AARCH64_ARCH_V8_3 AARCH64_FEATURE (AARCH64_ARCH_V8_2, AARCH64_FEATURE_V8_3 | AARCH64_FEATURE_RCPC | AARCH64_FEATURE_COMPNUM)



#define AARCH64_ARCH_V8_4 AARCH64_FEATURE (AARCH64_ARCH_V8_3, AARCH64_FEATURE_V8_4 | AARCH64_FEATURE_DOTPROD | AARCH64_FEATURE_F16_FML)




#define AARCH64_ARCH_NONE AARCH64_FEATURE (0, 0)
#define AARCH64_ANY AARCH64_FEATURE (-1, 0)


typedef unsigned long long aarch64_feature_set;

#define AARCH64_CPU_HAS_ALL_FEATURES(CPU,FEAT) ((~(CPU) & (FEAT)) == 0)


#define AARCH64_CPU_HAS_ANY_FEATURES(CPU,FEAT) (((CPU) & (FEAT)) != 0)


#define AARCH64_CPU_HAS_FEATURE(CPU,FEAT) AARCH64_CPU_HAS_ALL_FEATURES (CPU,FEAT)


#define AARCH64_MERGE_FEATURE_SETS(TARG,F1,F2) do { (TARG) = (F1) | (F2); } while (0)






#define AARCH64_CLEAR_FEATURE(TARG,F1,F2) do { (TARG) = (F1) &~ (F2); } while (0)






#define AARCH64_FEATURE(core,coproc) ((core) | (coproc))

enum aarch64_operand_class
{
  AARCH64_OPND_CLASS_NIL,
  AARCH64_OPND_CLASS_INT_REG,
  AARCH64_OPND_CLASS_MODIFIED_REG,
  AARCH64_OPND_CLASS_FP_REG,
  AARCH64_OPND_CLASS_SIMD_REG,
  AARCH64_OPND_CLASS_SIMD_ELEMENT,
  AARCH64_OPND_CLASS_SISD_REG,
  AARCH64_OPND_CLASS_SIMD_REGLIST,
  AARCH64_OPND_CLASS_SVE_REG,
  AARCH64_OPND_CLASS_PRED_REG,
  AARCH64_OPND_CLASS_ADDRESS,
  AARCH64_OPND_CLASS_IMMEDIATE,
  AARCH64_OPND_CLASS_SYSTEM,
  AARCH64_OPND_CLASS_COND,
};




enum aarch64_opnd
{
  AARCH64_OPND_NIL,

  AARCH64_OPND_Rd,
  AARCH64_OPND_Rn,
  AARCH64_OPND_Rm,
  AARCH64_OPND_Rt,
  AARCH64_OPND_Rt2,
  AARCH64_OPND_Rs,
  AARCH64_OPND_Ra,
  AARCH64_OPND_Rt_SYS,

  AARCH64_OPND_Rd_SP,
  AARCH64_OPND_Rn_SP,
  AARCH64_OPND_Rm_SP,
  AARCH64_OPND_PAIRREG,
  AARCH64_OPND_Rm_EXT,
  AARCH64_OPND_Rm_SFT,

  AARCH64_OPND_Fd,
  AARCH64_OPND_Fn,
  AARCH64_OPND_Fm,
  AARCH64_OPND_Fa,
  AARCH64_OPND_Ft,
  AARCH64_OPND_Ft2,

  AARCH64_OPND_Sd,
  AARCH64_OPND_Sn,
  AARCH64_OPND_Sm,

  AARCH64_OPND_Va,
  AARCH64_OPND_Vd,
  AARCH64_OPND_Vn,
  AARCH64_OPND_Vm,
  AARCH64_OPND_VdD1,
  AARCH64_OPND_VnD1,
  AARCH64_OPND_Ed,
  AARCH64_OPND_En,
  AARCH64_OPND_Em,
  AARCH64_OPND_Em16,

  AARCH64_OPND_LVn,
  AARCH64_OPND_LVt,
  AARCH64_OPND_LVt_AL,

  AARCH64_OPND_LEt,

  AARCH64_OPND_CRn,
  AARCH64_OPND_CRm,

  AARCH64_OPND_IDX,
  AARCH64_OPND_MASK,
  AARCH64_OPND_IMM_VLSL,
  AARCH64_OPND_IMM_VLSR,
  AARCH64_OPND_SIMD_IMM,
  AARCH64_OPND_SIMD_IMM_SFT,
  AARCH64_OPND_SIMD_FPIMM,
  AARCH64_OPND_SHLL_IMM,

  AARCH64_OPND_IMM0,
  AARCH64_OPND_FPIMM0,
  AARCH64_OPND_FPIMM,
  AARCH64_OPND_IMMR,
  AARCH64_OPND_IMMS,
  AARCH64_OPND_WIDTH,
  AARCH64_OPND_IMM,
  AARCH64_OPND_IMM_2,
  AARCH64_OPND_UIMM3_OP1,
  AARCH64_OPND_UIMM3_OP2,
  AARCH64_OPND_UIMM4,
  AARCH64_OPND_UIMM7,
  AARCH64_OPND_BIT_NUM,
  AARCH64_OPND_EXCEPTION,
  AARCH64_OPND_CCMP_IMM,
  AARCH64_OPND_SIMM5,
  AARCH64_OPND_NZCV,


  AARCH64_OPND_LIMM,
  AARCH64_OPND_AIMM,
  AARCH64_OPND_HALF,
  AARCH64_OPND_FBITS,
  AARCH64_OPND_IMM_MOV,
  AARCH64_OPND_IMM_ROT1,
  AARCH64_OPND_IMM_ROT2,
  AARCH64_OPND_IMM_ROT3,

  AARCH64_OPND_COND,
  AARCH64_OPND_COND1,

  AARCH64_OPND_ADDR_ADRP,
  AARCH64_OPND_ADDR_PCREL14,
  AARCH64_OPND_ADDR_PCREL19,
  AARCH64_OPND_ADDR_PCREL21,
  AARCH64_OPND_ADDR_PCREL26,

  AARCH64_OPND_ADDR_SIMPLE,
  AARCH64_OPND_ADDR_REGOFF,
  AARCH64_OPND_ADDR_SIMM7,
  AARCH64_OPND_ADDR_SIMM9,
  AARCH64_OPND_ADDR_SIMM9_2,






  AARCH64_OPND_ADDR_SIMM10,
  AARCH64_OPND_ADDR_UIMM12,
  AARCH64_OPND_SIMD_ADDR_SIMPLE,
  AARCH64_OPND_ADDR_OFFSET,
  AARCH64_OPND_SIMD_ADDR_POST,

  AARCH64_OPND_SYSREG,
  AARCH64_OPND_PSTATEFIELD,
  AARCH64_OPND_SYSREG_AT,
  AARCH64_OPND_SYSREG_DC,
  AARCH64_OPND_SYSREG_IC,
  AARCH64_OPND_SYSREG_TLBI,
  AARCH64_OPND_BARRIER,
  AARCH64_OPND_BARRIER_ISB,
  AARCH64_OPND_PRFOP,
  AARCH64_OPND_BARRIER_PSB,

  AARCH64_OPND_SVE_ADDR_RI_S4x16,
  AARCH64_OPND_SVE_ADDR_RI_S4xVL,
  AARCH64_OPND_SVE_ADDR_RI_S4x2xVL,
  AARCH64_OPND_SVE_ADDR_RI_S4x3xVL,
  AARCH64_OPND_SVE_ADDR_RI_S4x4xVL,
  AARCH64_OPND_SVE_ADDR_RI_S6xVL,
  AARCH64_OPND_SVE_ADDR_RI_S9xVL,
  AARCH64_OPND_SVE_ADDR_RI_U6,
  AARCH64_OPND_SVE_ADDR_RI_U6x2,
  AARCH64_OPND_SVE_ADDR_RI_U6x4,
  AARCH64_OPND_SVE_ADDR_RI_U6x8,
  AARCH64_OPND_SVE_ADDR_R,
  AARCH64_OPND_SVE_ADDR_RR,
  AARCH64_OPND_SVE_ADDR_RR_LSL1,
  AARCH64_OPND_SVE_ADDR_RR_LSL2,
  AARCH64_OPND_SVE_ADDR_RR_LSL3,
  AARCH64_OPND_SVE_ADDR_RX,
  AARCH64_OPND_SVE_ADDR_RX_LSL1,
  AARCH64_OPND_SVE_ADDR_RX_LSL2,
  AARCH64_OPND_SVE_ADDR_RX_LSL3,
  AARCH64_OPND_SVE_ADDR_RZ,
  AARCH64_OPND_SVE_ADDR_RZ_LSL1,
  AARCH64_OPND_SVE_ADDR_RZ_LSL2,
  AARCH64_OPND_SVE_ADDR_RZ_LSL3,
  AARCH64_OPND_SVE_ADDR_RZ_XTW_14,

  AARCH64_OPND_SVE_ADDR_RZ_XTW_22,

  AARCH64_OPND_SVE_ADDR_RZ_XTW1_14,

  AARCH64_OPND_SVE_ADDR_RZ_XTW1_22,

  AARCH64_OPND_SVE_ADDR_RZ_XTW2_14,

  AARCH64_OPND_SVE_ADDR_RZ_XTW2_22,

  AARCH64_OPND_SVE_ADDR_RZ_XTW3_14,

  AARCH64_OPND_SVE_ADDR_RZ_XTW3_22,

  AARCH64_OPND_SVE_ADDR_ZI_U5,
  AARCH64_OPND_SVE_ADDR_ZI_U5x2,
  AARCH64_OPND_SVE_ADDR_ZI_U5x4,
  AARCH64_OPND_SVE_ADDR_ZI_U5x8,
  AARCH64_OPND_SVE_ADDR_ZZ_LSL,
  AARCH64_OPND_SVE_ADDR_ZZ_SXTW,
  AARCH64_OPND_SVE_ADDR_ZZ_UXTW,
  AARCH64_OPND_SVE_AIMM,
  AARCH64_OPND_SVE_ASIMM,
  AARCH64_OPND_SVE_FPIMM8,
  AARCH64_OPND_SVE_I1_HALF_ONE,
  AARCH64_OPND_SVE_I1_HALF_TWO,
  AARCH64_OPND_SVE_I1_ZERO_ONE,
  AARCH64_OPND_SVE_IMM_ROT1,
  AARCH64_OPND_SVE_IMM_ROT2,
  AARCH64_OPND_SVE_INV_LIMM,
  AARCH64_OPND_SVE_LIMM,
  AARCH64_OPND_SVE_LIMM_MOV,
  AARCH64_OPND_SVE_PATTERN,
  AARCH64_OPND_SVE_PATTERN_SCALED,
  AARCH64_OPND_SVE_PRFOP,
  AARCH64_OPND_SVE_Pd,
  AARCH64_OPND_SVE_Pg3,
  AARCH64_OPND_SVE_Pg4_5,
  AARCH64_OPND_SVE_Pg4_10,
  AARCH64_OPND_SVE_Pg4_16,
  AARCH64_OPND_SVE_Pm,
  AARCH64_OPND_SVE_Pn,
  AARCH64_OPND_SVE_Pt,
  AARCH64_OPND_SVE_Rm,
  AARCH64_OPND_SVE_Rn_SP,
  AARCH64_OPND_SVE_SHLIMM_PRED,
  AARCH64_OPND_SVE_SHLIMM_UNPRED,
  AARCH64_OPND_SVE_SHRIMM_PRED,
  AARCH64_OPND_SVE_SHRIMM_UNPRED,
  AARCH64_OPND_SVE_SIMM5,
  AARCH64_OPND_SVE_SIMM5B,
  AARCH64_OPND_SVE_SIMM6,
  AARCH64_OPND_SVE_SIMM8,
  AARCH64_OPND_SVE_UIMM3,
  AARCH64_OPND_SVE_UIMM7,
  AARCH64_OPND_SVE_UIMM8,
  AARCH64_OPND_SVE_UIMM8_53,
  AARCH64_OPND_SVE_VZn,
  AARCH64_OPND_SVE_Vd,
  AARCH64_OPND_SVE_Vm,
  AARCH64_OPND_SVE_Vn,
  AARCH64_OPND_SVE_Za_5,
  AARCH64_OPND_SVE_Za_16,
  AARCH64_OPND_SVE_Zd,
  AARCH64_OPND_SVE_Zm_5,
  AARCH64_OPND_SVE_Zm_16,
  AARCH64_OPND_SVE_Zm3_INDEX,
  AARCH64_OPND_SVE_Zm3_22_INDEX,
  AARCH64_OPND_SVE_Zm4_INDEX,
  AARCH64_OPND_SVE_Zn,
  AARCH64_OPND_SVE_Zn_INDEX,
  AARCH64_OPND_SVE_ZnxN,
  AARCH64_OPND_SVE_Zt,
  AARCH64_OPND_SVE_ZtxN,
  AARCH64_OPND_SM3_IMM2,
};






enum aarch64_opnd_qualifier
{

  AARCH64_OPND_QLF_NIL,



  AARCH64_OPND_QLF_W,
  AARCH64_OPND_QLF_X,
  AARCH64_OPND_QLF_WSP,
  AARCH64_OPND_QLF_SP,
# 397 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
  AARCH64_OPND_QLF_S_B,
  AARCH64_OPND_QLF_S_H,
  AARCH64_OPND_QLF_S_S,
  AARCH64_OPND_QLF_S_D,
  AARCH64_OPND_QLF_S_Q,




  AARCH64_OPND_QLF_S_4B,







  AARCH64_OPND_QLF_V_4B,
  AARCH64_OPND_QLF_V_8B,
  AARCH64_OPND_QLF_V_16B,
  AARCH64_OPND_QLF_V_2H,
  AARCH64_OPND_QLF_V_4H,
  AARCH64_OPND_QLF_V_8H,
  AARCH64_OPND_QLF_V_2S,
  AARCH64_OPND_QLF_V_4S,
  AARCH64_OPND_QLF_V_1D,
  AARCH64_OPND_QLF_V_2D,
  AARCH64_OPND_QLF_V_1Q,

  AARCH64_OPND_QLF_P_Z,
  AARCH64_OPND_QLF_P_M,


  AARCH64_OPND_QLF_CR,
  AARCH64_OPND_QLF_imm_0_7,
  AARCH64_OPND_QLF_imm_0_15,
  AARCH64_OPND_QLF_imm_0_31,
  AARCH64_OPND_QLF_imm_0_63,
  AARCH64_OPND_QLF_imm_1_32,
  AARCH64_OPND_QLF_imm_1_64,



  AARCH64_OPND_QLF_LSL,
  AARCH64_OPND_QLF_MSL,



  AARCH64_OPND_QLF_RETRIEVE,
};



enum aarch64_insn_class
{
  addsub_carry,
  addsub_ext,
  addsub_imm,
  addsub_shift,
  asimdall,
  asimddiff,
  asimdelem,
  asimdext,
  asimdimm,
  asimdins,
  asimdmisc,
  asimdperm,
  asimdsame,
  asimdshf,
  asimdtbl,
  asisddiff,
  asisdelem,
  asisdlse,
  asisdlsep,
  asisdlso,
  asisdlsop,
  asisdmisc,
  asisdone,
  asisdpair,
  asisdsame,
  asisdshf,
  bitfield,
  branch_imm,
  branch_reg,
  compbranch,
  condbranch,
  condcmp_imm,
  condcmp_reg,
  condsel,
  cryptoaes,
  cryptosha2,
  cryptosha3,
  dp_1src,
  dp_2src,
  dp_3src,
  exception,
  extract,
  float2fix,
  float2int,
  floatccmp,
  floatcmp,
  floatdp1,
  floatdp2,
  floatdp3,
  floatimm,
  floatsel,
  ldst_immpost,
  ldst_immpre,
  ldst_imm9,
  ldst_imm10,
  ldst_pos,
  ldst_regoff,
  ldst_unpriv,
  ldst_unscaled,
  ldstexcl,
  ldstnapair_offs,
  ldstpair_off,
  ldstpair_indexed,
  loadlit,
  log_imm,
  log_shift,
  lse_atomic,
  movewide,
  pcreladdr,
  ic_system,
  sve_cpy,
  sve_index,
  sve_limm,
  sve_misc,
  sve_movprfx,
  sve_pred_zm,
  sve_shift_pred,
  sve_shift_unpred,
  sve_size_bhs,
  sve_size_bhsd,
  sve_size_hsd,
  sve_size_sd,
  testbranch,
  cryptosm3,
  cryptosm4,
  dotproduct,
};



enum aarch64_op
{
  OP_NIL,
  OP_STRB_POS,
  OP_LDRB_POS,
  OP_LDRSB_POS,
  OP_STRH_POS,
  OP_LDRH_POS,
  OP_LDRSH_POS,
  OP_STR_POS,
  OP_LDR_POS,
  OP_STRF_POS,
  OP_LDRF_POS,
  OP_LDRSW_POS,
  OP_PRFM_POS,

  OP_STURB,
  OP_LDURB,
  OP_LDURSB,
  OP_STURH,
  OP_LDURH,
  OP_LDURSH,
  OP_STUR,
  OP_LDUR,
  OP_STURV,
  OP_LDURV,
  OP_LDURSW,
  OP_PRFUM,

  OP_LDR_LIT,
  OP_LDRV_LIT,
  OP_LDRSW_LIT,
  OP_PRFM_LIT,

  OP_ADD,
  OP_B,
  OP_BL,

  OP_MOVN,
  OP_MOVZ,
  OP_MOVK,

  OP_MOV_IMM_LOG,
  OP_MOV_IMM_WIDE,
  OP_MOV_IMM_WIDEN,

  OP_MOV_V,

  OP_ASR_IMM,
  OP_LSR_IMM,
  OP_LSL_IMM,

  OP_BIC,

  OP_UBFX,
  OP_BFXIL,
  OP_SBFX,
  OP_SBFIZ,
  OP_BFI,
  OP_BFC,
  OP_UBFIZ,
  OP_UXTB,
  OP_UXTH,
  OP_UXTW,

  OP_CINC,
  OP_CINV,
  OP_CNEG,
  OP_CSET,
  OP_CSETM,

  OP_FCVT,
  OP_FCVTN,
  OP_FCVTN2,
  OP_FCVTL,
  OP_FCVTL2,
  OP_FCVTXN_S,

  OP_ROR_IMM,

  OP_SXTL,
  OP_SXTL2,
  OP_UXTL,
  OP_UXTL2,

  OP_MOV_P_P,
  OP_MOV_Z_P_Z,
  OP_MOV_Z_V,
  OP_MOV_Z_Z,
  OP_MOV_Z_Zi,
  OP_MOVM_P_P_P,
  OP_MOVS_P_P,
  OP_MOVZS_P_P_P,
  OP_MOVZ_P_P_P,
  OP_NOTS_P_P_P_Z,
  OP_NOT_P_P_P_Z,

  OP_FCMLA_ELEM,

  OP_TOTAL_NUM,
};


#define AARCH64_MAX_OPND_NUM 6

#define AARCH64_MAX_QLF_SEQ_NUM 10

typedef unsigned char aarch64_opnd_qualifier_t;

typedef aarch64_opnd_qualifier_t
   aarch64_opnd_qualifier_seq_t [6];


static inline bfd_boolean
empty_qualifier_sequence_p (const aarch64_opnd_qualifier_t *qualifiers)
{
  int i;
  for (i = 0; i < 6; ++i)
    if (qualifiers[i] != AARCH64_OPND_QLF_NIL)
      return 
# 661 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
            0
# 661 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                 ;
  return 
# 662 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
        1
# 662 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
            ;
}



struct aarch64_opcode
{

  const char *name;



  aarch64_insn opcode;





  aarch64_insn mask;


  enum aarch64_insn_class iclass;


  enum aarch64_op op;


  const aarch64_feature_set *avariant;




  enum aarch64_opnd operands[6];





  aarch64_opnd_qualifier_seq_t qualifiers_list[10];


  uint32_t flags;



  unsigned char tied_operand;


  bfd_boolean (* verifier) (const struct aarch64_opcode *, const aarch64_insn);
};

typedef struct aarch64_opcode aarch64_opcode;


extern aarch64_opcode aarch64_opcode_table[];


#define F_ALIAS (1 << 0)
#define F_HAS_ALIAS (1 << 1)


#define F_P1 (1 << 2)
#define F_P2 (2 << 2)
#define F_P3 (3 << 2)

#define F_COND (1 << 4)

#define F_SF (1 << 5)

#define F_SIZEQ (1 << 6)

#define F_FPTYPE (1 << 7)

#define F_SSIZE (1 << 8)

#define F_T (1 << 9)

#define F_GPRSIZE_IN_Q (1 << 10)

#define F_LDS_SIZE (1 << 11)

#define F_OPD0_OPT (1 << 12)
#define F_OPD1_OPT (2 << 12)
#define F_OPD2_OPT (3 << 12)
#define F_OPD3_OPT (4 << 12)
#define F_OPD4_OPT (5 << 12)

#define F_DEFAULT(X) (((X) & 0x1f) << 15)





#define F_CONV (1 << 20)



#define F_PSEUDO (1 << 21)

#define F_MISC (1 << 22)

#define F_N (1 << 23)

#define F_OD(X) (((X) & 0x7) << 24)

#define F_LSE_SZ (1 << 27)

#define F_STRICT (1ULL << 28)

#define F_SYS_READ (1ULL << 29)

#define F_SYS_WRITE (1ULL << 30)


static inline bfd_boolean
alias_opcode_p (const aarch64_opcode *opcode)
{
  return (opcode->flags & (1 << 0)) ? 
# 779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
                                    1 
# 779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                                         : 
# 779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
                                           0
# 779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                                                ;
}

static inline bfd_boolean
opcode_has_alias (const aarch64_opcode *opcode)
{
  return (opcode->flags & (1 << 1)) ? 
# 785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
                                        1 
# 785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                                             : 
# 785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
                                               0
# 785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                                                    ;
}


static inline int
opcode_priority (const aarch64_opcode *opcode)
{
  return (opcode->flags >> 2) & 0x3;
}

static inline bfd_boolean
pseudo_opcode_p (const aarch64_opcode *opcode)
{
  return (opcode->flags & (1 << 21)) != 0lu ? 
# 798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
                                            1 
# 798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                                                 : 
# 798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
                                                   0
# 798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                                                        ;
}

static inline bfd_boolean
optional_operand_p (const aarch64_opcode *opcode, unsigned int idx)
{
  return (((opcode->flags >> 12) & 0x7) == idx + 1)
    ? 
# 805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
     1 
# 805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
          : 
# 805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
            0
# 805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                 ;
}

static inline aarch64_insn
get_optional_operand_default_value (const aarch64_opcode *opcode)
{
  return (opcode->flags >> 15) & 0x1f;
}

static inline unsigned int
get_opcode_dependent_value (const aarch64_opcode *opcode)
{
  return (opcode->flags >> 24) & 0x7;
}

static inline bfd_boolean
opcode_has_special_coder (const aarch64_opcode *opcode)
{
  return (opcode->flags & ((1 << 5) | (1 << 27) | (1 << 6) | (1 << 7) | (1 << 8) | (1 << 9)
   | (1 << 10) | (1 << 11) | (1 << 22) | (1 << 23) | (1 << 4))) ? 
# 824 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
                                                            1
    
# 825 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
   : 
# 825 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
     0
# 825 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
          ;
}

struct aarch64_name_value_pair
{
  const char * name;
  aarch64_insn value;
};

extern const struct aarch64_name_value_pair aarch64_operand_modifiers [];
extern const struct aarch64_name_value_pair aarch64_barrier_options [16];
extern const struct aarch64_name_value_pair aarch64_prfops [32];
extern const struct aarch64_name_value_pair aarch64_hint_options [];

typedef struct
{
  const char * name;
  aarch64_insn value;
  uint32_t flags;
} aarch64_sys_reg;

extern const aarch64_sys_reg aarch64_sys_regs [];
extern const aarch64_sys_reg aarch64_pstatefields [];
extern bfd_boolean aarch64_sys_reg_deprecated_p (const aarch64_sys_reg *);
extern bfd_boolean aarch64_sys_reg_supported_p (const aarch64_feature_set,
      const aarch64_sys_reg *);
extern bfd_boolean aarch64_pstatefield_supported_p (const aarch64_feature_set,
          const aarch64_sys_reg *);

typedef struct
{
  const char *name;
  uint32_t value;
  uint32_t flags ;
} aarch64_sys_ins_reg;

extern bfd_boolean aarch64_sys_ins_reg_has_xt (const aarch64_sys_ins_reg *);
extern bfd_boolean
aarch64_sys_ins_reg_supported_p (const aarch64_feature_set,
     const aarch64_sys_ins_reg *);

extern const aarch64_sys_ins_reg aarch64_sys_regs_ic [];
extern const aarch64_sys_ins_reg aarch64_sys_regs_dc [];
extern const aarch64_sys_ins_reg aarch64_sys_regs_at [];
extern const aarch64_sys_ins_reg aarch64_sys_regs_tlbi [];



enum aarch64_modifier_kind
{
  AARCH64_MOD_NONE,
  AARCH64_MOD_MSL,
  AARCH64_MOD_ROR,
  AARCH64_MOD_ASR,
  AARCH64_MOD_LSR,
  AARCH64_MOD_LSL,
  AARCH64_MOD_UXTB,
  AARCH64_MOD_UXTH,
  AARCH64_MOD_UXTW,
  AARCH64_MOD_UXTX,
  AARCH64_MOD_SXTB,
  AARCH64_MOD_SXTH,
  AARCH64_MOD_SXTW,
  AARCH64_MOD_SXTX,
  AARCH64_MOD_MUL,
  AARCH64_MOD_MUL_VL,
};

bfd_boolean
aarch64_extend_operator_p (enum aarch64_modifier_kind);

enum aarch64_modifier_kind
aarch64_get_operand_modifier (const struct aarch64_name_value_pair *);


typedef struct
{


  const char *names[4];
  aarch64_insn value;
} aarch64_cond;

extern const aarch64_cond aarch64_conds[16];

const aarch64_cond* get_cond_from_value (aarch64_insn value);
const aarch64_cond* get_inverted_cond (const aarch64_cond *cond);



struct aarch64_opnd_info
{
  enum aarch64_opnd type;
  aarch64_opnd_qualifier_t qualifier;
  int idx;

  union
    {
      struct
 {
   unsigned regno;
 } reg;
      struct
 {
   unsigned int regno;
   int64_t index;
 } reglane;

      struct
 {
   unsigned first_regno : 5;
   unsigned num_regs : 3;

   unsigned has_index : 1;

   int64_t index;
 } reglist;

      struct
 {
   int64_t value;
   unsigned is_fp : 1;
 } imm;

      struct
 {
   unsigned base_regno;
   struct
     {
       union
  {
    int imm;
    unsigned regno;
  };
       unsigned is_reg;
     } offset;
   unsigned pcrel : 1;
   unsigned writeback : 1;
   unsigned preind : 1;
   unsigned postind : 1;
 } addr;

      struct
 {

   aarch64_insn value;


   uint32_t flags;
 } sysreg;

      const aarch64_cond *cond;

      aarch64_insn pstatefield;
      const aarch64_sys_ins_reg *sysins_op;
      const struct aarch64_name_value_pair *barrier;
      const struct aarch64_name_value_pair *hint_option;
      const struct aarch64_name_value_pair *prfop;
    };



  struct
    {
      enum aarch64_modifier_kind kind;
      unsigned operator_present: 1;

      unsigned amount_present: 1;
      int64_t amount;
    } shifter;

  unsigned skip:1;







  unsigned present:1;

};

typedef struct aarch64_opnd_info aarch64_opnd_info;
# 1020 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
struct aarch64_inst
{

  aarch64_insn value;


  const aarch64_opcode *opcode;


  const aarch64_cond *cond;


  aarch64_opnd_info operands[6];
};

typedef struct aarch64_inst aarch64_inst;
# 1089 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
enum aarch64_operand_error_kind
{
  AARCH64_OPDE_NIL,
  AARCH64_OPDE_RECOVERABLE,
  AARCH64_OPDE_SYNTAX_ERROR,
  AARCH64_OPDE_FATAL_SYNTAX_ERROR,
  AARCH64_OPDE_INVALID_VARIANT,
  AARCH64_OPDE_UNTIED_OPERAND,
  AARCH64_OPDE_OUT_OF_RANGE,
  AARCH64_OPDE_UNALIGNED,
  AARCH64_OPDE_REG_LIST,
  AARCH64_OPDE_OTHER_ERROR
};


struct aarch64_operand_error
{
  enum aarch64_operand_error_kind kind;
  int index;
  const char *error;
  int data[3];
  bfd_boolean non_fatal;
};

typedef struct aarch64_operand_error aarch64_operand_error;



extern int
aarch64_opcode_encode (const aarch64_opcode *, const aarch64_inst *,
         aarch64_insn *, aarch64_opnd_qualifier_t *,
         aarch64_operand_error *);

extern const aarch64_opcode *
aarch64_replace_opcode (struct aarch64_inst *,
   const aarch64_opcode *);




extern const aarch64_opcode *
aarch64_get_opcode (enum aarch64_op);


extern void
aarch64_print_operand (char *, size_t, bfd_vma, const aarch64_opcode *,
         const aarch64_opnd_info *, int, int *, bfd_vma *,
         char **);



extern int
aarch64_operand_index (const enum aarch64_opnd *, enum aarch64_opnd);

extern aarch64_opnd_qualifier_t
aarch64_get_expected_qualifier (const aarch64_opnd_qualifier_seq_t *, int,
    const aarch64_opnd_qualifier_t, int);

extern int
aarch64_num_of_operands (const aarch64_opcode *);

extern int
aarch64_stack_pointer_p (const aarch64_opnd_info *);

extern int
aarch64_zero_register_p (const aarch64_opnd_info *);

extern int
aarch64_decode_insn (aarch64_insn, aarch64_inst *, bfd_boolean,
       aarch64_operand_error *errors);



extern unsigned char
aarch64_get_qualifier_esize (aarch64_opnd_qualifier_t);

extern enum aarch64_operand_class
aarch64_get_operand_class (enum aarch64_opnd);

extern const char *
aarch64_get_operand_name (enum aarch64_opnd);

extern const char *
aarch64_get_operand_desc (enum aarch64_opnd);

extern bfd_boolean
aarch64_sve_dupm_mov_immediate_p (uint64_t, int);
# 1195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
#define DEBUG_TRACE(M,...) ;
#define DEBUG_TRACE_IF(C,M,...) ;


extern const char *const aarch64_sve_pattern_array[32];
extern const char *const aarch64_sve_prfop_array[16];
# 27 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 2



enum aarch64_field_kind
{
  FLD_NIL,
  FLD_cond2,
  FLD_nzcv,
  FLD_defgh,
  FLD_abc,
  FLD_imm19,
  FLD_immhi,
  FLD_immlo,
  FLD_size,
  FLD_vldst_size,
  FLD_op,
  FLD_Q,
  FLD_Rt,
  FLD_Rd,
  FLD_Rn,
  FLD_Rt2,
  FLD_Ra,
  FLD_op2,
  FLD_CRm,
  FLD_CRn,
  FLD_op1,
  FLD_op0,
  FLD_imm3,
  FLD_cond,
  FLD_opcode,
  FLD_cmode,
  FLD_asisdlso_opcode,
  FLD_len,
  FLD_Rm,
  FLD_Rs,
  FLD_option,
  FLD_S,
  FLD_hw,
  FLD_opc,
  FLD_opc1,
  FLD_shift,
  FLD_type,
  FLD_ldst_size,
  FLD_imm6,
  FLD_imm6_2,
  FLD_imm4,
  FLD_imm4_2,
  FLD_imm5,
  FLD_imm7,
  FLD_imm8,
  FLD_imm9,
  FLD_imm12,
  FLD_imm14,
  FLD_imm16,
  FLD_imm26,
  FLD_imms,
  FLD_immr,
  FLD_immb,
  FLD_immh,
  FLD_S_imm10,
  FLD_N,
  FLD_index,
  FLD_index2,
  FLD_sf,
  FLD_lse_sz,
  FLD_H,
  FLD_L,
  FLD_M,
  FLD_b5,
  FLD_b40,
  FLD_scale,
  FLD_SVE_M_4,
  FLD_SVE_M_14,
  FLD_SVE_M_16,
  FLD_SVE_N,
  FLD_SVE_Pd,
  FLD_SVE_Pg3,
  FLD_SVE_Pg4_5,
  FLD_SVE_Pg4_10,
  FLD_SVE_Pg4_16,
  FLD_SVE_Pm,
  FLD_SVE_Pn,
  FLD_SVE_Pt,
  FLD_SVE_Rm,
  FLD_SVE_Rn,
  FLD_SVE_Vd,
  FLD_SVE_Vm,
  FLD_SVE_Vn,
  FLD_SVE_Za_5,
  FLD_SVE_Za_16,
  FLD_SVE_Zd,
  FLD_SVE_Zm_5,
  FLD_SVE_Zm_16,
  FLD_SVE_Zn,
  FLD_SVE_Zt,
  FLD_SVE_i1,
  FLD_SVE_i3h,
  FLD_SVE_imm3,
  FLD_SVE_imm4,
  FLD_SVE_imm5,
  FLD_SVE_imm5b,
  FLD_SVE_imm6,
  FLD_SVE_imm7,
  FLD_SVE_imm8,
  FLD_SVE_imm9,
  FLD_SVE_immr,
  FLD_SVE_imms,
  FLD_SVE_msz,
  FLD_SVE_pattern,
  FLD_SVE_prfop,
  FLD_SVE_rot1,
  FLD_SVE_rot2,
  FLD_SVE_sz,
  FLD_SVE_tsz,
  FLD_SVE_tszh,
  FLD_SVE_tszl_8,
  FLD_SVE_tszl_19,
  FLD_SVE_xs_14,
  FLD_SVE_xs_22,
  FLD_rotate1,
  FLD_rotate2,
  FLD_rotate3,
  FLD_SM3_imm2
};


struct aarch64_field
{
  int lsb;
  int width;
};

typedef struct aarch64_field aarch64_field;

extern const aarch64_field fields[];



struct aarch64_operand
{
  enum aarch64_operand_class op_class;



  const char *name;

  unsigned int flags;



  enum aarch64_field_kind fields[4];


  const char *desc;
};

typedef struct aarch64_operand aarch64_operand;

extern const aarch64_operand aarch64_operands[];



#define OPD_F_HAS_INSERTER 0x00000001
#define OPD_F_HAS_EXTRACTOR 0x00000002
#define OPD_F_SEXT 0x00000004
#define OPD_F_SHIFT_BY_2 0x00000008


#define OPD_F_MAYBE_SP 0x00000010
#define OPD_F_OD_MASK 0x000000e0
#define OPD_F_OD_LSB 5
#define OPD_F_NO_ZR 0x00000100



#undef F_DEPRECATED
#define F_DEPRECATED (1 << 0)

#undef F_ARCHEXT
#define F_ARCHEXT (1 << 1)

#undef F_HASXT
#define F_HASXT (1 << 2)


#undef F_REG_READ
#define F_REG_READ (1 << 3)


#undef F_REG_WRITE
#define F_REG_WRITE (1 << 4)


static inline bfd_boolean
operand_has_inserter (const aarch64_operand *operand)
{
  return (operand->flags & 0x00000001) ? 
# 223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                                1 
# 223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                     : 
# 223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                                       0
# 223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                            ;
}

static inline bfd_boolean
operand_has_extractor (const aarch64_operand *operand)
{
  return (operand->flags & 0x00000002) ? 
# 229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                                 1 
# 229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                      : 
# 229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                                        0
# 229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                             ;
}

static inline bfd_boolean
operand_need_sign_extension (const aarch64_operand *operand)
{
  return (operand->flags & 0x00000004) ? 
# 235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                        1 
# 235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                             : 
# 235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                               0
# 235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                    ;
}

static inline bfd_boolean
operand_need_shift_by_two (const aarch64_operand *operand)
{
  return (operand->flags & 0x00000008) ? 
# 241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                              1 
# 241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                   : 
# 241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                                     0
# 241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                          ;
}

static inline bfd_boolean
operand_maybe_stack_pointer (const aarch64_operand *operand)
{
  return (operand->flags & 0x00000010) ? 
# 247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                            1 
# 247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                 : 
# 247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                                   0
# 247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                        ;
}


static inline unsigned int
get_operand_specific_data (const aarch64_operand *operand)
{
  return (operand->flags & 0x000000e0) >> 5;
}


static inline unsigned
get_operand_field_width (const aarch64_operand *operand, unsigned n)
{
  
# 261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 (__builtin_expect(!(
# 261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 operand->fields[n] != FLD_NIL
# 261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 261, 
# 261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 "operand->fields[n] != FLD_NIL"
# 261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ) : (void)0)
# 261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                       ;
  return fields[operand->fields[n]].width;
}


static inline unsigned
get_operand_fields_width (const aarch64_operand *operand)
{
  int i = 0;
  unsigned width = 0;
  while (operand->fields[i] != FLD_NIL)
    width += fields[operand->fields[i++]].width;
  
# 273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 (__builtin_expect(!(
# 273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 width > 0 && width < 32
# 273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 273, 
# 273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 "width > 0 && width < 32"
# 273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ) : (void)0)
# 273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                 ;
  return width;
}

static inline const aarch64_operand *
get_operand_from_code (enum aarch64_opnd code)
{
  return aarch64_operands + code;
}



int aarch64_match_operands_constraint (aarch64_inst *,
           aarch64_operand_error *);


const char* aarch64_get_qualifier_name (aarch64_opnd_qualifier_t);
unsigned char aarch64_get_qualifier_nelem (aarch64_opnd_qualifier_t);
aarch64_insn aarch64_get_qualifier_standard_value (aarch64_opnd_qualifier_t);
int aarch64_find_best_match (const aarch64_inst *,
        const aarch64_opnd_qualifier_seq_t *,
        int, aarch64_opnd_qualifier_t *);

static inline void
reset_operand_qualifier (aarch64_inst *inst, int idx)
{
  
# 299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 (__builtin_expect(!(
# 299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 idx >=0 && idx < aarch64_num_of_operands (inst->opcode)
# 299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 299, 
# 299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 "idx >=0 && idx < aarch64_num_of_operands (inst->opcode)"
# 299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ) : (void)0)
# 299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                                 ;
  inst->operands[idx].qualifier = AARCH64_OPND_QLF_NIL;
}





static inline aarch64_insn
gen_mask (int width)
{
  return ((aarch64_insn) 1 << width) - 1;
}


static inline int
gen_sub_field (enum aarch64_field_kind kind, int lsb_rel, int width, aarch64_field *ret)
{
  const aarch64_field *field = &fields[kind];
  if (lsb_rel < 0 || width <= 0 || lsb_rel + width > field->width)
    return 0;
  ret->lsb = field->lsb + lsb_rel;
  ret->width = width;
  return 1;
}




static inline void
insert_field_2 (const aarch64_field *field, aarch64_insn *code,
  aarch64_insn value, aarch64_insn mask)
{
  
# 332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 (__builtin_expect(!(
# 332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 field->width < 32 && field->width >= 1 && field->lsb >= 0 && field->lsb + field->width <= 32
# 332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 332, 
# 332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 "field->width < 32 && field->width >= 1 && field->lsb >= 0 && field->lsb + field->width <= 32"
# 332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ) : (void)0)
                                      
# 333 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                     ;
  value &= gen_mask (field->width);
  value <<= field->lsb;


  value &= ~mask;
  *code |= value;
}




static inline aarch64_insn
extract_field_2 (const aarch64_field *field, aarch64_insn code,
   aarch64_insn mask)
{
  aarch64_insn value;

  code &= ~mask;
  value = (code >> field->lsb) & gen_mask (field->width);
  return value;
}




static inline void
insert_field (enum aarch64_field_kind kind, aarch64_insn *code,
       aarch64_insn value, aarch64_insn mask)
{
  insert_field_2 (&fields[kind], code, value, mask);
}




static inline aarch64_insn
extract_field (enum aarch64_field_kind kind, aarch64_insn code,
        aarch64_insn mask)
{
  return extract_field_2 (&fields[kind], code, mask);
}

extern aarch64_insn
extract_fields (aarch64_insn code, aarch64_insn mask, ...);







static inline int
select_operand_for_sf_field_coding (const aarch64_opcode *opcode)
{
  int idx = -1;
  if (aarch64_get_operand_class (opcode->operands[0])
      == AARCH64_OPND_CLASS_INT_REG)

    idx = 0;
  else if (aarch64_get_operand_class (opcode->operands[1])
    == AARCH64_OPND_CLASS_INT_REG)

    idx = 1;
  else
    { 
# 398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     (__builtin_expect(!(
# 398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     0
# 398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 398, 
# 398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     "0"
# 398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ) : (void)0)
# 398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
               ; abort (); }
  return idx;
}





static inline int
select_operand_for_fptype_field_coding (const aarch64_opcode *opcode)
{
  int idx;
  if (aarch64_get_operand_class (opcode->operands[1])
      == AARCH64_OPND_CLASS_FP_REG)

    idx = 1;
  else if (aarch64_get_operand_class (opcode->operands[0])
    == AARCH64_OPND_CLASS_FP_REG)

    idx = 0;
  else
    { 
# 419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     (__builtin_expect(!(
# 419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     0
# 419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 419, 
# 419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     "0"
# 419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ) : (void)0)
# 419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
               ; abort (); }
  return idx;
}






static inline int
select_operand_for_scalar_size_field_coding (const aarch64_opcode *opcode)
{
  int src_size = 0, dst_size = 0;
  if (aarch64_get_operand_class (opcode->operands[0])
      == AARCH64_OPND_CLASS_SISD_REG)
    dst_size = aarch64_get_qualifier_esize (opcode->qualifiers_list[0][0]);
  if (aarch64_get_operand_class (opcode->operands[1])
      == AARCH64_OPND_CLASS_SISD_REG)
    src_size = aarch64_get_qualifier_esize (opcode->qualifiers_list[0][1]);
  if (src_size == dst_size && src_size == 0)
    { 
# 439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     (__builtin_expect(!(
# 439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     0
# 439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 439, 
# 439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     "0"
# 439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ) : (void)0)
# 439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
               ; abort (); }

  if (dst_size == 0 || dst_size == src_size << 1)
    return 1;
  else
    return 0;
}




int aarch64_select_operand_for_sizeq_field_coding (const aarch64_opcode *);



aarch64_insn aarch64_get_operand_modifier_value (enum aarch64_modifier_kind);
enum aarch64_modifier_kind
aarch64_get_operand_modifier_from_value (aarch64_insn, bfd_boolean);


bfd_boolean aarch64_wide_constant_p (int64_t, int, unsigned int *);
bfd_boolean aarch64_logical_immediate_p (uint64_t, int, aarch64_insn *);
int aarch64_shrink_expanded_imm8 (uint64_t);


static inline void
copy_operand_info (aarch64_inst *inst, int dst, int src)
{
  
# 467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 (__builtin_expect(!(
# 467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 dst >= 0 && src >= 0 && dst < 6 && src < 6
# 467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 467, 
# 467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 "dst >= 0 && src >= 0 && dst < AARCH64_MAX_OPND_NUM && src < AARCH64_MAX_OPND_NUM"
# 467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ) : (void)0)
                                 
# 468 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                ;
  
# 469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 __builtin___memcpy_chk (
# 469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 &inst->operands[dst]
# 469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 , 
# 469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 &inst->operands[src], sizeof (aarch64_opnd_info)
# 469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 , __builtin_object_size (
# 469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 &inst->operands[dst]
# 469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 , 0))
                              
# 470 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                             ;
  inst->operands[dst].idx = dst;
}



static inline unsigned int
get_logsz (unsigned int size)
{
  const unsigned char ls[16] =
    {0, 1, -1, 2, -1, -1, -1, 3, -1, -1, -1, -1, -1, -1, -1, 4};
  if (size > 16)
    {
      
# 483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     (__builtin_expect(!(
# 483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     0
# 483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 483, 
# 483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     "0"
# 483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ) : (void)0)
# 483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
               ;
      return -1;
    }
  
# 486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 (__builtin_expect(!(
# 486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 ls[size - 1] != (unsigned char)-1
# 486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 486, 
# 486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 "ls[size - 1] != (unsigned char)-1"
# 486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ) : (void)0)
# 486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                           ;
  return ls[size - 1];
}
# 33 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 2







const char *const aarch64_sve_pattern_array[32] = {

  "pow2",
  "vl1",
  "vl2",
  "vl3",
  "vl4",
  "vl5",
  "vl6",
  "vl7",

  "vl8",
  "vl16",
  "vl32",
  "vl64",
  "vl128",
  "vl256",
  0,
  0,

  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,

  0,
  0,
  0,
  0,
  0,
  "mul4",
  "mul3",
  "all"
};



const char *const aarch64_sve_prfop_array[16] = {

  "pldl1keep",
  "pldl1strm",
  "pldl2keep",
  "pldl2strm",
  "pldl3keep",
  "pldl3strm",
  0,
  0,

  "pstl1keep",
  "pstl1strm",
  "pstl2keep",
  "pstl2strm",
  "pstl3keep",
  "pstl3strm",
  0,
  0
};




static inline bfd_boolean
vector_qualifier_p (enum aarch64_opnd_qualifier qualifier)
{
  return ((qualifier >= AARCH64_OPND_QLF_V_8B
   && qualifier <= AARCH64_OPND_QLF_V_1Q) ? 
# 109 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                           1
   
# 110 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  : 
# 110 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    0
# 110 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         );
}

static inline bfd_boolean
fp_qualifier_p (enum aarch64_opnd_qualifier qualifier)
{
  return ((qualifier >= AARCH64_OPND_QLF_S_B
   && qualifier <= AARCH64_OPND_QLF_S_Q) ? 
# 117 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                          1
   
# 118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  : 
# 118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    0
# 118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         );
}

enum data_pattern
{
  DP_UNKNOWN,
  DP_VECTOR_3SAME,
  DP_VECTOR_LONG,
  DP_VECTOR_WIDE,
  DP_VECTOR_ACROSS_LANES,
};

static const char significant_operand_index [] =
{
  0,
  0,
  1,
  2,
  1,
};






static enum data_pattern
get_data_pattern (const aarch64_opnd_qualifier_seq_t qualifiers)
{
  if (vector_qualifier_p (qualifiers[0]) == 
# 147 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                           1
# 147 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                               )
    {


      if (qualifiers[0] == qualifiers[1]
   && vector_qualifier_p (qualifiers[2]) == 
# 152 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                           1
   
# 153 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  && (aarch64_get_qualifier_esize (qualifiers[0])
       == aarch64_get_qualifier_esize (qualifiers[1]))
   && (aarch64_get_qualifier_esize (qualifiers[0])
       == aarch64_get_qualifier_esize (qualifiers[2])))
 return DP_VECTOR_3SAME;



      if (vector_qualifier_p (qualifiers[1]) == 
# 161 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                               1
   
# 162 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  && aarch64_get_qualifier_esize (qualifiers[0]) != 0
   && (aarch64_get_qualifier_esize (qualifiers[0])
       == aarch64_get_qualifier_esize (qualifiers[1]) << 1))
 return DP_VECTOR_LONG;

      if (qualifiers[0] == qualifiers[1]
   && vector_qualifier_p (qualifiers[2]) == 
# 168 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                           1
   
# 169 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  && aarch64_get_qualifier_esize (qualifiers[0]) != 0
   && (aarch64_get_qualifier_esize (qualifiers[0])
       == aarch64_get_qualifier_esize (qualifiers[2]) << 1)
   && (aarch64_get_qualifier_esize (qualifiers[0])
       == aarch64_get_qualifier_esize (qualifiers[1])))
 return DP_VECTOR_WIDE;
    }
  else if (fp_qualifier_p (qualifiers[0]) == 
# 176 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                            1
# 176 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                )
    {

      if (vector_qualifier_p (qualifiers[1]) == 
# 179 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                               1
   
# 180 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  && qualifiers[2] == AARCH64_OPND_QLF_NIL)
 return DP_VECTOR_ACROSS_LANES;
    }

  return DP_UNKNOWN;
}
# 195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
int
aarch64_select_operand_for_sizeq_field_coding (const aarch64_opcode *opcode)
{
  return
    significant_operand_index [get_data_pattern (opcode->qualifiers_list[0])];
}

const aarch64_field fields[] =
{
    { 0, 0 },
    { 0, 4 },
    { 0, 4 },
    { 5, 5 },
    { 16, 3 },
    { 5, 19 },
    { 5, 19 },
    { 29, 2 },
    { 22, 2 },
    { 10, 2 },
    { 29, 1 },
    { 30, 1 },
    { 0, 5 },
    { 0, 5 },
    { 5, 5 },
    { 10, 5 },
    { 10, 5 },
    { 5, 3 },
    { 8, 4 },
    { 12, 4 },
    { 16, 3 },
    { 19, 2 },
    { 10, 3 },
    { 12, 4 },
    { 12, 4 },
    { 12, 4 },
    { 13, 3 },
    { 13, 2 },
    { 16, 5 },
    { 16, 5 },
    { 13, 3 },
    { 12, 1 },
    { 21, 2 },
    { 22, 2 },
    { 23, 1 },
    { 22, 2 },
    { 22, 2 },
    { 30, 2 },
    { 10, 6 },
    { 15, 6 },
    { 11, 4 },
    { 0, 4 },
    { 16, 5 },
    { 15, 7 },
    { 13, 8 },
    { 12, 9 },
    { 10, 12 },
    { 5, 14 },
    { 5, 16 },
    { 0, 26 },
    { 10, 6 },
    { 16, 6 },
    { 16, 3 },
    { 19, 4 },
    { 22, 1 },
    { 22, 1 },
    { 11, 1 },
    { 24, 1 },
    { 31, 1 },
    { 30, 1 },
    { 11, 1 },
    { 21, 1 },
    { 20, 1 },
    { 31, 1 },
    { 19, 5 },
    { 10, 6 },
    { 4, 1 },
    { 14, 1 },
    { 16, 1 },
    { 17, 1 },
    { 0, 4 },
    { 10, 3 },
    { 5, 4 },
    { 10, 4 },
    { 16, 4 },
    { 16, 4 },
    { 5, 4 },
    { 0, 4 },
    { 5, 5 },
    { 16, 5 },
    { 0, 5 },
    { 5, 5 },
    { 5, 5 },
    { 5, 5 },
    { 16, 5 },
    { 0, 5 },
    { 5, 5 },
    { 16, 5 },
    { 5, 5 },
    { 0, 5 },
    { 5, 1 },
    { 22, 1 },
    { 16, 3 },
    { 16, 4 },
    { 5, 5 },
    { 16, 5 },
    { 16, 6 },
    { 14, 7 },
    { 5, 8 },
    { 5, 9 },
    { 11, 6 },
    { 5, 6 },
    { 10, 2 },
    { 5, 5 },
    { 0, 4 },
    { 16, 1 },
    { 10, 2 },
    { 22, 1 },
    { 16, 4 },
    { 22, 2 },
    { 8, 2 },
    { 19, 2 },
    { 14, 1 },
    { 22, 1 },
    { 11, 2 },
    { 13, 2 },
    { 12, 1 },
    { 12, 2 },
};

enum aarch64_operand_class
aarch64_get_operand_class (enum aarch64_opnd type)
{
  return aarch64_operands[type].op_class;
}

const char *
aarch64_get_operand_name (enum aarch64_opnd type)
{
  return aarch64_operands[type].name;
}



const char *
aarch64_get_operand_desc (enum aarch64_opnd type)
{
  return aarch64_operands[type].desc;
}


const aarch64_cond aarch64_conds[16] =
{
  {{"eq", "none"}, 0x0},
  {{"ne", "any"}, 0x1},
  {{"cs", "hs", "nlast"}, 0x2},
  {{"cc", "lo", "ul", "last"}, 0x3},
  {{"mi", "first"}, 0x4},
  {{"pl", "nfrst"}, 0x5},
  {{"vs"}, 0x6},
  {{"vc"}, 0x7},
  {{"hi", "pmore"}, 0x8},
  {{"ls", "plast"}, 0x9},
  {{"ge", "tcont"}, 0xa},
  {{"lt", "tstop"}, 0xb},
  {{"gt"}, 0xc},
  {{"le"}, 0xd},
  {{"al"}, 0xe},
  {{"nv"}, 0xf},
};

const aarch64_cond *
get_cond_from_value (aarch64_insn value)
{
  
# 368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 (__builtin_expect(!(
# 368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 value < 16
# 368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 368, 
# 368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "value < 16"
# 368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ) : (void)0)
# 368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                    ;
  return &aarch64_conds[(unsigned int) value];
}

const aarch64_cond *
get_inverted_cond (const aarch64_cond *cond)
{
  return &aarch64_conds[cond->value ^ 0x1];
}






const struct aarch64_name_value_pair aarch64_operand_modifiers [] =
{
    {"none", 0x0},
    {"msl", 0x0},
    {"ror", 0x3},
    {"asr", 0x2},
    {"lsr", 0x1},
    {"lsl", 0x0},
    {"uxtb", 0x0},
    {"uxth", 0x1},
    {"uxtw", 0x2},
    {"uxtx", 0x3},
    {"sxtb", 0x4},
    {"sxth", 0x5},
    {"sxtw", 0x6},
    {"sxtx", 0x7},
    {"mul", 0x0},
    {"mul vl", 0x0},
    {
# 401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    ((void *)0)
# 401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
        , 0},
};

enum aarch64_modifier_kind
aarch64_get_operand_modifier (const struct aarch64_name_value_pair *desc)
{
  return desc - aarch64_operand_modifiers;
}

aarch64_insn
aarch64_get_operand_modifier_value (enum aarch64_modifier_kind kind)
{
  return aarch64_operand_modifiers[kind].value;
}

enum aarch64_modifier_kind
aarch64_get_operand_modifier_from_value (aarch64_insn value,
      bfd_boolean extend_p)
{
  if (extend_p == 
# 420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                 1
# 420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                     )
    return AARCH64_MOD_UXTB + value;
  else
    return AARCH64_MOD_LSL - value;
}

bfd_boolean
aarch64_extend_operator_p (enum aarch64_modifier_kind kind)
{
  return (kind > AARCH64_MOD_LSL && kind <= AARCH64_MOD_SXTX)
    ? 
# 430 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     1 
# 430 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
          : 
# 430 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
            0
# 430 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                 ;
}

static inline bfd_boolean
aarch64_shift_operator_p (enum aarch64_modifier_kind kind)
{
  return (kind >= AARCH64_MOD_ROR && kind <= AARCH64_MOD_LSL)
    ? 
# 437 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     1 
# 437 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
          : 
# 437 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
            0
# 437 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                 ;
}

const struct aarch64_name_value_pair aarch64_barrier_options[16] =
{
    { "#0x00", 0x0 },
    { "oshld", 0x1 },
    { "oshst", 0x2 },
    { "osh", 0x3 },
    { "#0x04", 0x4 },
    { "nshld", 0x5 },
    { "nshst", 0x6 },
    { "nsh", 0x7 },
    { "#0x08", 0x8 },
    { "ishld", 0x9 },
    { "ishst", 0xa },
    { "ish", 0xb },
    { "#0x0c", 0xc },
    { "ld", 0xd },
    { "st", 0xe },
    { "sy", 0xf },
};
# 467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
const struct aarch64_name_value_pair aarch64_hint_options[] =
{
  { "csync", 0x11 },
  { 
# 470 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 470 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x0 },
};




#define B(op,l,t) (((op) << 3) | (((l) - 1) << 1) | (t))
const struct aarch64_name_value_pair aarch64_prfops[32] =
{
  { "pldl1keep", (((0) << 3) | (((1) - 1) << 1) | (0)) },
  { "pldl1strm", (((0) << 3) | (((1) - 1) << 1) | (1)) },
  { "pldl2keep", (((0) << 3) | (((2) - 1) << 1) | (0)) },
  { "pldl2strm", (((0) << 3) | (((2) - 1) << 1) | (1)) },
  { "pldl3keep", (((0) << 3) | (((3) - 1) << 1) | (0)) },
  { "pldl3strm", (((0) << 3) | (((3) - 1) << 1) | (1)) },
  { 
# 485 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 485 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x06 },
  { 
# 486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x07 },
  { "plil1keep", (((1) << 3) | (((1) - 1) << 1) | (0)) },
  { "plil1strm", (((1) << 3) | (((1) - 1) << 1) | (1)) },
  { "plil2keep", (((1) << 3) | (((2) - 1) << 1) | (0)) },
  { "plil2strm", (((1) << 3) | (((2) - 1) << 1) | (1)) },
  { "plil3keep", (((1) << 3) | (((3) - 1) << 1) | (0)) },
  { "plil3strm", (((1) << 3) | (((3) - 1) << 1) | (1)) },
  { 
# 493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x0e },
  { 
# 494 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 494 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x0f },
  { "pstl1keep", (((2) << 3) | (((1) - 1) << 1) | (0)) },
  { "pstl1strm", (((2) << 3) | (((1) - 1) << 1) | (1)) },
  { "pstl2keep", (((2) << 3) | (((2) - 1) << 1) | (0)) },
  { "pstl2strm", (((2) << 3) | (((2) - 1) << 1) | (1)) },
  { "pstl3keep", (((2) << 3) | (((3) - 1) << 1) | (0)) },
  { "pstl3strm", (((2) << 3) | (((3) - 1) << 1) | (1)) },
  { 
# 501 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 501 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x16 },
  { 
# 502 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 502 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x17 },
  { 
# 503 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 503 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x18 },
  { 
# 504 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 504 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x19 },
  { 
# 505 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 505 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x1a },
  { 
# 506 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 506 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x1b },
  { 
# 507 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 507 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x1c },
  { 
# 508 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 508 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x1d },
  { 
# 509 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 509 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x1e },
  { 
# 510 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ((void *)0)
# 510 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
       , 0x1f },
};
#undef B



static inline int
value_in_range_p (int64_t value, int low, int high)
{
  return (value >= low && value <= high) ? 1 : 0;
}


static inline int
value_aligned_p (int64_t value, int align)
{
  return (value % align) == 0;
}


static inline int
value_fit_signed_field_p (int64_t value, unsigned width)
{
  
# 533 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 (__builtin_expect(!(
# 533 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 width < 32
# 533 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 533, 
# 533 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "width < 32"
# 533 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ) : (void)0)
# 533 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                    ;
  if (width < sizeof (value) * 8)
    {
      int64_t lim = (int64_t)1 << (width - 1);
      if (value >= -lim && value < lim)
 return 1;
    }
  return 0;
}


static inline int
value_fit_unsigned_field_p (int64_t value, unsigned width)
{
  
# 547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 (__builtin_expect(!(
# 547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 width < 32
# 547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 547, 
# 547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "width < 32"
# 547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ) : (void)0)
# 547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                    ;
  if (width < sizeof (value) * 8)
    {
      int64_t lim = (int64_t)1 << width;
      if (value >= 0 && value < lim)
 return 1;
    }
  return 0;
}


int
aarch64_stack_pointer_p (const aarch64_opnd_info *operand)
{
  return ((aarch64_get_operand_class (operand->type)
    == AARCH64_OPND_CLASS_INT_REG)
   && operand_maybe_stack_pointer (aarch64_operands + operand->type)
   && operand->reg.regno == 31);
}


int
aarch64_zero_register_p (const aarch64_opnd_info *operand)
{
  return ((aarch64_get_operand_class (operand->type)
    == AARCH64_OPND_CLASS_INT_REG)
   && !operand_maybe_stack_pointer (aarch64_operands + operand->type)
   && operand->reg.regno == 31);
}





static inline int
operand_also_qualified_p (const struct aarch64_opnd_info *operand,
     aarch64_opnd_qualifier_t target)
{
  switch (operand->qualifier)
    {
    case AARCH64_OPND_QLF_W:
      if (target == AARCH64_OPND_QLF_WSP && aarch64_stack_pointer_p (operand))
 return 1;
      break;
    case AARCH64_OPND_QLF_X:
      if (target == AARCH64_OPND_QLF_SP && aarch64_stack_pointer_p (operand))
 return 1;
      break;
    case AARCH64_OPND_QLF_WSP:
      if (target == AARCH64_OPND_QLF_W
   && operand_maybe_stack_pointer (aarch64_operands + operand->type))
 return 1;
      break;
    case AARCH64_OPND_QLF_SP:
      if (target == AARCH64_OPND_QLF_X
   && operand_maybe_stack_pointer (aarch64_operands + operand->type))
 return 1;
      break;
    default:
      break;
    }

  return 0;
}






aarch64_opnd_qualifier_t
aarch64_get_expected_qualifier (const aarch64_opnd_qualifier_seq_t *qseq_list,
    int idx,
    const aarch64_opnd_qualifier_t known_qlf,
    int known_idx)
{
  int i, saved_i;
# 640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  if (known_qlf == AARCH64_OPND_NIL)
    {
      
# 642 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (__builtin_expect(!(
# 642 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     qseq_list[0][known_idx] == AARCH64_OPND_NIL
# 642 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 642, 
# 642 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "qseq_list[0][known_idx] == AARCH64_OPND_NIL"
# 642 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) : (void)0)
# 642 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                         ;
      return qseq_list[0][idx];
    }

  for (i = 0, saved_i = -1; i < 10; i++)
    {
      if (qseq_list[i][known_idx] == known_qlf)
 {
   if (saved_i != -1)


     return AARCH64_OPND_NIL;
   saved_i = i;
 }
    }

  return qseq_list[saved_i][idx];
}

enum operand_qualifier_kind
{
  OQK_NIL,
  OQK_OPD_VARIANT,
  OQK_VALUE_IN_RANGE,
  OQK_MISC,
};


struct operand_qualifier_data
{

  int data0;
  int data1;
  int data2;

  const char *desc;

  enum operand_qualifier_kind kind;
};


struct operand_qualifier_data aarch64_opnd_qualifiers[] =
{
  {0, 0, 0, "NIL", OQK_NIL},





  {4, 1, 0x0, "w", OQK_OPD_VARIANT},
  {8, 1, 0x1, "x", OQK_OPD_VARIANT},
  {4, 1, 0x0, "wsp", OQK_OPD_VARIANT},
  {8, 1, 0x1, "sp", OQK_OPD_VARIANT},

  {1, 1, 0x0, "b", OQK_OPD_VARIANT},
  {2, 1, 0x1, "h", OQK_OPD_VARIANT},
  {4, 1, 0x2, "s", OQK_OPD_VARIANT},
  {8, 1, 0x3, "d", OQK_OPD_VARIANT},
  {16, 1, 0x4, "q", OQK_OPD_VARIANT},
  {1, 4, 0x0, "4b", OQK_OPD_VARIANT},

  {1, 4, 0x0, "4b", OQK_OPD_VARIANT},
  {1, 8, 0x0, "8b", OQK_OPD_VARIANT},
  {1, 16, 0x1, "16b", OQK_OPD_VARIANT},
  {2, 2, 0x0, "2h", OQK_OPD_VARIANT},
  {2, 4, 0x2, "4h", OQK_OPD_VARIANT},
  {2, 8, 0x3, "8h", OQK_OPD_VARIANT},
  {4, 2, 0x4, "2s", OQK_OPD_VARIANT},
  {4, 4, 0x5, "4s", OQK_OPD_VARIANT},
  {8, 1, 0x6, "1d", OQK_OPD_VARIANT},
  {8, 2, 0x7, "2d", OQK_OPD_VARIANT},
  {16, 1, 0x8, "1q", OQK_OPD_VARIANT},

  {0, 0, 0, "z", OQK_OPD_VARIANT},
  {0, 0, 0, "m", OQK_OPD_VARIANT},





  {0, 15, 0, "CR", OQK_VALUE_IN_RANGE},
  {0, 7, 0, "imm_0_7" , OQK_VALUE_IN_RANGE},
  {0, 15, 0, "imm_0_15", OQK_VALUE_IN_RANGE},
  {0, 31, 0, "imm_0_31", OQK_VALUE_IN_RANGE},
  {0, 63, 0, "imm_0_63", OQK_VALUE_IN_RANGE},
  {1, 32, 0, "imm_1_32", OQK_VALUE_IN_RANGE},
  {1, 64, 0, "imm_1_64", OQK_VALUE_IN_RANGE},





  {0, 0, 0, "lsl", 0},
  {0, 0, 0, "msl", 0},

  {0, 0, 0, "retrieving", 0},
};

static inline bfd_boolean
operand_variant_qualifier_p (aarch64_opnd_qualifier_t qualifier)
{
  return (aarch64_opnd_qualifiers[qualifier].kind == OQK_OPD_VARIANT)
    ? 
# 744 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     1 
# 744 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
          : 
# 744 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
            0
# 744 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                 ;
}

static inline bfd_boolean
qualifier_value_in_range_constraint_p (aarch64_opnd_qualifier_t qualifier)
{
  return (aarch64_opnd_qualifiers[qualifier].kind == OQK_VALUE_IN_RANGE)
    ? 
# 751 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     1 
# 751 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
          : 
# 751 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
            0
# 751 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                 ;
}

const char*
aarch64_get_qualifier_name (aarch64_opnd_qualifier_t qualifier)
{
  return aarch64_opnd_qualifiers[qualifier].desc;
}



unsigned char
aarch64_get_qualifier_esize (aarch64_opnd_qualifier_t qualifier)
{
  
# 765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 (__builtin_expect(!(
# 765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 operand_variant_qualifier_p (qualifier) == 
# 765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 1), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 765, 
# 765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "operand_variant_qualifier_p (qualifier) == TRUE"
# 765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ) : (void)0)
# 765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                         ;
  return aarch64_opnd_qualifiers[qualifier].data0;
}

unsigned char
aarch64_get_qualifier_nelem (aarch64_opnd_qualifier_t qualifier)
{
  
# 772 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 (__builtin_expect(!(
# 772 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 operand_variant_qualifier_p (qualifier) == 
# 772 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 1), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 772, 
# 772 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "operand_variant_qualifier_p (qualifier) == TRUE"
# 772 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ) : (void)0)
# 772 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                         ;
  return aarch64_opnd_qualifiers[qualifier].data1;
}

aarch64_insn
aarch64_get_qualifier_standard_value (aarch64_opnd_qualifier_t qualifier)
{
  
# 779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 (__builtin_expect(!(
# 779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 operand_variant_qualifier_p (qualifier) == 
# 779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 1), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 779, 
# 779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "operand_variant_qualifier_p (qualifier) == TRUE"
# 779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ) : (void)0)
# 779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                         ;
  return aarch64_opnd_qualifiers[qualifier].data2;
}

static int
get_lower_bound (aarch64_opnd_qualifier_t qualifier)
{
  
# 786 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 (__builtin_expect(!(
# 786 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 qualifier_value_in_range_constraint_p (qualifier) == 
# 786 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 1), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 786, 
# 786 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "qualifier_value_in_range_constraint_p (qualifier) == TRUE"
# 786 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ) : (void)0)
# 786 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                   ;
  return aarch64_opnd_qualifiers[qualifier].data0;
}

static int
get_upper_bound (aarch64_opnd_qualifier_t qualifier)
{
  
# 793 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 (__builtin_expect(!(
# 793 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 qualifier_value_in_range_constraint_p (qualifier) == 
# 793 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 1), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 793, 
# 793 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "qualifier_value_in_range_constraint_p (qualifier) == TRUE"
# 793 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ) : (void)0)
# 793 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                   ;
  return aarch64_opnd_qualifiers[qualifier].data1;
}
# 838 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
int
aarch64_num_of_operands (const aarch64_opcode *opcode)
{
  int i = 0;
  const enum aarch64_opnd *opnds = opcode->operands;
  while (opnds[i++] != AARCH64_OPND_NIL)
    ;
  --i;
  
# 846 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 (__builtin_expect(!(
# 846 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 i >= 0 && i <= 6
# 846 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 846, 
# 846 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "i >= 0 && i <= AARCH64_MAX_OPND_NUM"
# 846 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ) : (void)0)
# 846 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                             ;
  return i;
}
# 872 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
int
aarch64_find_best_match (const aarch64_inst *inst,
    const aarch64_opnd_qualifier_seq_t *qualifiers_list,
    int stop_at, aarch64_opnd_qualifier_t *ret)
{
  int found = 0;
  int i, num_opnds;
  const aarch64_opnd_qualifier_t *qualifiers;

  num_opnds = aarch64_num_of_operands (inst->opcode);
  if (num_opnds == 0)
    {
      ;;
      return 1;
    }

  if (stop_at < 0 || stop_at >= num_opnds)
    stop_at = num_opnds - 1;


  for (i = 0; i < 10; ++i, ++qualifiers_list)
    {
      int j;
      qualifiers = *qualifiers_list;


      found = 1;

      ;;







      if (empty_qualifier_sequence_p (qualifiers) == 
# 908 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                                    1
# 908 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                        )
 {
   ;;
   if (i)
     found = 0;
   break;
 }

      for (j = 0; j < num_opnds && j <= stop_at; ++j, ++qualifiers)
 {
   if (inst->operands[j].qualifier == AARCH64_OPND_QLF_NIL)
     {






       continue;
     }
   else if (*qualifiers != inst->operands[j].qualifier)
     {



       if (operand_also_qualified_p (inst->operands + j, *qualifiers))
  continue;
       else
  {
    found = 0;
    break;
  }
     }
   else
     continue;
 }


      if (found == 1)
 break;
    }

  if (found == 1)
    {

      int j;
      qualifiers = *qualifiers_list;

      ;;





      for (j = 0; j <= stop_at; ++j, ++qualifiers)
 ret[j] = *qualifiers;
      for (; j < 6; ++j)
 ret[j] = AARCH64_OPND_QLF_NIL;

      ;;
      return 1;
    }

  ;;
  return 0;
}
# 983 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
static int
match_operands_qualifier (aarch64_inst *inst, bfd_boolean update_p)
{
  int i, nops;
  aarch64_opnd_qualifier_seq_t qualifiers = {0};

  if (!aarch64_find_best_match (inst, inst->opcode->qualifiers_list, -1,
          qualifiers))
    {
      ;;
      return 0;
    }

  if (inst->opcode->flags & (1ULL << 28))
    {

      nops = aarch64_num_of_operands (inst->opcode);
      for (i = 0; i < nops; ++i)
 if (inst->operands[i].qualifier != qualifiers[i])
   return 
# 1002 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         0
# 1002 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
              ;
    }


  if (update_p == 
# 1006 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                 1
# 1006 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                     )
    for (i = 0; i < 6; ++i)
      {
 if (inst->opcode->operands[i] == AARCH64_OPND_NIL)
   break;
 ;


                                                 ;
 inst->operands[i].qualifier = qualifiers[i];
      }

  ;;
  return 1;
}
# 1029 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
bfd_boolean
aarch64_wide_constant_p (int64_t value, int is32, unsigned int *shift_amount)
{
  int amount;

  ;;

  if (is32)
    {



      uint64_t ext = value;
      if (ext >> 32 != 0 && ext >> 32 != (uint64_t) 0xffffffff)

 return 
# 1044 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
       0
# 1044 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
            ;
      value &= (int64_t) 0xffffffff;
    }


  amount = -1;
  if ((value & ((int64_t) 0xffff << 0)) == value)
    amount = 0;
  else if ((value & ((int64_t) 0xffff << 16)) == value)
    amount = 16;
  else if (!is32 && (value & ((int64_t) 0xffff << 32)) == value)
    amount = 32;
  else if (!is32 && (value & ((int64_t) 0xffff << 48)) == value)
    amount = 48;

  if (amount == -1)
    {
      ;;
      return 
# 1062 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
            0
# 1062 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                 ;
    }

  if (shift_amount != 
# 1065 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                     ((void *)0)
# 1065 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                         )
    *shift_amount = amount;

  ;;

  return 
# 1070 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
        1
# 1070 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
            ;
}
# 1092 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
#define TOTAL_IMM_NB 5334

typedef struct
{
  uint64_t imm;
  aarch64_insn encoding;
} simd_imm_encoding;

static simd_imm_encoding simd_immediates[5334];

static int
simd_imm_encoding_cmp(const void *i1, const void *i2)
{
  const simd_imm_encoding *imm1 = (const simd_imm_encoding *)i1;
  const simd_imm_encoding *imm2 = (const simd_imm_encoding *)i2;

  if (imm1->imm < imm2->imm)
    return -1;
  if (imm1->imm > imm2->imm)
    return +1;
  return 0;
}
# 1123 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
static inline int
encode_immediate_bitfield (int is64, uint32_t s, uint32_t r)
{
  return (is64 << 12) | (r << 6) | s;
}

static void
build_immediate_table (void)
{
  uint32_t log_e, e, s, r, s_mask;
  uint64_t mask, imm;
  int nb_imms;
  int is64;

  nb_imms = 0;
  for (log_e = 1; log_e <= 6; log_e++)
    {

      e = 1u << log_e;
      if (log_e == 6)
 {
   is64 = 1;
   mask = 0xffffffffffffffffull;
   s_mask = 0;
 }
      else
 {
   is64 = 0;
   mask = (1ull << e) - 1;






   s_mask = ((1u << (5 - log_e)) - 1) << (log_e + 1);
 }
      for (s = 0; s < e - 1; s++)
 for (r = 0; r < e; r++)
   {

     imm = (1ull << (s + 1)) - 1;

     if (r != 0)
       imm = (imm >> r) | ((imm << (e - r)) & mask);

     switch (log_e)
       {
       case 1: imm = (imm << 2) | imm;

       case 2: imm = (imm << 4) | imm;

       case 3: imm = (imm << 8) | imm;

       case 4: imm = (imm << 16) | imm;

       case 5: imm = (imm << 32) | imm;

       case 6: break;
       default: abort ();
       }
     simd_immediates[nb_imms].imm = imm;
     simd_immediates[nb_imms].encoding =
       encode_immediate_bitfield(is64, s | s_mask, r);
     nb_imms++;
   }
    }
  
# 1190 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 (__builtin_expect(!(
# 1190 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 nb_imms == 5334
# 1190 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1190, 
# 1190 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "nb_imms == TOTAL_IMM_NB"
# 1190 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ) : (void)0)
# 1190 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                 ;
  qsort(simd_immediates, nb_imms,
 sizeof(simd_immediates[0]), simd_imm_encoding_cmp);
}
# 1203 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
bfd_boolean
aarch64_logical_immediate_p (uint64_t value, int esize, aarch64_insn *encoding)
{
  simd_imm_encoding imm_enc;
  const simd_imm_encoding *imm_encoding;
  static bfd_boolean initialized = 
# 1208 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                  0
# 1208 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                       ;
  uint64_t upper;
  int i;

  ;
                     ;

  if (!initialized)
    {
      build_immediate_table ();
      initialized = 
# 1218 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                   1
# 1218 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                       ;
    }



  upper = (uint64_t) -1 << (esize * 4) << (esize * 4);
  if ((value & ~upper) != value && (value | upper) != value)
    return 
# 1225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 1225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;


  value &= ~upper;
  for (i = esize * 8; i < 64; i *= 2)
    value |= (value << i);

  imm_enc.imm = value;
  imm_encoding = (const simd_imm_encoding *)
    bsearch(&imm_enc, simd_immediates, 5334,
            sizeof(simd_immediates[0]), simd_imm_encoding_cmp);
  if (imm_encoding == 
# 1236 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                     ((void *)0)
# 1236 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                         )
    {
      ;;
      return 
# 1239 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
            0
# 1239 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                 ;
    }
  if (encoding != 
# 1241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                 ((void *)0)
# 1241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                     )
    *encoding = imm_encoding->encoding;
  ;;
  return 
# 1244 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
        1
# 1244 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
            ;
}





int
aarch64_shrink_expanded_imm8 (uint64_t imm)
{
  int i, ret;
  uint32_t byte;

  ret = 0;
  for (i = 0; i < 8; i++)
    {
      byte = (imm >> (8 * i)) & 0xff;
      if (byte == 0xff)
 ret |= 1 << i;
      else if (byte != 0x00)
 return -1;
    }
  return ret;
}



static inline void
set_error (aarch64_operand_error *mismatch_detail,
    enum aarch64_operand_error_kind kind, int idx,
    const char* error)
{
  if (mismatch_detail == 
# 1276 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                        ((void *)0)
# 1276 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            )
    return;
  mismatch_detail->kind = kind;
  mismatch_detail->index = idx;
  mismatch_detail->error = error;
}

static inline void
set_syntax_error (aarch64_operand_error *mismatch_detail, int idx,
    const char* error)
{
  if (mismatch_detail == 
# 1287 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                        ((void *)0)
# 1287 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            )
    return;
  set_error (mismatch_detail, AARCH64_OPDE_SYNTAX_ERROR, idx, error);
}

static inline void
set_out_of_range_error (aarch64_operand_error *mismatch_detail,
   int idx, int lower_bound, int upper_bound,
   const char* error)
{
  if (mismatch_detail == 
# 1297 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                        ((void *)0)
# 1297 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            )
    return;
  set_error (mismatch_detail, AARCH64_OPDE_OUT_OF_RANGE, idx, error);
  mismatch_detail->data[0] = lower_bound;
  mismatch_detail->data[1] = upper_bound;
}

static inline void
set_imm_out_of_range_error (aarch64_operand_error *mismatch_detail,
       int idx, int lower_bound, int upper_bound)
{
  if (mismatch_detail == 
# 1308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                        ((void *)0)
# 1308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            )
    return;
  set_out_of_range_error (mismatch_detail, idx, lower_bound, upper_bound,
     
# 1311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    (
# 1311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    "immediate value"
# 1311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    )
# 1311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                        );
}

static inline void
set_offset_out_of_range_error (aarch64_operand_error *mismatch_detail,
          int idx, int lower_bound, int upper_bound)
{
  if (mismatch_detail == 
# 1318 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                        ((void *)0)
# 1318 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            )
    return;
  set_out_of_range_error (mismatch_detail, idx, lower_bound, upper_bound,
     
# 1321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    (
# 1321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    "immediate offset"
# 1321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    )
# 1321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                         );
}

static inline void
set_regno_out_of_range_error (aarch64_operand_error *mismatch_detail,
         int idx, int lower_bound, int upper_bound)
{
  if (mismatch_detail == 
# 1328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                        ((void *)0)
# 1328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            )
    return;
  set_out_of_range_error (mismatch_detail, idx, lower_bound, upper_bound,
     
# 1331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    (
# 1331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    "register number"
# 1331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    )
# 1331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                        );
}

static inline void
set_elem_idx_out_of_range_error (aarch64_operand_error *mismatch_detail,
     int idx, int lower_bound, int upper_bound)
{
  if (mismatch_detail == 
# 1338 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                        ((void *)0)
# 1338 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            )
    return;
  set_out_of_range_error (mismatch_detail, idx, lower_bound, upper_bound,
     
# 1341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    (
# 1341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    "register element index"
# 1341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    )
# 1341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                               );
}

static inline void
set_sft_amount_out_of_range_error (aarch64_operand_error *mismatch_detail,
       int idx, int lower_bound, int upper_bound)
{
  if (mismatch_detail == 
# 1348 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                        ((void *)0)
# 1348 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            )
    return;
  set_out_of_range_error (mismatch_detail, idx, lower_bound, upper_bound,
     
# 1351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    (
# 1351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    "shift amount"
# 1351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    )
# 1351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                     );
}



static inline void
set_multiplier_out_of_range_error (aarch64_operand_error *mismatch_detail,
       int idx, int lower_bound, int upper_bound)
{
  if (mismatch_detail == 
# 1360 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                        ((void *)0)
# 1360 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            )
    return;
  set_out_of_range_error (mismatch_detail, idx, lower_bound, upper_bound,
     
# 1363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    (
# 1363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    "multiplier"
# 1363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    )
# 1363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                   );
}

static inline void
set_unaligned_error (aarch64_operand_error *mismatch_detail, int idx,
       int alignment)
{
  if (mismatch_detail == 
# 1370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                        ((void *)0)
# 1370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            )
    return;
  set_error (mismatch_detail, AARCH64_OPDE_UNALIGNED, idx, 
# 1372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                                          ((void *)0)
# 1372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                              );
  mismatch_detail->data[0] = alignment;
}

static inline void
set_reg_list_error (aarch64_operand_error *mismatch_detail, int idx,
      int expected_num)
{
  if (mismatch_detail == 
# 1380 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                        ((void *)0)
# 1380 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            )
    return;
  set_error (mismatch_detail, AARCH64_OPDE_REG_LIST, idx, 
# 1382 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                                         ((void *)0)
# 1382 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                             );
  mismatch_detail->data[0] = expected_num;
}

static inline void
set_other_error (aarch64_operand_error *mismatch_detail, int idx,
   const char* error)
{
  if (mismatch_detail == 
# 1390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                        ((void *)0)
# 1390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            )
    return;
  set_error (mismatch_detail, AARCH64_OPDE_OTHER_ERROR, idx, error);
}
# 1411 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
static int
operand_general_constraint_met_p (const aarch64_opnd_info *opnds, int idx,
      enum aarch64_opnd type,
      const aarch64_opcode *opcode,
      aarch64_operand_error *mismatch_detail)
{
  unsigned num, modifiers, shift;
  unsigned char size;
  int64_t imm, min_value, max_value;
  uint64_t uvalue, mask;
  const aarch64_opnd_info *opnd = opnds + idx;
  aarch64_opnd_qualifier_t qualifier = opnd->qualifier;

  
# 1424 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 (__builtin_expect(!(
# 1424 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 opcode->operands[idx] == opnd->type && opnd->type == type
# 1424 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1424, 
# 1424 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "opcode->operands[idx] == opnd->type && opnd->type == type"
# 1424 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ) : (void)0)
# 1424 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                   ;

  switch (aarch64_operands[type].op_class)
    {
    case AARCH64_OPND_CLASS_INT_REG:

      if (type == AARCH64_OPND_PAIRREG)
 {
   
# 1432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  idx == 1 || idx == 3
# 1432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1432, 
# 1432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "idx == 1 || idx == 3"
# 1432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 1432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                               ;
   if (opnds[idx - 1].reg.regno % 2 != 0)
     {
       set_syntax_error (mismatch_detail, idx - 1,
    
# 1436 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   (
# 1436 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   "reg pair must start from even reg"
# 1436 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   )
# 1436 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                         );
       return 0;
     }
   if (opnds[idx].reg.regno != opnds[idx - 1].reg.regno + 1)
     {
       set_syntax_error (mismatch_detail, idx,
    
# 1442 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   (
# 1442 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   "reg pair must be contiguous"
# 1442 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   )
# 1442 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                   );
       return 0;
     }
   break;
 }


      if (type == AARCH64_OPND_Rt_SYS)
 {
   
# 1451 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1451 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  idx == 1 && (aarch64_get_operand_class (opnds[0].type) == AARCH64_OPND_CLASS_SYSTEM)
# 1451 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1451, 
# 1451 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "idx == 1 && (aarch64_get_operand_class (opnds[0].type) == AARCH64_OPND_CLASS_SYSTEM)"
# 1451 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
                                        
# 1452 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                       ;
   if (opnds[1].present
       && !aarch64_sys_ins_reg_has_xt (opnds[0].sysins_op))
     {
       set_other_error (mismatch_detail, idx, 
# 1456 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                             (
# 1456 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                             "extraneous register"
# 1456 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                             )
# 1456 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                     );
       return 0;
     }
   if (!opnds[1].present
       && aarch64_sys_ins_reg_has_xt (opnds[0].sysins_op))
     {
       set_other_error (mismatch_detail, idx, 
# 1462 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                             (
# 1462 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                             "missing register"
# 1462 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                             )
# 1462 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                  );
       return 0;
     }
 }
      switch (qualifier)
 {
 case AARCH64_OPND_QLF_WSP:
 case AARCH64_OPND_QLF_SP:
   if (!aarch64_stack_pointer_p (opnd))
     {
       set_other_error (mismatch_detail, idx,
          
# 1473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 1473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "stack pointer register expected"
# 1473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 1473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                             );
       return 0;
     }
   break;
 default:
   break;
 }
      break;

    case AARCH64_OPND_CLASS_SVE_REG:
      switch (type)
 {
 case AARCH64_OPND_SVE_Zm3_INDEX:
 case AARCH64_OPND_SVE_Zm3_22_INDEX:
 case AARCH64_OPND_SVE_Zm4_INDEX:
   size = get_operand_fields_width (get_operand_from_code (type));
   shift = get_operand_specific_data (&aarch64_operands[type]);
   mask = (1 << shift) - 1;
   if (opnd->reg.regno > mask)
     {
       
# 1493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      (__builtin_expect(!(
# 1493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      mask == 7 || mask == 15
# 1493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1493, 
# 1493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "mask == 7 || mask == 15"
# 1493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      ) : (void)0)
# 1493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                      ;
       set_other_error (mismatch_detail, idx,
          mask == 15
          ? 
# 1496 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
           (
# 1496 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
           "z0-z15 expected"
# 1496 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
           )
          
# 1497 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         : 
# 1497 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
           (
# 1497 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
           "z0-z7 expected"
# 1497 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
           )
# 1497 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                              );
       return 0;
     }
   mask = (1 << (size - shift)) - 1;
   if (!value_in_range_p (opnd->reglane.index, 0, mask))
     {
       set_elem_idx_out_of_range_error (mismatch_detail, idx, 0, mask);
       return 0;
     }
   break;

 case AARCH64_OPND_SVE_Zn_INDEX:
   size = aarch64_get_qualifier_esize (opnd->qualifier);
   if (!value_in_range_p (opnd->reglane.index, 0, 64 / size - 1))
     {
       set_elem_idx_out_of_range_error (mismatch_detail, idx,
            0, 64 / size - 1);
       return 0;
     }
   break;

 case AARCH64_OPND_SVE_ZnxN:
 case AARCH64_OPND_SVE_ZtxN:
   if (opnd->reglist.num_regs != get_opcode_dependent_value (opcode))
     {
       set_other_error (mismatch_detail, idx,
          
# 1523 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 1523 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "invalid register list"
# 1523 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 1523 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                   );
       return 0;
     }
   break;

 default:
   break;
 }
      break;

    case AARCH64_OPND_CLASS_PRED_REG:
      if (opnd->reg.regno >= 8
   && get_operand_fields_width (get_operand_from_code (type)) == 3)
 {
   set_other_error (mismatch_detail, idx, 
# 1537 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                         (
# 1537 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                         "p0-p7 expected"
# 1537 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                         )
# 1537 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                            );
   return 0;
 }
      break;

    case AARCH64_OPND_CLASS_COND:
      if (type == AARCH64_OPND_COND1
   && (opnds[idx].cond->value & 0xe) == 0xe)
 {

   set_syntax_error (mismatch_detail, idx, 
# 1547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                          ((void *)0)
# 1547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                              );
 }
      break;

    case AARCH64_OPND_CLASS_ADDRESS:

      switch (opcode->iclass)
 {
 case ldst_pos:
 case ldst_unscaled:
 case ldstnapair_offs:
 case ldstpair_off:
 case ldst_unpriv:
   if (opnd->addr.writeback == 1)
     {
       set_syntax_error (mismatch_detail, idx,
    
# 1563 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   (
# 1563 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   "unexpected address writeback"
# 1563 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   )
# 1563 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                    );
       return 0;
     }
   break;
 case ldst_imm10:
   if (opnd->addr.writeback == 1 && opnd->addr.preind != 1)
     {
       set_syntax_error (mismatch_detail, idx,
    
# 1571 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   (
# 1571 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   "unexpected address writeback"
# 1571 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   )
# 1571 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                    );
       return 0;
     }
   break;
 case ldst_imm9:
 case ldstpair_indexed:
 case asisdlsep:
 case asisdlsop:
   if (opnd->addr.writeback == 0)
     {
       set_syntax_error (mismatch_detail, idx,
    
# 1582 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   (
# 1582 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   "address writeback expected"
# 1582 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   )
# 1582 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                  );
       return 0;
     }
   break;
 default:
   
# 1587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  opnd->addr.writeback == 0
# 1587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1587, 
# 1587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "opnd->addr.writeback == 0"
# 1587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 1587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                    ;
   break;
 }
      switch (type)
 {
 case AARCH64_OPND_ADDR_SIMM7:




   size = aarch64_get_qualifier_esize (opnd->qualifier);
   if (!value_in_range_p (opnd->addr.offset.imm, -64 * size, 63 * size))
     {
       set_offset_out_of_range_error (mismatch_detail, idx,
          -64 * size, 63 * size);
       return 0;
     }
   if (!value_aligned_p (opnd->addr.offset.imm, size))
     {
       set_unaligned_error (mismatch_detail, idx, size);
       return 0;
     }
   break;
 case AARCH64_OPND_ADDR_OFFSET:
 case AARCH64_OPND_ADDR_SIMM9:

   if (!value_in_range_p (opnd->addr.offset.imm, -256, 255))
     {
       set_offset_out_of_range_error (mismatch_detail, idx, -256, 255);
       return 0;
     }
   break;

 case AARCH64_OPND_ADDR_SIMM9_2:


   size = aarch64_get_qualifier_esize (qualifier);
   if ((value_in_range_p (opnd->addr.offset.imm, 0, 255)
        && !value_aligned_p (opnd->addr.offset.imm, size))
       || value_in_range_p (opnd->addr.offset.imm, -256, -1))
     return 1;
   set_other_error (mismatch_detail, idx,
      
# 1629 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (
# 1629 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "negative or unaligned offset expected"
# 1629 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
# 1629 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                               );
   return 0;

 case AARCH64_OPND_ADDR_SIMM10:

   if (!value_in_range_p (opnd->addr.offset.imm, -4096, 4088))
     {
       set_offset_out_of_range_error (mismatch_detail, idx, -4096, 4088);
       return 0;
     }
   if (!value_aligned_p (opnd->addr.offset.imm, 8))
     {
       set_unaligned_error (mismatch_detail, idx, 8);
       return 0;
     }
   break;

 case AARCH64_OPND_SIMD_ADDR_POST:

   
# 1648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  idx == 1
# 1648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1648, 
# 1648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "idx == 1"
# 1648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 1648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                   ;
   if (opnd->addr.offset.is_reg)
     {
       if (value_in_range_p (opnd->addr.offset.regno, 0, 30))
  return 1;
       else
  {
    set_other_error (mismatch_detail, idx,
       
# 1656 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      (
# 1656 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "invalid register offset"
# 1656 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
# 1656 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                  );
    return 0;
  }
     }
   else
     {
       const aarch64_opnd_info *prev = &opnds[idx-1];
       unsigned num_bytes;


       int is_ld1r = get_opcode_dependent_value (opcode) == 1;
       if (opcode->operands[0] == AARCH64_OPND_LVt_AL)

  num_bytes = (is_ld1r ? 1 : prev->reglist.num_regs)
    * aarch64_get_qualifier_esize (prev->qualifier);
       else
  num_bytes = prev->reglist.num_regs
    * aarch64_get_qualifier_esize (prev->qualifier)
    * aarch64_get_qualifier_nelem (prev->qualifier);
       if ((int) num_bytes != opnd->addr.offset.imm)
  {
    set_other_error (mismatch_detail, idx,
       
# 1678 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      (
# 1678 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "invalid post-increment amount"
# 1678 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
# 1678 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                        );
    return 0;
  }
     }
   break;

 case AARCH64_OPND_ADDR_REGOFF:



   size = aarch64_get_qualifier_esize (opnd->qualifier);

   if (opnd->shifter.amount != 0
       && opnd->shifter.amount != (int)get_logsz (size))
     {
       set_other_error (mismatch_detail, idx,
          
# 1694 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 1694 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "invalid shift amount"
# 1694 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 1694 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                  );
       return 0;
     }


   switch (opnd->shifter.kind)
     {
     case AARCH64_MOD_UXTW:
     case AARCH64_MOD_LSL:
     case AARCH64_MOD_SXTW:
     case AARCH64_MOD_SXTX: break;
     default:
       set_other_error (mismatch_detail, idx,
          
# 1707 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 1707 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "invalid extend/shift operator"
# 1707 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 1707 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                           );
       return 0;
     }
   break;

 case AARCH64_OPND_ADDR_UIMM12:
   imm = opnd->addr.offset.imm;



   size = aarch64_get_qualifier_esize (qualifier);
   if (!value_in_range_p (imm, 0, 4095 * size))
     {
       set_offset_out_of_range_error (mismatch_detail, idx,
          0, 4095 * size);
       return 0;
     }
   if (!value_aligned_p (imm, size))
     {
       set_unaligned_error (mismatch_detail, idx, size);
       return 0;
     }
   break;

 case AARCH64_OPND_ADDR_PCREL14:
 case AARCH64_OPND_ADDR_PCREL19:
 case AARCH64_OPND_ADDR_PCREL21:
 case AARCH64_OPND_ADDR_PCREL26:
   imm = opnd->imm.value;
   if (operand_need_shift_by_two (get_operand_from_code (type)))
     {


       if (!value_aligned_p (imm, 4))
  {
    set_unaligned_error (mismatch_detail, idx, 4);
    return 0;
  }


       imm >>= 2;
     }
   size = get_operand_fields_width (get_operand_from_code (type));
   if (!value_fit_signed_field_p (imm, size))
     {
       set_other_error (mismatch_detail, idx,
          
# 1753 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 1753 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "immediate out of range"
# 1753 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 1753 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                    );
       return 0;
     }
   break;

 case AARCH64_OPND_SVE_ADDR_RI_S4xVL:
 case AARCH64_OPND_SVE_ADDR_RI_S4x2xVL:
 case AARCH64_OPND_SVE_ADDR_RI_S4x3xVL:
 case AARCH64_OPND_SVE_ADDR_RI_S4x4xVL:
   min_value = -8;
   max_value = 7;
 sve_imm_offset_vl:
   
# 1765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  !opnd->addr.offset.is_reg
# 1765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1765, 
# 1765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "!opnd->addr.offset.is_reg"
# 1765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 1765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                    ;
   
# 1766 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1766 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  opnd->addr.preind
# 1766 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1766, 
# 1766 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "opnd->addr.preind"
# 1766 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 1766 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            ;
   num = 1 + get_operand_specific_data (&aarch64_operands[type]);
   min_value *= num;
   max_value *= num;
   if ((opnd->addr.offset.imm != 0 && !opnd->shifter.operator_present)
       || (opnd->shifter.operator_present
    && opnd->shifter.kind != AARCH64_MOD_MUL_VL))
     {
       set_other_error (mismatch_detail, idx,
          
# 1775 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 1775 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "invalid addressing mode"
# 1775 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 1775 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                     );
       return 0;
     }
   if (!value_in_range_p (opnd->addr.offset.imm, min_value, max_value))
     {
       set_offset_out_of_range_error (mismatch_detail, idx,
          min_value, max_value);
       return 0;
     }
   if (!value_aligned_p (opnd->addr.offset.imm, num))
     {
       set_unaligned_error (mismatch_detail, idx, num);
       return 0;
     }
   break;

 case AARCH64_OPND_SVE_ADDR_RI_S6xVL:
   min_value = -32;
   max_value = 31;
   goto sve_imm_offset_vl;

 case AARCH64_OPND_SVE_ADDR_RI_S9xVL:
   min_value = -256;
   max_value = 255;
   goto sve_imm_offset_vl;

 case AARCH64_OPND_SVE_ADDR_RI_U6:
 case AARCH64_OPND_SVE_ADDR_RI_U6x2:
 case AARCH64_OPND_SVE_ADDR_RI_U6x4:
 case AARCH64_OPND_SVE_ADDR_RI_U6x8:
   min_value = 0;
   max_value = 63;
 sve_imm_offset:
   
# 1808 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1808 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  !opnd->addr.offset.is_reg
# 1808 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1808, 
# 1808 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "!opnd->addr.offset.is_reg"
# 1808 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 1808 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                    ;
   
# 1809 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1809 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  opnd->addr.preind
# 1809 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1809, 
# 1809 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "opnd->addr.preind"
# 1809 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 1809 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            ;
   num = 1 << get_operand_specific_data (&aarch64_operands[type]);
   min_value *= num;
   max_value *= num;
   if (opnd->shifter.operator_present
       || opnd->shifter.amount_present)
     {
       set_other_error (mismatch_detail, idx,
          
# 1817 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 1817 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "invalid addressing mode"
# 1817 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 1817 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                     );
       return 0;
     }
   if (!value_in_range_p (opnd->addr.offset.imm, min_value, max_value))
     {
       set_offset_out_of_range_error (mismatch_detail, idx,
          min_value, max_value);
       return 0;
     }
   if (!value_aligned_p (opnd->addr.offset.imm, num))
     {
       set_unaligned_error (mismatch_detail, idx, num);
       return 0;
     }
   break;

 case AARCH64_OPND_SVE_ADDR_RI_S4x16:
   min_value = -8;
   max_value = 7;
   goto sve_imm_offset;

 case AARCH64_OPND_SVE_ADDR_R:
 case AARCH64_OPND_SVE_ADDR_RR:
 case AARCH64_OPND_SVE_ADDR_RR_LSL1:
 case AARCH64_OPND_SVE_ADDR_RR_LSL2:
 case AARCH64_OPND_SVE_ADDR_RR_LSL3:
 case AARCH64_OPND_SVE_ADDR_RX:
 case AARCH64_OPND_SVE_ADDR_RX_LSL1:
 case AARCH64_OPND_SVE_ADDR_RX_LSL2:
 case AARCH64_OPND_SVE_ADDR_RX_LSL3:
 case AARCH64_OPND_SVE_ADDR_RZ:
 case AARCH64_OPND_SVE_ADDR_RZ_LSL1:
 case AARCH64_OPND_SVE_ADDR_RZ_LSL2:
 case AARCH64_OPND_SVE_ADDR_RZ_LSL3:
   modifiers = 1 << AARCH64_MOD_LSL;
 sve_rr_operand:
   
# 1853 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1853 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  opnd->addr.offset.is_reg
# 1853 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1853, 
# 1853 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "opnd->addr.offset.is_reg"
# 1853 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 1853 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                   ;
   
# 1854 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1854 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  opnd->addr.preind
# 1854 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1854, 
# 1854 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "opnd->addr.preind"
# 1854 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 1854 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            ;
   if ((aarch64_operands[type].flags & 0x00000100) != 0
       && opnd->addr.offset.regno == 31)
     {
       set_other_error (mismatch_detail, idx,
          
# 1859 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 1859 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "index register xzr is not allowed"
# 1859 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 1859 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                               );
       return 0;
     }
   if (((1 << opnd->shifter.kind) & modifiers) == 0
       || (opnd->shifter.amount
    != get_operand_specific_data (&aarch64_operands[type])))
     {
       set_other_error (mismatch_detail, idx,
          
# 1867 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 1867 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "invalid addressing mode"
# 1867 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 1867 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                     );
       return 0;
     }
   break;

 case AARCH64_OPND_SVE_ADDR_RZ_XTW_14:
 case AARCH64_OPND_SVE_ADDR_RZ_XTW_22:
 case AARCH64_OPND_SVE_ADDR_RZ_XTW1_14:
 case AARCH64_OPND_SVE_ADDR_RZ_XTW1_22:
 case AARCH64_OPND_SVE_ADDR_RZ_XTW2_14:
 case AARCH64_OPND_SVE_ADDR_RZ_XTW2_22:
 case AARCH64_OPND_SVE_ADDR_RZ_XTW3_14:
 case AARCH64_OPND_SVE_ADDR_RZ_XTW3_22:
   modifiers = (1 << AARCH64_MOD_SXTW) | (1 << AARCH64_MOD_UXTW);
   goto sve_rr_operand;

 case AARCH64_OPND_SVE_ADDR_ZI_U5:
 case AARCH64_OPND_SVE_ADDR_ZI_U5x2:
 case AARCH64_OPND_SVE_ADDR_ZI_U5x4:
 case AARCH64_OPND_SVE_ADDR_ZI_U5x8:
   min_value = 0;
   max_value = 31;
   goto sve_imm_offset;

 case AARCH64_OPND_SVE_ADDR_ZZ_LSL:
   modifiers = 1 << AARCH64_MOD_LSL;
 sve_zz_operand:
   
# 1894 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1894 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  opnd->addr.offset.is_reg
# 1894 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1894, 
# 1894 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "opnd->addr.offset.is_reg"
# 1894 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 1894 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                   ;
   
# 1895 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1895 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  opnd->addr.preind
# 1895 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1895, 
# 1895 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "opnd->addr.preind"
# 1895 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 1895 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            ;
   if (((1 << opnd->shifter.kind) & modifiers) == 0
       || opnd->shifter.amount < 0
       || opnd->shifter.amount > 3)
     {
       set_other_error (mismatch_detail, idx,
          
# 1901 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 1901 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "invalid addressing mode"
# 1901 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 1901 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                     );
       return 0;
     }
   break;

 case AARCH64_OPND_SVE_ADDR_ZZ_SXTW:
   modifiers = (1 << AARCH64_MOD_SXTW);
   goto sve_zz_operand;

 case AARCH64_OPND_SVE_ADDR_ZZ_UXTW:
   modifiers = 1 << AARCH64_MOD_UXTW;
   goto sve_zz_operand;

 default:
   break;
 }
      break;

    case AARCH64_OPND_CLASS_SIMD_REGLIST:
      if (type == AARCH64_OPND_LEt)
 {

   num = 16 / aarch64_get_qualifier_esize (qualifier) - 1;
   if (!value_in_range_p (opnd->reglist.index, 0, num))
     {
       set_elem_idx_out_of_range_error (mismatch_detail, idx, 0, num);
       return 0;
     }
 }


      num = get_opcode_dependent_value (opcode);
      switch (type)
 {
 case AARCH64_OPND_LVt:
   
# 1936 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1936 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  num >= 1 && num <= 4
# 1936 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1936, 
# 1936 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "num >= 1 && num <= 4"
# 1936 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 1936 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                               ;


   if (num != 1 && opnd->reglist.num_regs != num)
     {
       set_reg_list_error (mismatch_detail, idx, num);
       return 0;
     }
   break;
 case AARCH64_OPND_LVt_AL:
 case AARCH64_OPND_LEt:
   
# 1947 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1947 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  num >= 1 && num <= 4
# 1947 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1947, 
# 1947 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "num >= 1 && num <= 4"
# 1947 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 1947 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                               ;


   if (opnd->reglist.num_regs != num)
     {
       set_reg_list_error (mismatch_detail, idx, num);
       return 0;
     }
   break;
 default:
   break;
 }
      break;

    case AARCH64_OPND_CLASS_IMMEDIATE:

      imm = opnd->imm.value;

      if (qualifier_value_in_range_constraint_p (qualifier)
   && !value_in_range_p (imm, get_lower_bound (qualifier),
    get_upper_bound (qualifier)))
 {
   set_imm_out_of_range_error (mismatch_detail, idx,
          get_lower_bound (qualifier),
          get_upper_bound (qualifier));
   return 0;
 }

      switch (type)
 {
 case AARCH64_OPND_AIMM:
   if (opnd->shifter.kind != AARCH64_MOD_LSL)
     {
       set_other_error (mismatch_detail, idx,
          
# 1981 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 1981 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "invalid shift operator"
# 1981 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 1981 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                    );
       return 0;
     }
   if (opnd->shifter.amount != 0 && opnd->shifter.amount != 12)
     {
       set_other_error (mismatch_detail, idx,
          
# 1987 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 1987 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "shift amount must be 0 or 12"
# 1987 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 1987 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                          );
       return 0;
     }
   if (!value_fit_unsigned_field_p (opnd->imm.value, 12))
     {
       set_other_error (mismatch_detail, idx,
          
# 1993 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 1993 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "immediate out of range"
# 1993 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 1993 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                    );
       return 0;
     }
   break;

 case AARCH64_OPND_HALF:
   
# 1999 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 1999 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  idx == 1 && opnds[0].type == AARCH64_OPND_Rd
# 1999 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 1999, 
# 1999 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "idx == 1 && opnds[0].type == AARCH64_OPND_Rd"
# 1999 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 1999 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                       ;
   if (opnd->shifter.kind != AARCH64_MOD_LSL)
     {
       set_other_error (mismatch_detail, idx,
          
# 2003 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2003 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "invalid shift operator"
# 2003 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2003 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                    );
       return 0;
     }
   size = aarch64_get_qualifier_esize (opnds[0].qualifier);
   if (!value_aligned_p (opnd->shifter.amount, 16))
     {
       set_other_error (mismatch_detail, idx,
          
# 2010 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2010 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "shift amount must be a multiple of 16"
# 2010 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2010 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                   );
       return 0;
     }
   if (!value_in_range_p (opnd->shifter.amount, 0, size * 8 - 16))
     {
       set_sft_amount_out_of_range_error (mismatch_detail, idx,
       0, size * 8 - 16);
       return 0;
     }
   if (opnd->imm.value < 0)
     {
       set_other_error (mismatch_detail, idx,
          
# 2022 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2022 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "negative immediate value not allowed"
# 2022 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2022 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                  );
       return 0;
     }
   if (!value_fit_unsigned_field_p (opnd->imm.value, 16))
     {
       set_other_error (mismatch_detail, idx,
          
# 2028 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2028 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "immediate out of range"
# 2028 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2028 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                    );
       return 0;
     }
   break;

 case AARCH64_OPND_IMM_MOV:
     {
       int esize = aarch64_get_qualifier_esize (opnds[0].qualifier);
       imm = opnd->imm.value;
       
# 2037 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      (__builtin_expect(!(
# 2037 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      idx == 1
# 2037 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2037, 
# 2037 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "idx == 1"
# 2037 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      ) : (void)0)
# 2037 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                       ;
       switch (opcode->op)
  {
  case OP_MOV_IMM_WIDEN:
    imm = ~imm;

  case OP_MOV_IMM_WIDE:
    if (!aarch64_wide_constant_p (imm, esize == 4, 
# 2044 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                                  ((void *)0)
# 2044 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                      ))
      {
        set_other_error (mismatch_detail, idx,
           
# 2047 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          (
# 2047 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
          "immediate out of range"
# 2047 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          )
# 2047 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                     );
        return 0;
      }
    break;
  case OP_MOV_IMM_LOG:
    if (!aarch64_logical_immediate_p (imm, esize, 
# 2052 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                                 ((void *)0)
# 2052 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                     ))
      {
        set_other_error (mismatch_detail, idx,
           
# 2055 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          (
# 2055 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
          "immediate out of range"
# 2055 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          )
# 2055 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                     );
        return 0;
      }
    break;
  default:
    
# 2060 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   (__builtin_expect(!(
# 2060 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   0
# 2060 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2060, 
# 2060 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   "0"
# 2060 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   ) : (void)0)
# 2060 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
             ;
    return 0;
  }
     }
   break;

 case AARCH64_OPND_NZCV:
 case AARCH64_OPND_CCMP_IMM:
 case AARCH64_OPND_EXCEPTION:
 case AARCH64_OPND_UIMM4:
 case AARCH64_OPND_UIMM7:
 case AARCH64_OPND_UIMM3_OP1:
 case AARCH64_OPND_UIMM3_OP2:
 case AARCH64_OPND_SVE_UIMM3:
 case AARCH64_OPND_SVE_UIMM7:
 case AARCH64_OPND_SVE_UIMM8:
 case AARCH64_OPND_SVE_UIMM8_53:
   size = get_operand_fields_width (get_operand_from_code (type));
   
# 2078 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 2078 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  size < 32
# 2078 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2078, 
# 2078 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "size < 32"
# 2078 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 2078 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                    ;
   if (!value_fit_unsigned_field_p (opnd->imm.value, size))
     {
       set_imm_out_of_range_error (mismatch_detail, idx, 0,
       (1 << size) - 1);
       return 0;
     }
   break;

 case AARCH64_OPND_SIMM5:
 case AARCH64_OPND_SVE_SIMM5:
 case AARCH64_OPND_SVE_SIMM5B:
 case AARCH64_OPND_SVE_SIMM6:
 case AARCH64_OPND_SVE_SIMM8:
   size = get_operand_fields_width (get_operand_from_code (type));
   
# 2093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 2093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  size < 32
# 2093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2093, 
# 2093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "size < 32"
# 2093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 2093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                    ;
   if (!value_fit_signed_field_p (opnd->imm.value, size))
     {
       set_imm_out_of_range_error (mismatch_detail, idx,
       -(1 << (size - 1)),
       (1 << (size - 1)) - 1);
       return 0;
     }
   break;

 case AARCH64_OPND_WIDTH:
   
# 2104 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 2104 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  idx > 1 && opnds[idx-1].type == AARCH64_OPND_IMM && opnds[0].type == AARCH64_OPND_Rd
# 2104 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2104, 
# 2104 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "idx > 1 && opnds[idx-1].type == AARCH64_OPND_IMM && opnds[0].type == AARCH64_OPND_Rd"
# 2104 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
                                        
# 2105 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                       ;
   size = get_upper_bound (qualifier);
   if (opnd->imm.value + opnds[idx-1].imm.value > size)

     {
       set_imm_out_of_range_error (mismatch_detail, idx, 1,
       size - opnds[idx-1].imm.value);
       return 0;
     }
   break;

 case AARCH64_OPND_LIMM:
 case AARCH64_OPND_SVE_LIMM:
   {
     int esize = aarch64_get_qualifier_esize (opnds[0].qualifier);
     uint64_t uimm = opnd->imm.value;
     if (opcode->op == OP_BIC)
       uimm = ~uimm;
     if (!aarch64_logical_immediate_p (uimm, esize, 
# 2123 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                                   ((void *)0)
# 2123 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                       ))
       {
  set_other_error (mismatch_detail, idx,
     
# 2126 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    (
# 2126 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    "immediate out of range"
# 2126 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    )
# 2126 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                               );
  return 0;
       }
   }
   break;

 case AARCH64_OPND_IMM0:
 case AARCH64_OPND_FPIMM0:
   if (opnd->imm.value != 0)
     {
       set_other_error (mismatch_detail, idx,
          
# 2137 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2137 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "immediate zero expected"
# 2137 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2137 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                     );
       return 0;
     }
   break;

 case AARCH64_OPND_IMM_ROT1:
 case AARCH64_OPND_IMM_ROT2:
 case AARCH64_OPND_SVE_IMM_ROT2:
   if (opnd->imm.value != 0
       && opnd->imm.value != 90
       && opnd->imm.value != 180
       && opnd->imm.value != 270)
     {
       set_other_error (mismatch_detail, idx,
          
# 2151 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2151 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "rotate expected to be 0, 90, 180 or 270"
# 2151 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2151 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                     );
       return 0;
     }
   break;

 case AARCH64_OPND_IMM_ROT3:
 case AARCH64_OPND_SVE_IMM_ROT1:
   if (opnd->imm.value != 90 && opnd->imm.value != 270)
     {
       set_other_error (mismatch_detail, idx,
          
# 2161 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2161 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "rotate expected to be 90 or 270"
# 2161 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2161 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                             );
       return 0;
     }
   break;

 case AARCH64_OPND_SHLL_IMM:
   
# 2167 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 2167 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  idx == 2
# 2167 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2167, 
# 2167 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "idx == 2"
# 2167 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 2167 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                   ;
   size = 8 * aarch64_get_qualifier_esize (opnds[idx - 1].qualifier);
   if (opnd->imm.value != size)
     {
       set_other_error (mismatch_detail, idx,
          
# 2172 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2172 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "invalid shift amount"
# 2172 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2172 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                  );
       return 0;
     }
   break;

 case AARCH64_OPND_IMM_VLSL:
   size = aarch64_get_qualifier_esize (qualifier);
   if (!value_in_range_p (opnd->imm.value, 0, size * 8 - 1))
     {
       set_imm_out_of_range_error (mismatch_detail, idx, 0,
       size * 8 - 1);
       return 0;
     }
   break;

 case AARCH64_OPND_IMM_VLSR:
   size = aarch64_get_qualifier_esize (qualifier);
   if (!value_in_range_p (opnd->imm.value, 1, size * 8))
     {
       set_imm_out_of_range_error (mismatch_detail, idx, 1, size * 8);
       return 0;
     }
   break;

 case AARCH64_OPND_SIMD_IMM:
 case AARCH64_OPND_SIMD_IMM_SFT:

   switch (qualifier)
     {
     case AARCH64_OPND_QLF_LSL:
       if (opnd->shifter.kind != AARCH64_MOD_LSL)
  {
    set_other_error (mismatch_detail, idx,
       
# 2205 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      (
# 2205 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "invalid shift operator"
# 2205 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
# 2205 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                 );
    return 0;
  }
       break;
     case AARCH64_OPND_QLF_MSL:
       if (opnd->shifter.kind != AARCH64_MOD_MSL)
  {
    set_other_error (mismatch_detail, idx,
       
# 2213 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      (
# 2213 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "invalid shift operator"
# 2213 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
# 2213 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                 );
    return 0;
  }
       break;
     case AARCH64_OPND_QLF_NIL:
       if (opnd->shifter.kind != AARCH64_MOD_NONE)
  {
    set_other_error (mismatch_detail, idx,
       
# 2221 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      (
# 2221 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "shift is not permitted"
# 2221 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
# 2221 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                 );
    return 0;
  }
       break;
     default:
       
# 2226 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      (__builtin_expect(!(
# 2226 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      0
# 2226 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2226, 
# 2226 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "0"
# 2226 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      ) : (void)0)
# 2226 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                ;
       return 0;
     }

   
# 2230 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 2230 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  idx == 1
# 2230 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2230, 
# 2230 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "idx == 1"
# 2230 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 2230 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                   ;
   if (aarch64_get_qualifier_esize (opnds[0].qualifier) != 8)
     {

       if (!value_in_range_p (opnd->imm.value, -128, 255))
  {
    set_imm_out_of_range_error (mismatch_detail, idx, -128, 255);
    return 0;
  }
     }
   else if (aarch64_shrink_expanded_imm8 (opnd->imm.value) < 0)
     {



       set_other_error (mismatch_detail, idx,
          
# 2246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "invalid value for immediate"
# 2246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                         );
       return 0;
     }

   switch (opnd->shifter.kind)
     {
     case AARCH64_MOD_LSL:
       size = aarch64_get_qualifier_esize (opnds[0].qualifier);
       if (!value_in_range_p (opnd->shifter.amount, 0, (size - 1) * 8))
  {
    set_sft_amount_out_of_range_error (mismatch_detail, idx, 0,
           (size - 1) * 8);
    return 0;
  }
       if (!value_aligned_p (opnd->shifter.amount, 8))
  {
    set_unaligned_error (mismatch_detail, idx, 8);
    return 0;
  }
       break;
     case AARCH64_MOD_MSL:

       if (opnd->shifter.amount != 8 && opnd->shifter.amount != 16)
  {
    set_other_error (mismatch_detail, idx,
       
# 2271 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      (
# 2271 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "shift amount must be 0 or 16"
# 2271 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
# 2271 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                       );
    return 0;
  }
       break;
     default:
       if (opnd->shifter.kind != AARCH64_MOD_NONE)
  {
    set_other_error (mismatch_detail, idx,
       
# 2279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      (
# 2279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "invalid shift operator"
# 2279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
# 2279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                 );
    return 0;
  }
       break;
     }
   break;

 case AARCH64_OPND_FPIMM:
 case AARCH64_OPND_SIMD_FPIMM:
 case AARCH64_OPND_SVE_FPIMM8:
   if (opnd->imm.is_fp == 0)
     {
       set_other_error (mismatch_detail, idx,
          
# 2292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "floating-point immediate expected"
# 2292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                               );
       return 0;
     }




   if (!value_in_range_p (opnd->imm.value, 0, 255))
     {
       set_other_error (mismatch_detail, idx,
          
# 2302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "immediate out of range"
# 2302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                    );
       return 0;
     }
   if (opnd->shifter.kind != AARCH64_MOD_NONE)
     {
       set_other_error (mismatch_detail, idx,
          
# 2308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "invalid shift operator"
# 2308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                    );
       return 0;
     }
   break;

 case AARCH64_OPND_SVE_AIMM:
   min_value = 0;
 sve_aimm:
   
# 2316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 2316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  opnd->shifter.kind == AARCH64_MOD_LSL
# 2316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2316, 
# 2316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "opnd->shifter.kind == AARCH64_MOD_LSL"
# 2316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 2316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                ;
   size = aarch64_get_qualifier_esize (opnds[0].qualifier);
   mask = ~((uint64_t) -1 << (size * 4) << (size * 4));
   uvalue = opnd->imm.value;
   shift = opnd->shifter.amount;
   if (size == 1)
     {
       if (shift != 0)
  {
    set_other_error (mismatch_detail, idx,
       
# 2326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      (
# 2326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "no shift amount allowed for" " 8-bit constants"
# 2326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
                            
# 2327 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                           );
    return 0;
  }
     }
   else
     {
       if (shift != 0 && shift != 8)
  {
    set_other_error (mismatch_detail, idx,
       
# 2336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      (
# 2336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "shift amount must be 0 or 8"
# 2336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
# 2336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                      );
    return 0;
  }
       if (shift == 0 && (uvalue & 0xff) == 0)
  {
    shift = 8;
    uvalue = (int64_t) uvalue / 256;
  }
     }
   mask >>= shift;
   if ((uvalue & mask) != uvalue && (uvalue | ~mask) != uvalue)
     {
       set_other_error (mismatch_detail, idx,
          
# 2349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "immediate too big for element size"
# 2349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                );
       return 0;
     }
   uvalue = (uvalue - min_value) & mask;
   if (uvalue > 0xff)
     {
       set_other_error (mismatch_detail, idx,
          
# 2356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "invalid arithmetic immediate"
# 2356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                          );
       return 0;
     }
   break;

 case AARCH64_OPND_SVE_ASIMM:
   min_value = -128;
   goto sve_aimm;

 case AARCH64_OPND_SVE_I1_HALF_ONE:
   
# 2366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 2366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  opnd->imm.is_fp
# 2366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2366, 
# 2366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "opnd->imm.is_fp"
# 2366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 2366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                          ;
   if (opnd->imm.value != 0x3f000000 && opnd->imm.value != 0x3f800000)
     {
       set_other_error (mismatch_detail, idx,
          
# 2370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "floating-point value must be 0.5 or 1.0"
# 2370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                     );
       return 0;
     }
   break;

 case AARCH64_OPND_SVE_I1_HALF_TWO:
   
# 2376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 2376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  opnd->imm.is_fp
# 2376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2376, 
# 2376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "opnd->imm.is_fp"
# 2376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 2376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                          ;
   if (opnd->imm.value != 0x3f000000 && opnd->imm.value != 0x40000000)
     {
       set_other_error (mismatch_detail, idx,
          
# 2380 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2380 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "floating-point value must be 0.5 or 2.0"
# 2380 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2380 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                     );
       return 0;
     }
   break;

 case AARCH64_OPND_SVE_I1_ZERO_ONE:
   
# 2386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 2386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  opnd->imm.is_fp
# 2386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2386, 
# 2386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "opnd->imm.is_fp"
# 2386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 2386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                          ;
   if (opnd->imm.value != 0 && opnd->imm.value != 0x3f800000)
     {
       set_other_error (mismatch_detail, idx,
          
# 2390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "floating-point value must be 0.0 or 1.0"
# 2390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                     );
       return 0;
     }
   break;

 case AARCH64_OPND_SVE_INV_LIMM:
   {
     int esize = aarch64_get_qualifier_esize (opnds[0].qualifier);
     uint64_t uimm = ~opnd->imm.value;
     if (!aarch64_logical_immediate_p (uimm, esize, 
# 2399 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                                   ((void *)0)
# 2399 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                       ))
       {
  set_other_error (mismatch_detail, idx,
     
# 2402 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    (
# 2402 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    "immediate out of range"
# 2402 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    )
# 2402 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                               );
  return 0;
       }
   }
   break;

 case AARCH64_OPND_SVE_LIMM_MOV:
   {
     int esize = aarch64_get_qualifier_esize (opnds[0].qualifier);
     uint64_t uimm = opnd->imm.value;
     if (!aarch64_logical_immediate_p (uimm, esize, 
# 2412 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                                   ((void *)0)
# 2412 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                       ))
       {
  set_other_error (mismatch_detail, idx,
     
# 2415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    (
# 2415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    "immediate out of range"
# 2415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    )
# 2415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                               );
  return 0;
       }
     if (!aarch64_sve_dupm_mov_immediate_p (uimm, esize))
       {
  set_other_error (mismatch_detail, idx,
     
# 2421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    (
# 2421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    "invalid replicated MOV immediate"
# 2421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    )
# 2421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                         );
  return 0;
       }
   }
   break;

 case AARCH64_OPND_SVE_PATTERN_SCALED:
   
# 2428 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 2428 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  opnd->shifter.kind == AARCH64_MOD_MUL
# 2428 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2428, 
# 2428 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "opnd->shifter.kind == AARCH64_MOD_MUL"
# 2428 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 2428 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                ;
   if (!value_in_range_p (opnd->shifter.amount, 1, 16))
     {
       set_multiplier_out_of_range_error (mismatch_detail, idx, 1, 16);
       return 0;
     }
   break;

 case AARCH64_OPND_SVE_SHLIMM_PRED:
 case AARCH64_OPND_SVE_SHLIMM_UNPRED:
   size = aarch64_get_qualifier_esize (opnds[idx - 1].qualifier);
   if (!value_in_range_p (opnd->imm.value, 0, 8 * size - 1))
     {
       set_imm_out_of_range_error (mismatch_detail, idx,
       0, 8 * size - 1);
       return 0;
     }
   break;

 case AARCH64_OPND_SVE_SHRIMM_PRED:
 case AARCH64_OPND_SVE_SHRIMM_UNPRED:
   size = aarch64_get_qualifier_esize (opnds[idx - 1].qualifier);
   if (!value_in_range_p (opnd->imm.value, 1, 8 * size))
     {
       set_imm_out_of_range_error (mismatch_detail, idx, 1, 8 * size);
       return 0;
     }
   break;

 default:
   break;
 }
      break;

    case AARCH64_OPND_CLASS_SYSTEM:
      switch (type)
 {
 case AARCH64_OPND_PSTATEFIELD:
   
# 2466 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 2466 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  idx == 0 && opnds[1].type == AARCH64_OPND_UIMM4
# 2466 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2466, 
# 2466 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "idx == 0 && opnds[1].type == AARCH64_OPND_UIMM4"
# 2466 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 2466 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                          ;



   if ((opnd->pstatefield == 0x03
        || opnd->pstatefield == 0x04
        || opnd->pstatefield == 0x1a)
       && opnds[1].imm.value > 1)
     {
       set_imm_out_of_range_error (mismatch_detail, idx, 0, 1);
       return 0;
     }





   if (opnd->pstatefield == 0x05 && opnds[1].imm.value > 1)
     {
       set_imm_out_of_range_error (mismatch_detail, idx, 0, 1);
       return 0;
     }
   break;
 default:
   break;
 }
      break;

    case AARCH64_OPND_CLASS_SIMD_ELEMENT:

      if (opcode->op == OP_FCMLA_ELEM)


 num = aarch64_get_qualifier_nelem (opnds[0].qualifier)
       * aarch64_get_qualifier_esize (opnds[0].qualifier) / 2;
      else
 num = 16;
      num = num / aarch64_get_qualifier_esize (qualifier) - 1;


      if (!value_in_range_p (opnd->reglane.index, 0, num))
 {
   set_elem_idx_out_of_range_error (mismatch_detail, idx, 0, num);
   return 0;
 }
# 2519 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      if (type == AARCH64_OPND_Em16 && qualifier == AARCH64_OPND_QLF_S_H
   && !value_in_range_p (opnd->reglane.regno, 0, 15))
 {
   set_regno_out_of_range_error (mismatch_detail, idx, 0, 15);
   return 0;
 }
      break;

    case AARCH64_OPND_CLASS_MODIFIED_REG:
      
# 2528 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (__builtin_expect(!(
# 2528 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     idx == 1 || idx == 2
# 2528 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2528, 
# 2528 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "idx == 1 || idx == 2"
# 2528 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) : (void)0)
# 2528 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                  ;
      switch (type)
 {
 case AARCH64_OPND_Rm_EXT:
   if (!aarch64_extend_operator_p (opnd->shifter.kind)
       && opnd->shifter.kind != AARCH64_MOD_LSL)
     {
       set_other_error (mismatch_detail, idx,
          
# 2536 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2536 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "extend operator expected"
# 2536 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2536 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                      );
       return 0;
     }




   if (!aarch64_stack_pointer_p (opnds + 0)
       && (idx != 2 || !aarch64_stack_pointer_p (opnds + 1)))
     {
       if (!opnd->shifter.operator_present)
  {
    set_other_error (mismatch_detail, idx,
       
# 2549 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      (
# 2549 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "missing extend operator"
# 2549 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
# 2549 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                  );
    return 0;
  }
       else if (opnd->shifter.kind == AARCH64_MOD_LSL)
  {
    set_other_error (mismatch_detail, idx,
       
# 2555 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      (
# 2555 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "'LSL' operator not allowed"
# 2555 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
# 2555 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                     );
    return 0;
  }
     }
   
# 2559 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 2559 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  opnd->shifter.operator_present || opnd->shifter.kind == AARCH64_MOD_LSL
# 2559 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2559, 
# 2559 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "opnd->shifter.operator_present || opnd->shifter.kind == AARCH64_MOD_LSL"
# 2559 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
                                             
# 2560 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                            ;
   if (!value_in_range_p (opnd->shifter.amount, 0, 4))
     {
       set_sft_amount_out_of_range_error (mismatch_detail, idx, 0, 4);
       return 0;
     }





   if (qualifier == AARCH64_OPND_QLF_X
       && opnd->shifter.kind != AARCH64_MOD_LSL
       && opnd->shifter.kind != AARCH64_MOD_UXTX
       && opnd->shifter.kind != AARCH64_MOD_SXTX)
     {
       set_other_error (mismatch_detail, idx, 
# 2576 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                             (
# 2576 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                             "W register expected"
# 2576 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                             )
# 2576 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                     );
       return 0;
     }
   break;

 case AARCH64_OPND_Rm_SFT:


   if (!aarch64_shift_operator_p (opnd->shifter.kind))
     {
       set_other_error (mismatch_detail, idx,
          
# 2587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "shift operator expected"
# 2587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                     );
       return 0;
     }
   if (opnd->shifter.kind == AARCH64_MOD_ROR
       && opcode->iclass != log_shift)
     {
       set_other_error (mismatch_detail, idx,
          
# 2594 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (
# 2594 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "'ROR' operator not allowed"
# 2594 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         )
# 2594 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                        );
       return 0;
     }
   num = qualifier == AARCH64_OPND_QLF_W ? 31 : 63;
   if (!value_in_range_p (opnd->shifter.amount, 0, num))
     {
       set_sft_amount_out_of_range_error (mismatch_detail, idx, 0, num);
       return 0;
     }
   break;

 default:
   break;
 }
      break;

    default:
      break;
    }

  return 1;
}
# 2628 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
int
aarch64_match_operands_constraint (aarch64_inst *inst,
       aarch64_operand_error *mismatch_detail)
{
  int i;

  ;;






  i = inst->opcode->tied_operand;
  if (i > 0 && (inst->operands[0].reg.regno != inst->operands[i].reg.regno))
    {
      if (mismatch_detail)
 {
   mismatch_detail->kind = AARCH64_OPDE_UNTIED_OPERAND;
   mismatch_detail->index = i;
   mismatch_detail->error = 
# 2648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                           ((void *)0)
# 2648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                               ;
 }
      return 0;
    }
# 2663 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  if (match_operands_qualifier (inst, 
# 2663 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                     1 
# 2663 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                        ) == 0)
    {
      ;;
      if (mismatch_detail)
 {



   mismatch_detail->kind = AARCH64_OPDE_INVALID_VARIANT;
   mismatch_detail->index = -1;
   mismatch_detail->error = 
# 2673 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                           ((void *)0)
# 2673 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                               ;
 }
      return 0;
    }


  for (i = 0; i < 6; ++i)
    {
      enum aarch64_opnd type = inst->opcode->operands[i];
      if (type == AARCH64_OPND_NIL)
 break;
      if (inst->operands[i].skip)
 {
   ;;
   continue;
 }
      if (operand_general_constraint_met_p (inst->operands, i, type,
         inst->opcode, mismatch_detail) == 0)
 {
   ;;
   return 0;
 }
    }

  ;;

  return 1;
}
# 2711 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
const aarch64_opcode*
aarch64_replace_opcode (aarch64_inst *inst, const aarch64_opcode *opcode)
{
  int i;
  const aarch64_opcode *old = inst->opcode;

  inst->opcode = opcode;


  for (i = 0; i < 6; ++i)
    {
      inst->operands[i].type = opcode->operands[i];
      if (opcode->operands[i] == AARCH64_OPND_NIL)
 break;
    }

  ;;

  return old;
}

int
aarch64_operand_index (const enum aarch64_opnd *operands, enum aarch64_opnd operand)
{
  int i;
  for (i = 0; i < 6; ++i)
    if (operands[i] == operand)
      return i;
    else if (operands[i] == AARCH64_OPND_NIL)
      break;
  return -1;
}


#define BANK(R,FOR31) { R (0), R (1), R (2), R (3), R (4), R (5), R (6), R (7), R (8), R (9), R (10), R (11), R (12), R (13), R (14), R (15), R (16), R (17), R (18), R (19), R (20), R (21), R (22), R (23), R (24), R (25), R (26), R (27), R (28), R (29), R (30), FOR31 }
# 2754 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
static const char *int_reg[2][2][32] = {
#define R32(X) "w" #X
#define R64(X) "x" #X
  { { "w" "0", "w" "1", "w" "2", "w" "3", "w" "4", "w" "5", "w" "6", "w" "7", "w" "8", "w" "9", "w" "10", "w" "11", "w" "12", "w" "13", "w" "14", "w" "15", "w" "16", "w" "17", "w" "18", "w" "19", "w" "20", "w" "21", "w" "22", "w" "23", "w" "24", "w" "25", "w" "26", "w" "27", "w" "28", "w" "29", "w" "30", "wsp" }, { "x" "0", "x" "1", "x" "2", "x" "3", "x" "4", "x" "5", "x" "6", "x" "7", "x" "8", "x" "9", "x" "10", "x" "11", "x" "12", "x" "13", "x" "14", "x" "15", "x" "16", "x" "17", "x" "18", "x" "19", "x" "20", "x" "21", "x" "22", "x" "23", "x" "24", "x" "25", "x" "26", "x" "27", "x" "28", "x" "29", "x" "30", "sp" } },
  { { "w" "0", "w" "1", "w" "2", "w" "3", "w" "4", "w" "5", "w" "6", "w" "7", "w" "8", "w" "9", "w" "10", "w" "11", "w" "12", "w" "13", "w" "14", "w" "15", "w" "16", "w" "17", "w" "18", "w" "19", "w" "20", "w" "21", "w" "22", "w" "23", "w" "24", "w" "25", "w" "26", "w" "27", "w" "28", "w" "29", "w" "30", "wzr" }, { "x" "0", "x" "1", "x" "2", "x" "3", "x" "4", "x" "5", "x" "6", "x" "7", "x" "8", "x" "9", "x" "10", "x" "11", "x" "12", "x" "13", "x" "14", "x" "15", "x" "16", "x" "17", "x" "18", "x" "19", "x" "20", "x" "21", "x" "22", "x" "23", "x" "24", "x" "25", "x" "26", "x" "27", "x" "28", "x" "29", "x" "30", "xzr" } }
#undef R64
#undef R32
};




static const char *sve_reg[2][32] = {
#define ZS(X) "z" #X ".s"
#define ZD(X) "z" #X ".d"
  { "z" "0" ".s", "z" "1" ".s", "z" "2" ".s", "z" "3" ".s", "z" "4" ".s", "z" "5" ".s", "z" "6" ".s", "z" "7" ".s", "z" "8" ".s", "z" "9" ".s", "z" "10" ".s", "z" "11" ".s", "z" "12" ".s", "z" "13" ".s", "z" "14" ".s", "z" "15" ".s", "z" "16" ".s", "z" "17" ".s", "z" "18" ".s", "z" "19" ".s", "z" "20" ".s", "z" "21" ".s", "z" "22" ".s", "z" "23" ".s", "z" "24" ".s", "z" "25" ".s", "z" "26" ".s", "z" "27" ".s", "z" "28" ".s", "z" "29" ".s", "z" "30" ".s", "z" "31" ".s" }, { "z" "0" ".d", "z" "1" ".d", "z" "2" ".d", "z" "3" ".d", "z" "4" ".d", "z" "5" ".d", "z" "6" ".d", "z" "7" ".d", "z" "8" ".d", "z" "9" ".d", "z" "10" ".d", "z" "11" ".d", "z" "12" ".d", "z" "13" ".d", "z" "14" ".d", "z" "15" ".d", "z" "16" ".d", "z" "17" ".d", "z" "18" ".d", "z" "19" ".d", "z" "20" ".d", "z" "21" ".d", "z" "22" ".d", "z" "23" ".d", "z" "24" ".d", "z" "25" ".d", "z" "26" ".d", "z" "27" ".d", "z" "28" ".d", "z" "29" ".d", "z" "30" ".d", "z" "31" ".d" }
#undef ZD
#undef ZS
};
#undef BANK




static inline const char *
get_int_reg_name (int regno, aarch64_opnd_qualifier_t qualifier, int sp_reg_p)
{
  const int has_zr = sp_reg_p ? 0 : 1;
  const int is_64 = aarch64_get_qualifier_esize (qualifier) == 4 ? 0 : 1;
  return int_reg[has_zr][is_64][regno];
}



static inline const char *
get_64bit_int_reg_name (int regno, int sp_reg_p)
{
  const int has_zr = sp_reg_p ? 0 : 1;
  return int_reg[has_zr][1][regno];
}




static inline const char *
get_offset_int_reg_name (const aarch64_opnd_info *opnd)
{
  switch (opnd->shifter.kind)
    {
    case AARCH64_MOD_UXTW:
    case AARCH64_MOD_SXTW:
      return get_int_reg_name (opnd->addr.offset.regno, AARCH64_OPND_QLF_W, 0);

    case AARCH64_MOD_LSL:
    case AARCH64_MOD_SXTX:
      return get_int_reg_name (opnd->addr.offset.regno, AARCH64_OPND_QLF_X, 0);

    default:
      abort ();
    }
}




static inline const char *
get_addr_sve_reg_name (int regno, aarch64_opnd_qualifier_t qualifier)
{
  
# 2822 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 (__builtin_expect(!(
# 2822 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 qualifier == AARCH64_OPND_QLF_S_S || qualifier == AARCH64_OPND_QLF_S_D
# 2822 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2822, 
# 2822 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "qualifier == AARCH64_OPND_QLF_S_S || qualifier == AARCH64_OPND_QLF_S_D"
# 2822 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ) : (void)0)
                                        
# 2823 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                       ;
  return sve_reg[qualifier == AARCH64_OPND_QLF_S_D][regno];
}



typedef union
{
  uint64_t i;
  double d;
} double_conv_t;

typedef union
{
  uint32_t i;
  float f;
} single_conv_t;

typedef union
{
  uint32_t i;
  float f;
} half_conv_t;
# 2855 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
static uint64_t
expand_fp_imm (int size, uint32_t imm8)
{
  uint64_t imm = 0;
  uint32_t imm8_7, imm8_6_0, imm8_6, imm8_6_repl4;

  imm8_7 = (imm8 >> 7) & 0x01;
  imm8_6_0 = imm8 & 0x7f;
  imm8_6 = imm8_6_0 >> 6;
  imm8_6_repl4 = (imm8_6 << 3) | (imm8_6 << 2)
    | (imm8_6 << 1) | imm8_6;
  if (size == 8)
    {
      imm = (imm8_7 << (63-32))
 | ((imm8_6 ^ 1) << (62-32))
 | (imm8_6_repl4 << (58-32)) | (imm8_6 << (57-32))
 | (imm8_6 << (56-32)) | (imm8_6 << (55-32))
 | (imm8_6_0 << (48-32));
      imm <<= 32;
    }
  else if (size == 4 || size == 2)
    {
      imm = (imm8_7 << 31)
 | ((imm8_6 ^ 1) << 30)
 | (imm8_6_repl4 << 26)
 | (imm8_6_0 << 19);
    }
  else
    {

      
# 2885 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (__builtin_expect(!(
# 2885 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     0
# 2885 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2885, 
# 2885 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "0"
# 2885 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) : (void)0)
# 2885 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;
    }

  return imm;
}




static void
print_register_list (char *buf, size_t size, const aarch64_opnd_info *opnd,
       const char *prefix)
{
  const int num_regs = opnd->reglist.num_regs;
  const int first_reg = opnd->reglist.first_regno;
  const int last_reg = (first_reg + num_regs - 1) & 0x1f;
  const char *qlf_name = aarch64_get_qualifier_name (opnd->qualifier);
  char tb[8];

  
# 2904 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 (__builtin_expect(!(
# 2904 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 opnd->type != AARCH64_OPND_LEt || opnd->reglist.has_index
# 2904 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2904, 
# 2904 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "opnd->type != AARCH64_OPND_LEt || opnd->reglist.has_index"
# 2904 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ) : (void)0)
# 2904 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                   ;
  
# 2905 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 (__builtin_expect(!(
# 2905 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 num_regs >= 1 && num_regs <= 4
# 2905 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2905, 
# 2905 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "num_regs >= 1 && num_regs <= 4"
# 2905 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 ) : (void)0)
# 2905 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                        ;


  if (opnd->reglist.has_index)

    
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   __builtin___snprintf_chk (
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   tb
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   , 
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   8
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   , 0, __builtin_object_size (
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   tb
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   , 2 > 1 ? 1 : 0), 
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   "[%" 
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   "ll" "i" 
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   "]", (opnd->reglist.index % 100)
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   )
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                 ;
  else
    tb[0] = '\0';




  if (num_regs > 2 && last_reg > first_reg)
    
# 2918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   __builtin___snprintf_chk (
# 2918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   buf
# 2918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   , 
# 2918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   size
# 2918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   , 0, __builtin_object_size (
# 2918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   buf
# 2918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   , 2 > 1 ? 1 : 0), 
# 2918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
   "{%s%d.%s-%s%d.%s}%s", prefix, first_reg, qlf_name, prefix, last_reg, qlf_name, tb
# 2918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
   )
                                      
# 2919 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                     ;
  else
    {
      const int reg0 = first_reg;
      const int reg1 = (first_reg + 1) & 0x1f;
      const int reg2 = (first_reg + 2) & 0x1f;
      const int reg3 = (first_reg + 3) & 0x1f;

      switch (num_regs)
 {
 case 1:
   
# 2930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  __builtin___snprintf_chk (
# 2930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf
# 2930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 
# 2930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  size
# 2930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 0, __builtin_object_size (
# 2930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf
# 2930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 2 > 1 ? 1 : 0), 
# 2930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "{%s%d.%s}%s", prefix, reg0, qlf_name, tb
# 2930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  )
# 2930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                 ;
   break;
 case 2:
   
# 2933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  __builtin___snprintf_chk (
# 2933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf
# 2933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 
# 2933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  size
# 2933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 0, __builtin_object_size (
# 2933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf
# 2933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 2 > 1 ? 1 : 0), 
# 2933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "{%s%d.%s, %s%d.%s}%s", prefix, reg0, qlf_name, prefix, reg1, qlf_name, tb
# 2933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  )
                                 
# 2934 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                ;
   break;
 case 3:
   
# 2937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  __builtin___snprintf_chk (
# 2937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf
# 2937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 
# 2937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  size
# 2937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 0, __builtin_object_size (
# 2937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf
# 2937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 2 > 1 ? 1 : 0), 
# 2937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "{%s%d.%s, %s%d.%s, %s%d.%s}%s", prefix, reg0, qlf_name, prefix, reg1, qlf_name, prefix, reg2, qlf_name, tb
# 2937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  )

                                 
# 2939 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                ;
   break;
 case 4:
   
# 2942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  __builtin___snprintf_chk (
# 2942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf
# 2942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 
# 2942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  size
# 2942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 0, __builtin_object_size (
# 2942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf
# 2942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 2 > 1 ? 1 : 0), 
# 2942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "{%s%d.%s, %s%d.%s, %s%d.%s, %s%d.%s}%s", prefix, reg0, qlf_name, prefix, reg1, qlf_name, prefix, reg2, qlf_name, prefix, reg3, qlf_name, tb
# 2942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  )

                                                         
# 2944 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                        ;
   break;
 }
    }
}




static void
print_immediate_offset_address (char *buf, size_t size,
    const aarch64_opnd_info *opnd,
    const char *base)
{
  if (opnd->addr.writeback)
    {
      if (opnd->addr.preind)
 
# 2961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 2961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 2961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 2961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 2961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 2961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 2961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 2961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"[%s, #%d]!", base, opnd->addr.offset.imm
# 2961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 2961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                               ;
      else
 
# 2963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 2963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 2963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 2963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 2963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 2963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 2963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 2963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"[%s], #%d", base, opnd->addr.offset.imm
# 2963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 2963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                              ;
    }
  else
    {
      if (opnd->shifter.operator_present)
 {
   
# 2969 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  (__builtin_expect(!(
# 2969 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  opnd->shifter.kind == AARCH64_MOD_MUL_VL
# 2969 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 2969, 
# 2969 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "opnd->shifter.kind == AARCH64_MOD_MUL_VL"
# 2969 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  ) : (void)0)
# 2969 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                   ;
   
# 2970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  __builtin___snprintf_chk (
# 2970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf
# 2970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 
# 2970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  size
# 2970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 0, __builtin_object_size (
# 2970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf
# 2970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 2 > 1 ? 1 : 0), 
# 2970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "[%s, #%d, mul vl]", base, opnd->addr.offset.imm
# 2970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  )
                                  
# 2971 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                 ;
 }
      else if (opnd->addr.offset.imm)
 
# 2974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 2974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 2974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 2974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 2974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 2974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 2974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 2974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"[%s, #%d]", base, opnd->addr.offset.imm
# 2974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 2974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                              ;
      else
 
# 2976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 2976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 2976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 2976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 2976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 2976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 2976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 2976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"[%s]", base
# 2976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 2976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                  ;
    }
}




static void
print_register_offset_address (char *buf, size_t size,
          const aarch64_opnd_info *opnd,
          const char *base, const char *offset)
{
  char tb[16];
  bfd_boolean print_extend_p = 
# 2989 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                              1
# 2989 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                  ;
  bfd_boolean print_amount_p = 
# 2990 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                              1
# 2990 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                  ;
  const char *shift_name = aarch64_operand_modifiers[opnd->shifter.kind].name;

  if (!opnd->shifter.amount && (opnd->qualifier != AARCH64_OPND_QLF_S_B
    || !opnd->shifter.amount_present))
    {


      print_amount_p = 
# 2998 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                      0
# 2998 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                           ;


      if (opnd->shifter.kind == AARCH64_MOD_LSL)
 print_extend_p = 
# 3002 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                 0
# 3002 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                      ;
    }


  if (print_extend_p)
    {
      if (print_amount_p)
 
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
tb
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
sizeof (tb)
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
tb
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
", %s #%" 
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "i"
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
, shift_name, (opnd->shifter.amount % 100)
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)

                                 
# 3011 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                ;
      else
 
# 3013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
tb
# 3013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
sizeof (tb)
# 3013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
tb
# 3013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
", %s", shift_name
# 3013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                              ;
    }
  else
    tb[0] = '\0';

  
# 3018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 __builtin___snprintf_chk (
# 3018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 buf
# 3018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 , 
# 3018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 size
# 3018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 , 0, __builtin_object_size (
# 3018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 buf
# 3018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 , 2 > 1 ? 1 : 0), 
# 3018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
 "[%s, %s%s]", base, offset, tb
# 3018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
 )
# 3018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                     ;
}
# 3032 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
void
aarch64_print_operand (char *buf, size_t size, bfd_vma pc,
         const aarch64_opcode *opcode,
         const aarch64_opnd_info *opnds, int idx, int *pcrel_p,
         bfd_vma *address, char** notes 
# 3036 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                       __attribute__ ((__unused__))
# 3036 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                       )
{
  unsigned int i, num_conds;
  const char *name = 
# 3039 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                    ((void *)0)
# 3039 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                        ;
  const aarch64_opnd_info *opnd = opnds + idx;
  enum aarch64_modifier_kind kind;
  uint64_t addr, enum_value;

  buf[0] = '\0';
  if (pcrel_p)
    *pcrel_p = 0;

  switch (opnd->type)
    {
    case AARCH64_OPND_Rd:
    case AARCH64_OPND_Rn:
    case AARCH64_OPND_Rm:
    case AARCH64_OPND_Rt:
    case AARCH64_OPND_Rt2:
    case AARCH64_OPND_Rs:
    case AARCH64_OPND_Ra:
    case AARCH64_OPND_Rt_SYS:
    case AARCH64_OPND_PAIRREG:
    case AARCH64_OPND_SVE_Rm:



      if (opnd->type == AARCH64_OPND_Rt_SYS)
 {
   if (!opnd->present)
     break;
 }

      else if (optional_operand_p (opcode, idx)
        && (opnd->reg.regno
     == get_optional_operand_default_value (opcode)))
 break;
      
# 3073 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (__builtin_expect(!(
# 3073 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     opnd->qualifier == AARCH64_OPND_QLF_W || opnd->qualifier == AARCH64_OPND_QLF_X
# 3073 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 3073, 
# 3073 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "opnd->qualifier == AARCH64_OPND_QLF_W || opnd->qualifier == AARCH64_OPND_QLF_X"
# 3073 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) : (void)0)
                                                
# 3074 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                               ;
      
# 3075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "%s", get_int_reg_name (opnd->reg.regno, opnd->qualifier, 0)
# 3075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
                                                         
# 3076 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                        ;
      break;

    case AARCH64_OPND_Rd_SP:
    case AARCH64_OPND_Rn_SP:
    case AARCH64_OPND_SVE_Rn_SP:
    case AARCH64_OPND_Rm_SP:
      
# 3083 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (__builtin_expect(!(
# 3083 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     opnd->qualifier == AARCH64_OPND_QLF_W || opnd->qualifier == AARCH64_OPND_QLF_WSP || opnd->qualifier == AARCH64_OPND_QLF_X || opnd->qualifier == AARCH64_OPND_QLF_SP
# 3083 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 3083, 
# 3083 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "opnd->qualifier == AARCH64_OPND_QLF_W || opnd->qualifier == AARCH64_OPND_QLF_WSP || opnd->qualifier == AARCH64_OPND_QLF_X || opnd->qualifier == AARCH64_OPND_QLF_SP"
# 3083 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) : (void)0)


                                                 
# 3086 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                ;
      
# 3087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "%s", get_int_reg_name (opnd->reg.regno, opnd->qualifier, 1)
# 3087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
                                                         
# 3088 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                        ;
      break;

    case AARCH64_OPND_Rm_EXT:
      kind = opnd->shifter.kind;
      
# 3093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (__builtin_expect(!(
# 3093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     idx == 1 || idx == 2
# 3093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 3093, 
# 3093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "idx == 1 || idx == 2"
# 3093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) : (void)0)
# 3093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                  ;
      if ((aarch64_stack_pointer_p (opnds)
    || (idx == 2 && aarch64_stack_pointer_p (opnds + 1)))
   && ((opnd->qualifier == AARCH64_OPND_QLF_W
        && opnds[0].qualifier == AARCH64_OPND_QLF_W
        && kind == AARCH64_MOD_UXTW)
       || (opnd->qualifier == AARCH64_OPND_QLF_X
    && kind == AARCH64_MOD_UXTX)))
 {

   kind = AARCH64_MOD_LSL;
   if (opnd->shifter.amount == 0)
     {

       
# 3107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      __builtin___snprintf_chk (
# 3107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      buf
# 3107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 
# 3107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      size
# 3107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 0, __builtin_object_size (
# 3107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      buf
# 3107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 2 > 1 ? 1 : 0), 
# 3107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "%s", get_int_reg_name (opnd->reg.regno, opnd->qualifier, 0)
# 3107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
                                                          
# 3108 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                         ;
       break;
     }
 }
      if (opnd->shifter.amount)
 
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"%s, %s #%" 
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "i"
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
, get_int_reg_name (opnd->reg.regno, opnd->qualifier, 0), aarch64_operand_modifiers[kind].name, opnd->shifter.amount
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)


                         
# 3116 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                        ;
      else
 
# 3118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"%s, %s", get_int_reg_name (opnd->reg.regno, opnd->qualifier, 0), aarch64_operand_modifiers[kind].name
# 3118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)

                                         
# 3120 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                        ;
      break;

    case AARCH64_OPND_Rm_SFT:
      
# 3124 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (__builtin_expect(!(
# 3124 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     opnd->qualifier == AARCH64_OPND_QLF_W || opnd->qualifier == AARCH64_OPND_QLF_X
# 3124 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 3124, 
# 3124 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "opnd->qualifier == AARCH64_OPND_QLF_W || opnd->qualifier == AARCH64_OPND_QLF_X"
# 3124 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) : (void)0)
                                                
# 3125 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                               ;
      if (opnd->shifter.amount == 0 && opnd->shifter.kind == AARCH64_MOD_LSL)
 
# 3127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"%s", get_int_reg_name (opnd->reg.regno, opnd->qualifier, 0)
# 3127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
                                                           
# 3128 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                          ;
      else
 
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"%s, %s #%" 
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "i"
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
, get_int_reg_name (opnd->reg.regno, opnd->qualifier, 0), aarch64_operand_modifiers[opnd->shifter.kind].name, opnd->shifter.amount
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)


                         
# 3133 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                        ;
      break;

    case AARCH64_OPND_Fd:
    case AARCH64_OPND_Fn:
    case AARCH64_OPND_Fm:
    case AARCH64_OPND_Fa:
    case AARCH64_OPND_Ft:
    case AARCH64_OPND_Ft2:
    case AARCH64_OPND_Sd:
    case AARCH64_OPND_Sn:
    case AARCH64_OPND_Sm:
    case AARCH64_OPND_SVE_VZn:
    case AARCH64_OPND_SVE_Vd:
    case AARCH64_OPND_SVE_Vm:
    case AARCH64_OPND_SVE_Vn:
      
# 3149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "%s%d", aarch64_get_qualifier_name (opnd->qualifier), opnd->reg.regno
# 3149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
                  
# 3150 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                 ;
      break;

    case AARCH64_OPND_Va:
    case AARCH64_OPND_Vd:
    case AARCH64_OPND_Vn:
    case AARCH64_OPND_Vm:
      
# 3157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "v%d.%s", opnd->reg.regno, aarch64_get_qualifier_name (opnd->qualifier)
# 3157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
                                               
# 3158 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                              ;
      break;

    case AARCH64_OPND_Ed:
    case AARCH64_OPND_En:
    case AARCH64_OPND_Em:
    case AARCH64_OPND_Em16:
    case AARCH64_OPND_SM3_IMM2:
      
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "v%d.%s[%" 
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     "ll" "i" 
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "]", opnd->reglane.regno, aarch64_get_qualifier_name (opnd->qualifier), opnd->reglane.index
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )

                      
# 3168 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                     ;
      break;

    case AARCH64_OPND_VdD1:
    case AARCH64_OPND_VnD1:
      
# 3173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "v%d.d[1]", opnd->reg.regno
# 3173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
# 3173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                      ;
      break;

    case AARCH64_OPND_LVn:
    case AARCH64_OPND_LVt:
    case AARCH64_OPND_LVt_AL:
    case AARCH64_OPND_LEt:
      print_register_list (buf, size, opnd, "v");
      break;

    case AARCH64_OPND_SVE_Pd:
    case AARCH64_OPND_SVE_Pg3:
    case AARCH64_OPND_SVE_Pg4_5:
    case AARCH64_OPND_SVE_Pg4_10:
    case AARCH64_OPND_SVE_Pg4_16:
    case AARCH64_OPND_SVE_Pm:
    case AARCH64_OPND_SVE_Pn:
    case AARCH64_OPND_SVE_Pt:
      if (opnd->qualifier == AARCH64_OPND_QLF_NIL)
 
# 3192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"p%d", opnd->reg.regno
# 3192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                            ;
      else if (opnd->qualifier == AARCH64_OPND_QLF_P_Z
        || opnd->qualifier == AARCH64_OPND_QLF_P_M)
 
# 3195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"p%d/%s", opnd->reg.regno, aarch64_get_qualifier_name (opnd->qualifier)
# 3195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
                                                 
# 3196 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                ;
      else
 
# 3198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"p%d.%s", opnd->reg.regno, aarch64_get_qualifier_name (opnd->qualifier)
# 3198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
                                                 
# 3199 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                ;
      break;

    case AARCH64_OPND_SVE_Za_5:
    case AARCH64_OPND_SVE_Za_16:
    case AARCH64_OPND_SVE_Zd:
    case AARCH64_OPND_SVE_Zm_5:
    case AARCH64_OPND_SVE_Zm_16:
    case AARCH64_OPND_SVE_Zn:
    case AARCH64_OPND_SVE_Zt:
      if (opnd->qualifier == AARCH64_OPND_QLF_NIL)
 
# 3210 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3210 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3210 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3210 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3210 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3210 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3210 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3210 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"z%d", opnd->reg.regno
# 3210 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3210 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                            ;
      else
 
# 3212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"z%d.%s", opnd->reg.regno, aarch64_get_qualifier_name (opnd->qualifier)
# 3212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
                                                 
# 3213 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                ;
      break;

    case AARCH64_OPND_SVE_ZnxN:
    case AARCH64_OPND_SVE_ZtxN:
      print_register_list (buf, size, opnd, "z");
      break;

    case AARCH64_OPND_SVE_Zm3_INDEX:
    case AARCH64_OPND_SVE_Zm3_22_INDEX:
    case AARCH64_OPND_SVE_Zm4_INDEX:
    case AARCH64_OPND_SVE_Zn_INDEX:
      
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "z%d.%s[%" 
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     "ll" "i" 
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "]", opnd->reglane.regno, aarch64_get_qualifier_name (opnd->qualifier), opnd->reglane.index
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )

                      
# 3227 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                     ;
      break;

    case AARCH64_OPND_CRn:
    case AARCH64_OPND_CRm:
      
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "C%" 
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     "ll" "i"
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     , opnd->imm.value
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                       ;
      break;

    case AARCH64_OPND_IDX:
    case AARCH64_OPND_MASK:
    case AARCH64_OPND_IMM:
    case AARCH64_OPND_IMM_2:
    case AARCH64_OPND_WIDTH:
    case AARCH64_OPND_UIMM3_OP1:
    case AARCH64_OPND_UIMM3_OP2:
    case AARCH64_OPND_BIT_NUM:
    case AARCH64_OPND_IMM_VLSL:
    case AARCH64_OPND_IMM_VLSR:
    case AARCH64_OPND_SHLL_IMM:
    case AARCH64_OPND_IMM0:
    case AARCH64_OPND_IMMR:
    case AARCH64_OPND_IMMS:
    case AARCH64_OPND_FBITS:
    case AARCH64_OPND_SIMM5:
    case AARCH64_OPND_SVE_SHLIMM_PRED:
    case AARCH64_OPND_SVE_SHLIMM_UNPRED:
    case AARCH64_OPND_SVE_SHRIMM_PRED:
    case AARCH64_OPND_SVE_SHRIMM_UNPRED:
    case AARCH64_OPND_SVE_SIMM5:
    case AARCH64_OPND_SVE_SIMM5B:
    case AARCH64_OPND_SVE_SIMM6:
    case AARCH64_OPND_SVE_SIMM8:
    case AARCH64_OPND_SVE_UIMM3:
    case AARCH64_OPND_SVE_UIMM7:
    case AARCH64_OPND_SVE_UIMM8:
    case AARCH64_OPND_SVE_UIMM8_53:
    case AARCH64_OPND_IMM_ROT1:
    case AARCH64_OPND_IMM_ROT2:
    case AARCH64_OPND_IMM_ROT3:
    case AARCH64_OPND_SVE_IMM_ROT1:
    case AARCH64_OPND_SVE_IMM_ROT2:
      
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "#%" 
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     "ll" "i"
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     , opnd->imm.value
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                       ;
      break;

    case AARCH64_OPND_SVE_I1_HALF_ONE:
    case AARCH64_OPND_SVE_I1_HALF_TWO:
    case AARCH64_OPND_SVE_I1_ZERO_ONE:
      {
 single_conv_t c;
 c.i = opnd->imm.value;
 
# 3277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"#%.1f", c.f
# 3277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                  ;
 break;
      }

    case AARCH64_OPND_SVE_PATTERN:
      if (optional_operand_p (opcode, idx)
   && opnd->imm.value == get_optional_operand_default_value (opcode))
 break;
      enum_value = opnd->imm.value;
      
# 3286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (__builtin_expect(!(
# 3286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     enum_value < 
# 3286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (sizeof (
# 3286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     aarch64_sve_pattern_array
# 3286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) / sizeof ((
# 3286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     aarch64_sve_pattern_array
# 3286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )[0]))), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 3286, 
# 3286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "enum_value < ARRAY_SIZE (aarch64_sve_pattern_array)"
# 3286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) : (void)0)
# 3286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                 ;
      if (aarch64_sve_pattern_array[enum_value])
 
# 3288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"%s", aarch64_sve_pattern_array[enum_value]
# 3288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                 ;
      else
 
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"#%" 
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "i"
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
, opnd->imm.value
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                  ;
      break;

    case AARCH64_OPND_SVE_PATTERN_SCALED:
      if (optional_operand_p (opcode, idx)
   && !opnd->shifter.operator_present
   && opnd->imm.value == get_optional_operand_default_value (opcode))
 break;
      enum_value = opnd->imm.value;
      
# 3299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (__builtin_expect(!(
# 3299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     enum_value < 
# 3299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (sizeof (
# 3299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     aarch64_sve_pattern_array
# 3299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) / sizeof ((
# 3299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     aarch64_sve_pattern_array
# 3299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )[0]))), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 3299, 
# 3299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "enum_value < ARRAY_SIZE (aarch64_sve_pattern_array)"
# 3299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) : (void)0)
# 3299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                 ;
      if (aarch64_sve_pattern_array[opnd->imm.value])
 
# 3301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"%s", aarch64_sve_pattern_array[opnd->imm.value]
# 3301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                      ;
      else
 
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"#%" 
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "i"
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
, opnd->imm.value
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                  ;
      if (opnd->shifter.operator_present)
 {
   size_t len = strlen (buf);
   
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  __builtin___snprintf_chk (
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf + len
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  size - len
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 0, __builtin_object_size (
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf + len
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 2 > 1 ? 1 : 0), 
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  ", %s #%" 
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  "ll" "i"
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  , aarch64_operand_modifiers[opnd->shifter.kind].name, opnd->shifter.amount
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  )

                           
# 3309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                          ;
 }
      break;

    case AARCH64_OPND_SVE_PRFOP:
      enum_value = opnd->imm.value;
      
# 3315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (__builtin_expect(!(
# 3315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     enum_value < 
# 3315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (sizeof (
# 3315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     aarch64_sve_prfop_array
# 3315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) / sizeof ((
# 3315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     aarch64_sve_prfop_array
# 3315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )[0]))), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 3315, 
# 3315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "enum_value < ARRAY_SIZE (aarch64_sve_prfop_array)"
# 3315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) : (void)0)
# 3315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                               ;
      if (aarch64_sve_prfop_array[enum_value])
 
# 3317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"%s", aarch64_sve_prfop_array[enum_value]
# 3317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                               ;
      else
 
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"#%" 
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "i"
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
, opnd->imm.value
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                  ;
      break;

    case AARCH64_OPND_IMM_MOV:
      switch (aarch64_get_qualifier_esize (opnds[0].qualifier))
 {
 case 4:
     {
       int imm32 = opnd->imm.value;
       
# 3328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      __builtin___snprintf_chk (
# 3328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      buf
# 3328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 
# 3328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      size
# 3328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 0, __builtin_object_size (
# 3328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      buf
# 3328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 2 > 1 ? 1 : 0), 
# 3328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "0x%x", imm32
# 3328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
# 3328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                         ;
     }
   break;
 case 8:
   
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  __builtin___snprintf_chk (
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  size
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 0, __builtin_object_size (
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 2 > 1 ? 1 : 0), 
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "0x%" 
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  "ll" "x"
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  , opnd->imm.value
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  )
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                     ;
   break;
 default: 
# 3334 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (__builtin_expect(!(
# 3334 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         0
# 3334 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 3334, 
# 3334 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "0"
# 3334 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         ) : (void)0)
# 3334 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                   ;
 }
      break;

    case AARCH64_OPND_FPIMM0:
      
# 3339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "0.0"
# 3339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
# 3339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                ;
      break;

    case AARCH64_OPND_LIMM:
    case AARCH64_OPND_AIMM:
    case AARCH64_OPND_HALF:
    case AARCH64_OPND_SVE_INV_LIMM:
    case AARCH64_OPND_SVE_LIMM:
    case AARCH64_OPND_SVE_LIMM_MOV:
      if (opnd->shifter.amount)
 
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"0x%" 
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "x" 
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
", lsl #%" 
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "i"
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
, opnd->imm.value, opnd->shifter.amount
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
                         
# 3350 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                        ;
      else
 
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"0x%" 
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "x"
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
, opnd->imm.value
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                   ;
      break;

    case AARCH64_OPND_SIMD_IMM:
    case AARCH64_OPND_SIMD_IMM_SFT:
      if ((! opnd->shifter.amount && opnd->shifter.kind == AARCH64_MOD_LSL)
   || opnd->shifter.kind == AARCH64_MOD_NONE)
 
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"0x%" 
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "x"
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
, opnd->imm.value
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                   ;
      else
 
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"0x%" 
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "x" 
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
", %s #%" 
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "i"
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
, opnd->imm.value, aarch64_operand_modifiers[opnd->shifter.kind].name, opnd->shifter.amount
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)

                         
# 3363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                        ;
      break;

    case AARCH64_OPND_SVE_AIMM:
    case AARCH64_OPND_SVE_ASIMM:
      if (opnd->shifter.amount)
 
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"#%" 
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "i" 
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
", lsl #%" 
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "i"
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
, opnd->imm.value, opnd->shifter.amount
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
                         
# 3370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                        ;
      else
 
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"#%" 
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
"ll" "i"
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
, opnd->imm.value
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                  ;
      break;

    case AARCH64_OPND_FPIMM:
    case AARCH64_OPND_SIMD_FPIMM:
    case AARCH64_OPND_SVE_FPIMM8:
      switch (aarch64_get_qualifier_esize (opnds[0].qualifier))
 {
 case 2:
     {
       half_conv_t c;
       c.i = expand_fp_imm (2, opnd->imm.value);
       
# 3384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      __builtin___snprintf_chk (
# 3384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      buf
# 3384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 
# 3384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      size
# 3384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 0, __builtin_object_size (
# 3384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      buf
# 3384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 2 > 1 ? 1 : 0), 
# 3384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "#%.18e", c.f
# 3384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
# 3384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                          ;
     }
   break;
 case 4:
     {
       single_conv_t c;
       c.i = expand_fp_imm (4, opnd->imm.value);
       
# 3391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      __builtin___snprintf_chk (
# 3391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      buf
# 3391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 
# 3391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      size
# 3391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 0, __builtin_object_size (
# 3391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      buf
# 3391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 2 > 1 ? 1 : 0), 
# 3391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "#%.18e", c.f
# 3391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
# 3391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                          ;
     }
   break;
 case 8:
     {
       double_conv_t c;
       c.i = expand_fp_imm (8, opnd->imm.value);
       
# 3398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      __builtin___snprintf_chk (
# 3398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      buf
# 3398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 
# 3398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      size
# 3398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 0, __builtin_object_size (
# 3398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      buf
# 3398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      , 2 > 1 ? 1 : 0), 
# 3398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
      "#%.18e", c.d
# 3398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
      )
# 3398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                          ;
     }
   break;
 default: 
# 3401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         (__builtin_expect(!(
# 3401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         0
# 3401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 3401, 
# 3401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
         "0"
# 3401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
         ) : (void)0)
# 3401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                   ;
 }
      break;

    case AARCH64_OPND_CCMP_IMM:
    case AARCH64_OPND_NZCV:
    case AARCH64_OPND_EXCEPTION:
    case AARCH64_OPND_UIMM4:
    case AARCH64_OPND_UIMM7:
      if (optional_operand_p (opcode, idx) == 
# 3410 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                             1
   
# 3411 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  && (opnd->imm.value ==
       (int64_t) get_optional_operand_default_value (opcode)))

 break;
      
# 3415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "0x%x", (unsigned int)opnd->imm.value
# 3415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
# 3415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                ;
      break;

    case AARCH64_OPND_COND:
    case AARCH64_OPND_COND1:
      
# 3420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "%s", opnd->cond->names[0]
# 3420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
# 3420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                     ;
      num_conds = 
# 3421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                 (sizeof (
# 3421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                 opnd->cond->names
# 3421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                 ) / sizeof ((
# 3421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                 opnd->cond->names
# 3421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                 )[0]))
# 3421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                               ;
      for (i = 1; i < num_conds && opnd->cond->names[i]; ++i)
 {
   size_t len = strlen (buf);
   if (i == 1)
     
# 3426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    __builtin___snprintf_chk (
# 3426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    buf + len
# 3426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    , 
# 3426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    size - len
# 3426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    , 0, __builtin_object_size (
# 3426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    buf + len
# 3426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    , 2 > 1 ? 1 : 0), 
# 3426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    "  // %s = %s", opnd->cond->names[0], opnd->cond->names[i]
# 3426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    )
                                                   
# 3427 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                  ;
   else
     
# 3429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    __builtin___snprintf_chk (
# 3429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    buf + len
# 3429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    , 
# 3429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    size - len
# 3429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    , 0, __builtin_object_size (
# 3429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    buf + len
# 3429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    , 2 > 1 ? 1 : 0), 
# 3429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    ", %s", opnd->cond->names[i]
# 3429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    )
                             
# 3430 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                            ;
 }
      break;

    case AARCH64_OPND_ADDR_ADRP:
      addr = ((pc + 0) & ~(uint64_t)0xfff)
 + opnd->imm.value;
      if (pcrel_p)
 *pcrel_p = 1;
      if (address)
 *address = addr;




      
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "0x%" 
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     "ll" "x"
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     , addr
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                             ;
      break;

    case AARCH64_OPND_ADDR_PCREL14:
    case AARCH64_OPND_ADDR_PCREL19:
    case AARCH64_OPND_ADDR_PCREL21:
    case AARCH64_OPND_ADDR_PCREL26:
      addr = pc + 0 + opnd->imm.value;
      if (pcrel_p)
 *pcrel_p = 1;
      if (address)
 *address = addr;




      
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "0x%" 
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     "ll" "x"
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     , addr
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                             ;
      break;

    case AARCH64_OPND_ADDR_SIMPLE:
    case AARCH64_OPND_SIMD_ADDR_SIMPLE:
    case AARCH64_OPND_SIMD_ADDR_POST:
      name = get_64bit_int_reg_name (opnd->addr.base_regno, 1);
      if (opnd->type == AARCH64_OPND_SIMD_ADDR_POST)
 {
   if (opnd->addr.offset.is_reg)
     
# 3471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    __builtin___snprintf_chk (
# 3471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    buf
# 3471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    , 
# 3471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    size
# 3471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    , 0, __builtin_object_size (
# 3471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    buf
# 3471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    , 2 > 1 ? 1 : 0), 
# 3471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    "[%s], x%d", name, opnd->addr.offset.regno
# 3471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    )
# 3471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                    ;
   else
     
# 3473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    __builtin___snprintf_chk (
# 3473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    buf
# 3473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    , 
# 3473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    size
# 3473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    , 0, __builtin_object_size (
# 3473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    buf
# 3473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    , 2 > 1 ? 1 : 0), 
# 3473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
    "[%s], #%d", name, opnd->addr.offset.imm
# 3473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
    )
# 3473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                  ;
 }
      else
 
# 3476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"[%s]", name
# 3476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                  ;
      break;

    case AARCH64_OPND_ADDR_REGOFF:
    case AARCH64_OPND_SVE_ADDR_R:
    case AARCH64_OPND_SVE_ADDR_RR:
    case AARCH64_OPND_SVE_ADDR_RR_LSL1:
    case AARCH64_OPND_SVE_ADDR_RR_LSL2:
    case AARCH64_OPND_SVE_ADDR_RR_LSL3:
    case AARCH64_OPND_SVE_ADDR_RX:
    case AARCH64_OPND_SVE_ADDR_RX_LSL1:
    case AARCH64_OPND_SVE_ADDR_RX_LSL2:
    case AARCH64_OPND_SVE_ADDR_RX_LSL3:
      print_register_offset_address
 (buf, size, opnd, get_64bit_int_reg_name (opnd->addr.base_regno, 1),
  get_offset_int_reg_name (opnd));
      break;

    case AARCH64_OPND_SVE_ADDR_RZ:
    case AARCH64_OPND_SVE_ADDR_RZ_LSL1:
    case AARCH64_OPND_SVE_ADDR_RZ_LSL2:
    case AARCH64_OPND_SVE_ADDR_RZ_LSL3:
    case AARCH64_OPND_SVE_ADDR_RZ_XTW_14:
    case AARCH64_OPND_SVE_ADDR_RZ_XTW_22:
    case AARCH64_OPND_SVE_ADDR_RZ_XTW1_14:
    case AARCH64_OPND_SVE_ADDR_RZ_XTW1_22:
    case AARCH64_OPND_SVE_ADDR_RZ_XTW2_14:
    case AARCH64_OPND_SVE_ADDR_RZ_XTW2_22:
    case AARCH64_OPND_SVE_ADDR_RZ_XTW3_14:
    case AARCH64_OPND_SVE_ADDR_RZ_XTW3_22:
      print_register_offset_address
 (buf, size, opnd, get_64bit_int_reg_name (opnd->addr.base_regno, 1),
  get_addr_sve_reg_name (opnd->addr.offset.regno, opnd->qualifier));
      break;

    case AARCH64_OPND_ADDR_SIMM7:
    case AARCH64_OPND_ADDR_SIMM9:
    case AARCH64_OPND_ADDR_SIMM9_2:
    case AARCH64_OPND_ADDR_SIMM10:
    case AARCH64_OPND_ADDR_OFFSET:
    case AARCH64_OPND_SVE_ADDR_RI_S4x16:
    case AARCH64_OPND_SVE_ADDR_RI_S4xVL:
    case AARCH64_OPND_SVE_ADDR_RI_S4x2xVL:
    case AARCH64_OPND_SVE_ADDR_RI_S4x3xVL:
    case AARCH64_OPND_SVE_ADDR_RI_S4x4xVL:
    case AARCH64_OPND_SVE_ADDR_RI_S6xVL:
    case AARCH64_OPND_SVE_ADDR_RI_S9xVL:
    case AARCH64_OPND_SVE_ADDR_RI_U6:
    case AARCH64_OPND_SVE_ADDR_RI_U6x2:
    case AARCH64_OPND_SVE_ADDR_RI_U6x4:
    case AARCH64_OPND_SVE_ADDR_RI_U6x8:
      print_immediate_offset_address
 (buf, size, opnd, get_64bit_int_reg_name (opnd->addr.base_regno, 1));
      break;

    case AARCH64_OPND_SVE_ADDR_ZI_U5:
    case AARCH64_OPND_SVE_ADDR_ZI_U5x2:
    case AARCH64_OPND_SVE_ADDR_ZI_U5x4:
    case AARCH64_OPND_SVE_ADDR_ZI_U5x8:
      print_immediate_offset_address
 (buf, size, opnd,
  get_addr_sve_reg_name (opnd->addr.base_regno, opnd->qualifier));
      break;

    case AARCH64_OPND_SVE_ADDR_ZZ_LSL:
    case AARCH64_OPND_SVE_ADDR_ZZ_SXTW:
    case AARCH64_OPND_SVE_ADDR_ZZ_UXTW:
      print_register_offset_address
 (buf, size, opnd,
  get_addr_sve_reg_name (opnd->addr.base_regno, opnd->qualifier),
  get_addr_sve_reg_name (opnd->addr.offset.regno, opnd->qualifier));
      break;

    case AARCH64_OPND_ADDR_UIMM12:
      name = get_64bit_int_reg_name (opnd->addr.base_regno, 1);
      if (opnd->addr.offset.imm)
 
# 3552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"[%s, #%d]", name, opnd->addr.offset.imm
# 3552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                              ;
      else
 
# 3554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"[%s]", name
# 3554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                  ;
      break;

    case AARCH64_OPND_SYSREG:
      for (i = 0; aarch64_sys_regs[i].name; ++i)
 {
   bfd_boolean exact_match
     = (aarch64_sys_regs[i].flags & opnd->sysreg.flags)
        == opnd->sysreg.flags;



   if (aarch64_sys_regs[i].value == opnd->sysreg.value
       && ! aarch64_sys_reg_deprecated_p (&aarch64_sys_regs[i])
       && (name == 
# 3568 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                  ((void *)0) 
# 3568 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                       || exact_match))
     {
       name = aarch64_sys_regs[i].name;
       if (exact_match)
  {
    if (notes)
      *notes = 
# 3574 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
              ((void *)0)
# 3574 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                  ;
    break;
  }





       if (aarch64_sys_regs[i].flags & (1 << 4))
  *notes = 
# 3583 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          (
# 3583 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
          "reading from a write-only register."
# 3583 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          )
# 3583 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                  ;
       else if (aarch64_sys_regs[i].flags & (1 << 3))
  *notes = 
# 3585 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          (
# 3585 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
          "writing to a read-only register."
# 3585 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          )
# 3585 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                               ;
     }
 }

      if (name)
 
# 3590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"%s", name
# 3590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                ;
      else
 {

   unsigned int value = opnd->sysreg.value;
   
# 3595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  __builtin___snprintf_chk (
# 3595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf
# 3595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 
# 3595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  size
# 3595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 0, __builtin_object_size (
# 3595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  buf
# 3595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  , 2 > 1 ? 1 : 0), 
# 3595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
  "s%u_%u_c%u_c%u_%u", (value >> 14) & 0x3, (value >> 11) & 0x7, (value >> 7) & 0xf, (value >> 3) & 0xf, value & 0x7
# 3595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
  )

                  
# 3597 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                 ;
 }
      break;

    case AARCH64_OPND_PSTATEFIELD:
      for (i = 0; aarch64_pstatefields[i].name; ++i)
 if (aarch64_pstatefields[i].value == opnd->pstatefield)
   break;
      
# 3605 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (__builtin_expect(!(
# 3605 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     aarch64_pstatefields[i].name
# 3605 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 3605, 
# 3605 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "aarch64_pstatefields[i].name"
# 3605 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) : (void)0)
# 3605 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                          ;
      
# 3606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "%s", aarch64_pstatefields[i].name
# 3606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
# 3606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                             ;
      break;

    case AARCH64_OPND_SYSREG_AT:
    case AARCH64_OPND_SYSREG_DC:
    case AARCH64_OPND_SYSREG_IC:
    case AARCH64_OPND_SYSREG_TLBI:
      
# 3613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "%s", opnd->sysins_op->name
# 3613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
# 3613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                      ;
      break;

    case AARCH64_OPND_BARRIER:
      
# 3617 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3617 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3617 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3617 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3617 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3617 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3617 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3617 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "%s", opnd->barrier->name
# 3617 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
# 3617 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                    ;
      break;

    case AARCH64_OPND_BARRIER_ISB:

      if (! optional_operand_p (opcode, idx)
   || (opnd->barrier->value
       != get_optional_operand_default_value (opcode)))
 
# 3625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"0x%x", opnd->barrier->value
# 3625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                  ;
      break;

    case AARCH64_OPND_PRFOP:
      if (opnd->prfop->name != 
# 3629 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                              ((void *)0)
# 3629 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                  )
 
# 3630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"%s", opnd->prfop->name
# 3630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                             ;
      else
 
# 3632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
__builtin___snprintf_chk (
# 3632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 
# 3632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
size
# 3632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 0, __builtin_object_size (
# 3632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
buf
# 3632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
, 2 > 1 ? 1 : 0), 
# 3632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
"0x%02x", opnd->prfop->value
# 3632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
)
# 3632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                  ;
      break;

    case AARCH64_OPND_BARRIER_PSB:
      
# 3636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     __builtin___snprintf_chk (
# 3636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 
# 3636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     size
# 3636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 0, __builtin_object_size (
# 3636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     buf
# 3636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     , 2 > 1 ? 1 : 0), 
# 3636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "%s", opnd->hint_option->name
# 3636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     )
# 3636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                        ;
      break;

    default:
      
# 3640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     (__builtin_expect(!(
# 3640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     0
# 3640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c", 3640, 
# 3640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
     "0"
# 3640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
     ) : (void)0)
# 3640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;
    }
}

#define CPENC(op0,op1,crn,crm,op2) ((((op0) << 19) | ((op1) << 16) | ((crn) << 12) | ((crm) << 8) | ((op2) << 5)) >> 5)


#define CPEN_(op1,crm,op2) CPENC(3,(op1),4,(crm),(op2))

#define CPENS(op1,crn,crm,op2) CPENC(1,(op1),(crn),(crm),(op2))

#define C0 0
#define C1 1
#define C2 2
#define C3 3
#define C4 4
#define C5 5
#define C6 6
#define C7 7
#define C8 8
#define C9 9
#define C10 10
#define C11 11
#define C12 12
#define C13 13
#define C14 14
#define C15 15



const aarch64_sys_reg aarch64_sys_regs [] =
{
  { "spsr_el1", ((((3) << 19) | (((0)) << 16) | ((4) << 12) | (((0)) << 8) | (((0)) << 5)) >> 5), 0 },
  { "spsr_el12", ((((3) << 19) | (((5)) << 16) | ((4) << 12) | (((0)) << 8) | (((0)) << 5)) >> 5), (1 << 1) },
  { "elr_el1", ((((3) << 19) | (((0)) << 16) | ((4) << 12) | (((0)) << 8) | (((1)) << 5)) >> 5), 0 },
  { "elr_el12", ((((3) << 19) | (((5)) << 16) | ((4) << 12) | (((0)) << 8) | (((1)) << 5)) >> 5), (1 << 1) },
  { "sp_el0", ((((3) << 19) | (((0)) << 16) | ((4) << 12) | (((1)) << 8) | (((0)) << 5)) >> 5), 0 },
  { "spsel", ((((3) << 19) | (((0)) << 16) | ((4) << 12) | (((2)) << 8) | (((0)) << 5)) >> 5), 0 },
  { "daif", ((((3) << 19) | (((3)) << 16) | ((4) << 12) | (((2)) << 8) | (((1)) << 5)) >> 5), 0 },
  { "currentel", ((((3) << 19) | (((0)) << 16) | ((4) << 12) | (((2)) << 8) | (((2)) << 5)) >> 5), (1 << 3) },
  { "pan", ((((3) << 19) | (((0)) << 16) | ((4) << 12) | (((2)) << 8) | (((3)) << 5)) >> 5), (1 << 1) },
  { "uao", ((((3) << 19) | (((0)) << 16) | ((4) << 12) | (((2)) << 8) | (((4)) << 5)) >> 5), (1 << 1) },
  { "nzcv", ((((3) << 19) | (((3)) << 16) | ((4) << 12) | (((2)) << 8) | (((0)) << 5)) >> 5), 0 },
  { "fpcr", ((((3) << 19) | (((3)) << 16) | ((4) << 12) | (((4)) << 8) | (((0)) << 5)) >> 5), 0 },
  { "fpsr", ((((3) << 19) | (((3)) << 16) | ((4) << 12) | (((4)) << 8) | (((1)) << 5)) >> 5), 0 },
  { "dspsr_el0", ((((3) << 19) | (((3)) << 16) | ((4) << 12) | (((5)) << 8) | (((0)) << 5)) >> 5), 0 },
  { "dlr_el0", ((((3) << 19) | (((3)) << 16) | ((4) << 12) | (((5)) << 8) | (((1)) << 5)) >> 5), 0 },
  { "spsr_el2", ((((3) << 19) | (((4)) << 16) | ((4) << 12) | (((0)) << 8) | (((0)) << 5)) >> 5), 0 },
  { "elr_el2", ((((3) << 19) | (((4)) << 16) | ((4) << 12) | (((0)) << 8) | (((1)) << 5)) >> 5), 0 },
  { "sp_el1", ((((3) << 19) | (((4)) << 16) | ((4) << 12) | (((1)) << 8) | (((0)) << 5)) >> 5), 0 },
  { "spsr_irq", ((((3) << 19) | (((4)) << 16) | ((4) << 12) | (((3)) << 8) | (((0)) << 5)) >> 5), 0 },
  { "spsr_abt", ((((3) << 19) | (((4)) << 16) | ((4) << 12) | (((3)) << 8) | (((1)) << 5)) >> 5), 0 },
  { "spsr_und", ((((3) << 19) | (((4)) << 16) | ((4) << 12) | (((3)) << 8) | (((2)) << 5)) >> 5), 0 },
  { "spsr_fiq", ((((3) << 19) | (((4)) << 16) | ((4) << 12) | (((3)) << 8) | (((3)) << 5)) >> 5), 0 },
  { "spsr_el3", ((((3) << 19) | (((6)) << 16) | ((4) << 12) | (((0)) << 8) | (((0)) << 5)) >> 5), 0 },
  { "elr_el3", ((((3) << 19) | (((6)) << 16) | ((4) << 12) | (((0)) << 8) | (((1)) << 5)) >> 5), 0 },
  { "sp_el2", ((((3) << 19) | (((6)) << 16) | ((4) << 12) | (((1)) << 8) | (((0)) << 5)) >> 5), 0 },
  { "spsr_svc", ((((3) << 19) | (((0)) << 16) | ((4) << 12) | (((0)) << 8) | (((0)) << 5)) >> 5), (1 << 0) },
  { "spsr_hyp", ((((3) << 19) | (((4)) << 16) | ((4) << 12) | (((0)) << 8) | (((0)) << 5)) >> 5), (1 << 0) },
  { "midr_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((0) << 8) | ((0) << 5)) >> 5), (1 << 3) },
  { "ctr_el0", ((((3) << 19) | ((3) << 16) | ((0) << 12) | ((0) << 8) | ((1) << 5)) >> 5), (1 << 3) },
  { "mpidr_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((0) << 8) | ((5) << 5)) >> 5), (1 << 3) },
  { "revidr_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((0) << 8) | ((6) << 5)) >> 5), (1 << 3) },
  { "aidr_el1", ((((3) << 19) | ((1) << 16) | ((0) << 12) | ((0) << 8) | ((7) << 5)) >> 5), (1 << 3) },
  { "dczid_el0", ((((3) << 19) | ((3) << 16) | ((0) << 12) | ((0) << 8) | ((7) << 5)) >> 5), (1 << 3) },
  { "id_dfr0_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((1) << 8) | ((2) << 5)) >> 5), (1 << 3) },
  { "id_pfr0_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((1) << 8) | ((0) << 5)) >> 5), (1 << 3) },
  { "id_pfr1_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((1) << 8) | ((1) << 5)) >> 5), (1 << 3) },
  { "id_afr0_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((1) << 8) | ((3) << 5)) >> 5), (1 << 3) },
  { "id_mmfr0_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((1) << 8) | ((4) << 5)) >> 5), (1 << 3) },
  { "id_mmfr1_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((1) << 8) | ((5) << 5)) >> 5), (1 << 3) },
  { "id_mmfr2_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((1) << 8) | ((6) << 5)) >> 5), (1 << 3) },
  { "id_mmfr3_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((1) << 8) | ((7) << 5)) >> 5), (1 << 3) },
  { "id_mmfr4_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((2) << 8) | ((6) << 5)) >> 5), (1 << 3) },
  { "id_isar0_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((2) << 8) | ((0) << 5)) >> 5), (1 << 3) },
  { "id_isar1_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((2) << 8) | ((1) << 5)) >> 5), (1 << 3) },
  { "id_isar2_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((2) << 8) | ((2) << 5)) >> 5), (1 << 3) },
  { "id_isar3_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((2) << 8) | ((3) << 5)) >> 5), (1 << 3) },
  { "id_isar4_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((2) << 8) | ((4) << 5)) >> 5), (1 << 3) },
  { "id_isar5_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((2) << 8) | ((5) << 5)) >> 5), (1 << 3) },
  { "mvfr0_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((3) << 8) | ((0) << 5)) >> 5), (1 << 3) },
  { "mvfr1_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((3) << 8) | ((1) << 5)) >> 5), (1 << 3) },
  { "mvfr2_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((3) << 8) | ((2) << 5)) >> 5), (1 << 3) },
  { "ccsidr_el1", ((((3) << 19) | ((1) << 16) | ((0) << 12) | ((0) << 8) | ((0) << 5)) >> 5), (1 << 3) },
  { "id_aa64pfr0_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((4) << 8) | ((0) << 5)) >> 5), (1 << 3) },
  { "id_aa64pfr1_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((4) << 8) | ((1) << 5)) >> 5), (1 << 3) },
  { "id_aa64dfr0_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((5) << 8) | ((0) << 5)) >> 5), (1 << 3) },
  { "id_aa64dfr1_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((5) << 8) | ((1) << 5)) >> 5), (1 << 3) },
  { "id_aa64isar0_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((6) << 8) | ((0) << 5)) >> 5), (1 << 3) },
  { "id_aa64isar1_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((6) << 8) | ((1) << 5)) >> 5), (1 << 3) },
  { "id_aa64mmfr0_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((7) << 8) | ((0) << 5)) >> 5), (1 << 3) },
  { "id_aa64mmfr1_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((7) << 8) | ((1) << 5)) >> 5), (1 << 3) },
  { "id_aa64mmfr2_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((7) << 8) | ((2) << 5)) >> 5), (1 << 1) | (1 << 3) },
  { "id_aa64afr0_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((5) << 8) | ((4) << 5)) >> 5), (1 << 3) },
  { "id_aa64afr1_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((5) << 8) | ((5) << 5)) >> 5), (1 << 3) },
  { "id_aa64zfr0_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((4) << 8) | ((4) << 5)) >> 5), (1 << 1) | (1 << 3) },
  { "clidr_el1", ((((3) << 19) | ((1) << 16) | ((0) << 12) | ((0) << 8) | ((1) << 5)) >> 5), (1 << 3) },
  { "csselr_el1", ((((3) << 19) | ((2) << 16) | ((0) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "vpidr_el2", ((((3) << 19) | ((4) << 16) | ((0) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "vmpidr_el2", ((((3) << 19) | ((4) << 16) | ((0) << 12) | ((0) << 8) | ((5) << 5)) >> 5), 0 },
  { "sctlr_el1", ((((3) << 19) | ((0) << 16) | ((1) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "sctlr_el2", ((((3) << 19) | ((4) << 16) | ((1) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "sctlr_el3", ((((3) << 19) | ((6) << 16) | ((1) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "sctlr_el12", ((((3) << 19) | ((5) << 16) | ((1) << 12) | ((0) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "actlr_el1", ((((3) << 19) | ((0) << 16) | ((1) << 12) | ((0) << 8) | ((1) << 5)) >> 5), 0 },
  { "actlr_el2", ((((3) << 19) | ((4) << 16) | ((1) << 12) | ((0) << 8) | ((1) << 5)) >> 5), 0 },
  { "actlr_el3", ((((3) << 19) | ((6) << 16) | ((1) << 12) | ((0) << 8) | ((1) << 5)) >> 5), 0 },
  { "cpacr_el1", ((((3) << 19) | ((0) << 16) | ((1) << 12) | ((0) << 8) | ((2) << 5)) >> 5), 0 },
  { "cpacr_el12", ((((3) << 19) | ((5) << 16) | ((1) << 12) | ((0) << 8) | ((2) << 5)) >> 5), (1 << 1) },
  { "cptr_el2", ((((3) << 19) | ((4) << 16) | ((1) << 12) | ((1) << 8) | ((2) << 5)) >> 5), 0 },
  { "cptr_el3", ((((3) << 19) | ((6) << 16) | ((1) << 12) | ((1) << 8) | ((2) << 5)) >> 5), 0 },
  { "scr_el3", ((((3) << 19) | ((6) << 16) | ((1) << 12) | ((1) << 8) | ((0) << 5)) >> 5), 0 },
  { "hcr_el2", ((((3) << 19) | ((4) << 16) | ((1) << 12) | ((1) << 8) | ((0) << 5)) >> 5), 0 },
  { "mdcr_el2", ((((3) << 19) | ((4) << 16) | ((1) << 12) | ((1) << 8) | ((1) << 5)) >> 5), 0 },
  { "mdcr_el3", ((((3) << 19) | ((6) << 16) | ((1) << 12) | ((3) << 8) | ((1) << 5)) >> 5), 0 },
  { "hstr_el2", ((((3) << 19) | ((4) << 16) | ((1) << 12) | ((1) << 8) | ((3) << 5)) >> 5), 0 },
  { "hacr_el2", ((((3) << 19) | ((4) << 16) | ((1) << 12) | ((1) << 8) | ((7) << 5)) >> 5), 0 },
  { "zcr_el1", ((((3) << 19) | ((0) << 16) | ((1) << 12) | ((2) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "zcr_el12", ((((3) << 19) | ((5) << 16) | ((1) << 12) | ((2) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "zcr_el2", ((((3) << 19) | ((4) << 16) | ((1) << 12) | ((2) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "zcr_el3", ((((3) << 19) | ((6) << 16) | ((1) << 12) | ((2) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "zidr_el1", ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((0) << 8) | ((7) << 5)) >> 5), (1 << 1) },
  { "ttbr0_el1", ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "ttbr1_el1", ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((0) << 8) | ((1) << 5)) >> 5), 0 },
  { "ttbr0_el2", ((((3) << 19) | ((4) << 16) | ((2) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "ttbr1_el2", ((((3) << 19) | ((4) << 16) | ((2) << 12) | ((0) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "ttbr0_el3", ((((3) << 19) | ((6) << 16) | ((2) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "ttbr0_el12", ((((3) << 19) | ((5) << 16) | ((2) << 12) | ((0) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "ttbr1_el12", ((((3) << 19) | ((5) << 16) | ((2) << 12) | ((0) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "vttbr_el2", ((((3) << 19) | ((4) << 16) | ((2) << 12) | ((1) << 8) | ((0) << 5)) >> 5), 0 },
  { "tcr_el1", ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((0) << 8) | ((2) << 5)) >> 5), 0 },
  { "tcr_el2", ((((3) << 19) | ((4) << 16) | ((2) << 12) | ((0) << 8) | ((2) << 5)) >> 5), 0 },
  { "tcr_el3", ((((3) << 19) | ((6) << 16) | ((2) << 12) | ((0) << 8) | ((2) << 5)) >> 5), 0 },
  { "tcr_el12", ((((3) << 19) | ((5) << 16) | ((2) << 12) | ((0) << 8) | ((2) << 5)) >> 5), (1 << 1) },
  { "vtcr_el2", ((((3) << 19) | ((4) << 16) | ((2) << 12) | ((1) << 8) | ((2) << 5)) >> 5), 0 },
  { "apiakeylo_el1", ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((1) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "apiakeyhi_el1", ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((1) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "apibkeylo_el1", ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((1) << 8) | ((2) << 5)) >> 5), (1 << 1) },
  { "apibkeyhi_el1", ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((1) << 8) | ((3) << 5)) >> 5), (1 << 1) },
  { "apdakeylo_el1", ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((2) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "apdakeyhi_el1", ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((2) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "apdbkeylo_el1", ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((2) << 8) | ((2) << 5)) >> 5), (1 << 1) },
  { "apdbkeyhi_el1", ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((2) << 8) | ((3) << 5)) >> 5), (1 << 1) },
  { "apgakeylo_el1", ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((3) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "apgakeyhi_el1", ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((3) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "afsr0_el1", ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((1) << 8) | ((0) << 5)) >> 5), 0 },
  { "afsr1_el1", ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((1) << 8) | ((1) << 5)) >> 5), 0 },
  { "afsr0_el2", ((((3) << 19) | ((4) << 16) | ((5) << 12) | ((1) << 8) | ((0) << 5)) >> 5), 0 },
  { "afsr1_el2", ((((3) << 19) | ((4) << 16) | ((5) << 12) | ((1) << 8) | ((1) << 5)) >> 5), 0 },
  { "afsr0_el3", ((((3) << 19) | ((6) << 16) | ((5) << 12) | ((1) << 8) | ((0) << 5)) >> 5), 0 },
  { "afsr0_el12", ((((3) << 19) | ((5) << 16) | ((5) << 12) | ((1) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "afsr1_el3", ((((3) << 19) | ((6) << 16) | ((5) << 12) | ((1) << 8) | ((1) << 5)) >> 5), 0 },
  { "afsr1_el12", ((((3) << 19) | ((5) << 16) | ((5) << 12) | ((1) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "esr_el1", ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((2) << 8) | ((0) << 5)) >> 5), 0 },
  { "esr_el2", ((((3) << 19) | ((4) << 16) | ((5) << 12) | ((2) << 8) | ((0) << 5)) >> 5), 0 },
  { "esr_el3", ((((3) << 19) | ((6) << 16) | ((5) << 12) | ((2) << 8) | ((0) << 5)) >> 5), 0 },
  { "esr_el12", ((((3) << 19) | ((5) << 16) | ((5) << 12) | ((2) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "vsesr_el2", ((((3) << 19) | ((4) << 16) | ((5) << 12) | ((2) << 8) | ((3) << 5)) >> 5), (1 << 1) },
  { "fpexc32_el2", ((((3) << 19) | ((4) << 16) | ((5) << 12) | ((3) << 8) | ((0) << 5)) >> 5), 0 },
  { "erridr_el1", ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((3) << 8) | ((0) << 5)) >> 5), (1 << 1) | (1 << 3) },
  { "errselr_el1", ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((3) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "erxfr_el1", ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((4) << 8) | ((0) << 5)) >> 5), (1 << 1) | (1 << 3) },
  { "erxctlr_el1", ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((4) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "erxstatus_el1", ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((4) << 8) | ((2) << 5)) >> 5), (1 << 1) },
  { "erxaddr_el1", ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((4) << 8) | ((3) << 5)) >> 5), (1 << 1) },
  { "erxmisc0_el1", ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((5) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "erxmisc1_el1", ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((5) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "far_el1", ((((3) << 19) | ((0) << 16) | ((6) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "far_el2", ((((3) << 19) | ((4) << 16) | ((6) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "far_el3", ((((3) << 19) | ((6) << 16) | ((6) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "far_el12", ((((3) << 19) | ((5) << 16) | ((6) << 12) | ((0) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "hpfar_el2", ((((3) << 19) | ((4) << 16) | ((6) << 12) | ((0) << 8) | ((4) << 5)) >> 5), 0 },
  { "par_el1", ((((3) << 19) | ((0) << 16) | ((7) << 12) | ((4) << 8) | ((0) << 5)) >> 5), 0 },
  { "mair_el1", ((((3) << 19) | ((0) << 16) | ((10) << 12) | ((2) << 8) | ((0) << 5)) >> 5), 0 },
  { "mair_el2", ((((3) << 19) | ((4) << 16) | ((10) << 12) | ((2) << 8) | ((0) << 5)) >> 5), 0 },
  { "mair_el3", ((((3) << 19) | ((6) << 16) | ((10) << 12) | ((2) << 8) | ((0) << 5)) >> 5), 0 },
  { "mair_el12", ((((3) << 19) | ((5) << 16) | ((10) << 12) | ((2) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "amair_el1", ((((3) << 19) | ((0) << 16) | ((10) << 12) | ((3) << 8) | ((0) << 5)) >> 5), 0 },
  { "amair_el2", ((((3) << 19) | ((4) << 16) | ((10) << 12) | ((3) << 8) | ((0) << 5)) >> 5), 0 },
  { "amair_el3", ((((3) << 19) | ((6) << 16) | ((10) << 12) | ((3) << 8) | ((0) << 5)) >> 5), 0 },
  { "amair_el12", ((((3) << 19) | ((5) << 16) | ((10) << 12) | ((3) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "vbar_el1", ((((3) << 19) | ((0) << 16) | ((12) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "vbar_el2", ((((3) << 19) | ((4) << 16) | ((12) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "vbar_el3", ((((3) << 19) | ((6) << 16) | ((12) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "vbar_el12", ((((3) << 19) | ((5) << 16) | ((12) << 12) | ((0) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "rvbar_el1", ((((3) << 19) | ((0) << 16) | ((12) << 12) | ((0) << 8) | ((1) << 5)) >> 5), (1 << 3) },
  { "rvbar_el2", ((((3) << 19) | ((4) << 16) | ((12) << 12) | ((0) << 8) | ((1) << 5)) >> 5), (1 << 3) },
  { "rvbar_el3", ((((3) << 19) | ((6) << 16) | ((12) << 12) | ((0) << 8) | ((1) << 5)) >> 5), (1 << 3) },
  { "rmr_el1", ((((3) << 19) | ((0) << 16) | ((12) << 12) | ((0) << 8) | ((2) << 5)) >> 5), 0 },
  { "rmr_el2", ((((3) << 19) | ((4) << 16) | ((12) << 12) | ((0) << 8) | ((2) << 5)) >> 5), 0 },
  { "rmr_el3", ((((3) << 19) | ((6) << 16) | ((12) << 12) | ((0) << 8) | ((2) << 5)) >> 5), 0 },
  { "isr_el1", ((((3) << 19) | ((0) << 16) | ((12) << 12) | ((1) << 8) | ((0) << 5)) >> 5), (1 << 3) },
  { "disr_el1", ((((3) << 19) | ((0) << 16) | ((12) << 12) | ((1) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "vdisr_el2", ((((3) << 19) | ((4) << 16) | ((12) << 12) | ((1) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "contextidr_el1", ((((3) << 19) | ((0) << 16) | ((13) << 12) | ((0) << 8) | ((1) << 5)) >> 5), 0 },
  { "contextidr_el2", ((((3) << 19) | ((4) << 16) | ((13) << 12) | ((0) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "contextidr_el12", ((((3) << 19) | ((5) << 16) | ((13) << 12) | ((0) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "tpidr_el0", ((((3) << 19) | ((3) << 16) | ((13) << 12) | ((0) << 8) | ((2) << 5)) >> 5), 0 },
  { "tpidrro_el0", ((((3) << 19) | ((3) << 16) | ((13) << 12) | ((0) << 8) | ((3) << 5)) >> 5), 0 },
  { "tpidr_el1", ((((3) << 19) | ((0) << 16) | ((13) << 12) | ((0) << 8) | ((4) << 5)) >> 5), 0 },
  { "tpidr_el2", ((((3) << 19) | ((4) << 16) | ((13) << 12) | ((0) << 8) | ((2) << 5)) >> 5), 0 },
  { "tpidr_el3", ((((3) << 19) | ((6) << 16) | ((13) << 12) | ((0) << 8) | ((2) << 5)) >> 5), 0 },
  { "teecr32_el1", ((((2) << 19) | ((2) << 16) | ((0) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "cntfrq_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "cntpct_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((0) << 8) | ((1) << 5)) >> 5), (1 << 3) },
  { "cntvct_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((0) << 8) | ((2) << 5)) >> 5), (1 << 3) },
  { "cntvoff_el2", ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((0) << 8) | ((3) << 5)) >> 5), 0 },
  { "cntkctl_el1", ((((3) << 19) | ((0) << 16) | ((14) << 12) | ((1) << 8) | ((0) << 5)) >> 5), 0 },
  { "cntkctl_el12", ((((3) << 19) | ((5) << 16) | ((14) << 12) | ((1) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "cnthctl_el2", ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((1) << 8) | ((0) << 5)) >> 5), 0 },
  { "cntp_tval_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((2) << 8) | ((0) << 5)) >> 5), 0 },
  { "cntp_tval_el02", ((((3) << 19) | ((5) << 16) | ((14) << 12) | ((2) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "cntp_ctl_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((2) << 8) | ((1) << 5)) >> 5), 0 },
  { "cntp_ctl_el02", ((((3) << 19) | ((5) << 16) | ((14) << 12) | ((2) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "cntp_cval_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((2) << 8) | ((2) << 5)) >> 5), 0 },
  { "cntp_cval_el02", ((((3) << 19) | ((5) << 16) | ((14) << 12) | ((2) << 8) | ((2) << 5)) >> 5), (1 << 1) },
  { "cntv_tval_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((3) << 8) | ((0) << 5)) >> 5), 0 },
  { "cntv_tval_el02", ((((3) << 19) | ((5) << 16) | ((14) << 12) | ((3) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "cntv_ctl_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((3) << 8) | ((1) << 5)) >> 5), 0 },
  { "cntv_ctl_el02", ((((3) << 19) | ((5) << 16) | ((14) << 12) | ((3) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "cntv_cval_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((3) << 8) | ((2) << 5)) >> 5), 0 },
  { "cntv_cval_el02", ((((3) << 19) | ((5) << 16) | ((14) << 12) | ((3) << 8) | ((2) << 5)) >> 5), (1 << 1) },
  { "cnthp_tval_el2", ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((2) << 8) | ((0) << 5)) >> 5), 0 },
  { "cnthp_ctl_el2", ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((2) << 8) | ((1) << 5)) >> 5), 0 },
  { "cnthp_cval_el2", ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((2) << 8) | ((2) << 5)) >> 5), 0 },
  { "cntps_tval_el1", ((((3) << 19) | ((7) << 16) | ((14) << 12) | ((2) << 8) | ((0) << 5)) >> 5), 0 },
  { "cntps_ctl_el1", ((((3) << 19) | ((7) << 16) | ((14) << 12) | ((2) << 8) | ((1) << 5)) >> 5), 0 },
  { "cntps_cval_el1", ((((3) << 19) | ((7) << 16) | ((14) << 12) | ((2) << 8) | ((2) << 5)) >> 5), 0 },
  { "cnthv_tval_el2", ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((3) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "cnthv_ctl_el2", ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((3) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "cnthv_cval_el2", ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((3) << 8) | ((2) << 5)) >> 5), (1 << 1) },
  { "dacr32_el2", ((((3) << 19) | ((4) << 16) | ((3) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "ifsr32_el2", ((((3) << 19) | ((4) << 16) | ((5) << 12) | ((0) << 8) | ((1) << 5)) >> 5), 0 },
  { "teehbr32_el1", ((((2) << 19) | ((2) << 16) | ((1) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
  { "sder32_el3", ((((3) << 19) | ((6) << 16) | ((1) << 12) | ((1) << 8) | ((1) << 5)) >> 5), 0 },
  { "mdscr_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((2) << 8) | ((2) << 5)) >> 5), 0 },
  { "mdccsr_el0", ((((2) << 19) | ((3) << 16) | ((0) << 12) | ((1) << 8) | ((0) << 5)) >> 5), (1 << 3) },
  { "mdccint_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((2) << 8) | ((0) << 5)) >> 5), 0 },
  { "dbgdtr_el0", ((((2) << 19) | ((3) << 16) | ((0) << 12) | ((4) << 8) | ((0) << 5)) >> 5), 0 },
  { "dbgdtrrx_el0", ((((2) << 19) | ((3) << 16) | ((0) << 12) | ((5) << 8) | ((0) << 5)) >> 5), (1 << 3) },
  { "dbgdtrtx_el0", ((((2) << 19) | ((3) << 16) | ((0) << 12) | ((5) << 8) | ((0) << 5)) >> 5), (1 << 4) },
  { "osdtrrx_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((0) << 8) | ((2) << 5)) >> 5), 0 },
  { "osdtrtx_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((3) << 8) | ((2) << 5)) >> 5), 0 },
  { "oseccr_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((6) << 8) | ((2) << 5)) >> 5), 0 },
  { "dbgvcr32_el2", ((((2) << 19) | ((4) << 16) | ((0) << 12) | ((7) << 8) | ((0) << 5)) >> 5), 0 },
  { "dbgbvr0_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((0) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr1_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((1) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr2_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((2) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr3_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((3) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr4_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((4) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr5_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((5) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr6_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((6) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr7_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((7) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr8_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((8) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr9_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((9) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr10_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((10) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr11_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((11) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr12_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((12) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr13_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((13) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr14_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((14) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbvr15_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((15) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgbcr0_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((0) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr1_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((1) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr2_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((2) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr3_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((3) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr4_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((4) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr5_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((5) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr6_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((6) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr7_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((7) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr8_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((8) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr9_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((9) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr10_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((10) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr11_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((11) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr12_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((12) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr13_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((13) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr14_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((14) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgbcr15_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((15) << 8) | ((5) << 5)) >> 5), 0 },
  { "dbgwvr0_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((0) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr1_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((1) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr2_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((2) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr3_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((3) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr4_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((4) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr5_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((5) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr6_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((6) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr7_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((7) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr8_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((8) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr9_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((9) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr10_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((10) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr11_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((11) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr12_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((12) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr13_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((13) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr14_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((14) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwvr15_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((15) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgwcr0_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((0) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr1_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((1) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr2_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((2) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr3_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((3) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr4_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((4) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr5_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((5) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr6_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((6) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr7_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((7) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr8_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((8) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr9_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((9) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr10_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((10) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr11_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((11) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr12_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((12) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr13_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((13) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr14_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((14) << 8) | ((7) << 5)) >> 5), 0 },
  { "dbgwcr15_el1", ((((2) << 19) | ((0) << 16) | ((0) << 12) | ((15) << 8) | ((7) << 5)) >> 5), 0 },
  { "mdrar_el1", ((((2) << 19) | ((0) << 16) | ((1) << 12) | ((0) << 8) | ((0) << 5)) >> 5), (1 << 3) },
  { "oslar_el1", ((((2) << 19) | ((0) << 16) | ((1) << 12) | ((0) << 8) | ((4) << 5)) >> 5), (1 << 4) },
  { "oslsr_el1", ((((2) << 19) | ((0) << 16) | ((1) << 12) | ((1) << 8) | ((4) << 5)) >> 5), (1 << 3) },
  { "osdlr_el1", ((((2) << 19) | ((0) << 16) | ((1) << 12) | ((3) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgprcr_el1", ((((2) << 19) | ((0) << 16) | ((1) << 12) | ((4) << 8) | ((4) << 5)) >> 5), 0 },
  { "dbgclaimset_el1", ((((2) << 19) | ((0) << 16) | ((7) << 12) | ((8) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgclaimclr_el1", ((((2) << 19) | ((0) << 16) | ((7) << 12) | ((9) << 8) | ((6) << 5)) >> 5), 0 },
  { "dbgauthstatus_el1", ((((2) << 19) | ((0) << 16) | ((7) << 12) | ((14) << 8) | ((6) << 5)) >> 5), (1 << 3) },
  { "pmblimitr_el1", ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((10) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "pmbptr_el1", ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((10) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "pmbsr_el1", ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((10) << 8) | ((3) << 5)) >> 5), (1 << 1) },
  { "pmbidr_el1", ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((10) << 8) | ((7) << 5)) >> 5), (1 << 1) | (1 << 3) },
  { "pmscr_el1", ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((9) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "pmsicr_el1", ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((9) << 8) | ((2) << 5)) >> 5), (1 << 1) },
  { "pmsirr_el1", ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((9) << 8) | ((3) << 5)) >> 5), (1 << 1) },
  { "pmsfcr_el1", ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((9) << 8) | ((4) << 5)) >> 5), (1 << 1) },
  { "pmsevfr_el1", ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((9) << 8) | ((5) << 5)) >> 5), (1 << 1) },
  { "pmslatfr_el1", ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((9) << 8) | ((6) << 5)) >> 5), (1 << 1) },
  { "pmsidr_el1", ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((9) << 8) | ((7) << 5)) >> 5), (1 << 1) },
  { "pmscr_el2", ((((3) << 19) | ((4) << 16) | ((9) << 12) | ((9) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "pmscr_el12", ((((3) << 19) | ((5) << 16) | ((9) << 12) | ((9) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "pmcr_el0", ((((3) << 19) | ((3) << 16) | ((9) << 12) | ((12) << 8) | ((0) << 5)) >> 5), 0 },
  { "pmcntenset_el0", ((((3) << 19) | ((3) << 16) | ((9) << 12) | ((12) << 8) | ((1) << 5)) >> 5), 0 },
  { "pmcntenclr_el0", ((((3) << 19) | ((3) << 16) | ((9) << 12) | ((12) << 8) | ((2) << 5)) >> 5), 0 },
  { "pmovsclr_el0", ((((3) << 19) | ((3) << 16) | ((9) << 12) | ((12) << 8) | ((3) << 5)) >> 5), 0 },
  { "pmswinc_el0", ((((3) << 19) | ((3) << 16) | ((9) << 12) | ((12) << 8) | ((4) << 5)) >> 5), (1 << 4) },
  { "pmselr_el0", ((((3) << 19) | ((3) << 16) | ((9) << 12) | ((12) << 8) | ((5) << 5)) >> 5), 0 },
  { "pmceid0_el0", ((((3) << 19) | ((3) << 16) | ((9) << 12) | ((12) << 8) | ((6) << 5)) >> 5), (1 << 3) },
  { "pmceid1_el0", ((((3) << 19) | ((3) << 16) | ((9) << 12) | ((12) << 8) | ((7) << 5)) >> 5), (1 << 3) },
  { "pmccntr_el0", ((((3) << 19) | ((3) << 16) | ((9) << 12) | ((13) << 8) | ((0) << 5)) >> 5), 0 },
  { "pmxevtyper_el0", ((((3) << 19) | ((3) << 16) | ((9) << 12) | ((13) << 8) | ((1) << 5)) >> 5), 0 },
  { "pmxevcntr_el0", ((((3) << 19) | ((3) << 16) | ((9) << 12) | ((13) << 8) | ((2) << 5)) >> 5), 0 },
  { "pmuserenr_el0", ((((3) << 19) | ((3) << 16) | ((9) << 12) | ((14) << 8) | ((0) << 5)) >> 5), 0 },
  { "pmintenset_el1", ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((14) << 8) | ((1) << 5)) >> 5), 0 },
  { "pmintenclr_el1", ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((14) << 8) | ((2) << 5)) >> 5), 0 },
  { "pmovsset_el0", ((((3) << 19) | ((3) << 16) | ((9) << 12) | ((14) << 8) | ((3) << 5)) >> 5), 0 },
  { "pmevcntr0_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((8) << 8) | ((0) << 5)) >> 5), 0 },
  { "pmevcntr1_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((8) << 8) | ((1) << 5)) >> 5), 0 },
  { "pmevcntr2_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((8) << 8) | ((2) << 5)) >> 5), 0 },
  { "pmevcntr3_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((8) << 8) | ((3) << 5)) >> 5), 0 },
  { "pmevcntr4_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((8) << 8) | ((4) << 5)) >> 5), 0 },
  { "pmevcntr5_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((8) << 8) | ((5) << 5)) >> 5), 0 },
  { "pmevcntr6_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((8) << 8) | ((6) << 5)) >> 5), 0 },
  { "pmevcntr7_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((8) << 8) | ((7) << 5)) >> 5), 0 },
  { "pmevcntr8_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((9) << 8) | ((0) << 5)) >> 5), 0 },
  { "pmevcntr9_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((9) << 8) | ((1) << 5)) >> 5), 0 },
  { "pmevcntr10_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((9) << 8) | ((2) << 5)) >> 5), 0 },
  { "pmevcntr11_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((9) << 8) | ((3) << 5)) >> 5), 0 },
  { "pmevcntr12_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((9) << 8) | ((4) << 5)) >> 5), 0 },
  { "pmevcntr13_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((9) << 8) | ((5) << 5)) >> 5), 0 },
  { "pmevcntr14_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((9) << 8) | ((6) << 5)) >> 5), 0 },
  { "pmevcntr15_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((9) << 8) | ((7) << 5)) >> 5), 0 },
  { "pmevcntr16_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((10) << 8) | ((0) << 5)) >> 5), 0 },
  { "pmevcntr17_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((10) << 8) | ((1) << 5)) >> 5), 0 },
  { "pmevcntr18_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((10) << 8) | ((2) << 5)) >> 5), 0 },
  { "pmevcntr19_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((10) << 8) | ((3) << 5)) >> 5), 0 },
  { "pmevcntr20_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((10) << 8) | ((4) << 5)) >> 5), 0 },
  { "pmevcntr21_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((10) << 8) | ((5) << 5)) >> 5), 0 },
  { "pmevcntr22_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((10) << 8) | ((6) << 5)) >> 5), 0 },
  { "pmevcntr23_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((10) << 8) | ((7) << 5)) >> 5), 0 },
  { "pmevcntr24_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((11) << 8) | ((0) << 5)) >> 5), 0 },
  { "pmevcntr25_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((11) << 8) | ((1) << 5)) >> 5), 0 },
  { "pmevcntr26_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((11) << 8) | ((2) << 5)) >> 5), 0 },
  { "pmevcntr27_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((11) << 8) | ((3) << 5)) >> 5), 0 },
  { "pmevcntr28_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((11) << 8) | ((4) << 5)) >> 5), 0 },
  { "pmevcntr29_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((11) << 8) | ((5) << 5)) >> 5), 0 },
  { "pmevcntr30_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((11) << 8) | ((6) << 5)) >> 5), 0 },
  { "pmevtyper0_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((12) << 8) | ((0) << 5)) >> 5), 0 },
  { "pmevtyper1_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((12) << 8) | ((1) << 5)) >> 5), 0 },
  { "pmevtyper2_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((12) << 8) | ((2) << 5)) >> 5), 0 },
  { "pmevtyper3_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((12) << 8) | ((3) << 5)) >> 5), 0 },
  { "pmevtyper4_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((12) << 8) | ((4) << 5)) >> 5), 0 },
  { "pmevtyper5_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((12) << 8) | ((5) << 5)) >> 5), 0 },
  { "pmevtyper6_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((12) << 8) | ((6) << 5)) >> 5), 0 },
  { "pmevtyper7_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((12) << 8) | ((7) << 5)) >> 5), 0 },
  { "pmevtyper8_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((13) << 8) | ((0) << 5)) >> 5), 0 },
  { "pmevtyper9_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((13) << 8) | ((1) << 5)) >> 5), 0 },
  { "pmevtyper10_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((13) << 8) | ((2) << 5)) >> 5), 0 },
  { "pmevtyper11_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((13) << 8) | ((3) << 5)) >> 5), 0 },
  { "pmevtyper12_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((13) << 8) | ((4) << 5)) >> 5), 0 },
  { "pmevtyper13_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((13) << 8) | ((5) << 5)) >> 5), 0 },
  { "pmevtyper14_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((13) << 8) | ((6) << 5)) >> 5), 0 },
  { "pmevtyper15_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((13) << 8) | ((7) << 5)) >> 5), 0 },
  { "pmevtyper16_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((14) << 8) | ((0) << 5)) >> 5), 0 },
  { "pmevtyper17_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((14) << 8) | ((1) << 5)) >> 5), 0 },
  { "pmevtyper18_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((14) << 8) | ((2) << 5)) >> 5), 0 },
  { "pmevtyper19_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((14) << 8) | ((3) << 5)) >> 5), 0 },
  { "pmevtyper20_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((14) << 8) | ((4) << 5)) >> 5), 0 },
  { "pmevtyper21_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((14) << 8) | ((5) << 5)) >> 5), 0 },
  { "pmevtyper22_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((14) << 8) | ((6) << 5)) >> 5), 0 },
  { "pmevtyper23_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((14) << 8) | ((7) << 5)) >> 5), 0 },
  { "pmevtyper24_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((15) << 8) | ((0) << 5)) >> 5), 0 },
  { "pmevtyper25_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((15) << 8) | ((1) << 5)) >> 5), 0 },
  { "pmevtyper26_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((15) << 8) | ((2) << 5)) >> 5), 0 },
  { "pmevtyper27_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((15) << 8) | ((3) << 5)) >> 5), 0 },
  { "pmevtyper28_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((15) << 8) | ((4) << 5)) >> 5), 0 },
  { "pmevtyper29_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((15) << 8) | ((5) << 5)) >> 5), 0 },
  { "pmevtyper30_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((15) << 8) | ((6) << 5)) >> 5), 0 },
  { "pmccfiltr_el0", ((((3) << 19) | ((3) << 16) | ((14) << 12) | ((15) << 8) | ((7) << 5)) >> 5), 0 },

  { "dit", ((((3) << 19) | (((3)) << 16) | ((4) << 12) | (((2)) << 8) | (((5)) << 5)) >> 5), (1 << 1) },
  { "vstcr_el2", ((((3) << 19) | ((4) << 16) | ((2) << 12) | ((6) << 8) | ((2) << 5)) >> 5), (1 << 1) },
  { "vsttbr_el2", ((((3) << 19) | ((4) << 16) | ((2) << 12) | ((6) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "cnthvs_tval_el2", ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((4) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "cnthvs_cval_el2", ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((4) << 8) | ((2) << 5)) >> 5), (1 << 1) },
  { "cnthvs_ctl_el2", ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((4) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "cnthps_tval_el2", ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((5) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { "cnthps_cval_el2", ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((5) << 8) | ((2) << 5)) >> 5), (1 << 1) },
  { "cnthps_ctl_el2", ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((5) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "sder32_el2", ((((3) << 19) | ((4) << 16) | ((1) << 12) | ((3) << 8) | ((1) << 5)) >> 5), (1 << 1) },
  { "vncr_el2", ((((3) << 19) | ((4) << 16) | ((2) << 12) | ((2) << 8) | ((0) << 5)) >> 5), (1 << 1) },
  { 0, ((((0) << 19) | ((0) << 16) | ((0) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
};

bfd_boolean
aarch64_sys_reg_deprecated_p (const aarch64_sys_reg *reg)
{
  return (reg->flags & (1 << 0)) != 0;
}

bfd_boolean
aarch64_sys_reg_supported_p (const aarch64_feature_set features,
        const aarch64_sys_reg *reg)
{
  if (!(reg->flags & (1 << 1)))
    return 
# 4074 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          1
# 4074 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
              ;


  if (reg->value == ((((3) << 19) | (((0)) << 16) | ((4) << 12) | (((2)) << 8) | (((3)) << 5)) >> 5)
      && !((~(features) & (0x00200000)) == 0))
    return 
# 4079 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4079 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;


  if ((reg->value == ((((3) << 19) | ((4) << 16) | ((2) << 12) | ((0) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((13) << 12) | ((0) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((3) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((3) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((3) << 8) | ((2) << 5)) >> 5))
      && !((~(features) & (0x01000000)) == 0))
      return 
# 4088 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
            0
# 4088 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                 ;


  if ((reg->value == ((((3) << 19) | (((5)) << 16) | ((4) << 12) | (((0)) << 8) | (((0)) << 5)) >> 5)
       || reg->value == ((((3) << 19) | (((5)) << 16) | ((4) << 12) | (((0)) << 8) | (((1)) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((1) << 12) | ((0) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((1) << 12) | ((0) << 8) | ((2) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((2) << 12) | ((0) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((2) << 12) | ((0) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((2) << 12) | ((0) << 8) | ((2) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((5) << 12) | ((1) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((5) << 12) | ((1) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((5) << 12) | ((2) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((6) << 12) | ((0) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((10) << 12) | ((2) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((10) << 12) | ((3) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((12) << 12) | ((0) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((13) << 12) | ((0) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((14) << 12) | ((1) << 8) | ((0) << 5)) >> 5))
      && !((~(features) & (0x01000000)) == 0))
    return 
# 4108 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4108 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;


  if ((reg->value == ((((3) << 19) | ((5) << 16) | ((14) << 12) | ((2) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((14) << 12) | ((2) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((14) << 12) | ((2) << 8) | ((2) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((14) << 12) | ((3) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((14) << 12) | ((3) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((14) << 12) | ((3) << 8) | ((2) << 5)) >> 5))
      && !((~(features) & (0x01000000)) == 0))
    return 
# 4118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;




  if (reg->value == ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((7) << 8) | ((2) << 5)) >> 5)
      && !((~(features) & (0x00000020)) == 0))
    return 
# 4125 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4125 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;


  if (reg->value == ((((3) << 19) | (((0)) << 16) | ((4) << 12) | (((2)) << 8) | (((4)) << 5)) >> 5)
      && !((~(features) & (0x00000020)) == 0))
    return 
# 4130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;





  if ((reg->value == ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((3) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((3) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((3) << 8) | ((2) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((3) << 8) | ((3) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((4) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((4) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((4) << 8) | ((2) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((4) << 8) | ((3) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((5) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((5) << 12) | ((5) << 8) | ((1) << 5)) >> 5))
      && !((~(features) & (0x04000000)) == 0))
    return 
# 4147 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4147 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;


  if ((reg->value == ((((3) << 19) | ((4) << 16) | ((5) << 12) | ((2) << 8) | ((3) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((12) << 12) | ((1) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((12) << 12) | ((1) << 8) | ((1) << 5)) >> 5))
      && !((~(features) & (0x04000000)) == 0))
    return 
# 4154 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4154 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;


  if ((reg->value == ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((10) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((10) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((10) << 8) | ((3) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((10) << 8) | ((7) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((9) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((9) << 8) | ((2) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((9) << 8) | ((3) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((9) << 8) | ((4) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((9) << 8) | ((5) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((9) << 8) | ((6) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((9) << 12) | ((9) << 8) | ((7) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((9) << 12) | ((9) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((9) << 12) | ((9) << 8) | ((0) << 5)) >> 5))
      && !((~(features) & (0x08000000)) == 0))
    return 
# 4171 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4171 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;


  if ((reg->value == ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((1) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((1) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((1) << 8) | ((2) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((1) << 8) | ((3) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((2) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((2) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((2) << 8) | ((2) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((2) << 8) | ((3) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((3) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((2) << 12) | ((3) << 8) | ((1) << 5)) >> 5))
      && !((~(features) & (0x00000040)) == 0))
    return 
# 4185 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4185 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;


  if ((reg->value == ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((4) << 8) | ((4) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((1) << 12) | ((2) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((1) << 12) | ((2) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((6) << 16) | ((1) << 12) | ((2) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((5) << 16) | ((1) << 12) | ((2) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((0) << 16) | ((0) << 12) | ((0) << 8) | ((7) << 5)) >> 5))
      && !((~(features) & (0x10000000)) == 0))
    return 
# 4195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;




  if (reg->value == ((((3) << 19) | (((3)) << 16) | ((4) << 12) | (((2)) << 8) | (((5)) << 5)) >> 5)
      && !((~(features) & (0x000000800ULL)) == 0))
    return 
# 4202 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4202 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;


  if ((reg->value == ((((3) << 19) | ((4) << 16) | ((2) << 12) | ((6) << 8) | ((2) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((2) << 12) | ((6) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((4) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((4) << 8) | ((2) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((4) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((5) << 8) | ((0) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((5) << 8) | ((2) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((14) << 12) | ((5) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((1) << 12) | ((3) << 8) | ((1) << 5)) >> 5)
       || reg->value == ((((3) << 19) | ((4) << 16) | ((2) << 12) | ((2) << 8) | ((0) << 5)) >> 5))
      && !((~(features) & (0x000000800ULL)) == 0))
    return 
# 4216 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4216 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;


  if ((reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((1)) << 8) | (((0)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((1)) << 8) | (((1)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((1)) << 8) | (((2)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((1)) << 8) | (((3)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((1)) << 8) | (((5)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((1)) << 8) | (((7)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((4)) << 8) | (((0)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((4)) << 8) | (((4)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((1)) << 8) | (((1)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((1)) << 8) | (((5)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((1)) << 8) | (((6)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((1)) << 8) | (((1)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((1)) << 8) | (((5)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((1)) << 8) | (((0)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((1)) << 8) | (((4)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((1)) << 8) | (((0)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((6)) << 8) | (((1)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((6)) << 8) | (((3)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((6)) << 8) | (((5)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((6)) << 8) | (((7)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((2)) << 8) | (((1)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((2)) << 8) | (((3)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((2)) << 8) | (((5)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((2)) << 8) | (((7)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((5)) << 8) | (((1)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((5)) << 8) | (((3)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((5)) << 8) | (((5)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((5)) << 8) | (((7)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((0)) << 8) | (((2)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((0)) << 8) | (((6)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((4)) << 8) | (((2)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((4)) << 8) | (((6)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((4)) << 8) | (((3)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((4)) << 8) | (((7)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((6)) << 8) | (((1)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((6)) << 8) | (((5)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((2)) << 8) | (((1)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((2)) << 8) | (((5)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((5)) << 8) | (((1)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((5)) << 8) | (((5)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((6)) << 8) | (((1)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((6)) << 8) | (((5)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((2)) << 8) | (((1)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((2)) << 8) | (((5)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((5)) << 8) | (((1)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((5)) << 8) | (((5)) << 5)) >> 5))
      && !((~(features) & (0x000000800ULL)) == 0))
    return 
# 4266 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4266 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;

  return 
# 4268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
        1
# 4268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
            ;
}
# 4278 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
const aarch64_sys_reg aarch64_pstatefields [] =
{
  { "spsel", 0x05, 0 },
  { "daifset", 0x1e, 0 },
  { "daifclr", 0x1f, 0 },
  { "pan", 0x04, (1 << 1) },
  { "uao", 0x03, (1 << 1) },
  { "dit", 0x1a, (1 << 1) },
  { 0, ((((0) << 19) | ((0) << 16) | ((0) << 12) | ((0) << 8) | ((0) << 5)) >> 5), 0 },
};

bfd_boolean
aarch64_pstatefield_supported_p (const aarch64_feature_set features,
     const aarch64_sys_reg *reg)
{
  if (!(reg->flags & (1 << 1)))
    return 
# 4294 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          1
# 4294 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
              ;


  if (reg->value == 0x04
      && !((~(features) & (0x00200000)) == 0))
    return 
# 4299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;


  if (reg->value == 0x03
      && !((~(features) & (0x00000020)) == 0))
    return 
# 4304 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4304 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;


  if (reg->value == 0x1a
      && !((~(features) & (0x000000800ULL)) == 0))
    return 
# 4309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;

  return 
# 4311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
        1
# 4311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
            ;
}

const aarch64_sys_ins_reg aarch64_sys_regs_ic[] =
{
    { "ialluis", ((((1) << 19) | (((0)) << 16) | (((7)) << 12) | (((1)) << 8) | (((0)) << 5)) >> 5), 0 },
    { "iallu", ((((1) << 19) | (((0)) << 16) | (((7)) << 12) | (((5)) << 8) | (((0)) << 5)) >> 5), 0 },
    { "ivau", ((((1) << 19) | (((3)) << 16) | (((7)) << 12) | (((5)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { 0, ((((1) << 19) | (((0)) << 16) | (((0)) << 12) | (((0)) << 8) | (((0)) << 5)) >> 5), 0 }
};

const aarch64_sys_ins_reg aarch64_sys_regs_dc[] =
{
    { "zva", ((((1) << 19) | (((3)) << 16) | (((7)) << 12) | (((4)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "ivac", ((((1) << 19) | (((0)) << 16) | (((7)) << 12) | (((6)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "isw", ((((1) << 19) | (((0)) << 16) | (((7)) << 12) | (((6)) << 8) | (((2)) << 5)) >> 5), (1 << 2) },
    { "cvac", ((((1) << 19) | (((3)) << 16) | (((7)) << 12) | (((10)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "csw", ((((1) << 19) | (((0)) << 16) | (((7)) << 12) | (((10)) << 8) | (((2)) << 5)) >> 5), (1 << 2) },
    { "cvau", ((((1) << 19) | (((3)) << 16) | (((7)) << 12) | (((11)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "cvap", ((((1) << 19) | (((3)) << 16) | (((7)) << 12) | (((12)) << 8) | (((1)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "civac", ((((1) << 19) | (((3)) << 16) | (((7)) << 12) | (((14)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "cisw", ((((1) << 19) | (((0)) << 16) | (((7)) << 12) | (((14)) << 8) | (((2)) << 5)) >> 5), (1 << 2) },
    { 0, ((((1) << 19) | (((0)) << 16) | (((0)) << 12) | (((0)) << 8) | (((0)) << 5)) >> 5), 0 }
};

const aarch64_sys_ins_reg aarch64_sys_regs_at[] =
{
    { "s1e1r", ((((1) << 19) | (((0)) << 16) | (((7)) << 12) | (((8)) << 8) | (((0)) << 5)) >> 5), (1 << 2) },
    { "s1e1w", ((((1) << 19) | (((0)) << 16) | (((7)) << 12) | (((8)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "s1e0r", ((((1) << 19) | (((0)) << 16) | (((7)) << 12) | (((8)) << 8) | (((2)) << 5)) >> 5), (1 << 2) },
    { "s1e0w", ((((1) << 19) | (((0)) << 16) | (((7)) << 12) | (((8)) << 8) | (((3)) << 5)) >> 5), (1 << 2) },
    { "s12e1r", ((((1) << 19) | (((4)) << 16) | (((7)) << 12) | (((8)) << 8) | (((4)) << 5)) >> 5), (1 << 2) },
    { "s12e1w", ((((1) << 19) | (((4)) << 16) | (((7)) << 12) | (((8)) << 8) | (((5)) << 5)) >> 5), (1 << 2) },
    { "s12e0r", ((((1) << 19) | (((4)) << 16) | (((7)) << 12) | (((8)) << 8) | (((6)) << 5)) >> 5), (1 << 2) },
    { "s12e0w", ((((1) << 19) | (((4)) << 16) | (((7)) << 12) | (((8)) << 8) | (((7)) << 5)) >> 5), (1 << 2) },
    { "s1e2r", ((((1) << 19) | (((4)) << 16) | (((7)) << 12) | (((8)) << 8) | (((0)) << 5)) >> 5), (1 << 2) },
    { "s1e2w", ((((1) << 19) | (((4)) << 16) | (((7)) << 12) | (((8)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "s1e3r", ((((1) << 19) | (((6)) << 16) | (((7)) << 12) | (((8)) << 8) | (((0)) << 5)) >> 5), (1 << 2) },
    { "s1e3w", ((((1) << 19) | (((6)) << 16) | (((7)) << 12) | (((8)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "s1e1rp", ((((1) << 19) | (((0)) << 16) | (((7)) << 12) | (((9)) << 8) | (((0)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "s1e1wp", ((((1) << 19) | (((0)) << 16) | (((7)) << 12) | (((9)) << 8) | (((1)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { 0, ((((1) << 19) | (((0)) << 16) | (((0)) << 12) | (((0)) << 8) | (((0)) << 5)) >> 5), 0 }
};

const aarch64_sys_ins_reg aarch64_sys_regs_tlbi[] =
{
    { "vmalle1", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((7)) << 8) | (((0)) << 5)) >> 5), 0 },
    { "vae1", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((7)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "aside1", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((7)) << 8) | (((2)) << 5)) >> 5), (1 << 2) },
    { "vaae1", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((7)) << 8) | (((3)) << 5)) >> 5), (1 << 2) },
    { "vmalle1is", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((3)) << 8) | (((0)) << 5)) >> 5), 0 },
    { "vae1is", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((3)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "aside1is", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((3)) << 8) | (((2)) << 5)) >> 5), (1 << 2) },
    { "vaae1is", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((3)) << 8) | (((3)) << 5)) >> 5), (1 << 2) },
    { "ipas2e1is", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((0)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "ipas2le1is",((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((0)) << 8) | (((5)) << 5)) >> 5), (1 << 2) },
    { "ipas2e1", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((4)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "ipas2le1", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((4)) << 8) | (((5)) << 5)) >> 5), (1 << 2) },
    { "vae2", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((7)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "vae2is", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((3)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "vmalls12e1",((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((7)) << 8) | (((6)) << 5)) >> 5), 0 },
    { "vmalls12e1is",((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((3)) << 8) | (((6)) << 5)) >> 5), 0 },
    { "vae3", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((7)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "vae3is", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((3)) << 8) | (((1)) << 5)) >> 5), (1 << 2) },
    { "alle2", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((7)) << 8) | (((0)) << 5)) >> 5), 0 },
    { "alle2is", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((3)) << 8) | (((0)) << 5)) >> 5), 0 },
    { "alle1", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((7)) << 8) | (((4)) << 5)) >> 5), 0 },
    { "alle1is", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((3)) << 8) | (((4)) << 5)) >> 5), 0 },
    { "alle3", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((7)) << 8) | (((0)) << 5)) >> 5), 0 },
    { "alle3is", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((3)) << 8) | (((0)) << 5)) >> 5), 0 },
    { "vale1is", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((3)) << 8) | (((5)) << 5)) >> 5), (1 << 2) },
    { "vale2is", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((3)) << 8) | (((5)) << 5)) >> 5), (1 << 2) },
    { "vale3is", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((3)) << 8) | (((5)) << 5)) >> 5), (1 << 2) },
    { "vaale1is", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((3)) << 8) | (((7)) << 5)) >> 5), (1 << 2) },
    { "vale1", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((7)) << 8) | (((5)) << 5)) >> 5), (1 << 2) },
    { "vale2", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((7)) << 8) | (((5)) << 5)) >> 5), (1 << 2) },
    { "vale3", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((7)) << 8) | (((5)) << 5)) >> 5), (1 << 2) },
    { "vaale1", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((7)) << 8) | (((7)) << 5)) >> 5), (1 << 2) },

    { "vmalle1os", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((1)) << 8) | (((0)) << 5)) >> 5), (1 << 1) },
    { "vae1os", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((1)) << 8) | (((1)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "aside1os", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((1)) << 8) | (((2)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "vaae1os", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((1)) << 8) | (((3)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "vale1os", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((1)) << 8) | (((5)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "vaale1os", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((1)) << 8) | (((7)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "ipas2e1os", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((4)) << 8) | (((0)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "ipas2le1os", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((4)) << 8) | (((4)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "vae2os", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((1)) << 8) | (((1)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "vale2os", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((1)) << 8) | (((5)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "vmalls12e1os", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((1)) << 8) | (((6)) << 5)) >> 5), (1 << 1) },
    { "vae3os", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((1)) << 8) | (((1)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "vale3os", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((1)) << 8) | (((5)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "alle2os", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((1)) << 8) | (((0)) << 5)) >> 5), (1 << 1) },
    { "alle1os", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((1)) << 8) | (((4)) << 5)) >> 5), (1 << 1) },
    { "alle3os", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((1)) << 8) | (((0)) << 5)) >> 5), (1 << 1) },

    { "rvae1", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((6)) << 8) | (((1)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvaae1", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((6)) << 8) | (((3)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvale1", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((6)) << 8) | (((5)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvaale1", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((6)) << 8) | (((7)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvae1is", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((2)) << 8) | (((1)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvaae1is", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((2)) << 8) | (((3)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvale1is", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((2)) << 8) | (((5)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvaale1is", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((2)) << 8) | (((7)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvae1os", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((5)) << 8) | (((1)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvaae1os", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((5)) << 8) | (((3)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvale1os", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((5)) << 8) | (((5)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvaale1os", ((((1) << 19) | (((0)) << 16) | (((8)) << 12) | (((5)) << 8) | (((7)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "ripas2e1is", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((0)) << 8) | (((2)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "ripas2le1is",((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((0)) << 8) | (((6)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "ripas2e1", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((4)) << 8) | (((2)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "ripas2le1", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((4)) << 8) | (((6)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "ripas2e1os", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((4)) << 8) | (((3)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "ripas2le1os",((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((4)) << 8) | (((7)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvae2", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((6)) << 8) | (((1)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvale2", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((6)) << 8) | (((5)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvae2is", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((2)) << 8) | (((1)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvale2is", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((2)) << 8) | (((5)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvae2os", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((5)) << 8) | (((1)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvale2os", ((((1) << 19) | (((4)) << 16) | (((8)) << 12) | (((5)) << 8) | (((5)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvae3", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((6)) << 8) | (((1)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvale3", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((6)) << 8) | (((5)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvae3is", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((2)) << 8) | (((1)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvale3is", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((2)) << 8) | (((5)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvae3os", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((5)) << 8) | (((1)) << 5)) >> 5), (1 << 2) | (1 << 1) },
    { "rvale3os", ((((1) << 19) | (((6)) << 16) | (((8)) << 12) | (((5)) << 8) | (((5)) << 5)) >> 5), (1 << 2) | (1 << 1) },

    { 0, ((((1) << 19) | (((0)) << 16) | (((0)) << 12) | (((0)) << 8) | (((0)) << 5)) >> 5), 0 }
};

bfd_boolean
aarch64_sys_ins_reg_has_xt (const aarch64_sys_ins_reg *sys_ins_reg)
{
  return (sys_ins_reg->flags & (1 << 2)) != 0;
}

extern bfd_boolean
aarch64_sys_ins_reg_supported_p (const aarch64_feature_set features,
     const aarch64_sys_ins_reg *reg)
{
  if (!(reg->flags & (1 << 1)))
    return 
# 4452 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          1
# 4452 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
              ;


  if (reg->value == ((((1) << 19) | (((3)) << 16) | (((7)) << 12) | (((12)) << 8) | (((1)) << 5)) >> 5)
      && !((~(features) & (0x00000020)) == 0))
    return 
# 4457 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4457 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;


  if ((reg->value == ((((1) << 19) | (((0)) << 16) | (((7)) << 12) | (((9)) << 8) | (((0)) << 5)) >> 5)
       || reg->value == ((((1) << 19) | (((0)) << 16) | (((7)) << 12) | (((9)) << 8) | (((1)) << 5)) >> 5))
      && !((~(features) & (0x00000020)) == 0))
    return 
# 4463 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4463 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;

  return 
# 4465 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
        1
# 4465 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
            ;
}

#undef C0
#undef C1
#undef C2
#undef C3
#undef C4
#undef C5
#undef C6
#undef C7
#undef C8
#undef C9
#undef C10
#undef C11
#undef C12
#undef C13
#undef C14
#undef C15

#define BIT(INSN,BT) (((INSN) >> (BT)) & 1)
#define BITS(INSN,HI,LO) (((INSN) >> (LO)) & ((1 << (((HI) - (LO)) + 1)) - 1))

static bfd_boolean
verify_ldpsw (const struct aarch64_opcode * opcode 
# 4489 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
                                                  __attribute__ ((__unused__))
# 4489 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                                                                  ,
       const aarch64_insn insn)
{
  int t = (((insn) >> (0)) & ((1 << (((4) - (0)) + 1)) - 1));
  int n = (((insn) >> (5)) & ((1 << (((9) - (5)) + 1)) - 1));
  int t2 = (((insn) >> (10)) & ((1 << (((14) - (10)) + 1)) - 1));

  if ((((insn) >> (23)) & 1))
    {

      if ((t == n || t2 == n) && n != 31)
 return 
# 4500 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
       0
# 4500 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
            ;
    }

  if ((((insn) >> (22)) & 1))
    {

      if (t == t2)
 return 
# 4507 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
       0
# 4507 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
            ;
    }

  return 
# 4510 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
        1
# 4510 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
            ;
}





bfd_boolean
aarch64_sve_dupm_mov_immediate_p (uint64_t uvalue, int esize)
{
  int64_t svalue = uvalue;
  uint64_t upper = (uint64_t) -1 << (esize * 4) << (esize * 4);

  if ((uvalue & ~upper) != uvalue && (uvalue | upper) != uvalue)
    return 
# 4524 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
          0
# 4524 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
               ;
  if (esize <= 4 || (uint32_t) uvalue == (uint32_t) (uvalue >> 32))
    {
      svalue = (int32_t) uvalue;
      if (esize <= 2 || (uint16_t) uvalue == (uint16_t) (uvalue >> 16))
 {
   svalue = (int16_t) uvalue;
   if (esize == 1 || (uint8_t) uvalue == (uint8_t) (uvalue >> 8))
     return 
# 4532 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 3 4
           0
# 4532 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c"
                ;
 }
    }
  if ((svalue & 0xff) == 0)
    svalue /= 256;
  return svalue < -128 || svalue >= 128;
}



#define VERIFIER(x) verify_ ##x
# 1 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 1
# 30 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define OPND(x) AARCH64_OPND_ ##x
#define OP0() {0}
#define OP1(a) {OPND(a)}
#define OP2(a,b) {OPND(a), OPND(b)}
#define OP3(a,b,c) {OPND(a), OPND(b), OPND(c)}
#define OP4(a,b,c,d) {OPND(a), OPND(b), OPND(c), OPND(d)}
#define OP5(a,b,c,d,e) {OPND(a), OPND(b), OPND(c), OPND(d), OPND(e)}

#define QLF(x) AARCH64_OPND_QLF_ ##x
#define QLF1(a) {QLF(a)}
#define QLF2(a,b) {QLF(a), QLF(b)}
#define QLF3(a,b,c) {QLF(a), QLF(b), QLF(c)}
#define QLF4(a,b,c,d) {QLF(a), QLF(b), QLF(c), QLF(d)}
#define QLF5(a,b,c,d,e) {QLF(a), QLF(b), QLF(c), QLF(d), QLF(e)}




#define QL_SRC_X { QLF2(NIL,X), }





#define QL_DST_X { QLF2(X,NIL), }





#define QL_SYS { QLF5(NIL,CR,CR,NIL,X), }





#define QL_SYSL { QLF5(X,NIL,CR,CR,NIL), }





#define QL_ADRP { QLF2(X,NIL), }





#define QL_PCREL_NIL { QLF1(NIL), }





#define QL_PCREL_14 { QLF3(X,imm_0_63,NIL), }





#define QL_PCREL_26 { QLF1(NIL), }





#define QL_X_PCREL { QLF2(X,NIL), }





#define QL_R_PCREL { QLF2(W,NIL), QLF2(X,NIL), }






#define QL_FP_PCREL { QLF2(S_S,NIL), QLF2(S_D,NIL), QLF2(S_Q,NIL), }







#define QL_PRFM_PCREL { QLF2(NIL,NIL), }





#define QL_I1X { QLF1(X), }





#define QL_I2SAME { QLF2(W,W), QLF2(X,X), }






#define QL_I2_EXT { QLF2(W,W), QLF2(X,W), QLF2(X,X), }







#define QL_I2SP { QLF2(WSP,W), QLF2(W,WSP), QLF2(SP,X), QLF2(X,SP), }
# 153 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_I2SAMEW { QLF2(W,W), }





#define QL_I2SAMEX { QLF2(X,X), }




#define QL_I2SAMER { QLF2(W,W), QLF2(X,X), }






#define QL_I3SAMEW { QLF3(W,W,W), }





#define QL_I3SAMEX { QLF3(X,X,X), }





#define QL_I3WWX { QLF3(W,W,X), }





#define QL_I3SAMER { QLF3(W,W,W), QLF3(X,X,X), }






#define QL_I3_EXT { QLF3(W,W,W), QLF3(X,X,W), QLF3(X,X,X), }







#define QL_I4SAMER { QLF4(W,W,W,W), QLF4(X,X,X,X), }






#define QL_I3SAMEL { QLF3(X,W,W), }





#define QL_I4SAMEL { QLF4(X,W,W,X), }





#define QL_CSEL { QLF4(W, W, W, NIL), QLF4(X, X, X, NIL), }






#define QL_DST_R { QLF2(W, NIL), QLF2(X, NIL), }






#define QL_BF { QLF4(W,W,imm_0_31,imm_0_31), QLF4(X,X,imm_0_63,imm_0_63), }






#define QL_BF1 { QLF3 (W, imm_0_31, imm_1_32), QLF3 (X, imm_0_63, imm_1_64), }






#define QL_BF2 { QLF4(W,W,imm_0_31,imm_1_32), QLF4(X,X,imm_0_63,imm_1_64), }






#define QL_FIX2FP { QLF3(S_D,W,imm_1_32), QLF3(S_S,W,imm_1_32), QLF3(S_D,X,imm_1_64), QLF3(S_S,X,imm_1_64), }
# 267 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_FIX2FP_H { QLF3 (S_H, W, imm_1_32), QLF3 (S_H, X, imm_1_64), }






#define QL_FP2FIX { QLF3(W,S_D,imm_1_32), QLF3(W,S_S,imm_1_32), QLF3(X,S_D,imm_1_64), QLF3(X,S_S,imm_1_64), }
# 283 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_FP2FIX_H { QLF3 (W, S_H, imm_1_32), QLF3 (X, S_H, imm_1_64), }






#define QL_INT2FP { QLF2(S_D,W), QLF2(S_S,W), QLF2(S_D,X), QLF2(S_S,X), }
# 299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_INT2FP_FMOV { QLF2(S_S,W), QLF2(S_D,X), }






#define QL_INT2FP_H { QLF2 (S_H, W), QLF2 (S_H, X), }






#define QL_FP2INT { QLF2(W,S_D), QLF2(W,S_S), QLF2(X,S_D), QLF2(X,S_S), }
# 322 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_FP2INT_FMOV { QLF2(W,S_S), QLF2(X,S_D), }






#define QL_FP2INT_H { QLF2 (W, S_H), QLF2 (X, S_H), }






#define QL_FP2INT_W_D { QLF2 (W, S_D), }





#define QL_XVD1 { QLF2(X,S_D), }





#define QL_VD1X { QLF2(S_D,X), }





#define QL_EXTR { QLF4(W,W,W,imm_0_31), QLF4(X,X,X,imm_0_63), }






#define QL_SHIFT { QLF3(W,W,imm_0_31), QLF3(X,X,imm_0_63), }






#define QL_EXT { QLF2(W,W), QLF2(X,W), }






#define QL_EXT_W { QLF2(X,W), }





#define QL_SSHIFT { QLF3(S_B , S_B , S_B ), QLF3(S_H , S_H , S_H ), QLF3(S_S , S_S , S_S ), QLF3(S_D , S_D , S_D ) }
# 390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_SSHIFT_D { QLF3(S_D , S_D , S_D ) }





#define QL_SSHIFT_SD { QLF3(S_S , S_S , S_S ), QLF3(S_D , S_D , S_D ) }






#define QL_SSHIFT_H { QLF3 (S_H, S_H, S_H) }





#define QL_SSHIFTN { QLF3(S_B , S_H , S_B ), QLF3(S_H , S_S , S_H ), QLF3(S_S , S_D , S_S ), }
# 420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_VSHIFT { QLF3(V_8B , V_8B , V_8B ), QLF3(V_16B, V_16B, V_16B), QLF3(V_4H , V_4H , V_4H ), QLF3(V_8H , V_8H , V_8H ), QLF3(V_2S , V_2S , V_2S ), QLF3(V_4S , V_4S , V_4S ), QLF3(V_2D , V_2D , V_2D ) }
# 432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_VSHIFT_SD { QLF3(V_2S , V_2S , V_2S ), QLF3(V_4S , V_4S , V_4S ), QLF3(V_2D , V_2D , V_2D ) }







#define QL_VSHIFT_H { QLF3 (V_4H, V_4H, V_4H), QLF3 (V_8H, V_8H, V_8H) }






#define QL_VSHIFTN { QLF3(V_8B , V_8H , V_8B ), QLF3(V_4H , V_4S , V_4H ), QLF3(V_2S , V_2D , V_2S ), }







#define QL_VSHIFTN2 { QLF3(V_16B, V_8H, V_16B), QLF3(V_8H , V_4S , V_8H ), QLF3(V_4S , V_2D , V_4S ), }
# 464 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_VSHIFTL { QLF3(V_8H , V_8B , V_8B ), QLF3(V_4S , V_4H , V_4H ), QLF3(V_2D , V_2S , V_2S ), }







#define QL_VSHIFTL2 { QLF3(V_8H , V_16B, V_16B), QLF3(V_4S , V_8H , V_8H ), QLF3(V_2D , V_4S , V_4S ), }







#define QL_TABLE { QLF3(V_8B , V_16B, V_8B ), QLF3(V_16B, V_16B, V_16B), }






#define QL_2SAMES { QLF2(S_S, S_S), }





#define QL_2SAMED { QLF2(S_D, S_D), }





#define QL_SISD_CMP_0 { QLF3(S_D, S_D, NIL), }





#define QL_SISD_FCMP_0 { QLF3(S_S, S_S, NIL), QLF3(S_D, S_D, NIL), }






#define QL_SISD_FCMP_H_0 { QLF3 (S_H, S_H, NIL), }





#define QL_SISD_PAIR { QLF2(S_S, V_2S), QLF2(S_D, V_2D), }






#define QL_SISD_PAIR_H { QLF2 (S_H, V_2H), }





#define QL_SISD_PAIR_D { QLF2(S_D, V_2D), }





#define QL_S_2SAME { QLF2(S_B, S_B), QLF2(S_H, S_H), QLF2(S_S, S_S), QLF2(S_D, S_D), }
# 546 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_S_2SAMESD { QLF2(S_S, S_S), QLF2(S_D, S_D), }






#define QL_S_2SAMEH { QLF2 (S_H, S_H), }





#define QL_SISD_NARROW { QLF2(S_B, S_H), QLF2(S_H, S_S), QLF2(S_S, S_D), }







#define QL_SISD_NARROW_S { QLF2(S_S, S_D), }





#define QL_FCVT { QLF2(S_S, S_H), QLF2(S_S, S_D), QLF2(S_D, S_H), QLF2(S_D, S_S), QLF2(S_H, S_S), QLF2(S_H, S_D), }
# 584 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_FP2 { QLF2(S_S, S_S), QLF2(S_D, S_D), }






#define QL_FP2_H { QLF2 (S_H, S_H), }





#define QL_S_3SAME { QLF3(S_B, S_B, S_B), QLF3(S_H, S_H, S_H), QLF3(S_S, S_S, S_S), QLF3(S_D, S_D, S_D), }
# 606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_S_3SAMED { QLF3(S_D, S_D, S_D), }





#define QL_SISD_HS { QLF3(S_H, S_H, S_H), QLF3(S_S, S_S, S_S), }






#define QL_SISDL_HS { QLF3(S_S, S_H, S_H), QLF3(S_D, S_S, S_S), }






#define QL_FP3 { QLF3(S_S, S_S, S_S), QLF3(S_D, S_D, S_D), }






#define QL_FP3_H { QLF3 (S_H, S_H, S_H), }





#define QL_FP4 { QLF4(S_S, S_S, S_S, S_S), QLF4(S_D, S_D, S_D, S_D), }






#define QL_FP4_H { QLF4 (S_H, S_H, S_H, S_H), }





#define QL_DST_SD { QLF2(S_S, NIL), QLF2(S_D, NIL), }






#define QL_DST_H { QLF2 (S_H, NIL), }





#define QL_FP_COND { QLF4(S_S, S_S, S_S, NIL), QLF4(S_D, S_D, S_D, NIL), }






#define QL_FP_COND_H { QLF4 (S_H, S_H, S_H, NIL), }





#define QL_CCMP { QLF4(W, W, NIL, NIL), QLF4(X, X, NIL, NIL), }






#define QL_CCMP_IMM { QLF4(W, NIL, NIL, NIL), QLF4(X, NIL, NIL, NIL), }






#define QL_FCCMP { QLF4(S_S, S_S, NIL, NIL), QLF4(S_D, S_D, NIL, NIL), }






#define QL_FCCMP_H { QLF4 (S_H, S_H, NIL, NIL), }





#define QL_DUP_VX { QLF2(V_8B , S_B ), QLF2(V_16B, S_B ), QLF2(V_4H , S_H ), QLF2(V_8H , S_H ), QLF2(V_2S , S_S ), QLF2(V_4S , S_S ), QLF2(V_2D , S_D ), }
# 717 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_DUP_VR { QLF2(V_8B , W ), QLF2(V_16B, W ), QLF2(V_4H , W ), QLF2(V_8H , W ), QLF2(V_2S , W ), QLF2(V_4S , W ), QLF2(V_2D , X ), }
# 729 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_INS_XR { QLF2(S_H , W ), QLF2(S_S , W ), QLF2(S_D , X ), QLF2(S_B , W ), }
# 738 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_SMOV { QLF2(W , S_H), QLF2(X , S_H), QLF2(X , S_S), QLF2(W , S_B), QLF2(X , S_B), }
# 748 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_UMOV { QLF2(W , S_H), QLF2(W , S_S), QLF2(X , S_D), QLF2(W , S_B), }
# 757 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_MOV { QLF2(W , S_S), QLF2(X , S_D), }






#define QL_V2SAME { QLF2(V_8B , V_8B ), QLF2(V_16B, V_16B), QLF2(V_4H , V_4H ), QLF2(V_8H , V_8H ), QLF2(V_2S , V_2S ), QLF2(V_4S , V_4S ), QLF2(V_2D , V_2D ), }
# 776 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_V2SAMES { QLF2(V_2S , V_2S ), QLF2(V_4S , V_4S ), }






#define QL_V2SAMEBH { QLF2(V_8B , V_8B ), QLF2(V_16B, V_16B), QLF2(V_4H , V_4H ), QLF2(V_8H , V_8H ), }
# 792 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_V2SAMESD { QLF2(V_2S , V_2S ), QLF2(V_4S , V_4S ), QLF2(V_2D , V_2D ), }







#define QL_V2SAMEBHS { QLF2(V_8B , V_8B ), QLF2(V_16B, V_16B), QLF2(V_4H , V_4H ), QLF2(V_8H , V_8H ), QLF2(V_2S , V_2S ), QLF2(V_4S , V_4S ), }
# 811 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_V2SAMEH { QLF2 (V_4H, V_4H), QLF2 (V_8H, V_8H), }






#define QL_V2SAMEB { QLF2(V_8B , V_8B ), QLF2(V_16B, V_16B), }






#define QL_V2PAIRWISELONGBHS { QLF2(V_4H , V_8B ), QLF2(V_8H , V_16B), QLF2(V_2S , V_4H ), QLF2(V_4S , V_8H ), QLF2(V_1D , V_2S ), QLF2(V_2D , V_4S ), }
# 836 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_V2LONGBHS { QLF2(V_8H , V_8B ), QLF2(V_4S , V_4H ), QLF2(V_2D , V_2S ), }







#define QL_V2LONGBHS2 { QLF2(V_8H , V_16B), QLF2(V_4S , V_8H ), QLF2(V_2D , V_4S ), }







#define QL_V3SAME { QLF3(V_8B , V_8B , V_8B ), QLF3(V_16B, V_16B, V_16B), QLF3(V_4H , V_4H , V_4H ), QLF3(V_8H , V_8H , V_8H ), QLF3(V_2S , V_2S , V_2S ), QLF3(V_4S , V_4S , V_4S ), QLF3(V_2D , V_2D , V_2D ) }
# 864 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_V3SAMEBHS { QLF3(V_8B , V_8B , V_8B ), QLF3(V_16B, V_16B, V_16B), QLF3(V_4H , V_4H , V_4H ), QLF3(V_8H , V_8H , V_8H ), QLF3(V_2S , V_2S , V_2S ), QLF3(V_4S , V_4S , V_4S ), }
# 875 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_V2NARRS { QLF2(V_2S , V_2D ), }





#define QL_V2NARRS2 { QLF2(V_4S , V_2D ), }





#define QL_V2NARRHS { QLF2(V_4H , V_4S ), QLF2(V_2S , V_2D ), }






#define QL_V2NARRHS2 { QLF2(V_8H , V_4S ), QLF2(V_4S , V_2D ), }






#define QL_V2LONGHS { QLF2(V_4S , V_4H ), QLF2(V_2D , V_2S ), }






#define QL_V2LONGHS2 { QLF2(V_4S , V_8H ), QLF2(V_2D , V_4S ), }






#define QL_V2NARRBHS { QLF2(V_8B , V_8H ), QLF2(V_4H , V_4S ), QLF2(V_2S , V_2D ), }







#define QL_V2NARRBHS2 { QLF2(V_16B, V_8H ), QLF2(V_8H , V_4S ), QLF2(V_4S , V_2D ), }







#define QL_V2SAMEB { QLF2(V_8B , V_8B ), QLF2(V_16B, V_16B), }






#define QL_V2SAME16B { QLF2(V_16B, V_16B), }





#define QL_V2SAME4S { QLF2(V_4S, V_4S), }





#define QL_V3SAME4S { QLF3(V_4S, V_4S, V_4S), }





#define QL_V3SAMEB { QLF3(V_8B , V_8B , V_8B ), QLF3(V_16B, V_16B, V_16B), }






#define QL_VEXT { QLF4(V_8B , V_8B , V_8B , imm_0_7), QLF4(V_16B, V_16B, V_16B, imm_0_15), }






#define QL_V3SAMEHS { QLF3(V_4H , V_4H , V_4H ), QLF3(V_8H , V_8H , V_8H ), QLF3(V_2S , V_2S , V_2S ), QLF3(V_4S , V_4S , V_4S ), }
# 979 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_V3SAMESD { QLF3(V_2S , V_2S , V_2S ), QLF3(V_4S , V_4S , V_4S ), QLF3(V_2D , V_2D , V_2D ) }







#define QL_V3SAMEHSD_ROT { QLF4 (V_4H, V_4H, V_4H, NIL), QLF4 (V_8H, V_8H, V_8H, NIL), QLF4 (V_2S, V_2S, V_2S, NIL), QLF4 (V_4S, V_4S, V_4S, NIL), QLF4 (V_2D, V_2D, V_2D, NIL), }
# 997 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_V3SAMEH { QLF3 (V_4H , V_4H , V_4H ), QLF3 (V_8H , V_8H , V_8H ), }






#define QL_V3LONGHS { QLF3(V_4S , V_4H , V_4H ), QLF3(V_2D , V_2S , V_2S ), }






#define QL_V3LONGHS2 { QLF3(V_4S , V_8H , V_8H ), QLF3(V_2D , V_4S , V_4S ), }






#define QL_V3LONGBHS { QLF3(V_8H , V_8B , V_8B ), QLF3(V_4S , V_4H , V_4H ), QLF3(V_2D , V_2S , V_2S ), }







#define QL_V3LONGBHS2 { QLF3(V_8H , V_16B , V_16B ), QLF3(V_4S , V_8H , V_8H ), QLF3(V_2D , V_4S , V_4S ), }







#define QL_V3WIDEBHS { QLF3(V_8H , V_8H , V_8B ), QLF3(V_4S , V_4S , V_4H ), QLF3(V_2D , V_2D , V_2S ), }







#define QL_V3WIDEBHS2 { QLF3(V_8H , V_8H , V_16B ), QLF3(V_4S , V_4S , V_8H ), QLF3(V_2D , V_2D , V_4S ), }







#define QL_V3NARRBHS { QLF3(V_8B , V_8H , V_8H ), QLF3(V_4H , V_4S , V_4S ), QLF3(V_2S , V_2D , V_2D ), }







#define QL_V3NARRBHS2 { QLF3(V_16B , V_8H , V_8H ), QLF3(V_8H , V_4S , V_4S ), QLF3(V_4S , V_2D , V_2D ), }







#define QL_V3LONGB { QLF3(V_8H , V_8B , V_8B ), }





#define QL_V3LONGD { QLF3(V_1Q , V_1D , V_1D ), }





#define QL_V3LONGB2 { QLF3(V_8H , V_16B, V_16B), }





#define QL_V3LONGD2 { QLF3(V_1Q , V_2D , V_2D ), }





#define QL_SHAUPT { QLF3(S_Q, S_S, V_4S), }





#define QL_SHA256UPT { QLF3(S_Q, S_Q, V_4S), }





#define QL_W1_LDST_EXC { QLF2(W, NIL), }





#define QL_R1NIL { QLF2(W, NIL), QLF2(X, NIL), }






#define QL_W2_LDST_EXC { QLF3(W, W, NIL), }





#define QL_R2_LDST_EXC { QLF3(W, W, NIL), QLF3(W, X, NIL), }






#define QL_X1NIL { QLF2(X, NIL), }





#define QL_R2NIL { QLF3(W, W, NIL), QLF3(X, X, NIL), }






#define QL_R4NIL { QLF5(W, W, W, W, NIL), QLF5(X, X, X, X, NIL), }






#define QL_R3_LDST_EXC { QLF4(W, W, W, NIL), QLF4(W, X, X, NIL), }






#define QL_LDST_FP { QLF2(S_B, S_B), QLF2(S_H, S_H), QLF2(S_S, S_S), QLF2(S_D, S_D), QLF2(S_Q, S_Q), }
# 1165 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_LDST_R { QLF2(W, S_S), QLF2(X, S_D), }






#define QL_LDST_W8 { QLF2(W, S_B), }





#define QL_LDST_R8 { QLF2(W, S_B), QLF2(X, S_B), }






#define QL_LDST_W16 { QLF2(W, S_H), }





#define QL_LDST_X32 { QLF2(X, S_S), }





#define QL_LDST_R16 { QLF2(W, S_H), QLF2(X, S_H), }






#define QL_LDST_PRFM { QLF2(NIL, S_D), }





#define QL_LDST_PAIR_X32 { QLF3(X, X, S_S), }





#define QL_LDST_PAIR_R { QLF3(W, W, S_S), QLF3(X, X, S_D), }






#define QL_LDST_PAIR_FP { QLF3(S_S, S_S, S_S), QLF3(S_D, S_D, S_D), QLF3(S_Q, S_Q, S_Q), }







#define QL_SIMD_LDST { QLF2(V_8B, NIL), QLF2(V_16B, NIL), QLF2(V_4H, NIL), QLF2(V_8H, NIL), QLF2(V_2S, NIL), QLF2(V_4S, NIL), QLF2(V_2D, NIL), }
# 1243 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_SIMD_LDST_ANY { QLF2(V_8B, NIL), QLF2(V_16B, NIL), QLF2(V_4H, NIL), QLF2(V_8H, NIL), QLF2(V_2S, NIL), QLF2(V_4S, NIL), QLF2(V_1D, NIL), QLF2(V_2D, NIL), }
# 1256 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_SIMD_LDSTONE { QLF2(S_B, NIL), QLF2(S_H, NIL), QLF2(S_S, NIL), QLF2(S_D, NIL), }
# 1265 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_XLANES { QLF2(S_B, V_8B), QLF2(S_B, V_16B), QLF2(S_H, V_4H), QLF2(S_H, V_8H), QLF2(S_S, V_4S), }
# 1275 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_XLANES_FP { QLF2(S_S, V_4S), }





#define QL_XLANES_FP_H { QLF2 (S_H, V_4H), QLF2 (S_H, V_8H), }






#define QL_XLANES_L { QLF2(S_H, V_8B), QLF2(S_H, V_16B), QLF2(S_S, V_4H), QLF2(S_S, V_8H), QLF2(S_D, V_4S), }
# 1298 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_ELEMENT { QLF3(V_4H, V_4H, S_H), QLF3(V_8H, V_8H, S_H), QLF3(V_2S, V_2S, S_S), QLF3(V_4S, V_4S, S_S), }
# 1307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define QL_ELEMENT_L { QLF3(V_4S, V_4H, S_H), QLF3(V_2D, V_2S, S_S), }






#define QL_ELEMENT_L2 { QLF3(V_4S, V_8H, S_H), QLF3(V_2D, V_4S, S_S), }






#define QL_ELEMENT_FP { QLF3(V_2S, V_2S, S_S), QLF3(V_4S, V_4S, S_S), QLF3(V_2D, V_2D, S_D), }







#define QL_ELEMENT_FP_H { QLF3 (V_4H, V_4H, S_H), QLF3 (V_8H, V_8H, S_H), }






#define QL_ELEMENT_ROT { QLF4 (V_4H, V_4H, S_H, NIL), QLF4 (V_8H, V_8H, S_H, NIL), QLF4 (V_4S, V_4S, S_S, NIL), }







#define QL_SIMD_IMM_S0W { QLF2(V_2S, LSL), QLF2(V_4S, LSL), }






#define QL_SIMD_IMM_S1W { QLF2(V_2S, MSL), QLF2(V_4S, MSL), }






#define QL_SIMD_IMM_S0H { QLF2(V_4H, LSL), QLF2(V_8H, LSL), }






#define QL_SIMD_IMM_S { QLF2(V_2S, NIL), QLF2(V_4S, NIL), }






#define QL_SIMD_IMM_B { QLF2(V_8B, LSL), QLF2(V_16B, LSL), }





#define QL_SIMD_IMM_D { QLF2(S_D, NIL), }





#define QL_SIMD_IMM_H { QLF2 (V_4H, NIL), QLF2 (V_8H, NIL), }






#define QL_SIMD_IMM_V2D { QLF2(V_2D, NIL), }
# 1426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define OP_SVE_B { QLF1(S_B), }



#define OP_SVE_BB { QLF2(S_B,S_B), }



#define OP_SVE_BBBU { QLF4(S_B,S_B,S_B,NIL), }



#define OP_SVE_BMB { QLF3(S_B,P_M,S_B), }



#define OP_SVE_BPB { QLF3(S_B,P_Z,S_B), QLF3(S_B,P_M,S_B), }




#define OP_SVE_BUB { QLF3(S_B,NIL,S_B), }



#define OP_SVE_BUBB { QLF4(S_B,NIL,S_B,S_B), }



#define OP_SVE_BUU { QLF3(S_B,NIL,NIL), }



#define OP_SVE_BZ { QLF2(S_B,P_Z), }



#define OP_SVE_BZB { QLF3(S_B,P_Z,S_B), }



#define OP_SVE_BZBB { QLF4(S_B,P_Z,S_B,S_B), }



#define OP_SVE_BZU { QLF3(S_B,P_Z,NIL), }



#define OP_SVE_DD { QLF2(S_D,S_D), }



#define OP_SVE_DDD { QLF3(S_D,S_D,S_D), }



#define OP_SVE_DMD { QLF3(S_D,P_M,S_D), }



#define OP_SVE_DMH { QLF3(S_D,P_M,S_H), }



#define OP_SVE_DMS { QLF3(S_D,P_M,S_S), }



#define OP_SVE_DU { QLF2(S_D,NIL), }



#define OP_SVE_DUD { QLF3(S_D,NIL,S_D), }



#define OP_SVE_DUU { QLF3(S_D,NIL,NIL), }



#define OP_SVE_DUV_BHS { QLF3(S_D,NIL,S_B), QLF3(S_D,NIL,S_H), QLF3(S_D,NIL,S_S), }





#define OP_SVE_DUV_BHSD { QLF3(S_D,NIL,S_B), QLF3(S_D,NIL,S_H), QLF3(S_D,NIL,S_S), QLF3(S_D,NIL,S_D), }






#define OP_SVE_DZD { QLF3(S_D,P_Z,S_D), }



#define OP_SVE_DZU { QLF3(S_D,P_Z,NIL), }



#define OP_SVE_HB { QLF2(S_H,S_B), }



#define OP_SVE_HMH { QLF3(S_H,P_M,S_H), }



#define OP_SVE_HMD { QLF3(S_H,P_M,S_D), }



#define OP_SVE_HMS { QLF3(S_H,P_M,S_S), }



#define OP_SVE_HU { QLF2(S_H,NIL), }



#define OP_SVE_HUU { QLF3(S_H,NIL,NIL), }



#define OP_SVE_HZU { QLF3(S_H,P_Z,NIL), }



#define OP_SVE_RR { QLF2(W,W), QLF2(X,X), }




#define OP_SVE_RURV_BHSD { QLF4(W,NIL,W,S_B), QLF4(W,NIL,W,S_H), QLF4(W,NIL,W,S_S), QLF4(X,NIL,X,S_D), }






#define OP_SVE_RUV_BHSD { QLF3(W,NIL,S_B), QLF3(W,NIL,S_H), QLF3(W,NIL,S_S), QLF3(X,NIL,S_D), }






#define OP_SVE_SMD { QLF3(S_S,P_M,S_D), }



#define OP_SVE_SMH { QLF3(S_S,P_M,S_H), }



#define OP_SVE_SMS { QLF3(S_S,P_M,S_S), }



#define OP_SVE_SU { QLF2(S_S,NIL), }



#define OP_SVE_SUS { QLF3(S_S,NIL,S_S), }



#define OP_SVE_SUU { QLF3(S_S,NIL,NIL), }



#define OP_SVE_SZS { QLF3(S_S,P_Z,S_S), }



#define OP_SVE_SZU { QLF3(S_S,P_Z,NIL), }



#define OP_SVE_UB { QLF2(NIL,S_B), }



#define OP_SVE_UUD { QLF3(NIL,NIL,S_D), }



#define OP_SVE_UUS { QLF3(NIL,NIL,S_S), }



#define OP_SVE_VMR_BHSD { QLF3(S_B,P_M,W), QLF3(S_H,P_M,W), QLF3(S_S,P_M,W), QLF3(S_D,P_M,X), }






#define OP_SVE_VMU_HSD { QLF3(S_H,P_M,NIL), QLF3(S_S,P_M,NIL), QLF3(S_D,P_M,NIL), }





#define OP_SVE_VMVD_BHS { QLF4(S_B,P_M,S_B,S_D), QLF4(S_H,P_M,S_H,S_D), QLF4(S_S,P_M,S_S,S_D), }





#define OP_SVE_VMVU_BHSD { QLF4(S_B,P_M,S_B,NIL), QLF4(S_H,P_M,S_H,NIL), QLF4(S_S,P_M,S_S,NIL), QLF4(S_D,P_M,S_D,NIL), }






#define OP_SVE_VMVU_HSD { QLF4(S_H,P_M,S_H,NIL), QLF4(S_S,P_M,S_S,NIL), QLF4(S_D,P_M,S_D,NIL), }





#define OP_SVE_VMVV_BHSD { QLF4(S_B,P_M,S_B,S_B), QLF4(S_H,P_M,S_H,S_H), QLF4(S_S,P_M,S_S,S_S), QLF4(S_D,P_M,S_D,S_D), }






#define OP_SVE_VMVV_HSD { QLF4(S_H,P_M,S_H,S_H), QLF4(S_S,P_M,S_S,S_S), QLF4(S_D,P_M,S_D,S_D), }





#define OP_SVE_VMVV_SD { QLF4(S_S,P_M,S_S,S_S), QLF4(S_D,P_M,S_D,S_D), }




#define OP_SVE_VMVVU_HSD { QLF5(S_H,P_M,S_H,S_H,NIL), QLF5(S_S,P_M,S_S,S_S,NIL), QLF5(S_D,P_M,S_D,S_D,NIL), }





#define OP_SVE_VMV_BHSD { QLF3(S_B,P_M,S_B), QLF3(S_H,P_M,S_H), QLF3(S_S,P_M,S_S), QLF3(S_D,P_M,S_D), }






#define OP_SVE_VMV_HSD { QLF3(S_H,P_M,S_H), QLF3(S_S,P_M,S_S), QLF3(S_D,P_M,S_D), }





#define OP_SVE_VMV_SD { QLF3(S_S,P_M,S_S), QLF3(S_D,P_M,S_D), }




#define OP_SVE_VM_HSD { QLF2(S_H,P_M), QLF2(S_S,P_M), QLF2(S_D,P_M), }





#define OP_SVE_VPU_BHSD { QLF3(S_B,P_Z,NIL), QLF3(S_B,P_M,NIL), QLF3(S_H,P_Z,NIL), QLF3(S_H,P_M,NIL), QLF3(S_S,P_Z,NIL), QLF3(S_S,P_M,NIL), QLF3(S_D,P_Z,NIL), QLF3(S_D,P_M,NIL), }
# 1710 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define OP_SVE_VPV_BHSD { QLF3(S_B,P_Z,S_B), QLF3(S_B,P_M,S_B), QLF3(S_H,P_Z,S_H), QLF3(S_H,P_M,S_H), QLF3(S_S,P_Z,S_S), QLF3(S_S,P_M,S_S), QLF3(S_D,P_Z,S_D), QLF3(S_D,P_M,S_D), }
# 1721 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define OP_SVE_VRR_BHSD { QLF3(S_B,W,W), QLF3(S_H,W,W), QLF3(S_S,W,W), QLF3(S_D,X,X), }






#define OP_SVE_VRU_BHSD { QLF3(S_B,W,NIL), QLF3(S_H,W,NIL), QLF3(S_S,W,NIL), QLF3(S_D,X,NIL), }






#define OP_SVE_VR_BHSD { QLF2(S_B,W), QLF2(S_H,W), QLF2(S_S,W), QLF2(S_D,X), }






#define OP_SVE_VUR_BHSD { QLF3(S_B,NIL,W), QLF3(S_H,NIL,W), QLF3(S_S,NIL,W), QLF3(S_D,NIL,X), }






#define OP_SVE_VUU_BHSD { QLF3(S_B,NIL,NIL), QLF3(S_H,NIL,NIL), QLF3(S_S,NIL,NIL), QLF3(S_D,NIL,NIL), }






#define OP_SVE_VUVV_BHSD { QLF4(S_B,NIL,S_B,S_B), QLF4(S_H,NIL,S_H,S_H), QLF4(S_S,NIL,S_S,S_S), QLF4(S_D,NIL,S_D,S_D), }






#define OP_SVE_VUVV_HSD { QLF4(S_H,NIL,S_H,S_H), QLF4(S_S,NIL,S_S,S_S), QLF4(S_D,NIL,S_D,S_D), }





#define OP_SVE_VUV_BHSD { QLF3(S_B,NIL,S_B), QLF3(S_H,NIL,S_H), QLF3(S_S,NIL,S_S), QLF3(S_D,NIL,S_D), }






#define OP_SVE_VUV_HSD { QLF3(S_H,NIL,S_H), QLF3(S_S,NIL,S_S), QLF3(S_D,NIL,S_D), }





#define OP_SVE_VUV_SD { QLF3(S_S,NIL,S_S), QLF3(S_D,NIL,S_D), }




#define OP_SVE_VU_BHSD { QLF2(S_B,NIL), QLF2(S_H,NIL), QLF2(S_S,NIL), QLF2(S_D,NIL), }






#define OP_SVE_VU_HSD { QLF2(S_H,NIL), QLF2(S_S,NIL), QLF2(S_D,NIL), }





#define OP_SVE_VU_HSD { QLF2(S_H,NIL), QLF2(S_S,NIL), QLF2(S_D,NIL), }





#define OP_SVE_VVD_BHS { QLF3(S_B,S_B,S_D), QLF3(S_H,S_H,S_D), QLF3(S_S,S_S,S_D), }





#define OP_SVE_VVU_BHSD { QLF3(S_B,S_B,NIL), QLF3(S_H,S_H,NIL), QLF3(S_S,S_S,NIL), QLF3(S_D,S_D,NIL), }






#define OP_SVE_VVVU_H { QLF4(S_H,S_H,S_H,NIL), }



#define OP_SVE_VVVU_S { QLF4(S_S,S_S,S_S,NIL), }



#define OP_SVE_VVVU_HSD { QLF4(S_H,S_H,S_H,NIL), QLF4(S_S,S_S,S_S,NIL), QLF4(S_D,S_D,S_D,NIL), }





#define OP_SVE_VVV_BHSD { QLF3(S_B,S_B,S_B), QLF3(S_H,S_H,S_H), QLF3(S_S,S_S,S_S), QLF3(S_D,S_D,S_D), }






#define OP_SVE_VVV_D { QLF3(S_D,S_D,S_D), }



#define OP_SVE_VVV_D_H { QLF3(S_D,S_H,S_H), }



#define OP_SVE_VVV_H { QLF3(S_H,S_H,S_H), }



#define OP_SVE_VVV_HSD { QLF3(S_H,S_H,S_H), QLF3(S_S,S_S,S_S), QLF3(S_D,S_D,S_D), }





#define OP_SVE_VVV_S { QLF3(S_S,S_S,S_S), }



#define OP_SVE_VVV_S_B { QLF3(S_S,S_B,S_B), }



#define OP_SVE_VVV_SD_BH { QLF3(S_S,S_B,S_B), QLF3(S_D,S_H,S_H), }




#define OP_SVE_VV_BHSD { QLF2(S_B,S_B), QLF2(S_H,S_H), QLF2(S_S,S_S), QLF2(S_D,S_D), }






#define OP_SVE_VV_BHSDQ { QLF2(S_B,S_B), QLF2(S_H,S_H), QLF2(S_S,S_S), QLF2(S_D,S_D), QLF2(S_Q,S_Q), }







#define OP_SVE_VV_HSD { QLF2(S_H,S_H), QLF2(S_S,S_S), QLF2(S_D,S_D), }





#define OP_SVE_VV_HSD_BHS { QLF2(S_H,S_B), QLF2(S_S,S_H), QLF2(S_D,S_S), }





#define OP_SVE_VV_SD { QLF2(S_S,S_S), QLF2(S_D,S_D), }




#define OP_SVE_VWW_BHSD { QLF3(S_B,W,W), QLF3(S_H,W,W), QLF3(S_S,W,W), QLF3(S_D,W,W), }






#define OP_SVE_VXX_BHSD { QLF3(S_B,X,X), QLF3(S_H,X,X), QLF3(S_S,X,X), QLF3(S_D,X,X), }






#define OP_SVE_VZVD_BHS { QLF4(S_B,P_Z,S_B,S_D), QLF4(S_H,P_Z,S_H,S_D), QLF4(S_S,P_Z,S_S,S_D), }





#define OP_SVE_VZVU_BHSD { QLF4(S_B,P_Z,S_B,NIL), QLF4(S_H,P_Z,S_H,NIL), QLF4(S_S,P_Z,S_S,NIL), QLF4(S_D,P_Z,S_D,NIL), }






#define OP_SVE_VZVV_BHSD { QLF4(S_B,P_Z,S_B,S_B), QLF4(S_H,P_Z,S_H,S_H), QLF4(S_S,P_Z,S_S,S_S), QLF4(S_D,P_Z,S_D,S_D), }






#define OP_SVE_VZVV_HSD { QLF4(S_H,P_Z,S_H,S_H), QLF4(S_S,P_Z,S_S,S_S), QLF4(S_D,P_Z,S_D,S_D), }





#define OP_SVE_VZV_HSD { QLF3(S_H,P_Z,S_H), QLF3(S_S,P_Z,S_S), QLF3(S_D,P_Z,S_D), }





#define OP_SVE_V_HSD { QLF1(S_H), QLF1(S_S), QLF1(S_D), }





#define OP_SVE_WU { QLF2(W,NIL), }



#define OP_SVE_WV_BHSD { QLF2(W,S_B), QLF2(W,S_H), QLF2(W,S_S), QLF2(W,S_D), }






#define OP_SVE_XU { QLF2(X,NIL), }



#define OP_SVE_XUV_BHSD { QLF3(X,NIL,S_B), QLF3(X,NIL,S_H), QLF3(X,NIL,S_S), QLF3(X,NIL,S_D), }






#define OP_SVE_XVW_BHSD { QLF3(X,S_B,W), QLF3(X,S_H,W), QLF3(X,S_S,W), QLF3(X,S_D,W), }






#define OP_SVE_XV_BHSD { QLF2(X,S_B), QLF2(X,S_H), QLF2(X,S_S), QLF2(X,S_D), }






#define OP_SVE_XWU { QLF3(X,W,NIL), }



#define OP_SVE_XXU { QLF3(X,X,NIL), }




#define QL_V3DOT { QLF3(V_2S, V_8B, V_8B), QLF3(V_4S, V_16B, V_16B),}






#define QL_V2DOT { QLF3(V_2S, V_8B, S_4B), QLF3(V_4S, V_16B, S_4B),}






#define QL_SHA512UPT { QLF3(S_Q, S_Q, V_2D), }





#define QL_V2SAME2D { QLF2(V_2D, V_2D), }





#define QL_V3SAME2D { QLF3(V_2D, V_2D, V_2D), }





#define QL_V4SAME16B { QLF4(V_16B, V_16B, V_16B, V_16B), }





#define QL_V4SAME4S { QLF4(V_4S, V_4S, V_4S, V_4S), }





#define QL_XAR { QLF4(V_2D, V_2D, V_2D, imm_0_63), }





#define QL_SM3TT { QLF3(V_4S, V_4S, S_S),}





#define QL_V3FML2S { QLF3(V_2S, V_2H, V_2H),}





#define QL_V3FML4S { QLF3(V_4S, V_4H, V_4H),}





#define QL_V2FML2S { QLF3(V_2S, V_2H, S_H),}





#define QL_V2FML4S { QLF3(V_4S, V_4H, S_H),}





#define QL_RMIF { QLF3(X, imm_0_63, imm_0_15),}





#define QL_SETF { QLF1(W), }





#define QL_STLW { QLF2(W, NIL), }





#define QL_STLX { QLF2(X, NIL), }






static const aarch64_feature_set aarch64_feature_v8 =
  ((0x00000001) | (0));
static const aarch64_feature_set aarch64_feature_fp =
  ((0x00020000) | (0));
static const aarch64_feature_set aarch64_feature_simd =
  ((0x00040000) | (0));
static const aarch64_feature_set aarch64_feature_crypto =
  ((0x00010000 | 0x800000000ULL | 0x200000000ULL | 0x00040000 | 0x00020000) | (0))
                                                                           ;
static const aarch64_feature_set aarch64_feature_crc =
  ((0x00080000) | (0));
static const aarch64_feature_set aarch64_feature_lse =
  ((0x00100000) | (0));
static const aarch64_feature_set aarch64_feature_lor =
  ((0x00400000) | (0));
static const aarch64_feature_set aarch64_feature_rdma =
  ((0x00800000) | (0));
static const aarch64_feature_set aarch64_feature_ras =
  ((0x04000000) | (0));
static const aarch64_feature_set aarch64_feature_v8_2 =
  ((0x00000020) | (0));
static const aarch64_feature_set aarch64_feature_fp_f16 =
  ((0x02000000 | 0x00020000) | (0));
static const aarch64_feature_set aarch64_feature_simd_f16 =
  ((0x02000000 | 0x00040000) | (0));
static const aarch64_feature_set aarch64_feature_stat_profile =
  ((0x08000000) | (0));
static const aarch64_feature_set aarch64_feature_sve =
  ((0x10000000) | (0));
static const aarch64_feature_set aarch64_feature_v8_3 =
  ((0x00000040) | (0));
static const aarch64_feature_set aarch64_feature_fp_v8_3 =
  ((0x00000040 | 0x00020000) | (0));
static const aarch64_feature_set aarch64_feature_compnum =
  ((0x40000000) | (0));
static const aarch64_feature_set aarch64_feature_rcpc =
  ((0x20000000) | (0));
static const aarch64_feature_set aarch64_feature_dotprod =
  ((0x00000020 | 0x080000000) | (0));
static const aarch64_feature_set aarch64_feature_sha2 =
  ((0x00000001 | 0x200000000ULL) | (0));
static const aarch64_feature_set aarch64_feature_aes =
  ((0x00000001 | 0x800000000ULL) | (0));
static const aarch64_feature_set aarch64_feature_v8_4 =
  ((0x000000800ULL) | (0));
static const aarch64_feature_set aarch64_feature_crypto_v8_2 =
  ((0x00000020 | 0x00010000 | 0x00040000 | 0x00020000) | (0))
                                                    ;
static const aarch64_feature_set aarch64_feature_sm4 =
  ((0x00000020 | 0x100000000ULL | 0x00040000 | 0x00020000) | (0))
                                                    ;
static const aarch64_feature_set aarch64_feature_sha3 =
  ((0x00000020 | 0x200000000ULL | 0x400000000ULL | 0x00040000 | 0x00020000) | (0))
                                                                           ;
static const aarch64_feature_set aarch64_feature_fp_16_v8_2 =
  ((0x00000020 | 0x1000000000ULL | 0x02000000 | 0x00020000) | (0))
                                                   ;

#define CORE &aarch64_feature_v8
#define FP &aarch64_feature_fp
#define SIMD &aarch64_feature_simd
#define CRYPTO &aarch64_feature_crypto
#define CRC &aarch64_feature_crc
#define LSE &aarch64_feature_lse
#define LOR &aarch64_feature_lor
#define RDMA &aarch64_feature_rdma
#define FP_F16 &aarch64_feature_fp_f16
#define SIMD_F16 &aarch64_feature_simd_f16
#define RAS &aarch64_feature_ras
#define STAT_PROFILE &aarch64_feature_stat_profile
#define ARMV8_2 &aarch64_feature_v8_2
#define SVE &aarch64_feature_sve
#define ARMV8_3 &aarch64_feature_v8_3
#define FP_V8_3 &aarch64_feature_fp_v8_3
#define COMPNUM &aarch64_feature_compnum
#define RCPC &aarch64_feature_rcpc
#define SHA2 &aarch64_feature_sha2
#define AES &aarch64_feature_aes
#define ARMV8_4 &aarch64_feature_v8_4
#define SHA3 &aarch64_feature_sha3
#define SM4 &aarch64_feature_sm4
#define CRYPTO_V8_2 &aarch64_feature_crypto_v8_2
#define FP_F16_V8_2 &aarch64_feature_fp_16_v8_2
#define DOTPROD &aarch64_feature_dotprod

#define CORE_INSN(NAME,OPCODE,MASK,CLASS,OP,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, OP, CORE, OPS, QUALS, FLAGS, 0, NULL }

#define __FP_INSN(NAME,OPCODE,MASK,CLASS,OP,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, OP, FP, OPS, QUALS, FLAGS, 0, NULL }

#define SIMD_INSN(NAME,OPCODE,MASK,CLASS,OP,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, OP, SIMD, OPS, QUALS, FLAGS, 0, NULL }

#define CRYP_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, CRYPTO, OPS, QUALS, FLAGS, 0, NULL }

#define _CRC_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, CRC, OPS, QUALS, FLAGS, 0, NULL }

#define _LSE_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, LSE, OPS, QUALS, FLAGS, 0, NULL }

#define _LOR_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, LOR, OPS, QUALS, FLAGS, 0, NULL }

#define RDMA_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, RDMA, OPS, QUALS, FLAGS, 0, NULL }

#define FF16_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, FP_F16, OPS, QUALS, FLAGS, 0, NULL }

#define SF16_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, SIMD_F16, OPS, QUALS, FLAGS, 0, NULL }

#define V8_2_INSN(NAME,OPCODE,MASK,CLASS,OP,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, OP, ARMV8_2, OPS, QUALS, FLAGS, 0, NULL }

#define _SVE_INSN(NAME,OPCODE,MASK,CLASS,OP,OPS,QUALS,FLAGS,TIED) { NAME, OPCODE, MASK, CLASS, OP, SVE, OPS, QUALS, FLAGS | F_STRICT, TIED, NULL }


#define V8_3_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, ARMV8_3, OPS, QUALS, FLAGS, 0, NULL }

#define CNUM_INSN(NAME,OPCODE,MASK,CLASS,OP,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, OP, COMPNUM, OPS, QUALS, FLAGS, 0, NULL }

#define RCPC_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, RCPC, OPS, QUALS, FLAGS, 0, NULL }

#define SHA2_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, SHA2, OPS, QUALS, FLAGS, 0, NULL }

#define AES_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, AES, OPS, QUALS, FLAGS, 0, NULL }

#define V8_4_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, ARMV8_4, OPS, QUALS, FLAGS, 0, NULL }

#define CRYPTO_V8_2_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, CRYPTO_V8_2, OPS, QUALS, FLAGS, 0, NULL }

#define SHA3_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, SHA3, OPS, QUALS, FLAGS, 0, NULL }

#define SM4_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, SM4, OPS, QUALS, FLAGS, 0, NULL }

#define FP16_V8_2_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, FP_F16_V8_2, OPS, QUALS, FLAGS, 0, NULL }

#define DOT_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) { NAME, OPCODE, MASK, CLASS, 0, DOTPROD, OPS, QUALS, FLAGS, 0, NULL }


struct aarch64_opcode aarch64_opcode_table[] =
{

  { "adc", 0x1a000000, 0x7fe0fc00, addsub_carry, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adcs", 0x3a000000, 0x7fe0fc00, addsub_carry, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2242 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2242 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sbc", 0x5a000000, 0x7fe0fc00, addsub_carry, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 2243 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2243 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ngc", 0x5a0003e0, 0x7fe0ffe0, addsub_carry, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 2244 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2244 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sbcs", 0x7a000000, 0x7fe0fc00, addsub_carry, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 2245 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2245 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ngcs", 0x7a0003e0, 0x7fe0ffe0, addsub_carry, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 2246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "add", 0x0b200000, 0x7fe00000, addsub_ext, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn_SP, AARCH64_OPND_Rm_EXT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2248 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2248 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adds", 0x2b200000, 0x7fe00000, addsub_ext, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP, AARCH64_OPND_Rm_EXT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 2249 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2249 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmn", 0x2b20001f, 0x7fe0001f, addsub_ext, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn_SP, AARCH64_OPND_Rm_EXT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 2250 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2250 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x4b200000, 0x7fe00000, addsub_ext, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn_SP, AARCH64_OPND_Rm_EXT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2251 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2251 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "subs", 0x6b200000, 0x7fe00000, addsub_ext, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP, AARCH64_OPND_Rm_EXT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 2252 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2252 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmp", 0x6b20001f, 0x7fe0001f, addsub_ext, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn_SP, AARCH64_OPND_Rm_EXT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 2253 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2253 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "add", 0x11000000, 0x7f000000, addsub_imm, OP_ADD, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn_SP, AARCH64_OPND_AIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 2255 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2255 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x11000000, 0x7ffffc00, addsub_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_WSP, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_WSP}, {AARCH64_OPND_QLF_SP, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_SP}, }, (1 << 0) | (1 << 5), 0, 
# 2256 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2256 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adds", 0x31000000, 0x7f000000, addsub_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP, AARCH64_OPND_AIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 2257 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2257 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmn", 0x3100001f, 0x7f00001f, addsub_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn_SP, AARCH64_OPND_AIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 5), 0, 
# 2258 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2258 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x51000000, 0x7f000000, addsub_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn_SP, AARCH64_OPND_AIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2259 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2259 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "subs", 0x71000000, 0x7f000000, addsub_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP, AARCH64_OPND_AIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 2260 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2260 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmp", 0x7100001f, 0x7f00001f, addsub_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn_SP, AARCH64_OPND_AIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 5), 0, 
# 2261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "add", 0x0b000000, 0x7f200000, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2263 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2263 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adds", 0x2b000000, 0x7f200000, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 2264 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2264 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmn", 0x2b00001f, 0x7f20001f, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 2265 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2265 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x4b000000, 0x7f200000, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 2266 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2266 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "neg", 0x4b0003e0, 0x7f2003e0, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 2267 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2267 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "subs", 0x6b000000, 0x7f200000, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 2268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmp", 0x6b00001f, 0x7f20001f, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5) | (1 << 2), 0, 
# 2269 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2269 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "negs", 0x6b0003e0, 0x7f2003e0, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 2270 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2270 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "saddlv", 0x0e303800, 0xbf3ffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2272 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2272 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smaxv", 0x0e30a800, 0xbf3ffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sminv", 0x0e31a800, 0xbf3ffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2274 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2274 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "addv", 0x0e31b800, 0xbf3ffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2275 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2275 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaddlv", 0x2e303800, 0xbf3ffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2276 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2276 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umaxv", 0x2e30a800, 0xbf3ffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uminv", 0x2e31a800, 0xbf3ffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2278 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2278 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnmv", 0x2e30c800, 0xbfbffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnmv", 0x0e30c800, 0xbffffc00, asimdall, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2280 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2280 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxv", 0x2e30f800, 0xbfbffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2281 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2281 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxv", 0x0e30f800, 0xbffffc00, asimdall, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2282 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2282 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnmv", 0x2eb0c800, 0xbfbffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2283 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2283 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnmv", 0x0eb0c800, 0xbffffc00, asimdall, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2284 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2284 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminv", 0x2eb0f800, 0xbfbffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2285 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2285 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminv", 0x0eb0f800, 0xbffffc00, asimdall, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "saddl", 0x0e200000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "saddl2", 0x4e200000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2289 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2289 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "saddw", 0x0e201000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "saddw2", 0x4e201000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2291 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2291 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ssubl", 0x0e202000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ssubl2", 0x4e202000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2293 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2293 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ssubw", 0x0e203000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2294 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2294 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ssubw2", 0x4e203000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2295 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2295 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "addhn", 0x0e204000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2296 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2296 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "addhn2", 0x4e204000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2297 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2297 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sabal", 0x0e205000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2298 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2298 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sabal2", 0x4e205000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "subhn", 0x0e206000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2300 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2300 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "subhn2", 0x4e206000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sabdl", 0x0e207000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sabdl2", 0x4e207000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smlal", 0x0e208000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2304 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2304 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smlal2", 0x4e208000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2305 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2305 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlal", 0x0e209000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2306 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2306 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlal2", 0x4e209000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smlsl", 0x0e20a000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smlsl2", 0x4e20a000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlsl", 0x0e20b000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2310 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2310 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlsl2", 0x4e20b000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smull", 0x0e20c000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2312 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2312 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smull2", 0x4e20c000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2313 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2313 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmull", 0x0e20d000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2314 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2314 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmull2", 0x4e20d000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pmull", 0x0e20e000, 0xffe0fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, }, 0, 0, 
# 2316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pmull", 0x0ee0e000, 0xffe0fc00, asimddiff, 0, &aarch64_feature_aes, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_1Q, AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_V_1D}, }, 0, 0, 
# 2317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pmull2", 0x4e20e000, 0xffe0fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, 0, 0, 
# 2318 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2318 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pmull2", 0x4ee0e000, 0xffe0fc00, asimddiff, 0, &aarch64_feature_aes, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_1Q, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 2319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaddl", 0x2e200000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2320 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2320 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaddl2", 0x6e200000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaddw", 0x2e201000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2322 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2322 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaddw2", 0x6e201000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2323 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2323 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usubl", 0x2e202000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2324 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2324 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usubl2", 0x6e202000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2325 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2325 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usubw", 0x2e203000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usubw2", 0x6e203000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2327 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2327 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "raddhn", 0x2e204000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "raddhn2", 0x6e204000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2329 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2329 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uabal", 0x2e205000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2330 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2330 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uabal2", 0x6e205000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rsubhn", 0x2e206000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rsubhn2", 0x6e206000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2333 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2333 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uabdl", 0x2e207000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2334 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2334 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uabdl2", 0x6e207000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2335 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2335 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlal", 0x2e208000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlal2", 0x6e208000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2337 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2337 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlsl", 0x2e20a000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2338 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2338 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlsl2", 0x6e20a000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umull", 0x2e20c000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2340 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2340 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umull2", 0x6e20c000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "smlal", 0x0f002000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2343 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2343 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smlal2", 0x4f002000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2344 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2344 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlal", 0x0f003000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2345 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2345 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlal2", 0x4f003000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2346 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2346 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smlsl", 0x0f006000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2347 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2347 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smlsl2", 0x4f006000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2348 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2348 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlsl", 0x0f007000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlsl2", 0x4f007000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2350 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2350 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mul", 0x0f008000, 0xbf00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smull", 0x0f00a000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smull2", 0x4f00a000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2353 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2353 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmull", 0x0f00b000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2354 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2354 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmull2", 0x4f00b000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2355 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2355 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmulh", 0x0f00c000, 0xbf00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmulh", 0x0f00d000, 0xbf00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2357 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2357 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x0f801000, 0xbf80f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_S_D}, }, (1 << 6), 0, 
# 2358 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2358 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x0f001000, 0xbfc0f400, asimdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, }, (1 << 6), 0, 
# 2359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x0f805000, 0xbf80f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_S_D}, }, (1 << 6), 0, 
# 2360 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2360 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x0f005000, 0xbfc0f400, asimdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, }, (1 << 6), 0, 
# 2361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x0f809000, 0xbf80f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_S_D}, }, (1 << 6), 0, 
# 2362 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2362 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x0f009000, 0xbfc0f400, asimdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, }, (1 << 6), 0, 
# 2363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mla", 0x2f000000, 0xbf00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2364 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2364 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlal", 0x2f002000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2365 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2365 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlal2", 0x6f002000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mls", 0x2f004000, 0xbf00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2367 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2367 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlsl", 0x2f006000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlsl2", 0x6f006000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umull", 0x2f00a000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umull2", 0x6f00a000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2371 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2371 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0x2f809000, 0xbf80f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_S_D}, }, (1 << 6), 0, 
# 2372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0x2f009000, 0xbfc0f400, asimdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, }, (1 << 6), 0, 
# 2373 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2373 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmlah", 0x2f00d000, 0xbf00f400, asimdelem, 0, &aarch64_feature_rdma, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2374 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2374 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmlsh", 0x2f00f000, 0xbf00f400, asimdelem, 0, &aarch64_feature_rdma, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2375 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2375 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmla", 0x2f001000, 0xbf009400, asimdelem, OP_FCMLA_ELEM, &aarch64_feature_compnum, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em, AARCH64_OPND_IMM_ROT2}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ext", 0x2e000000, 0xbfe08400, asimdext, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm, AARCH64_OPND_IDX}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_imm_0_7}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_imm_0_15}, }, (1 << 6), 0, 
# 2378 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2378 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "movi", 0x0f000400, 0xbff89c00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2380 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2380 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x0f001400, 0xbff89c00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2381 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2381 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movi", 0x0f008400, 0xbff8dc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2382 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2382 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x0f009400, 0xbff8dc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2383 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2383 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movi", 0x0f00c400, 0xbff8ec00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_MSL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_MSL}, }, (1 << 6), 0, 
# 2384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movi", 0x0f00e400, 0xbff8fc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2385 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2385 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x0f00f400, 0xbff8fc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_FPIMM}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x0f00fc00, 0xbff8fc00, asimdimm, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_FPIMM}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2387 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2387 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mvni", 0x2f000400, 0xbff89c00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2388 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2388 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0x2f001400, 0xbff89c00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2389 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2389 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mvni", 0x2f008400, 0xbff8dc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0x2f009400, 0xbff8dc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mvni", 0x2f00c400, 0xbff8ec00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_MSL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_MSL}, }, (1 << 6), 0, 
# 2392 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2392 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movi", 0x2f00e400, 0xfff8fc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_SIMD_IMM}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2393 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2393 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movi", 0x6f00e400, 0xfff8fc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM}, { {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2394 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2394 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x6f00f400, 0xfff8fc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_FPIMM}, { {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2395 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2395 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "dup", 0x0e000400, 0xbfe0fc00, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_S_D}, }, (1 << 9), 0, 
# 2397 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2397 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dup", 0x0e000c00, 0xbfe0fc00, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_X}, }, (1 << 9), 0, 
# 2398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smov", 0x0e002c00, 0xbfe0fc00, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Rd, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, }, (1 << 10), 0, 
# 2399 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2399 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umov", 0x0e003c00, 0xbfe0fc00, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Rd, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1 << 10), 0, 
# 2400 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2400 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x0e003c00, 0xbfe0fc00, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Rd, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 10), 0, 
# 2401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ins", 0x4e001c00, 0xffe0fc00, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Ed, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W}, }, (1 << 1), 0, 
# 2402 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2402 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x4e001c00, 0xffe0fc00, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Ed, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W}, }, (1 << 0), 0, 
# 2403 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2403 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ins", 0x6e000400, 0xffe08400, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Ed, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1), 0, 
# 2404 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2404 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x6e000400, 0xffe08400, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Ed, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0), 0, 
# 2405 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2405 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "rev64", 0x0e200800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2407 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2407 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev16", 0x0e201800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2408 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2408 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "saddlp", 0x0e202800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2409 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2409 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "suqadd", 0x0e203800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2410 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2410 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cls", 0x0e204800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2411 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2411 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cnt", 0x0e205800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2412 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2412 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sadalp", 0x0e206800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2413 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2413 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqabs", 0x0e207800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2414 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2414 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmgt", 0x0e208800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmeq", 0x0e209800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2416 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2416 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmlt", 0x0e20a800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2417 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2417 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "abs", 0x0e20b800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2418 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2418 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "xtn", 0x0e212800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "xtn2", 0x4e212800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqxtn", 0xe214800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqxtn2", 0x4e214800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2422 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2422 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtn", 0x0e216800, 0xffbffc00, asimdmisc, OP_FCVTN, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D}, }, (1 << 22), 0, 
# 2423 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2423 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtn2", 0x4e216800, 0xffbffc00, asimdmisc, OP_FCVTN2, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D}, }, (1 << 22), 0, 
# 2424 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2424 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtl", 0x0e217800, 0xffbffc00, asimdmisc, OP_FCVTL, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 22), 0, 
# 2425 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2425 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtl2", 0x4e217800, 0xffbffc00, asimdmisc, OP_FCVTL2, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 22), 0, 
# 2426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintn", 0x0e218800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2427 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2427 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintn", 0x0e798800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2428 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2428 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintm", 0x0e219800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintm", 0x0e799800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2430 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2430 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtns", 0x0e21a800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2431 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2431 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtns", 0x0e79a800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtms", 0x0e21b800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2433 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2433 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtms", 0x0e79b800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2434 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2434 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtas", 0x0e21c800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2435 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2435 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtas", 0x0e79c800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2436 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2436 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x0e21d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2437 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2437 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x0e79d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2438 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2438 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x0ea0c800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x0ef8c800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2440 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2440 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x0ea0d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2441 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2441 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x0ef8d800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2442 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2442 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmlt", 0x0ea0e800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2443 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2443 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmlt", 0x0ef8e800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2444 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2444 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabs", 0x0ea0f800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabs", 0x0ef8f800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2446 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2446 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintp", 0x0ea18800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2447 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2447 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintp", 0x0ef98800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2448 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2448 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintz", 0x0ea19800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2449 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2449 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintz", 0x0ef99800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2450 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2450 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtps", 0x0ea1a800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2451 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2451 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtps", 0x0ef9a800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2452 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2452 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x0ea1b800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2453 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2453 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x0ef9b800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2454 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2454 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "urecpe", 0x0ea1c800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2455 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2455 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpe", 0x0ea1d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2456 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2456 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpe", 0x0ef9d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2457 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2457 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev32", 0x2e200800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2458 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2458 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaddlp", 0x2e202800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2459 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2459 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usqadd", 0x2e203800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2460 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2460 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clz", 0x2e204800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uadalp", 0x2e206800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2462 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2462 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqneg", 0x2e207800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2463 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2463 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmge", 0x2e208800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2464 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2464 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmle", 0x2e209800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2465 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2465 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "neg", 0x2e20b800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2466 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2466 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqxtun", 0x2e212800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqxtun2", 0x6e212800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2468 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2468 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "shll", 0x2e213800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_SHLL_IMM}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "shll2", 0x6e213800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_SHLL_IMM}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2470 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2470 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqxtn", 0x2e214800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqxtn2", 0x6e214800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2472 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2472 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtxn", 0x2e616800, 0xfffffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 2473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtxn2", 0x6e616800, 0xfffffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 2474 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2474 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinta", 0x2e218800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2475 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2475 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinta", 0x2e798800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintx", 0x2e219800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2477 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2477 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintx", 0x2e799800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2478 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2478 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtnu", 0x2e21a800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2479 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2479 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtnu", 0x2e79a800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2480 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2480 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtmu", 0x2e21b800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2481 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2481 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtmu", 0x2e79b800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2482 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2482 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtau", 0x2e21c800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtau", 0x2e79c800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2484 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2484 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x2e21d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2485 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2485 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x2e79d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "not", 0x2e205800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6) | (1 << 1), 0, 
# 2487 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2487 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mvn", 0x2e205800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6) | (1 << 0), 0, 
# 2488 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2488 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rbit", 0x2e605800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2489 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2489 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x2ea0c800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2490 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2490 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x2ef8c800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2491 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2491 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmle", 0x2ea0d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2492 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2492 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmle", 0x2ef8d800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fneg", 0x2ea0f800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2494 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2494 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fneg", 0x2ef8f800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2495 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2495 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinti", 0x2ea19800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2496 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2496 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinti", 0x2ef99800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2497 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2497 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtpu", 0x2ea1a800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2498 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2498 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtpu", 0x2ef9a800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2499 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2499 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x2ea1b800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2500 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2500 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x2ef9b800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2501 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2501 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ursqrte", 0x2ea1c800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2502 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2502 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrte", 0x2ea1d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2503 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2503 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrte", 0x2ef9d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2504 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2504 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsqrt", 0x2ea1f800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2505 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2505 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsqrt", 0x2ef9f800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2506 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2506 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "uzp1", 0xe001800, 0xbf20fc00, asimdperm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2508 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2508 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "trn1", 0xe002800, 0xbf20fc00, asimdperm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2509 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2509 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "zip1", 0xe003800, 0xbf20fc00, asimdperm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2510 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2510 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uzp2", 0xe005800, 0xbf20fc00, asimdperm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2511 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2511 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "trn2", 0xe006800, 0xbf20fc00, asimdperm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2512 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2512 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "zip2", 0xe007800, 0xbf20fc00, asimdperm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2513 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2513 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "shadd", 0xe200400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2515 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2515 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqadd", 0xe200c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2516 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2516 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "srhadd", 0xe201400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2517 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2517 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "shsub", 0xe202400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2518 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2518 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqsub", 0xe202c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2519 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2519 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmgt", 0xe203400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2520 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2520 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmge", 0xe203c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2521 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2521 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sshl", 0xe204400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2522 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2522 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshl", 0xe204c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2523 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2523 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "srshl", 0xe205400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2524 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2524 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshl", 0xe205c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2525 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2525 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smax", 0xe206400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2526 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2526 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smin", 0xe206c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2527 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2527 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sabd", 0xe207400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2528 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2528 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "saba", 0xe207c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2529 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2529 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "add", 0xe208400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2530 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2530 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmtst", 0xe208c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2531 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2531 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mla", 0xe209400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2532 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2532 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mul", 0xe209c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2533 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2533 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smaxp", 0xe20a400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2534 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2534 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sminp", 0xe20ac00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2535 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2535 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmulh", 0xe20b400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2536 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2536 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "addp", 0xe20bc00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2537 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2537 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnm", 0xe20c400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2538 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2538 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnm", 0xe400400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2539 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2539 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0xe20cc00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2540 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2540 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0xe400c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2541 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2541 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadd", 0xe20d400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2542 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2542 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadd", 0xe401400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2543 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2543 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0xe20dc00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2544 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2544 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0xe401c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2545 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2545 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0xe20e400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2546 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2546 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0xe402400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmax", 0xe20f400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2548 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2548 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmax", 0xe403400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2549 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2549 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecps", 0xe20fc00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2550 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2550 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecps", 0xe403c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2551 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2551 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "and", 0xe201c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0xe601c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2553 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2553 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnm", 0xea0c400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnm", 0xec00400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2555 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2555 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0xea0cc00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2556 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2556 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0xec00c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2557 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2557 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsub", 0xea0d400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2558 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2558 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsub", 0xec01400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2559 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2559 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmin", 0xea0f400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2560 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2560 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmin", 0xec03400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2561 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2561 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrts", 0xea0fc00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2562 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2562 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrts", 0xec03c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2563 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2563 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0xea01c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 1) | (1 << 6), 0, 
# 2564 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2564 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0xea01c00, 0xbfe0fc00, asimdsame, OP_MOV_V, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 0) | (1 << 20), 0, 
# 2565 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2565 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orn", 0xee01c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2566 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2566 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uhadd", 0x2e200400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2567 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2567 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqadd", 0x2e200c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2568 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2568 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "urhadd", 0x2e201400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2569 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2569 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uhsub", 0x2e202400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2570 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2570 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqsub", 0x2e202c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2571 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2571 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmhi", 0x2e203400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2572 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2572 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmhs", 0x2e203c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2573 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2573 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ushl", 0x2e204400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2574 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2574 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqshl", 0x2e204c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2575 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2575 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "urshl", 0x2e205400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2576 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2576 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqrshl", 0x2e205c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2577 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2577 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umax", 0x2e206400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2578 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2578 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umin", 0x2e206c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2579 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2579 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uabd", 0x2e207400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2580 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2580 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaba", 0x2e207c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2581 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2581 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x2e208400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2582 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2582 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmeq", 0x2e208c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2583 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2583 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mls", 0x2e209400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2584 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2584 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pmul", 0x2e209c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2585 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2585 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umaxp", 0x2e20a400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2586 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2586 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uminp", 0x2e20ac00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmulh", 0x2e20b400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2588 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2588 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnmp", 0x2e20c400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2589 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2589 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnmp", 0x2e400400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "faddp", 0x2e20d400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2591 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2591 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "faddp", 0x2e401400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2592 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2592 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x2e20dc00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2593 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2593 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x2e401c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2594 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2594 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x2e20e400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x2e402400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2596 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2596 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facge", 0x2e20ec00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2597 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2597 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facge", 0x2e402c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2598 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2598 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxp", 0x2e20f400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2599 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2599 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxp", 0x2e403400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2600 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2600 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fdiv", 0x2e20fc00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2601 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2601 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fdiv", 0x2e403c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2602 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2602 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eor", 0x2e201c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2603 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2603 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bsl", 0x2e601c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2604 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2604 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnmp", 0x2ea0c400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2605 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2605 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnmp", 0x2ec00400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabd", 0x2ea0d400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2607 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2607 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabd", 0x2ec01400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2608 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2608 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x2ea0e400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2609 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2609 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x2ec02400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2610 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2610 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facgt", 0x2ea0ec00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2611 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2611 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facgt", 0x2ec02c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2612 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2612 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminp", 0x2ea0f400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminp", 0x2ec03400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2614 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2614 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bit", 0x2ea01c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2615 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2615 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bif", 0x2ee01c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2616 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2616 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sqrdmlah", 0x2e008400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_rdma, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2618 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2618 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmlsh", 0x2e008c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_rdma, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2619 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2619 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmla", 0x2e00c400, 0xbf20e400, asimdsame, 0, &aarch64_feature_compnum, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm, AARCH64_OPND_IMM_ROT1}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2620 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2620 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcadd", 0x2e00e400, 0xbf20ec00, asimdsame, 0, &aarch64_feature_compnum, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm, AARCH64_OPND_IMM_ROT3}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2621 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2621 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sshr", 0xf000400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2623 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2623 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ssra", 0xf001400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2624 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2624 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "srshr", 0xf002400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "srsra", 0xf003400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2626 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2626 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "shl", 0xf005400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2627 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2627 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshl", 0xf007400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2628 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2628 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "shrn", 0xf008400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2629 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2629 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "shrn2", 0x4f008400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rshrn", 0xf008c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2631 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2631 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rshrn2", 0x4f008c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshrn", 0xf009400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2633 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2633 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshrn2", 0x4f009400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2634 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2634 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshrn", 0xf009c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2635 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2635 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshrn2", 0x4f009c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sshll", 0xf00a400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 1), 0, 
# 2637 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2637 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxtl", 0xf00a400, 0xff87fc00, asimdshf, OP_SXTL, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 0) | (1 << 20), 0, 
# 2638 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2638 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sshll2", 0x4f00a400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 1), 0, 
# 2639 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2639 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxtl2", 0x4f00a400, 0xff87fc00, asimdshf, OP_SXTL2, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 0) | (1 << 20), 0, 
# 2640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0xf00e400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2641 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2641 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0xf10e400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H} }, 0, 0, 
# 2642 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2642 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0xf00fc00, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2643 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2643 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0xf10fc00, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H} }, 0, 0, 
# 2644 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2644 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ushr", 0x2f000400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2645 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2645 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usra", 0x2f001400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2646 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2646 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "urshr", 0x2f002400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2647 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2647 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ursra", 0x2f003400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sri", 0x2f004400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2649 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2649 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sli", 0x2f005400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2650 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2650 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshlu", 0x2f006400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2651 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2651 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqshl", 0x2f007400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2652 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2652 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshrun", 0x2f008400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2653 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2653 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshrun2", 0x6f008400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2654 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2654 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshrun", 0x2f008c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2655 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2655 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshrun2", 0x6f008c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2656 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2656 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqshrn", 0x2f009400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2657 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2657 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqshrn2", 0x6f009400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2658 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2658 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqrshrn", 0x2f009c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2659 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2659 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqrshrn2", 0x6f009c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2660 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2660 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ushll", 0x2f00a400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 1), 0, 
# 2661 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2661 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxtl", 0x2f00a400, 0xff87fc00, asimdshf, OP_UXTL, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 0) | (1 << 20), 0, 
# 2662 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2662 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ushll2", 0x6f00a400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 1), 0, 
# 2663 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2663 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxtl2", 0x6f00a400, 0xff87fc00, asimdshf, OP_UXTL2, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 0) | (1 << 20), 0, 
# 2664 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2664 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x2f00e400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2665 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2665 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x2f10e400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H} }, 0, 0, 
# 2666 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2666 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x2f00fc00, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2667 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2667 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x2f10fc00, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H} }, 0, 0, 
# 2668 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2668 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "tbl", 0xe000000, 0xbfe09c00, asimdtbl, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_LVn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2670 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2670 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "tbx", 0xe001000, 0xbfe09c00, asimdtbl, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_LVn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2671 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2671 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sqdmlal", 0x5e209000, 0xff20fc00, asisddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2673 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2673 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlsl", 0x5e20b000, 0xff20fc00, asisddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2674 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2674 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmull", 0x5e20d000, 0xff20fc00, asisddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2675 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2675 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sqdmlal", 0x5f003000, 0xff00f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2677 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2677 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlsl", 0x5f007000, 0xff00f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2678 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2678 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmull", 0x5f00b000, 0xff00f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2679 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2679 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmulh", 0x5f00c000, 0xff00f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2680 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2680 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmulh", 0x5f00d000, 0xff00f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2681 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2681 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x5f801000, 0xff80f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2682 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2682 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x5f001000, 0xffc0f400, asisdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2683 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2683 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x5f805000, 0xff80f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2684 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2684 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x5f005000, 0xffc0f400, asisdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2685 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2685 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x5f809000, 0xff80f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2686 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2686 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x5f009000, 0xffc0f400, asisdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2687 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2687 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0x7f809000, 0xff80f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2688 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2688 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0x7f009000, 0xffc0f400, asisdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2689 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2689 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmlah", 0x7f00d000, 0xff00f400, asisdelem, 0, &aarch64_feature_rdma, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2690 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2690 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmlsh", 0x7f00f000, 0xff00f400, asisdelem, 0, &aarch64_feature_rdma, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2691 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2691 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "st4", 0xc000000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((4) & 0x7) << 24), 0, 
# 2693 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2693 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1", 0xc000000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((1) & 0x7) << 24), 0, 
# 2694 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2694 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2", 0xc000000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((2) & 0x7) << 24), 0, 
# 2695 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2695 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3", 0xc000000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((3) & 0x7) << 24), 0, 
# 2696 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2696 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4", 0xc400000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((4) & 0x7) << 24), 0, 
# 2697 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2697 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1", 0xc400000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((1) & 0x7) << 24), 0, 
# 2698 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2698 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2", 0xc400000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((2) & 0x7) << 24), 0, 
# 2699 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2699 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3", 0xc400000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((3) & 0x7) << 24), 0, 
# 2700 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2700 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "st4", 0xc800000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((4) & 0x7) << 24), 0, 
# 2702 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2702 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1", 0xc800000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((1) & 0x7) << 24), 0, 
# 2703 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2703 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2", 0xc800000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((2) & 0x7) << 24), 0, 
# 2704 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2704 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3", 0xc800000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((3) & 0x7) << 24), 0, 
# 2705 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2705 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4", 0xcc00000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((4) & 0x7) << 24), 0, 
# 2706 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2706 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1", 0xcc00000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((1) & 0x7) << 24), 0, 
# 2707 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2707 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2", 0xcc00000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((2) & 0x7) << 24), 0, 
# 2708 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2708 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3", 0xcc00000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((3) & 0x7) << 24), 0, 
# 2709 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2709 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "st1", 0xd000000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24), 0, 
# 2711 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2711 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3", 0xd002000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24), 0, 
# 2712 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2712 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2", 0xd200000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24), 0, 
# 2713 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2713 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4", 0xd202000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24), 0, 
# 2714 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2714 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1", 0xd400000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24), 0, 
# 2715 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2715 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3", 0xd402000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24), 0, 
# 2716 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2716 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1r", 0xd40c000, 0xbffff000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((1) & 0x7) << 24), 0, 
# 2717 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2717 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3r", 0xd40e000, 0xbffff000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((3) & 0x7) << 24), 0, 
# 2718 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2718 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2", 0xd600000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24), 0, 
# 2719 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2719 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4", 0xd602000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24), 0, 
# 2720 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2720 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2r", 0xd60c000, 0xbffff000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((2) & 0x7) << 24), 0, 
# 2721 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2721 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4r", 0xd60e000, 0xbffff000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((4) & 0x7) << 24), 0, 
# 2722 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2722 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "st1", 0xd800000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24), 0, 
# 2724 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2724 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3", 0xd802000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24), 0, 
# 2725 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2725 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2", 0xda00000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24), 0, 
# 2726 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2726 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4", 0xda02000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24), 0, 
# 2727 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2727 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1", 0xdc00000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24), 0, 
# 2728 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2728 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3", 0xdc02000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24), 0, 
# 2729 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2729 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1r", 0xdc0c000, 0xbfe0f000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((1) & 0x7) << 24), 0, 
# 2730 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2730 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3r", 0xdc0e000, 0xbfe0f000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((3) & 0x7) << 24), 0, 
# 2731 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2731 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2", 0xde00000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24), 0, 
# 2732 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2732 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4", 0xde02000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24), 0, 
# 2733 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2733 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2r", 0xde0c000, 0xbfe0f000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((2) & 0x7) << 24), 0, 
# 2734 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2734 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4r", 0xde0e000, 0xbfe0f000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((4) & 0x7) << 24), 0, 
# 2735 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2735 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "suqadd", 0x5e203800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2737 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2737 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqabs", 0x5e207800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2738 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2738 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmgt", 0x5e208800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2739 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2739 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmeq", 0x5e209800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2740 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2740 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmlt", 0x5e20a800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2741 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2741 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "abs", 0x5e20b800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2742 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2742 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqxtn", 0x5e214800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2743 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2743 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtns", 0x5e21a800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2744 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2744 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtns", 0x5e79a800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2745 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2745 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtms", 0x5e21b800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2746 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2746 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtms", 0x5e79b800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2747 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2747 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtas", 0x5e21c800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2748 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2748 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtas", 0x5e79c800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2749 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2749 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x5e21d800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2750 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2750 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x5e79d800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2751 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2751 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x5ea0c800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2752 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2752 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x5ef8c800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2753 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2753 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x5ea0d800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2754 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2754 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x5ef8d800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2755 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2755 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmlt", 0x5ea0e800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2756 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2756 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmlt", 0x5ef8e800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2757 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2757 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtps", 0x5ea1a800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2758 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2758 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtps", 0x5ef9a800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2759 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2759 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x5ea1b800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2760 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2760 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x5ef9b800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2761 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2761 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpe", 0x5ea1d800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2762 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2762 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpe", 0x5ef9d800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2763 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2763 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpx", 0x5ea1f800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2764 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2764 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpx", 0x5ef9f800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usqadd", 0x7e203800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2766 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2766 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqneg", 0x7e207800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2767 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2767 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmge", 0x7e208800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2768 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2768 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmle", 0x7e209800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2769 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2769 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "neg", 0x7e20b800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2770 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2770 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqxtun", 0x7e212800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2771 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2771 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqxtn", 0x7e214800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2772 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2772 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtxn", 0x7e216800, 0xffbffc00, asisdmisc, OP_FCVTXN_S, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, (1 << 22), 0, 
# 2773 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2773 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtnu", 0x7e21a800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2774 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2774 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtnu", 0x7e79a800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2775 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2775 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtmu", 0x7e21b800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2776 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2776 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtmu", 0x7e79b800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2777 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2777 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtau", 0x7e21c800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2778 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2778 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtau", 0x7e79c800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x7e21d800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2780 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2780 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x7e79d800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2781 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2781 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x7ea0c800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2782 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2782 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x7ef8c800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2783 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2783 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmle", 0x7ea0d800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2784 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2784 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmle", 0x7ef8d800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtpu", 0x7ea1a800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2786 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2786 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtpu", 0x7ef9a800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2787 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2787 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x7ea1b800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2788 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2788 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x7ef9b800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2789 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2789 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrte", 0x7ea1d800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2790 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2790 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrte", 0x7ef9d800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2791 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2791 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "dup", 0x5e000400, 0xffe0fc00, asisdone, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1), 0, 
# 2793 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2793 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x5e000400, 0xffe0fc00, asisdone, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0), 0, 
# 2794 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2794 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "addp", 0x5e31b800, 0xff3ffc00, asisdpair, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2796 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2796 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnmp", 0x7e30c800, 0xffbffc00, asisdpair, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2797 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2797 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnmp", 0x5e30c800, 0xfffffc00, asisdpair, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_2H}, }, (1 << 6), 0, 
# 2798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "faddp", 0x7e30d800, 0xffbffc00, asisdpair, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2799 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2799 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "faddp", 0x5e30d800, 0xfffffc00, asisdpair, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_2H}, }, (1 << 6), 0, 
# 2800 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2800 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxp", 0x7e30f800, 0xffbffc00, asisdpair, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2801 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2801 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxp", 0x5e30f800, 0xfffffc00, asisdpair, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_2H}, }, (1 << 6), 0, 
# 2802 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2802 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnmp", 0x7eb0c800, 0xffbffc00, asisdpair, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2803 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2803 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnmp", 0x5eb0c800, 0xfffffc00, asisdpair, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_2H}, }, (1 << 6), 0, 
# 2804 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2804 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminp", 0x7eb0f800, 0xffbffc00, asisdpair, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminp", 0x5eb0f800, 0xfffffc00, asisdpair, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_2H}, }, (1 << 6), 0, 
# 2806 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2806 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sqadd", 0x5e200c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2808 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2808 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqsub", 0x5e202c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2809 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2809 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshl", 0x5e204c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2810 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2810 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshl", 0x5e205c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2811 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2811 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmulh", 0x5e20b400, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2812 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2812 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0x5e20dc00, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2813 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2813 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0x5e401c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2814 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2814 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x5e20e400, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2815 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2815 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x5e402400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2816 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2816 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecps", 0x5e20fc00, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2817 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2817 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecps", 0x5e403c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2818 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2818 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrts", 0x5ea0fc00, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2819 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2819 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrts", 0x5ec03c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2820 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2820 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmgt", 0x5ee03400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2821 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2821 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmge", 0x5ee03c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2822 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2822 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sshl", 0x5ee04400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2823 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2823 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "srshl", 0x5ee05400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2824 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2824 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "add", 0x5ee08400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2825 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2825 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmtst", 0x5ee08c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2826 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2826 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqadd", 0x7e200c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2827 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2827 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqsub", 0x7e202c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2828 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2828 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqshl", 0x7e204c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2829 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2829 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqrshl", 0x7e205c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2830 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2830 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmulh", 0x7e20b400, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2831 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2831 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x7e20e400, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2832 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2832 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x7e402400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2833 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2833 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facge", 0x7e20ec00, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2834 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2834 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facge", 0x7e402c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2835 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2835 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabd", 0x7ea0d400, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2836 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2836 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabd", 0x7ec01400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2837 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2837 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x7ea0e400, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2838 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2838 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x7ec02400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2839 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2839 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facgt", 0x7ea0ec00, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2840 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2840 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facgt", 0x7ec02c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2841 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2841 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmhi", 0x7ee03400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2842 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2842 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmhs", 0x7ee03c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2843 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2843 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ushl", 0x7ee04400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2844 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2844 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "urshl", 0x7ee05400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2845 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2845 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x7ee08400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2846 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2846 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmeq", 0x7ee08c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2847 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2847 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sqrdmlah", 0x7e008400, 0xff20fc00, asimdsame, 0, &aarch64_feature_rdma, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2849 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2849 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmlsh", 0x7e008c00, 0xff20fc00, asimdsame, 0, &aarch64_feature_rdma, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2850 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2850 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sshr", 0x5f000400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2852 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2852 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ssra", 0x5f001400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2853 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2853 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "srshr", 0x5f002400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2854 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2854 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "srsra", 0x5f003400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2855 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2855 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "shl", 0x5f005400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2856 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2856 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshl", 0x5f007400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2857 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2857 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshrn", 0x5f009400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 2858 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2858 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshrn", 0x5f009c00, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 2859 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2859 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x5f00e400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2860 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2860 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x5f10e400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H} }, 0, 0, 
# 2861 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2861 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x5f00fc00, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2862 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2862 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x5f10fc00, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H} }, 0, 0, 
# 2863 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2863 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ushr", 0x7f000400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2864 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2864 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usra", 0x7f001400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2865 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2865 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "urshr", 0x7f002400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2866 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2866 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ursra", 0x7f003400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2867 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2867 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sri", 0x7f004400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2868 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2868 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sli", 0x7f005400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2869 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2869 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshlu", 0x7f006400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2870 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2870 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqshl", 0x7f007400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2871 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2871 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshrun", 0x7f008400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 2872 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2872 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshrun", 0x7f008c00, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 2873 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2873 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqshrn", 0x7f009400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 2874 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2874 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqrshrn", 0x7f009c00, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 2875 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2875 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x7f00e400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2876 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2876 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x7f10e400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H} }, 0, 0, 
# 2877 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2877 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x7f00fc00, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2878 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2878 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x7f10fc00, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H} }, 0, 0, 
# 2879 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2879 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sbfm", 0x13000000, 0x7f800000, bitfield, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMMR, AARCH64_OPND_IMMS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 1) | (1 << 5) | (1 << 23), 0, 
# 2881 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2881 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sbfiz", 0x13000000, 0x7f800000, bitfield, OP_SBFIZ, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM, AARCH64_OPND_WIDTH}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 0) | (1 << 2) | (1 << 20), 0, 
# 2882 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2882 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sbfx", 0x13000000, 0x7f800000, bitfield, OP_SBFX, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM, AARCH64_OPND_WIDTH}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 0) | (1 << 2) | (1 << 20), 0, 
# 2883 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2883 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxtb", 0x13001c00, 0x7fbffc00, bitfield, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, }, (1 << 0) | (3 << 2) | (1 << 5) | (1 << 23), 0, 
# 2884 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2884 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxth", 0x13003c00, 0x7fbffc00, bitfield, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, }, (1 << 0) | (3 << 2) | (1 << 5) | (1 << 23), 0, 
# 2885 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2885 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxtw", 0x93407c00, 0xfffffc00, bitfield, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, }, (1 << 0) | (3 << 2), 0, 
# 2886 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2886 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asr", 0x13000000, 0x7f800000, bitfield, OP_ASR_IMM, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 0) | (2 << 2) | (1 << 20), 0, 
# 2887 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2887 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bfm", 0x33000000, 0x7f800000, bitfield, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMMR, AARCH64_OPND_IMMS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 1) | (1 << 5) | (1 << 23), 0, 
# 2888 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2888 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bfi", 0x33000000, 0x7f800000, bitfield, OP_BFI, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM, AARCH64_OPND_WIDTH}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 0) | (1 << 2) | (1 << 20), 0, 
# 2889 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2889 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bfc", 0x330003e0, 0x7f8003e0, bitfield, OP_BFC, &aarch64_feature_v8_2, {AARCH64_OPND_Rd, AARCH64_OPND_IMM, AARCH64_OPND_WIDTH}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 0) | (2 << 2) | (1 << 20), 0, 
# 2890 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2890 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bfxil", 0x33000000, 0x7f800000, bitfield, OP_BFXIL, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM, AARCH64_OPND_WIDTH}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 0) | (1 << 2) | (1 << 20), 0, 
# 2891 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2891 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ubfm", 0x53000000, 0x7f800000, bitfield, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMMR, AARCH64_OPND_IMMS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 1) | (1 << 5) | (1 << 23), 0, 
# 2892 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2892 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ubfiz", 0x53000000, 0x7f800000, bitfield, OP_UBFIZ, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM, AARCH64_OPND_WIDTH}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 0) | (1 << 2) | (1 << 20), 0, 
# 2893 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2893 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ubfx", 0x53000000, 0x7f800000, bitfield, OP_UBFX, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM, AARCH64_OPND_WIDTH}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 0) | (1 << 2) | (1 << 20), 0, 
# 2894 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2894 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxtb", 0x53001c00, 0xfffffc00, bitfield, OP_UXTB, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, (1 << 0) | (3 << 2), 0, 
# 2895 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2895 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxth", 0x53003c00, 0xfffffc00, bitfield, OP_UXTH, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, (1 << 0) | (3 << 2), 0, 
# 2896 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2896 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsl", 0x53000000, 0x7f800000, bitfield, OP_LSL_IMM, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 0) | (2 << 2) | (1 << 20), 0, 
# 2897 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2897 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsr", 0x53000000, 0x7f800000, bitfield, OP_LSR_IMM, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 0) | (2 << 2) | (1 << 20), 0, 
# 2898 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2898 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "b", 0x14000000, 0xfc000000, branch_imm, OP_B, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL26}, { {AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 2900 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2900 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bl", 0x94000000, 0xfc000000, branch_imm, OP_BL, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL26}, { {AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 2901 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2901 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "br", 0xd61f0000, 0xfffffc1f, branch_reg, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2903 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2903 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "blr", 0xd63f0000, 0xfffffc1f, branch_reg, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2904 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2904 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ret", 0xd65f0000, 0xfffffc1f, branch_reg, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X}, }, (1 << 12) | (((30) & 0x1f) << 15), 0, 
# 2905 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2905 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eret", 0xd69f03e0, 0xffffffff, branch_reg, 0, &aarch64_feature_v8, {0}, {{0}}, 0, 0, 
# 2906 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2906 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "drps", 0xd6bf03e0, 0xffffffff, branch_reg, 0, &aarch64_feature_v8, {0}, {{0}}, 0, 0, 
# 2907 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2907 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "braa", 0xd71f0800, 0xfffffc00, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn, AARCH64_OPND_Rd_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2908 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2908 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brab", 0xd71f0c00, 0xfffffc00, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn, AARCH64_OPND_Rd_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2909 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2909 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "blraa", 0xd73f0800, 0xfffffc00, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn, AARCH64_OPND_Rd_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "blrab", 0xd73f0c00, 0xfffffc00, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn, AARCH64_OPND_Rd_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2911 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2911 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "braaz", 0xd61f081f, 0xfffffc1f, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2912 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2912 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brabz", 0xd61f0c1f, 0xfffffc1f, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2913 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2913 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "blraaz", 0xd63f081f, 0xfffffc1f, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2914 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2914 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "blrabz", 0xd63f0c1f, 0xfffffc1f, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2915 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2915 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "retaa", 0xd65f0bff, 0xffffffff, branch_reg, 0, &aarch64_feature_v8_3, {0}, {{0}}, 0, 0, 
# 2916 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2916 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "retab", 0xd65f0fff, 0xffffffff, branch_reg, 0, &aarch64_feature_v8_3, {0}, {{0}}, 0, 0, 
# 2917 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2917 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eretaa", 0xd69f0bff, 0xffffffff, branch_reg, 0, &aarch64_feature_v8_3, {0}, {{0}}, 0, 0, 
# 2918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eretab", 0xd69f0fff, 0xffffffff, branch_reg, 0, &aarch64_feature_v8_3, {0}, {{0}}, 0, 0, 
# 2919 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2919 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "cbz", 0x34000000, 0x7f000000, compbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2921 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2921 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cbnz", 0x35000000, 0x7f000000, compbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2922 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2922 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "b.c", 0x54000000, 0xff000010, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 4), 0, 
# 2924 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2924 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ccmn", 0x3a400800, 0x7fe00c10, condcmp_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_CCMP_IMM, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2926 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2926 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ccmp", 0x7a400800, 0x7fe00c10, condcmp_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_CCMP_IMM, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2927 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2927 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ccmn", 0x3a400000, 0x7fe00c10, condcmp_reg, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2929 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2929 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ccmp", 0x7a400000, 0x7fe00c10, condcmp_reg, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "csel", 0x1a800000, 0x7fe00c00, condsel, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2932 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2932 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "csinc", 0x1a800400, 0x7fe00c00, condsel, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 2933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cinc", 0x1a800400, 0x7fe00c00, condsel, OP_CINC, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_COND1}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 5) | (1 << 20), 0, 
# 2934 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2934 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cset", 0x1a9f07e0, 0x7fff0fe0, condsel, OP_CSET, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_COND1}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 2) | (1 << 5) | (1 << 20), 0, 
# 2935 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2935 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "csinv", 0x5a800000, 0x7fe00c00, condsel, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 2936 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2936 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cinv", 0x5a800000, 0x7fe00c00, condsel, OP_CINV, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_COND1}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 5) | (1 << 20), 0, 
# 2937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "csetm", 0x5a9f03e0, 0x7fff0fe0, condsel, OP_CSETM, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_COND1}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 2) | (1 << 5) | (1 << 20), 0, 
# 2938 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2938 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "csneg", 0x5a800400, 0x7fe00c00, condsel, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 2939 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2939 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cneg", 0x5a800400, 0x7fe00c00, condsel, OP_CNEG, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_COND1}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 5) | (1 << 20), 0, 
# 2940 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2940 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "aese", 0x4e284800, 0xfffffc00, cryptoaes, 0, &aarch64_feature_aes, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, 0, 0, 
# 2942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "aesd", 0x4e285800, 0xfffffc00, cryptoaes, 0, &aarch64_feature_aes, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, 0, 0, 
# 2943 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2943 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "aesmc", 0x4e286800, 0xfffffc00, cryptoaes, 0, &aarch64_feature_aes, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, 0, 0, 
# 2944 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2944 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "aesimc", 0x4e287800, 0xfffffc00, cryptoaes, 0, &aarch64_feature_aes, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, 0, 0, 
# 2945 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2945 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sha1h", 0x5e280800, 0xfffffc00, cryptosha2, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 2947 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2947 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha1su1", 0x5e281800, 0xfffffc00, cryptosha2, 0, &aarch64_feature_sha2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2948 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2948 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha256su0", 0x5e282800, 0xfffffc00, cryptosha2, 0, &aarch64_feature_sha2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2949 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2949 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sha1c", 0x5e000000, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2951 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2951 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha1p", 0x5e001000, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2952 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2952 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha1m", 0x5e002000, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2953 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2953 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha1su0", 0x5e003000, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2954 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2954 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha256h", 0x5e004000, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2955 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2955 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha256h2", 0x5e005000, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2956 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2956 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha256su1", 0x5e006000, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2957 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2957 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "rbit", 0x5ac00000, 0x7ffffc00, dp_1src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2959 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2959 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev16", 0x5ac00400, 0x7ffffc00, dp_1src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2960 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2960 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev", 0x5ac00800, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0, 0, 
# 2961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev", 0xdac00c00, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 1) | (1 << 2), 0, 
# 2962 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2962 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev64", 0xdac00c00, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_2, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 0), 0, 
# 2963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clz", 0x5ac01000, 0x7ffffc00, dp_1src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2964 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2964 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cls", 0x5ac01400, 0x7ffffc00, dp_1src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2965 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2965 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev32", 0xdac00800, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2966 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2966 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacia", 0xdac10000, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2967 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2967 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacib", 0xdac10400, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2968 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2968 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacda", 0xdac10800, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2969 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2969 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacdb", 0xdac10c00, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autia", 0xdac11000, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2971 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2971 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autib", 0xdac11400, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2972 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2972 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autda", 0xdac11800, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2973 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2973 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autdb", 0xdac11c00, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "paciza", 0xdac123e0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2975 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2975 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacizb", 0xdac127e0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacdza", 0xdac12be0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2977 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2977 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacdzb", 0xdac12fe0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2978 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2978 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autiza", 0xdac133e0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2979 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2979 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autizb", 0xdac137e0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2980 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2980 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autdza", 0xdac13be0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2981 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2981 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autdzb", 0xdac13fe0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2982 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2982 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "xpaci", 0xdac143e0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2983 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2983 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "xpacd", 0xdac147e0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2984 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2984 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "udiv", 0x1ac00800, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2986 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2986 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdiv", 0x1ac00c00, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2987 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2987 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lslv", 0x1ac02000, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 1), 0, 
# 2988 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2988 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsl", 0x1ac02000, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 0), 0, 
# 2989 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2989 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsrv", 0x1ac02400, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 1), 0, 
# 2990 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2990 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsr", 0x1ac02400, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 0), 0, 
# 2991 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2991 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asrv", 0x1ac02800, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 1), 0, 
# 2992 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2992 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asr", 0x1ac02800, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 0), 0, 
# 2993 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2993 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rorv", 0x1ac02c00, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 1), 0, 
# 2994 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2994 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ror", 0x1ac02c00, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 0), 0, 
# 2995 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2995 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacga", 0x9ac03000, 0xffe0fc00, dp_2src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2996 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2996 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "crc32b", 0x1ac04000, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0, 0, 
# 2998 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2998 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "crc32h", 0x1ac04400, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0, 0, 
# 2999 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2999 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "crc32w", 0x1ac04800, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0, 0, 
# 3000 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3000 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "crc32x", 0x9ac04c00, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 3001 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3001 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "crc32cb", 0x1ac05000, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0, 0, 
# 3002 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3002 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "crc32ch", 0x1ac05400, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0, 0, 
# 3003 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3003 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "crc32cw", 0x1ac05800, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0, 0, 
# 3004 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3004 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "crc32cx", 0x9ac05c00, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 3005 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3005 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "madd", 0x1b000000, 0x7fe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_Ra}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 3007 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3007 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mul", 0x1b007c00, 0x7fe0fc00, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 3008 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3008 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "msub", 0x1b008000, 0x7fe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_Ra}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mneg", 0x1b00fc00, 0x7fe0fc00, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 3010 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3010 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smaddl", 0x9b200000, 0xffe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_Ra}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X}, }, (1 << 1), 0, 
# 3011 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3011 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smull", 0x9b207c00, 0xffe0fc00, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, (1 << 0), 0, 
# 3012 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3012 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smsubl", 0x9b208000, 0xffe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_Ra}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X}, }, (1 << 1), 0, 
# 3013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smnegl", 0x9b20fc00, 0xffe0fc00, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, (1 << 0), 0, 
# 3014 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3014 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smulh", 0x9b407c00, 0xffe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 3015 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3015 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umaddl", 0x9ba00000, 0xffe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_Ra}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X}, }, (1 << 1), 0, 
# 3016 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3016 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umull", 0x9ba07c00, 0xffe0fc00, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, (1 << 0), 0, 
# 3017 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3017 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umsubl", 0x9ba08000, 0xffe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_Ra}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X}, }, (1 << 1), 0, 
# 3018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umnegl", 0x9ba0fc00, 0xffe0fc00, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, (1 << 0), 0, 
# 3019 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3019 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umulh", 0x9bc07c00, 0xffe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 3020 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3020 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "svc", 0xd4000001, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, 0, 0, 
# 3022 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3022 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "hvc", 0xd4000002, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, 0, 0, 
# 3023 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3023 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smc", 0xd4000003, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, 0, 0, 
# 3024 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3024 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brk", 0xd4200000, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, 0, 0, 
# 3025 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3025 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "hlt", 0xd4400000, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, 0, 0, 
# 3026 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3026 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dcps1", 0xd4a00001, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, (1 << 12) | (((0) & 0x1f) << 15), 0, 
# 3027 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3027 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dcps2", 0xd4a00002, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, (1 << 12) | (((0) & 0x1f) << 15), 0, 
# 3028 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3028 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dcps3", 0xd4a00003, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, (1 << 12) | (((0) & 0x1f) << 15), 0, 
# 3029 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3029 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "extr", 0x13800000, 0x7fa00000, extract, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_IMMS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 1) | (1 << 5) | (1 << 23), 0, 
# 3031 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3031 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ror", 0x13800000, 0x7fa00000, extract, OP_ROR_IMM, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm, AARCH64_OPND_IMMS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 0) | (1 << 20), 0, 
# 3032 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3032 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "scvtf", 0x1e020000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Rn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_1_64}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3034 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3034 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x1ec20000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Rn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3035 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3035 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x1e030000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Rn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_1_64}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3036 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3036 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x1ec30000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Rn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3037 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3037 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x1e180000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_imm_1_64}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3038 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3038 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x1ed80000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3039 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3039 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x1e190000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_imm_1_64}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3040 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3040 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x1ed90000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3041 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3041 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fcvtns", 0x1e200000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3043 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3043 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtns", 0x1ee00000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3044 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3044 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtnu", 0x1e210000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3045 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3045 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtnu", 0x1ee10000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3046 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3046 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x1e220000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X}, }, (1 << 7) | (1 << 5), 0, 
# 3047 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3047 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x1ee20000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X}, }, (1 << 7) | (1 << 5), 0, 
# 3048 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3048 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x1e230000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X}, }, (1 << 7) | (1 << 5), 0, 
# 3049 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3049 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x1ee30000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X}, }, (1 << 7) | (1 << 5), 0, 
# 3050 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3050 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtas", 0x1e240000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3051 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3051 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtas", 0x1ee40000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3052 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3052 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtau", 0x1e250000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3053 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3053 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtau", 0x1ee50000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3054 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3054 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x1e260000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 7) | (1 << 5), 0, 
# 3055 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3055 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x1ee60000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3056 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3056 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x1e270000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, }, (1 << 7) | (1 << 5), 0, 
# 3057 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3057 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x1ee70000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X}, }, (1 << 7) | (1 << 5), 0, 
# 3058 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3058 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtps", 0x1e280000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3059 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3059 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtps", 0x1ee80000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3060 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3060 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtpu", 0x1e290000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3061 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3061 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtpu", 0x1ee90000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3062 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3062 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtms", 0x1e300000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3063 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3063 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtms", 0x1ef00000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3064 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3064 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtmu", 0x1e310000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3065 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3065 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtmu", 0x1ef10000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3066 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3066 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x1e380000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3067 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3067 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x1ef80000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3068 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3068 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x1e390000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3069 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3069 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x1ef90000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3070 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3070 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x9eae0000, 0xfffffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_VnD1}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0, 0, 
# 3071 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3071 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x9eaf0000, 0xfffffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_VdD1, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 3072 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3072 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  {"fjcvtzs", 0x1e7e0000, 0xfffffc00, float2int, 0, &aarch64_feature_fp_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, }, 0, 0, 
# 3073 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
                                                                                               ((void *)0) 
# 3073 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
                                                                                                    },

  { "fccmp", 0x1e200400, 0xff200c10, floatccmp, 0, &aarch64_feature_fp, {AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fccmp", 0x1ee00400, 0xff200c10, floatccmp, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3076 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3076 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fccmpe", 0x1e200410, 0xff200c10, floatccmp, 0, &aarch64_feature_fp, {AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3077 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3077 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fccmpe", 0x1ee00410, 0xff200c10, floatccmp, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3078 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3078 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fcmp", 0x1e202000, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp, {AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3080 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3080 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmp", 0x1ee02000, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3081 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3081 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmpe", 0x1e202010, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp, {AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3082 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3082 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmpe", 0x1ee02010, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3083 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3083 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmp", 0x1e202008, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp, {AARCH64_OPND_Fn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3084 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3084 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmp", 0x1ee02008, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3085 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3085 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmpe", 0x1e202018, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp, {AARCH64_OPND_Fn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3086 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3086 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmpe", 0x1ee02018, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmov", 0x1e204000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3089 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3089 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x1ee04000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3090 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3090 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabs", 0x1e20c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3091 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3091 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabs", 0x1ee0c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3092 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3092 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fneg", 0x1e214000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fneg", 0x1ee14000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3094 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3094 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsqrt", 0x1e21c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3095 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3095 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsqrt", 0x1ee1c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3096 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3096 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvt", 0x1e224000, 0xff3e7c00, floatdp1, OP_FCVT, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, }, (1 << 7) | (1 << 22), 0, 
# 3097 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3097 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintn", 0x1e244000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3098 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3098 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintn", 0x1ee44000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3099 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3099 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintp", 0x1e24c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3100 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3100 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintp", 0x1ee4c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3101 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3101 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintm", 0x1e254000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3102 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3102 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintm", 0x1ee54000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3103 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3103 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintz", 0x1e25c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3104 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3104 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintz", 0x1ee5c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3105 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3105 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinta", 0x1e264000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3106 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3106 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinta", 0x1ee64000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintx", 0x1e274000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3108 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3108 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintx", 0x1ee74000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3109 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3109 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinti", 0x1e27c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3110 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3110 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinti", 0x1ee7c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3111 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3111 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmul", 0x1e200800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x1ee00800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3114 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3114 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fdiv", 0x1e201800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3115 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3115 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fdiv", 0x1ee01800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3116 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3116 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadd", 0x1e202800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3117 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3117 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadd", 0x1ee02800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsub", 0x1e203800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3119 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3119 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsub", 0x1ee03800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3120 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3120 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmax", 0x1e204800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3121 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3121 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmax", 0x1ee04800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3122 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3122 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmin", 0x1e205800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3123 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3123 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmin", 0x1ee05800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3124 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3124 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnm", 0x1e206800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3125 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3125 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnm", 0x1ee06800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3126 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3126 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnm", 0x1e207800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnm", 0x1ee07800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3128 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3128 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmul", 0x1e208800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3129 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3129 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmul", 0x1ee08800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmadd", 0x1f000000, 0xff208000, floatdp3, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3132 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3132 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmadd", 0x1fc00000, 0xff208000, floatdp3, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3133 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3133 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmsub", 0x1f008000, 0xff208000, floatdp3, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3134 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3134 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmsub", 0x1fc08000, 0xff208000, floatdp3, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3135 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3135 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmadd", 0x1f200000, 0xff208000, floatdp3, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3136 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3136 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmadd", 0x1fe00000, 0xff208000, floatdp3, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3137 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3137 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmsub", 0x1f208000, 0xff208000, floatdp3, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3138 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3138 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmsub", 0x1fe08000, 0xff208000, floatdp3, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3139 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3139 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmov", 0x1e201000, 0xff201fe0, floatimm, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_FPIMM}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3141 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3141 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x1ee01000, 0xff201fe0, floatimm, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_FPIMM}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3142 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3142 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fcsel", 0x1e200c00, 0xff200c00, floatsel, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3144 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3144 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcsel", 0x1ee00c00, 0xff200c00, floatsel, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3145 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3145 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "strb", 0x38000400, 0xffe00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3147 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3147 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrb", 0x38400400, 0xffe00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3148 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3148 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsb", 0x38800400, 0xffa00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, }, (1 << 11), 0, 
# 3149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0x3c000400, 0x3f600400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3150 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3150 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0x3c400400, 0x3f600400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3151 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3151 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "strh", 0x78000400, 0xffe00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3152 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3152 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrh", 0x78400400, 0xffe00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3153 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3153 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsh", 0x78800400, 0xffa00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 11), 0, 
# 3154 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3154 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0xb8000400, 0xbfe00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3155 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3155 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0xb8400400, 0xbfe00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3156 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3156 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsw", 0xb8800400, 0xffe00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 3157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "strb", 0x39000000, 0xffc00000, ldst_pos, OP_STRB_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3159 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3159 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrb", 0x39400000, 0xffc00000, ldst_pos, OP_LDRB_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3160 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3160 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsb", 0x39800000, 0xff800000, ldst_pos, OP_LDRSB_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, }, (1 << 11), 0, 
# 3161 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3161 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0x3d000000, 0x3f400000, ldst_pos, OP_STRF_POS, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3162 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3162 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0x3d400000, 0x3f400000, ldst_pos, OP_LDRF_POS, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3163 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3163 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "strh", 0x79000000, 0xffc00000, ldst_pos, OP_STRH_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3164 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3164 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrh", 0x79400000, 0xffc00000, ldst_pos, OP_LDRH_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3165 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3165 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsh", 0x79800000, 0xff800000, ldst_pos, OP_LDRSH_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 11), 0, 
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0xb9000000, 0xbfc00000, ldst_pos, OP_STR_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3167 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3167 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0xb9400000, 0xbfc00000, ldst_pos, OP_LDR_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3168 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3168 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsw", 0xb9800000, 0xffc00000, ldst_pos, OP_LDRSW_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 3169 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3169 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfm", 0xf9800000, 0xffc00000, ldst_pos, OP_PRFM_POS, &aarch64_feature_v8, {AARCH64_OPND_PRFOP, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0, 0, 
# 3170 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3170 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "strb", 0x38200800, 0xffe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3172 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3172 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrb", 0x38600800, 0xffe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsb", 0x38a00800, 0xffa00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, }, (1 << 11), 0, 
# 3174 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3174 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0x3c200800, 0x3f600c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3175 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3175 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0x3c600800, 0x3f600c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3176 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3176 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "strh", 0x78200800, 0xffe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3177 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3177 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrh", 0x78600800, 0xffe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3178 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3178 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsh", 0x78a00800, 0xffa00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 11), 0, 
# 3179 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3179 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0xb8200800, 0xbfe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3180 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3180 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0xb8600800, 0xbfe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3181 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3181 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsw", 0xb8a00800, 0xffe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 3182 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3182 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfm", 0xf8a00800, 0xffe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_PRFOP, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0, 0, 
# 3183 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3183 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sttrb", 0x38000800, 0xffe00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3185 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3185 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldtrb", 0x38400800, 0xffe00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3186 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3186 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldtrsb", 0x38800800, 0xffa00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, }, (1 << 11), 0, 
# 3187 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3187 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sttrh", 0x78000800, 0xffe00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3188 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3188 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldtrh", 0x78400800, 0xffe00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3189 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3189 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldtrsh", 0x78800800, 0xffa00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 11), 0, 
# 3190 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3190 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sttr", 0xb8000800, 0xbfe00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3191 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3191 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldtr", 0xb8400800, 0xbfe00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldtrsw", 0xb8800800, 0xffe00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 3193 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3193 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sturb", 0x38000000, 0xffe00c00, ldst_unscaled, OP_STURB, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldurb", 0x38400000, 0xffe00c00, ldst_unscaled, OP_LDURB, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3196 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3196 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldursb", 0x38800000, 0xffa00c00, ldst_unscaled, OP_LDURSB, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, }, (1 << 11), 0, 
# 3197 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3197 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stur", 0x3c000000, 0x3f600c00, ldst_unscaled, OP_STURV, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldur", 0x3c400000, 0x3f600c00, ldst_unscaled, OP_LDURV, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3199 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3199 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sturh", 0x78000000, 0xffe00c00, ldst_unscaled, OP_STURH, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3200 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3200 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldurh", 0x78400000, 0xffe00c00, ldst_unscaled, OP_LDURH, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3201 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3201 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldursh", 0x78800000, 0xffa00c00, ldst_unscaled, OP_LDURSH, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 11), 0, 
# 3202 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3202 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stur", 0xb8000000, 0xbfe00c00, ldst_unscaled, OP_STUR, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3203 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3203 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldur", 0xb8400000, 0xbfe00c00, ldst_unscaled, OP_LDUR, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3204 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3204 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldursw", 0xb8800000, 0xffe00c00, ldst_unscaled, OP_LDURSW, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 3205 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3205 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfum", 0xf8800000, 0xffe00c00, ldst_unscaled, OP_PRFUM, &aarch64_feature_v8, {AARCH64_OPND_PRFOP, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0, 0, 
# 3206 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3206 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldraa", 0xf8200400, 0xffa00400, ldst_imm10, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM10}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3208 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3208 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrab", 0xf8a00400, 0xffa00400, ldst_imm10, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM10}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3209 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3209 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "stxrb", 0x8007c00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3211 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3211 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlxrb", 0x800fc00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldxrb", 0x85f7c00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3213 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3213 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaxrb", 0x85ffc00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3214 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3214 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlrb", 0x89ffc00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3215 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3215 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldarb", 0x8dffc00, 0xffeffc00, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3216 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3216 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stxrh", 0x48007c00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3217 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3217 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlxrh", 0x4800fc00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3218 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3218 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldxrh", 0x485f7c00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3219 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3219 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaxrh", 0x485ffc00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3220 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3220 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlrh", 0x489ffc00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3221 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3221 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldarh", 0x48dffc00, 0xfffffc00, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3222 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3222 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stxr", 0x88007c00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlxr", 0x8800fc00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3224 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3224 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stxp", 0x88200000, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlxp", 0x88208000, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3226 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3226 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldxr", 0x885f7c00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3227 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3227 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaxr", 0x885ffc00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3228 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3228 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldxp", 0x887f0000, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaxp", 0x887f8000, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3230 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3230 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlr", 0x889ffc00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3231 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3231 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldar", 0x88dffc00, 0xbfeffc00, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaprb", 0x38bfc000, 0xfffffc00, ldstexcl, 0, &aarch64_feature_rcpc, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3233 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3233 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaprh", 0x78bfc000, 0xfffffc00, ldstexcl, 0, &aarch64_feature_rcpc, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3234 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3234 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapr", 0xb8bfc000, 0xbffffc00, ldstexcl, 0, &aarch64_feature_rcpc, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldlar", 0x88df7c00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_lor, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3237 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3237 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldlarb", 0x08df7c00, 0xffe08000, ldstexcl, 0, &aarch64_feature_lor, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3238 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3238 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldlarh", 0x48df7c00, 0xffe08000, ldstexcl, 0, &aarch64_feature_lor, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3239 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3239 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stllr", 0x889f7c00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_lor, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3240 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3240 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stllrb", 0x089f7c00, 0xffe08000, ldstexcl, 0, &aarch64_feature_lor, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stllrh", 0x489f7c00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_lor, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3242 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3242 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "stnp", 0x28000000, 0x7fc00000, ldstnapair_offs, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 5), 0, 
# 3244 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3244 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnp", 0x28400000, 0x7fc00000, ldstnapair_offs, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 5), 0, 
# 3245 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3245 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnp", 0x2c000000, 0x3fc00000, ldstnapair_offs, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_Ft2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnp", 0x2c400000, 0x3fc00000, ldstnapair_offs, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_Ft2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "stp", 0x29000000, 0x7ec00000, ldstpair_off, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 5), 0, 
# 3249 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3249 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldp", 0x29400000, 0x7ec00000, ldstpair_off, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 5), 0, 
# 3250 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3250 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stp", 0x2d000000, 0x3fc00000, ldstpair_off, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_Ft2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3251 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3251 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldp", 0x2d400000, 0x3fc00000, ldstpair_off, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_Ft2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3252 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3252 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  {"ldpsw", 0x69400000, 0xffc00000, ldstpair_off, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, 0, 0, verify_ldpsw},

  { "stp", 0x28800000, 0x7ec00000, ldstpair_indexed, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 5), 0, 
# 3255 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3255 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldp", 0x28c00000, 0x7ec00000, ldstpair_indexed, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 5), 0, 
# 3256 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3256 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stp", 0x2c800000, 0x3ec00000, ldstpair_indexed, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_Ft2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3257 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3257 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldp", 0x2cc00000, 0x3ec00000, ldstpair_indexed, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_Ft2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3258 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3258 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  {"ldpsw", 0x68c00000, 0xfec00000, ldstpair_indexed, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, 0, 0, verify_ldpsw},

  { "ldr", 0x18000000, 0xbf000000, loadlit, OP_LDR_LIT, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0x1c000000, 0x3f000000, loadlit, OP_LDRV_LIT, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3262 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3262 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsw", 0x98000000, 0xff000000, loadlit, OP_LDRSW_LIT, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3263 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3263 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfm", 0xd8000000, 0xff000000, loadlit, OP_PRFM_LIT, &aarch64_feature_v8, {AARCH64_OPND_PRFOP, AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3264 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3264 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "and", 0x12000000, 0x7f800000, log_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn, AARCH64_OPND_LIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 3266 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3266 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0x12000000, 0x7f800000, log_imm, OP_BIC, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn, AARCH64_OPND_LIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21) | (1 << 5), 0, 
# 3267 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3267 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x32000000, 0x7f800000, log_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn, AARCH64_OPND_LIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x320003e0, 0x7f8003e0, log_imm, OP_MOV_IMM_LOG, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_IMM_MOV}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 2) | (1 << 5) | (1 << 20), 0, 
# 3269 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3269 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eor", 0x52000000, 0x7f800000, log_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn, AARCH64_OPND_LIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 3270 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3270 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ands", 0x72000000, 0x7f800000, log_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_LIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 3271 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3271 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "tst", 0x7200001f, 0x7f80001f, log_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_LIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 5), 0, 
# 3272 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3272 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "and", 0xa000000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 3274 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3274 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0xa200000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 3275 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3275 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x2a000000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 3276 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3276 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x2a0003e0, 0x7f2003e0, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 3277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxtw", 0x2a0003e0, 0x7f2003e0, log_shift, OP_UXTW, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, (1 << 0) | (1 << 21), 0, 
# 3278 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3278 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orn", 0x2a200000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 3279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mvn", 0x2a2003e0, 0x7f2003e0, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 3280 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3280 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eor", 0x4a000000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 3281 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3281 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eon", 0x4a200000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 3282 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3282 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ands", 0x6a000000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 3283 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3283 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "tst", 0x6a00001f, 0x7f20001f, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 3284 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3284 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bics", 0x6a200000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 3285 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3285 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "casb", 0x8a07c00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3287 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3287 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cash", 0x48a07c00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cas", 0x88a07c00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3289 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3289 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casab", 0x8e07c00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "caslb", 0x8a0fc00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3291 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3291 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casalb", 0x8e0fc00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casah", 0x48e07c00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3293 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3293 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "caslh", 0x48a0fc00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3294 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3294 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casalh", 0x48e0fc00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3295 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3295 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casa", 0x88e07c00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3296 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3296 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casl", 0x88a0fc00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3297 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3297 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casal", 0x88e0fc00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3298 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3298 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casp", 0x8207c00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_PAIRREG, AARCH64_OPND_Rt, AARCH64_OPND_PAIRREG, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "caspa", 0x8607c00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_PAIRREG, AARCH64_OPND_Rt, AARCH64_OPND_PAIRREG, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3300 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3300 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "caspl", 0x820fc00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_PAIRREG, AARCH64_OPND_Rt, AARCH64_OPND_PAIRREG, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "caspal", 0x860fc00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_PAIRREG, AARCH64_OPND_Rt, AARCH64_OPND_PAIRREG, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpb", 0x38208000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swph", 0x78208000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3304 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3304 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swp", 0xb8208000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3305 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3305 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpab", 0x38a08000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3306 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3306 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swplb", 0x38608000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpalb", 0x38e08000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpah", 0x78a08000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swplh", 0x78608000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3310 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3310 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpalh", 0x78e08000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpa", 0xb8a08000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3312 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3312 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpl", 0xb8608000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3313 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3313 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpal", 0xb8e08000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3314 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3314 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddb", 0x38200000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddh", 0x78200000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldadd", 0xb8200000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddab", 0x38a00000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3318 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3318 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddlb", 0x38600000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddalb", 0x38e00000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3320 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3320 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddah", 0x78a00000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddlh", 0x78600000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3322 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3322 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddalh", 0x78e00000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3323 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3323 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldadda", 0xb8a00000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3324 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3324 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddl", 0xb8600000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3325 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3325 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddal", 0xb8e00000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclrb", 0x38201000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3327 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3327 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclrh", 0x78201000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclr", 0xb8201000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3329 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3329 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclrab", 0x38a01000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3330 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3330 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclrlb", 0x38601000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclralb", 0x38e01000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclrah", 0x78a01000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3333 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3333 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclrlh", 0x78601000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3334 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3334 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclralh", 0x78e01000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3335 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3335 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclra", 0xb8a01000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclrl", 0xb8601000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3337 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3337 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclral", 0xb8e01000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3338 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3338 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeorb", 0x38202000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeorh", 0x78202000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3340 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3340 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeor", 0xb8202000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeorab", 0x38a02000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3342 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3342 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeorlb", 0x38602000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3343 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3343 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeoralb", 0x38e02000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3344 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3344 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeorah", 0x78a02000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3345 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3345 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeorlh", 0x78602000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3346 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3346 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeoralh", 0x78e02000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3347 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3347 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeora", 0xb8a02000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3348 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3348 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeorl", 0xb8602000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeoral", 0xb8e02000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3350 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3350 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetb", 0x38203000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldseth", 0x78203000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldset", 0xb8203000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3353 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3353 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetab", 0x38a03000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3354 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3354 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetlb", 0x38603000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3355 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3355 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetalb", 0x38e03000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetah", 0x78a03000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3357 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3357 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetlh", 0x78603000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3358 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3358 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetalh", 0x78e03000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldseta", 0xb8a03000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3360 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3360 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetl", 0xb8603000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetal", 0xb8e03000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3362 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3362 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxb", 0x38204000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxh", 0x78204000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3364 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3364 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmax", 0xb8204000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3365 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3365 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxab", 0x38a04000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxlb", 0x38604000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3367 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3367 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxalb", 0x38e04000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxah", 0x78a04000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxlh", 0x78604000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxalh", 0x78e04000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3371 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3371 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxa", 0xb8a04000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxl", 0xb8604000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3373 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3373 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxal", 0xb8e04000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3374 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3374 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminb", 0x38205000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3375 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3375 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminh", 0x78205000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmin", 0xb8205000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3377 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3377 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminab", 0x38a05000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3378 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3378 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminlb", 0x38605000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3379 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3379 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminalb", 0x38e05000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3380 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3380 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminah", 0x78a05000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3381 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3381 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminlh", 0x78605000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3382 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3382 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminalh", 0x78e05000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3383 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3383 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmina", 0xb8a05000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminl", 0xb8605000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3385 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3385 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminal", 0xb8e05000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxb", 0x38206000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3387 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3387 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxh", 0x78206000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3388 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3388 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumax", 0xb8206000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3389 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3389 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxab", 0x38a06000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxlb", 0x38606000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxalb", 0x38e06000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3392 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3392 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxah", 0x78a06000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3393 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3393 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxlh", 0x78606000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3394 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3394 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxalh", 0x78e06000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3395 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3395 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxa", 0xb8a06000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3396 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3396 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxl", 0xb8606000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3397 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3397 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxal", 0xb8e06000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminb", 0x38207000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3399 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3399 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminh", 0x78207000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3400 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3400 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumin", 0xb8207000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminab", 0x38a07000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3402 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3402 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminlb", 0x38607000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3403 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3403 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminalb", 0x38e07000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3404 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3404 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminah", 0x78a07000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3405 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3405 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminlh", 0x78607000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3406 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3406 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminalh", 0x78e07000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3407 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3407 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumina", 0xb8a07000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3408 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3408 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminl", 0xb8607000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3409 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3409 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminal", 0xb8e07000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3410 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3410 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "staddb", 0x3820001f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3411 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3411 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "staddh", 0x7820001f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3412 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3412 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stadd", 0xb820001f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3413 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3413 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "staddlb", 0x3860001f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3414 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3414 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "staddlh", 0x7860001f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "staddl", 0xb860001f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3416 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3416 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stclrb", 0x3820101f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3417 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3417 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stclrh", 0x7820101f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3418 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3418 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stclr", 0xb820101f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stclrlb", 0x3860101f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stclrlh", 0x7860101f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stclrl", 0xb860101f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3422 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3422 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "steorb", 0x3820201f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3423 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3423 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "steorh", 0x7820201f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3424 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3424 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "steor", 0xb820201f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3425 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3425 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "steorlb", 0x3860201f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "steorlh", 0x7860201f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3427 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3427 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "steorl", 0xb860201f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3428 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3428 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsetb", 0x3820301f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stseth", 0x7820301f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3430 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3430 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stset", 0xb820301f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3431 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3431 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsetlb", 0x3860301f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsetlh", 0x7860301f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3433 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3433 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsetl", 0xb860301f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3434 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3434 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsmaxb", 0x3820401f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3435 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3435 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsmaxh", 0x7820401f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3436 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3436 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsmax", 0xb820401f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3437 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3437 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsmaxlb", 0x3860401f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3438 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3438 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsmaxlh", 0x7860401f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsmaxl", 0xb860401f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3440 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3440 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsminb", 0x3820501f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3441 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3441 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsminh", 0x7820501f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3442 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3442 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsmin", 0xb820501f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3443 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3443 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsminlb", 0x3860501f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3444 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3444 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsminlh", 0x7860501f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsminl", 0xb860501f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3446 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3446 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stumaxb", 0x3820601f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3447 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3447 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stumaxh", 0x7820601f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3448 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3448 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stumax", 0xb820601f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3449 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3449 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stumaxlb", 0x3860601f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3450 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3450 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stumaxlh", 0x7860601f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3451 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3451 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stumaxl", 0xb860601f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3452 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3452 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stuminb", 0x3820701f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3453 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3453 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stuminh", 0x7820701f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3454 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3454 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stumin", 0xb820701f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3455 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3455 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stuminlb", 0x3860701f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3456 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3456 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stuminlh", 0x7860701f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3457 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3457 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stuminl", 0xb860701f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3458 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3458 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "movn", 0x12800000, 0x7f800000, movewide, OP_MOVN, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_HALF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5) | (1 << 1), 0, 
# 3460 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3460 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x12800000, 0x7f800000, movewide, OP_MOV_IMM_WIDEN, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_IMM_MOV}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5) | (1 << 0) | (1 << 20), 0, 
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movz", 0x52800000, 0x7f800000, movewide, OP_MOVZ, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_HALF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5) | (1 << 1), 0, 
# 3462 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3462 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x52800000, 0x7f800000, movewide, OP_MOV_IMM_WIDE, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_IMM_MOV}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5) | (1 << 0) | (1 << 20), 0, 
# 3463 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3463 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movk", 0x72800000, 0x7f800000, movewide, OP_MOVK, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_HALF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 3464 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3464 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "adr", 0x10000000, 0x9f000000, pcreladdr, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_ADDR_PCREL21}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3466 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3466 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adrp", 0x90000000, 0x9f000000, pcreladdr, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_ADDR_ADRP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "msr", 0xd500401f, 0xfff8f01f, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_PSTATEFIELD, AARCH64_OPND_UIMM4}, {{0}}, (1ULL << 30), 0, 
# 3469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "hint", 0xd503201f, 0xfffff01f, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_UIMM7}, {{0}}, (1 << 1), 0, 
# 3470 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3470 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "nop", 0xd503201f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "csdb", 0xd503229f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3472 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3472 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "yield", 0xd503203f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "wfe", 0xd503205f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3474 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3474 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "wfi", 0xd503207f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3475 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3475 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sev", 0xd503209f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sevl", 0xd50320bf, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3477 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3477 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "xpaclri", 0xd50320ff, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3478 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3478 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacia1716", 0xd503211f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3479 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3479 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacib1716", 0xd503215f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3480 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3480 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autia1716", 0xd503219f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3481 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3481 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autib1716", 0xd50321df, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3482 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3482 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  {"esb", 0xd503221f, 0xffffffff, ic_system, 0, &aarch64_feature_ras, {0}, {{0}}, (1 << 0), 0, 
# 3483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
                                                                               ((void *)0)
# 3483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
                                                                                   },
  {"psb", 0xd503223f, 0xffffffff, ic_system, 0, &aarch64_feature_stat_profile, {AARCH64_OPND_BARRIER_PSB}, {{0}}, (1 << 0), 0, 
# 3484 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
                                                                                                   ((void *)0)
# 3484 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
                                                                                                       },
  { "clrex", 0xd503305f, 0xfffff0ff, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_UIMM4}, {{0}}, (1 << 12) | (((0xF) & 0x1f) << 15), 0, 
# 3485 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3485 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dsb", 0xd503309f, 0xfffff0ff, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_BARRIER}, {{0}}, (1 << 1), 0, 
# 3486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ssbb", 0xd503309f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3487 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3487 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pssbb", 0xd503349f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3488 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3488 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dmb", 0xd50330bf, 0xfffff0ff, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_BARRIER}, {{0}}, 0, 0, 
# 3489 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3489 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "isb", 0xd50330df, 0xfffff0ff, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_BARRIER_ISB}, {{0}}, (1 << 12) | (((0xF) & 0x1f) << 15), 0, 
# 3490 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3490 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sys", 0xd5080000, 0xfff80000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_UIMM3_OP1, AARCH64_OPND_CRn, AARCH64_OPND_CRm, AARCH64_OPND_UIMM3_OP2, AARCH64_OPND_Rt}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_CR, AARCH64_OPND_QLF_CR, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X}, }, (1 << 1) | (5 << 12) | (((0x1F) & 0x1f) << 15), 0, 
# 3491 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3491 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "at", 0xd5080000, 0xfff80000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_SYSREG_AT, AARCH64_OPND_Rt}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X}, }, (1 << 0), 0, 
# 3492 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3492 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dc", 0xd5080000, 0xfff80000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_SYSREG_DC, AARCH64_OPND_Rt}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X}, }, (1 << 0), 0, 
# 3493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ic", 0xd5080000, 0xfff80000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_SYSREG_IC, AARCH64_OPND_Rt_SYS}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X}, }, (1 << 0) | (2 << 12) | (((0x1F) & 0x1f) << 15), 0, 
# 3494 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3494 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "tlbi", 0xd5080000, 0xfff80000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_SYSREG_TLBI, AARCH64_OPND_Rt_SYS}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X}, }, (1 << 0) | (2 << 12) | (((0x1F) & 0x1f) << 15), 0, 
# 3495 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3495 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "msr", 0xd5000000, 0xffe00000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_SYSREG, AARCH64_OPND_Rt}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X}, }, (1ULL << 30), 0, 
# 3496 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3496 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sysl", 0xd5280000, 0xfff80000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_UIMM3_OP1, AARCH64_OPND_CRn, AARCH64_OPND_CRm, AARCH64_OPND_UIMM3_OP2}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_CR, AARCH64_OPND_QLF_CR, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3497 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3497 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mrs", 0xd5200000, 0xffe00000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_SYSREG}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1ULL << 29), 0, 
# 3498 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3498 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "paciaz", 0xd503231f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3499 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3499 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "paciasp", 0xd503233f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3500 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3500 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacibz", 0xd503235f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3501 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3501 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacibsp", 0xd503237f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3502 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3502 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autiaz", 0xd503239f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3503 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3503 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autiasp", 0xd50323bf, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3504 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3504 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autibz", 0xd50323df, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3505 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3505 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autibsp", 0xd50323ff, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3506 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3506 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "tbz", 0x36000000, 0x7f000000, testbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_BIT_NUM, AARCH64_OPND_ADDR_PCREL14}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3508 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3508 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "tbnz", 0x37000000, 0x7f000000, testbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_BIT_NUM, AARCH64_OPND_ADDR_PCREL14}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3509 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3509 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "beq", 0x54000000, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3511 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3511 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bne", 0x54000001, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3512 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3512 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bcs", 0x54000002, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3513 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3513 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bhs", 0x54000002, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3514 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3514 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bcc", 0x54000003, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3515 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3515 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "blo", 0x54000003, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3516 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3516 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bmi", 0x54000004, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3517 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3517 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bpl", 0x54000005, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3518 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3518 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bvs", 0x54000006, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3519 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3519 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bvc", 0x54000007, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3520 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3520 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bhi", 0x54000008, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3521 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3521 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bls", 0x54000009, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3522 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3522 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bge", 0x5400000a, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3523 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3523 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "blt", 0x5400000b, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3524 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3524 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bgt", 0x5400000c, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3525 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3525 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ble", 0x5400000d, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3526 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3526 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmov", 0x2539c000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_FPIMM8}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1ULL << 28), 0, 
# 3528 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3528 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x0510c000, 0xff30e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_16, AARCH64_OPND_SVE_FPIMM8}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1ULL << 28), 0, 
# 3529 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3529 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x04603000, 0xffe0fc00, sve_misc, OP_MOV_Z_Z, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3530 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3530 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x05202000, 0xff20fc00, sve_index, OP_MOV_Z_V, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_VZn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3531 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3531 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x05203800, 0xff3ffc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1ULL << 28), 0, 
# 3532 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3532 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x25804000, 0xfff0c210, sve_misc, OP_MOV_P_P, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3533 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3533 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x05202000, 0xff20fc00, sve_index, OP_MOV_Z_Zi, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn_INDEX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3534 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3534 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x05c00000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_LIMM_MOV}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1ULL << 28), 0, 
# 3535 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3535 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x2538c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_ASIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1ULL << 28), 0, 
# 3536 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3536 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x05208000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Vn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1ULL << 28), 0, 
# 3537 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3537 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x0520c000, 0xff20c000, sve_size_bhsd, OP_MOV_Z_P_Z, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3538 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3538 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x0528a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1ULL << 28), 0, 
# 3539 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3539 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x25004000, 0xfff0c210, sve_misc, OP_MOVZ_P_P_P, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3540 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3540 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x25004210, 0xfff0c210, sve_misc, OP_MOVM_P_P_P, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3541 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3541 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x05100000, 0xff308000, sve_cpy, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_16, AARCH64_OPND_SVE_ASIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1ULL << 28), 0, 
# 3542 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3542 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movs", 0x25c04000, 0xfff0c210, sve_misc, OP_MOVS_P_P, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3543 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3543 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movs", 0x25404000, 0xfff0c210, sve_misc, OP_MOVZS_P_P_P, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3544 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3544 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "not", 0x25004200, 0xfff0c210, sve_misc, OP_NOT_P_P_P_Z, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3545 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3545 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "nots", 0x25404200, 0xfff0c210, sve_misc, OP_NOTS_P_P_P_Z, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3546 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3546 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "abs", 0x0416a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "add", 0x04200000, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3548 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3548 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "add", 0x2520c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_AIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 3549 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3549 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "add", 0x04000000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3550 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3550 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "addpl", 0x04605000, 0xffe0f800, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd_SP, AARCH64_OPND_SVE_Rn_SP, AARCH64_OPND_SVE_SIMM6}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3551 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3551 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "addvl", 0x04205000, 0xffe0f800, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd_SP, AARCH64_OPND_SVE_Rn_SP, AARCH64_OPND_SVE_SIMM6}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adr", 0x0420a000, 0xffe0f000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_ADDR_ZZ_SXTW}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3553 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3553 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adr", 0x0460a000, 0xffe0f000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_ADDR_ZZ_UXTW}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adr", 0x04a0a000, 0xffa0f000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_ADDR_ZZ_LSL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3555 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3555 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "and", 0x04203000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3556 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3556 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "and", 0x05800000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_LIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 1, 
# 3557 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3557 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "and", 0x041a0000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3558 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3558 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "and", 0x25004000, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1ULL << 28), 0, 
# 3559 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3559 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ands", 0x25404000, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1ULL << 28), 0, 
# 3560 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3560 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "andv", 0x041a2000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3561 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3561 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asr", 0x04208000, 0xff20fc00, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3562 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3562 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asr", 0x04209000, 0xff20fc00, sve_shift_unpred, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_SHRIMM_UNPRED}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3563 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3563 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asr", 0x04108000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3564 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3564 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asr", 0x04188000, 0xff3fe000, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3565 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3565 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asr", 0x04008000, 0xff3fe000, sve_shift_pred, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SHRIMM_PRED}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3566 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3566 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asrd", 0x04048000, 0xff3fe000, sve_shift_pred, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SHRIMM_PRED}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3567 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3567 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asrr", 0x04148000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3568 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3568 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0x04e03000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3569 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3569 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0x041b0000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3570 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3570 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0x25004010, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3571 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3571 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bics", 0x25404010, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3572 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3572 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brka", 0x25104000, 0xffffc200, sve_pred_zm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3573 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3573 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkas", 0x25504000, 0xffffc210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3574 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3574 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkb", 0x25904000, 0xffffc200, sve_pred_zm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3575 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3575 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkbs", 0x25d04000, 0xffffc210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3576 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3576 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkn", 0x25184000, 0xffffc210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pd}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 3, 
# 3577 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3577 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkns", 0x25584000, 0xffffc210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pd}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 3, 
# 3578 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3578 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkpa", 0x2500c000, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3579 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3579 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkpas", 0x2540c000, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3580 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3580 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkpb", 0x2500c010, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3581 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3581 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkpbs", 0x2540c010, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3582 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3582 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clasta", 0x05288000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3583 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3583 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clasta", 0x052a8000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3584 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3584 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clasta", 0x0530a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_Rd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3585 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3585 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clastb", 0x05298000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3586 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3586 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clastb", 0x052b8000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clastb", 0x0531a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_Rd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3588 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3588 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cls", 0x0418a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3589 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3589 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clz", 0x0419a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpeq", 0x24002000, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3591 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3591 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpeq", 0x2400a000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3592 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3592 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpeq", 0x25008000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SIMM5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3593 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3593 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpge", 0x24004000, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3594 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3594 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpge", 0x24008000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpge", 0x25000000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SIMM5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3596 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3596 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpgt", 0x24004010, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3597 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3597 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpgt", 0x24008010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3598 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3598 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpgt", 0x25000010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SIMM5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3599 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3599 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmphi", 0x24000010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3600 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3600 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmphi", 0x2400c010, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3601 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3601 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmphi", 0x24200010, 0xff202010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_UIMM7}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3602 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3602 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmphs", 0x24000000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3603 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3603 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmphs", 0x2400c000, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3604 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3604 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmphs", 0x24200000, 0xff202010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_UIMM7}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3605 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3605 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmple", 0x24006010, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmple", 0x25002010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SIMM5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3607 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3607 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmplo", 0x2400e000, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3608 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3608 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmplo", 0x24202000, 0xff202010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_UIMM7}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3609 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3609 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpls", 0x2400e010, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3610 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3610 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpls", 0x24202010, 0xff202010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_UIMM7}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3611 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3611 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmplt", 0x24006000, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3612 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3612 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmplt", 0x25002000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SIMM5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpne", 0x24002010, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3614 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3614 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpne", 0x2400a010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3615 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3615 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpne", 0x25008010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SIMM5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3616 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3616 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cnot", 0x041ba000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3617 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3617 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cnt", 0x041aa000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3618 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3618 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cntb", 0x0420e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3619 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3619 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cntd", 0x04e0e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3620 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3620 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cnth", 0x0460e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3621 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3621 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cntp", 0x25208000, 0xff3fc200, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3622 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3622 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cntw", 0x04a0e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3623 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3623 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "compact", 0x05a18000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3624 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3624 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cpy", 0x05208000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Vn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cpy", 0x0528a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1ULL << 28), 0, 
# 3626 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3626 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cpy", 0x05100000, 0xff308000, sve_cpy, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_16, AARCH64_OPND_SVE_ASIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 0, 
# 3627 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3627 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ctermeq", 0x25a02000, 0xffa0fc1f, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 3628 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3628 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ctermne", 0x25a02010, 0xffa0fc1f, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 3629 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3629 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "decb", 0x0430e400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "decd", 0x04f0c400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3631 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3631 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "decd", 0x04f0e400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dech", 0x0470c400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3633 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3633 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dech", 0x0470e400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3634 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3634 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "decp", 0x252d8000, 0xff3ffe00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3635 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3635 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "decp", 0x252d8800, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "decw", 0x04b0c400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3637 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3637 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "decw", 0x04b0e400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3638 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3638 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dup", 0x05203800, 0xff3ffc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1ULL << 28), 0, 
# 3639 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3639 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dup", 0x05202000, 0xff20fc00, sve_index, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn_INDEX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, (1 << 1) | (1ULL << 28), 0, 
# 3640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dup", 0x2538c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_ASIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 0, 
# 3641 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3641 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dupm", 0x05c00000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_LIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 0, 
# 3642 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3642 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eor", 0x04a03000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3643 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3643 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eor", 0x05400000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_LIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 1, 
# 3644 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3644 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eor", 0x04190000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3645 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3645 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eor", 0x25004200, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1ULL << 28), 0, 
# 3646 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3646 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eors", 0x25404200, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1ULL << 28), 0, 
# 3647 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3647 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eorv", 0x04192000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ext", 0x05200000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5, AARCH64_OPND_SVE_UIMM8_53}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 3649 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3649 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabd", 0x65088000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3650 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3650 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabs", 0x041ca000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3651 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3651 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facge", 0x6500c010, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3652 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3652 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facgt", 0x6500e010, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3653 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3653 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadd", 0x65000000, 0xff20fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3654 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3654 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadd", 0x65008000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3655 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3655 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadd", 0x65188000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_HALF_ONE}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3656 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3656 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadda", 0x65182000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3657 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3657 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "faddv", 0x65002000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3658 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3658 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcadd", 0x64008000, 0xff3ee000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5, AARCH64_OPND_SVE_IMM_ROT1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3659 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3659 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmla", 0x64000000, 0xff208000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_IMM_ROT2}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3660 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3660 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmla", 0x64a01000, 0xffe0f000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_INDEX, AARCH64_OPND_SVE_IMM_ROT2}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3661 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3661 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmla", 0x64e01000, 0xffe0f000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm4_INDEX, AARCH64_OPND_SVE_IMM_ROT2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3662 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3662 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x65122000, 0xff3fe010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3663 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3663 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x65006000, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3664 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3664 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x65102000, 0xff3fe010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3665 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3665 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x65004000, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3666 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3666 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x65102010, 0xff3fe010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3667 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3667 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x65004010, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3668 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3668 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmle", 0x65112010, 0xff3fe010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3669 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3669 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmlt", 0x65112000, 0xff3fe010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3670 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3670 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmne", 0x65132000, 0xff3fe010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3671 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3671 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmne", 0x65006010, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3672 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3672 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmuo", 0x6500c000, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3673 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3673 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcpy", 0x0510c000, 0xff30e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_16, AARCH64_OPND_SVE_FPIMM8}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 0, 
# 3674 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3674 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvt", 0x6588a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3675 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3675 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvt", 0x6589a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3676 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3676 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvt", 0x65c8a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3677 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3677 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvt", 0x65c9a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3678 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3678 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvt", 0x65caa000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3679 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3679 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvt", 0x65cba000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3680 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3680 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x655aa000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3681 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3681 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x655ca000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3682 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3682 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x655ea000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3683 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3683 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x659ca000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3684 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3684 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x65d8a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3685 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3685 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x65dca000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3686 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3686 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x65dea000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3687 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3687 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x655ba000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3688 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3688 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x655da000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3689 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3689 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x655fa000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3690 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3690 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x659da000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3691 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3691 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x65d9a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3692 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3692 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x65dda000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3693 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3693 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x65dfa000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3694 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3694 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fdiv", 0x650d8000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3695 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3695 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fdivr", 0x650c8000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3696 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3696 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fdup", 0x2539c000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_FPIMM8}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 0, 
# 3697 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3697 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fexpa", 0x0420b800, 0xff3ffc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3698 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3698 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmad", 0x65208000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_5, AARCH64_OPND_SVE_Za_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3699 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3699 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmax", 0x65068000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3700 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3700 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmax", 0x651e8000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_ZERO_ONE}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3701 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3701 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnm", 0x65048000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3702 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3702 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnm", 0x651c8000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_ZERO_ONE}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3703 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3703 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnmv", 0x65042000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3704 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3704 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxv", 0x65062000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3705 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3705 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmin", 0x65078000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3706 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3706 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmin", 0x651f8000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_ZERO_ONE}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3707 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3707 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnm", 0x65058000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3708 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3708 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnm", 0x651d8000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_ZERO_ONE}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3709 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3709 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnmv", 0x65052000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3710 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3710 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminv", 0x65072000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3711 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3711 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x65200000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3712 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3712 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x64200000, 0xffa0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_22_INDEX}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3713 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3713 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x64a00000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_INDEX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3714 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3714 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x64e00000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm4_INDEX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3715 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3715 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x65202000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3716 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3716 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x64200400, 0xffa0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_22_INDEX}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3717 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3717 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x64a00400, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_INDEX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3718 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3718 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x64e00400, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm4_INDEX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3719 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3719 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmsb", 0x6520a000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_5, AARCH64_OPND_SVE_Za_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3720 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3720 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x65000800, 0xff20fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3721 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3721 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x65028000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3722 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3722 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x651a8000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_HALF_TWO}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3723 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3723 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x64202000, 0xffa0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_22_INDEX}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3724 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3724 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x64a02000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_INDEX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3725 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3725 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x64e02000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm4_INDEX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3726 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3726 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0x650a8000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3727 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3727 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fneg", 0x041da000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3728 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3728 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmad", 0x6520c000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_5, AARCH64_OPND_SVE_Za_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3729 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3729 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmla", 0x65204000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3730 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3730 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmls", 0x65206000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3731 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3731 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmsb", 0x6520e000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_5, AARCH64_OPND_SVE_Za_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3732 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3732 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpe", 0x650e3000, 0xff3ffc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3733 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3733 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecps", 0x65001800, 0xff20fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3734 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3734 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpx", 0x650ca000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3735 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3735 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinta", 0x6504a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3736 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3736 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinti", 0x6507a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3737 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3737 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintm", 0x6502a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3738 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3738 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintn", 0x6500a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3739 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3739 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintp", 0x6501a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3740 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3740 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintx", 0x6506a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3741 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3741 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintz", 0x6503a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3742 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3742 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrte", 0x650f3000, 0xff3ffc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3743 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3743 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrts", 0x65001c00, 0xff20fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3744 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3744 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fscale", 0x65098000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3745 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3745 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsqrt", 0x650da000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3746 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3746 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsub", 0x65000400, 0xff20fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3747 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3747 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsub", 0x65018000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3748 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3748 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsub", 0x65198000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_HALF_ONE}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3749 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3749 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsubr", 0x65038000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3750 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3750 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsubr", 0x651b8000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_HALF_ONE}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3751 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3751 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ftmad", 0x65108000, 0xff38fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5, AARCH64_OPND_SVE_UIMM3}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 3752 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3752 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ftsmul", 0x65000c00, 0xff20fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3753 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3753 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ftssel", 0x0420b000, 0xff20fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3754 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3754 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "incb", 0x0430e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3755 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3755 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "incd", 0x04f0c000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3756 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3756 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "incd", 0x04f0e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3757 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3757 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "inch", 0x0470c000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3758 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3758 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "inch", 0x0470e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3759 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3759 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "incp", 0x252c8000, 0xff3ffe00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3760 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3760 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "incp", 0x252c8800, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3761 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3761 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "incw", 0x04b0c000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3762 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3762 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "incw", 0x04b0e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3763 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3763 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "index", 0x04204c00, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 3764 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3764 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "index", 0x04204000, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SIMM5, AARCH64_OPND_SVE_SIMM5B}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "index", 0x04204400, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_Rn, AARCH64_OPND_SIMM5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3766 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3766 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "index", 0x04204800, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SIMM5, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 3767 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3767 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "insr", 0x05243800, 0xff3ffc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 3768 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3768 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "insr", 0x05343800, 0xff3ffc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Vm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3769 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3769 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lasta", 0x0520a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3770 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3770 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lasta", 0x05228000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3771 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3771 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lastb", 0x0521a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3772 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3772 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lastb", 0x05238000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3773 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3773 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0x84004000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3774 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3774 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa4004000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3775 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3775 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa4204000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3776 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3776 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa4404000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3777 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3777 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa4604000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3778 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3778 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xc4004000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xc440c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3780 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3780 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0x8420c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3781 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3781 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa400a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3782 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3782 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa420a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3783 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3783 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa440a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3784 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3784 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa460a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xc420c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3786 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3786 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1d", 0xa5e04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3787 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3787 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1d", 0xc5804000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3788 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3788 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1d", 0xc5a04000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW3_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3789 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3789 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1d", 0xc5c0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3790 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3790 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1d", 0xc5e0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3791 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3791 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1d", 0xa5e0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3792 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3792 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1d", 0xc5a0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x8}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3793 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3793 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0x84804000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3794 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3794 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0x84a04000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3795 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3795 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xa4a04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3796 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3796 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xa4c04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3797 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3797 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xa4e04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xc4804000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3799 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3799 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xc4a04000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3800 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3800 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xc4c0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3801 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3801 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xc4e0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3802 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3802 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0x84a0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3803 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3803 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xa4a0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3804 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3804 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xa4c0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xa4e0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3806 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3806 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xc4a0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3807 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3807 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rb", 0x84408000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3808 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3808 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rb", 0x8440a000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3809 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3809 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rb", 0x8440c000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3810 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3810 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rb", 0x8440e000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3811 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3811 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rd", 0x85c0e000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x8}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3812 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3812 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rh", 0x84c0a000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x2}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3813 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3813 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rh", 0x84c0c000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3814 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3814 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rh", 0x84c0e000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3815 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3815 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqb", 0xa4002000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3816 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3816 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqb", 0xa4000000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3817 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3817 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqd", 0xa5802000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x16}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3818 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3818 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqd", 0xa5800000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3819 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3819 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqh", 0xa4802000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3820 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3820 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqh", 0xa4800000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3821 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3821 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqw", 0xa5002000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x16}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3822 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3822 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqw", 0xa5000000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3823 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3823 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rsb", 0x85c08000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3824 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3824 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rsb", 0x85c0a000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3825 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3825 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rsb", 0x85c0c000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3826 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3826 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rsh", 0x85408000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3827 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3827 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rsh", 0x8540a000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3828 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3828 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rsw", 0x84c08000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x4}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3829 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3829 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rw", 0x8540c000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x4}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3830 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3830 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rw", 0x8540e000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x4}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3831 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3831 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0x84000000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3832 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3832 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xa5804000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3833 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3833 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xa5a04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3834 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3834 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xa5c04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3835 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3835 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xc4000000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3836 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3836 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xc4408000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3837 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3837 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0x84208000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3838 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3838 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xa580a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3839 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3839 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xa5a0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3840 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3840 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xa5c0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3841 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3841 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xc4208000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3842 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3842 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0x84800000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3843 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3843 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0x84a00000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3844 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3844 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xa5004000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3845 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3845 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xa5204000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3846 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3846 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xc4800000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3847 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3847 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xc4a00000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3848 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3848 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xc4c08000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3849 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3849 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xc4e08000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3850 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3850 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0x84a08000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3851 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3851 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xa500a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3852 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3852 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xa520a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3853 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3853 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xc4a08000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3854 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3854 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sw", 0xa4804000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3855 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3855 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sw", 0xc5000000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3856 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3856 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sw", 0xc5200000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3857 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3857 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sw", 0xc5408000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3858 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3858 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sw", 0xc5608000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3859 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3859 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sw", 0xa480a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3860 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3860 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sw", 0xc5208000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3861 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3861 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0x85004000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3862 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3862 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0x85204000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3863 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3863 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xa5404000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3864 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3864 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xa5604000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3865 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3865 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xc5004000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3866 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3866 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xc5204000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3867 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3867 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xc540c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3868 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3868 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xc560c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3869 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3869 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0x8520c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3870 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3870 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xa540a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3871 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3871 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xa560a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3872 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3872 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xc520c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3873 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3873 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2b", 0xa420c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3874 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3874 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2b", 0xa420e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3875 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3875 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2d", 0xa5a0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3876 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3876 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2d", 0xa5a0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3877 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3877 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2h", 0xa4a0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3878 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3878 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2h", 0xa4a0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3879 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3879 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2w", 0xa520c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3880 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3880 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2w", 0xa520e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3881 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3881 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3b", 0xa440c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3882 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3882 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3b", 0xa440e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3883 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3883 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3d", 0xa5c0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3884 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3884 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3d", 0xa5c0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3885 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3885 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3h", 0xa4c0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3886 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3886 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3h", 0xa4c0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3887 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3887 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3w", 0xa540c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3888 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3888 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3w", 0xa540e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3889 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3889 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4b", 0xa460c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3890 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3890 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4b", 0xa460e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3891 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3891 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4d", 0xa5e0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3892 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3892 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4d", 0xa5e0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3893 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3893 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4h", 0xa4e0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3894 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3894 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4h", 0xa4e0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3895 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3895 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4w", 0xa560c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3896 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3896 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4w", 0xa560e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3897 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3897 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldff1b", 0x84006000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3899 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3899 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4006000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3900 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3900 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4006000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3901 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3901 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4206000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3902 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3902 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4206000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3903 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3903 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4406000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3904 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3904 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4406000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3905 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3905 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4606000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3906 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3906 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4606000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3907 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3907 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xc4006000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3908 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3908 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xc440e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3909 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3909 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0x8420e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xc420e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3911 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3911 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldff1d", 0xa5e06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3913 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3913 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1d", 0xa5e06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3914 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3914 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1d", 0xc5806000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3915 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3915 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1d", 0xc5a06000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW3_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3916 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3916 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1d", 0xc5c0e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3917 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3917 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1d", 0xc5e0e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1d", 0xc5a0e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x8}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3919 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3919 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldff1h", 0x84806000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3921 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3921 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0x84a06000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3922 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3922 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xa4a06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3923 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3923 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xa4a06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3924 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3924 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xa4c06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL1}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3925 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3925 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xa4c06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3926 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3926 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xa4e06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3927 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3927 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xa4e06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3928 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3928 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xc4806000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3929 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3929 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xc4a06000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xc4c0e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3931 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3931 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xc4e0e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3932 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3932 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0x84a0e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xc4a0e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3934 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3934 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldff1sb", 0x84002000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3936 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3936 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xa5806000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xa5806000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3938 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3938 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xa5a06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3939 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3939 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xa5a06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3940 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3940 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xa5c06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3941 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3941 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xa5c06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xc4002000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3943 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3943 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xc440a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3944 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3944 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0x8420a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3945 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3945 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xc420a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3946 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3946 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldff1sh", 0x84802000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3948 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3948 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0x84a02000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3949 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3949 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xa5006000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3950 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3950 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xa5006000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3951 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3951 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xa5206000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL1}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3952 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3952 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xa5206000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3953 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3953 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xc4802000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3954 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3954 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xc4a02000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3955 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3955 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xc4c0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3956 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3956 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xc4e0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3957 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3957 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0x84a0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3958 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3958 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xc4a0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3959 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3959 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldff1sw", 0xa4806000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sw", 0xa4806000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3962 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3962 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sw", 0xc5002000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sw", 0xc5202000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3964 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3964 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sw", 0xc540a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3965 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3965 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sw", 0xc560a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3966 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3966 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sw", 0xc520a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3967 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3967 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldff1w", 0x85006000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3969 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3969 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0x85206000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xa5406000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3971 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3971 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xa5406000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3972 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3972 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xa5606000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3973 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3973 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xa5606000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xc5006000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3975 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3975 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xc5206000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xc540e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3977 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3977 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xc560e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3978 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3978 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0x8520e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3979 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3979 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xc520e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3980 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3980 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldnf1b", 0xa410a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3982 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3982 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1b", 0xa430a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3983 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3983 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1b", 0xa450a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3984 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3984 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1b", 0xa470a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3985 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3985 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1d", 0xa5f0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3986 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3986 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1h", 0xa4b0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3987 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3987 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1h", 0xa4d0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3988 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3988 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1h", 0xa4f0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3989 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3989 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1sb", 0xa590a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3990 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3990 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1sb", 0xa5b0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3991 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3991 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1sb", 0xa5d0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3992 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3992 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1sh", 0xa510a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3993 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3993 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1sh", 0xa530a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3994 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3994 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1sw", 0xa490a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3995 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3995 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1w", 0xa550a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3996 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3996 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1w", 0xa570a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3997 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3997 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1b", 0xa400c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3998 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3998 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1b", 0xa400e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3999 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3999 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1d", 0xa580c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4000 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4000 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1d", 0xa580e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4001 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4001 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1h", 0xa480c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4002 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4002 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1h", 0xa480e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4003 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4003 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1w", 0xa500c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4004 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4004 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1w", 0xa500e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4005 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4005 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0x85800000, 0xffc0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pt, AARCH64_OPND_SVE_ADDR_RI_S9xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4006 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4006 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0x85804000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zt, AARCH64_OPND_SVE_ADDR_RI_S9xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4007 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4007 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsl", 0x04208c00, 0xff20fc00, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4008 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4008 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsl", 0x04209c00, 0xff20fc00, sve_shift_unpred, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_SHLIMM_UNPRED}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 4009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsl", 0x04138000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4010 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4010 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsl", 0x041b8000, 0xff3fe000, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4011 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4011 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsl", 0x04038000, 0xff3fe000, sve_shift_pred, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SHLIMM_PRED}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 4012 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4012 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lslr", 0x04178000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsr", 0x04208400, 0xff20fc00, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4014 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4014 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsr", 0x04209400, 0xff20fc00, sve_shift_unpred, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_SHRIMM_UNPRED}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 4015 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4015 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsr", 0x04118000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4016 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4016 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsr", 0x04198000, 0xff3fe000, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4017 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4017 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsr", 0x04018000, 0xff3fe000, sve_shift_pred, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SHRIMM_PRED}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 4018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsrr", 0x04158000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4019 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4019 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mad", 0x0400c000, 0xff20e000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Za_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4020 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4020 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mla", 0x04004000, 0xff20e000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4021 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4021 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mls", 0x04006000, 0xff20e000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4022 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4022 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movprfx", 0x0420bc00, 0xfffffc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, {{0}}, 0 | (1ULL << 28), 0, 
# 4023 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4023 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movprfx", 0x04102000, 0xff3ee000, sve_movprfx, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4024 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4024 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "msb", 0x0400e000, 0xff20e000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Za_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4025 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4025 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mul", 0x2530c000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SIMM8}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4026 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4026 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mul", 0x04100000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4027 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4027 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "nand", 0x25804210, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4028 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4028 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "nands", 0x25c04210, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4029 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4029 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "neg", 0x0417a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4030 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4030 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "nor", 0x25804200, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4031 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4031 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "nors", 0x25c04200, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4032 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4032 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "not", 0x041ea000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4033 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4033 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orn", 0x25804010, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4034 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4034 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orns", 0x25c04010, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4035 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4035 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x04603000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 4036 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4036 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x05000000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_LIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 1, 
# 4037 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4037 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x04180000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4038 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4038 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x25804000, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1ULL << 28), 0, 
# 4039 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4039 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orrs", 0x25c04000, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1ULL << 28), 0, 
# 4040 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4040 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orv", 0x04182000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4041 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4041 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pfalse", 0x2518e400, 0xfffffff0, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd}, { {AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4042 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4042 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pfirst", 0x2558c000, 0xfffffe10, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_5, AARCH64_OPND_SVE_Pd}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 2, 
# 4043 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4043 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pnext", 0x2519c400, 0xff3ffe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_5, AARCH64_OPND_SVE_Pd}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4044 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4044 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfb", 0x8400c000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, {{0}}, 0 | (1ULL << 28), 0, 
# 4045 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4045 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfb", 0x84200000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4046 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4046 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfb", 0xc4200000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4047 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4047 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfb", 0xc4608000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4048 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4048 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfb", 0x8400e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4049 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4049 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfb", 0x85c00000, 0xffc0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S6xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4050 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4050 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfb", 0xc400e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4051 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4051 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfd", 0x84206000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW3_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4052 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4052 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfd", 0x8580c000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, {{0}}, 0 | (1ULL << 28), 0, 
# 4053 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4053 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfd", 0xc4206000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW3_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4054 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4054 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfd", 0xc460e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL3}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4055 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4055 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfd", 0x8580e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x8}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4056 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4056 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfd", 0x85c06000, 0xffc0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S6xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4057 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4057 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfd", 0xc580e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x8}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4058 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4058 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfh", 0x84202000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4059 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4059 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfh", 0x8480c000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, {{0}}, 0 | (1ULL << 28), 0, 
# 4060 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4060 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfh", 0xc4202000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4061 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4061 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfh", 0xc460a000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL1}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4062 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4062 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfh", 0x8480e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4063 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4063 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfh", 0x85c02000, 0xffc0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S6xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4064 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4064 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfh", 0xc480e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4065 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4065 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfw", 0x84204000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4066 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4066 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfw", 0x8500c000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, {{0}}, 0 | (1ULL << 28), 0, 
# 4067 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4067 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfw", 0xc4204000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4068 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4068 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfw", 0xc460c000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL2}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4069 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4069 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfw", 0x8500e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4070 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4070 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfw", 0x85c04000, 0xffc0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S6xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4071 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4071 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfw", 0xc500e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4072 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4072 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ptest", 0x2550c000, 0xffffc21f, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4073 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4073 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ptrue", 0x2518e000, 0xff3ffc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_PATTERN}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4074 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4074 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ptrues", 0x2519e000, 0xff3ffc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_PATTERN}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "punpkhi", 0x05314000, 0xfffffe10, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4076 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4076 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "punpklo", 0x05304000, 0xfffffe10, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4077 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4077 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rbit", 0x05278000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4078 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4078 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rdffr", 0x2519f000, 0xfffffff0, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd}, { {AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4079 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4079 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rdffr", 0x2518f000, 0xfffffe10, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z}, }, 0 | (1ULL << 28), 0, 
# 4080 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4080 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rdffrs", 0x2558f000, 0xfffffe10, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z}, }, 0 | (1ULL << 28), 0, 
# 4081 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4081 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rdvl", 0x04bf5000, 0xfffff800, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_SIMM6}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 4082 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4082 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev", 0x05344000, 0xff3ffe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4083 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4083 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev", 0x05383800, 0xff3ffc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4084 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4084 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "revb", 0x05248000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4085 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4085 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "revh", 0x05a58000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4086 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4086 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "revw", 0x05e68000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sabd", 0x040c0000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4088 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4088 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "saddv", 0x04002000, 0xff3fe000, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4089 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4089 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x6552a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 4090 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4090 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x6554a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4091 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4091 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x6594a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4092 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4092 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x65d0a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x6556a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4094 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4094 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x65d4a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4095 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4095 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x65d6a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4096 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4096 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdiv", 0x04940000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4097 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4097 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdivr", 0x04960000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4098 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4098 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdot", 0x44800000, 0xffa0fc00, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 4099 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4099 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdot", 0x44a00000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_INDEX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4100 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4100 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdot", 0x44e00000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm4_INDEX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 4101 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4101 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sel", 0x0520c000, 0xff20c000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 4102 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4102 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sel", 0x25004210, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1ULL << 28), 0, 
# 4103 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4103 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "setffr", 0x252c9000, 0xffffffff, sve_misc, 0, &aarch64_feature_sve, {0}, {{0}}, 0 | (1ULL << 28), 0, 
# 4104 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4104 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smax", 0x2528c000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SIMM8}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4105 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4105 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smax", 0x04080000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4106 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4106 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smaxv", 0x04082000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smin", 0x252ac000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SIMM8}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4108 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4108 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smin", 0x040a0000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4109 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4109 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sminv", 0x040a2000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4110 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4110 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smulh", 0x04120000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4111 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4111 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "splice", 0x052c8000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4112 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4112 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqadd", 0x04201000, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqadd", 0x2524c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_AIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4114 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4114 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecb", 0x0430f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4115 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4115 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecb", 0x0420f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4116 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4116 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecd", 0x04e0c800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4117 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4117 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecd", 0x04f0f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecd", 0x04e0f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4119 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4119 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdech", 0x0460c800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4120 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4120 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdech", 0x0470f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4121 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4121 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdech", 0x0460f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4122 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4122 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecp", 0x252a8000, 0xff3ffe00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 4123 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4123 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecp", 0x252a8c00, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4124 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4124 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecp", 0x252a8800, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5, AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W}, }, 0 | (1ULL << 28), 2, 
# 4125 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4125 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecw", 0x04a0c800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4126 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4126 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecw", 0x04b0f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecw", 0x04a0f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4128 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4128 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincb", 0x0430f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4129 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4129 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincb", 0x0420f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincd", 0x04e0c000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4131 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4131 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincd", 0x04f0f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4132 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4132 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincd", 0x04e0f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4133 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4133 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqinch", 0x0460c000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4134 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4134 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqinch", 0x0470f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4135 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4135 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqinch", 0x0460f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4136 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4136 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincp", 0x25288000, 0xff3ffe00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 4137 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4137 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincp", 0x25288c00, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4138 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4138 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincp", 0x25288800, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5, AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W}, }, 0 | (1ULL << 28), 2, 
# 4139 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4139 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincw", 0x04a0c000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4140 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4140 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincw", 0x04b0f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4141 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4141 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincw", 0x04a0f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4142 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4142 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqsub", 0x04201800, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4143 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4143 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqsub", 0x2526c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_AIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4144 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4144 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe4004000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4145 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4145 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe4008000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_14}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4146 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4146 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe400a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4147 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4147 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe4204000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4148 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4148 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe4404000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe4408000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_14}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4150 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4150 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe4604000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4151 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4151 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe400e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4152 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4152 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe420e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4153 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4153 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe440a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4154 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4154 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe440e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4155 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4155 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe460a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4156 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4156 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe460e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1d", 0xe5808000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_14}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4158 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4158 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1d", 0xe580a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4159 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4159 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1d", 0xe5a08000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW3_14}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4160 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4160 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1d", 0xe5a0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4161 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4161 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1d", 0xe5e04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4162 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4162 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1d", 0xe5c0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x8}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4163 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4163 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1d", 0xe5e0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4164 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4164 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4808000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_14}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4165 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4165 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe480a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4a04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4167 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4167 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4a08000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_14}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4168 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4168 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4a0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4169 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4169 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4c04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4170 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4170 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4c08000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_14}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4171 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4171 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4e04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4172 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4172 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4e08000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_14}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4a0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4174 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4174 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4c0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4175 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4175 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4c0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4176 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4176 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4e0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4177 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4177 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4e0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4178 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4178 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe5008000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_14}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4179 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4179 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe500a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4180 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4180 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe5208000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_14}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4181 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4181 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe520a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4182 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4182 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe5404000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4183 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4183 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe5408000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_14}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4184 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4184 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe5604000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4185 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4185 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe5608000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_14}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4186 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4186 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe540a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4187 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4187 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe540e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4188 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4188 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe560a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4189 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4189 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe560e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4190 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4190 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2b", 0xe4206000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4191 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4191 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2b", 0xe430e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2d", 0xe5a06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4193 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4193 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2d", 0xe5b0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4194 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4194 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2h", 0xe4a06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2h", 0xe4b0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4196 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4196 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2w", 0xe5206000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4197 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4197 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2w", 0xe530e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3b", 0xe4406000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4199 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4199 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3b", 0xe450e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4200 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4200 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3d", 0xe5c06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4201 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4201 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3d", 0xe5d0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4202 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4202 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3h", 0xe4c06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4203 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4203 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3h", 0xe4d0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4204 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4204 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3w", 0xe5406000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4205 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4205 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3w", 0xe550e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4206 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4206 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4b", 0xe4606000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4207 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4207 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4b", 0xe470e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4208 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4208 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4d", 0xe5e06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4209 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4209 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4d", 0xe5f0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4210 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4210 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4h", 0xe4e06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4211 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4211 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4h", 0xe4f0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4w", 0xe5606000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4213 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4213 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4w", 0xe570e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4214 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4214 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1b", 0xe4006000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4215 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4215 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1b", 0xe410e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4216 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4216 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1d", 0xe5806000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4217 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4217 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1d", 0xe590e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4218 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4218 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1h", 0xe4806000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4219 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4219 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1h", 0xe490e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4220 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4220 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1w", 0xe5006000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4221 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4221 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1w", 0xe510e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4222 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4222 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0xe5800000, 0xffc0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pt, AARCH64_OPND_SVE_ADDR_RI_S9xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0xe5804000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zt, AARCH64_OPND_SVE_ADDR_RI_S9xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4224 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4224 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x04200400, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x2521c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_AIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4226 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4226 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x04010000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4227 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4227 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "subr", 0x2523c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_AIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4228 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4228 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "subr", 0x04030000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sunpkhi", 0x05313800, 0xff3ffc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4230 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4230 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sunpklo", 0x05303800, 0xff3ffc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4231 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4231 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxtb", 0x0410a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxth", 0x0492a000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4233 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4233 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxtw", 0x04d4a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4234 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4234 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "tbl", 0x05203000, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_ZnxN, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "trn1", 0x05205000, 0xff30fe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4236 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4236 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "trn1", 0x05207000, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4237 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4237 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "trn2", 0x05205400, 0xff30fe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4238 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4238 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "trn2", 0x05207400, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4239 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4239 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uabd", 0x040d0000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4240 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4240 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaddv", 0x04012000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x6553a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 4242 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4242 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x6555a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4243 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4243 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x6595a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4244 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4244 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x65d1a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4245 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4245 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x6557a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x65d5a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x65d7a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4248 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4248 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "udiv", 0x04950000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4249 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4249 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "udivr", 0x04970000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4250 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4250 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "udot", 0x44800400, 0xffa0fc00, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 4251 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4251 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "udot", 0x44a00400, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_INDEX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4252 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4252 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "udot", 0x44e00400, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm4_INDEX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 4253 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4253 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umax", 0x2529c000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_UIMM8}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4254 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4254 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umax", 0x04090000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4255 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4255 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umaxv", 0x04092000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4256 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4256 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umin", 0x252bc000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_UIMM8}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4257 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4257 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umin", 0x040b0000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4258 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4258 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uminv", 0x040b2000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4259 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4259 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umulh", 0x04130000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4260 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4260 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqadd", 0x04201400, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqadd", 0x2525c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_AIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4262 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4262 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecb", 0x0420fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4263 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4263 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecb", 0x0430fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4264 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4264 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecd", 0x04e0cc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4265 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4265 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecd", 0x04e0fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4266 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4266 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecd", 0x04f0fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4267 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4267 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdech", 0x0460cc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdech", 0x0460fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4269 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4269 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdech", 0x0470fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4270 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4270 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecp", 0x252b8000, 0xff3ffe00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 4271 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4271 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecp", 0x252b8800, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4272 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4272 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecp", 0x252b8c00, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecw", 0x04a0cc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4274 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4274 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecw", 0x04a0fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4275 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4275 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecw", 0x04b0fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4276 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4276 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincb", 0x0420f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincb", 0x0430f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4278 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4278 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincd", 0x04e0c400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincd", 0x04e0f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4280 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4280 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincd", 0x04f0f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4281 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4281 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqinch", 0x0460c400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4282 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4282 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqinch", 0x0460f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4283 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4283 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqinch", 0x0470f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4284 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4284 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincp", 0x25298000, 0xff3ffe00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 4285 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4285 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincp", 0x25298800, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincp", 0x25298c00, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4287 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4287 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincw", 0x04a0c400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincw", 0x04a0f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4289 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4289 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincw", 0x04b0f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqsub", 0x04201c00, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4291 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4291 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqsub", 0x2527c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_AIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uunpkhi", 0x05333800, 0xff3ffc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4293 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4293 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uunpklo", 0x05323800, 0xff3ffc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4294 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4294 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxtb", 0x0411a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4295 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4295 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxth", 0x0493a000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4296 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4296 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxtw", 0x04d5a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4297 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4297 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uzp1", 0x05204800, 0xff30fe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4298 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4298 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uzp1", 0x05206800, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uzp2", 0x05204c00, 0xff30fe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4300 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4300 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uzp2", 0x05206c00, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilele", 0x25200410, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0 | (1ULL << 28), 0, 
# 4302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilele", 0x25201410, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 4303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilelo", 0x25200c00, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0 | (1ULL << 28), 0, 
# 4304 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4304 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilelo", 0x25201c00, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 4305 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4305 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilels", 0x25200c10, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0 | (1ULL << 28), 0, 
# 4306 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4306 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilels", 0x25201c10, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 4307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilelt", 0x25200400, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0 | (1ULL << 28), 0, 
# 4308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilelt", 0x25201400, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 4309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "wrffr", 0x25289000, 0xfffffe1f, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4310 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4310 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "zip1", 0x05204000, 0xff30fe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "zip1", 0x05206000, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4312 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4312 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "zip2", 0x05204400, 0xff30fe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4313 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4313 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "zip2", 0x05206400, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4314 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4314 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0x05800000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_INV_LIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 1, 
# 4315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmple", 0x24008000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmplo", 0x24000010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpls", 0x24000000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4318 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4318 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmplt", 0x24008010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eon", 0x05400000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_INV_LIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 1, 
# 4320 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4320 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facle", 0x6500c010, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "faclt", 0x6500e010, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4322 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4322 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmle", 0x65004000, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4323 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4323 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmlt", 0x65004010, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4324 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4324 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x2538c000, 0xff3fffe0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4325 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4325 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x05104000, 0xff30ffe0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_16, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orn", 0x05000000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_INV_LIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 1, 
# 4327 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4327 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },


  { "udot", 0x2e009400, 0xbf20fc00, dotproduct, 0, &aarch64_feature_dotprod, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B},}, (1 << 6), 0, 
# 4330 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4330 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdot", 0xe009400, 0xbf20fc00, dotproduct, 0, &aarch64_feature_dotprod, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B},}, (1 << 6), 0, 
# 4331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "udot", 0x2f00e000, 0xbf00f400, dotproduct, 0, &aarch64_feature_dotprod, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_S_4B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_S_4B},}, (1 << 6), 0, 
# 4332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdot", 0xf00e000, 0xbf00f400, dotproduct, 0, &aarch64_feature_dotprod, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_S_4B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_S_4B},}, (1 << 6), 0, 
# 4333 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4333 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sha512h", 0xce608000, 0xffe0fc00, cryptosha2, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 4335 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4335 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha512h2", 0xce608400, 0xffe0fc00, cryptosha2, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 4336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha512su0", 0xcec08000, 0xfffffc00, cryptosha2, 0, &aarch64_feature_sha2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 4337 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4337 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha512su1", 0xce608800, 0xffe0fc00, cryptosha2, 0, &aarch64_feature_sha2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 4338 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4338 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "eor3", 0xce000000, 0xffe08000, cryptosha3, 0, &aarch64_feature_sha3, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm, AARCH64_OPND_Va}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, 0, 0, 
# 4340 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4340 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rax1", 0xce608c00, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha3, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 4341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "xar", 0xce800000, 0xffe00000, cryptosha3, 0, &aarch64_feature_sha3, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm, AARCH64_OPND_IMM}, { {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_imm_0_63}, }, 0, 0, 
# 4342 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4342 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bcax", 0xce200000, 0xffe08000, cryptosha3, 0, &aarch64_feature_sha3, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm, AARCH64_OPND_Va}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, 0, 0, 
# 4343 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4343 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sm3ss1", 0xce400000, 0xffe08000, cryptosm3, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm, AARCH64_OPND_Va}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 4345 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4345 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sm3tt1a", 0xce408000, 0xffe0cc00, cryptosm3, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S},}, 0, 0, 
# 4346 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4346 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sm3tt1b", 0xce408400, 0xffe0cc00, cryptosm3, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S},}, 0, 0, 
# 4347 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4347 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sm3tt2a", 0xce408800, 0xffe0cc00, cryptosm3, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S},}, 0, 0, 
# 4348 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4348 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sm3tt2b", 0xce408c00, 0xffe0cc00, cryptosm3, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S},}, 0, 0, 
# 4349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sm3partw1", 0xce60c000, 0xffe0fc00, cryptosm3, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 4350 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4350 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sm3partw2", 0xce60c400, 0xffe0fc00, cryptosm3, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 4351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sm4e", 0xcec08400, 0xfffffc00, cryptosm4, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 4353 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4353 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sm4ekey", 0xce60c800, 0xffe0fc00, cryptosm4, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 4354 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4354 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmlal", 0xe20ec00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_V_2H},}, 0, 0, 
# 4356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl", 0xea0ec00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_V_2H},}, 0, 0, 
# 4357 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4357 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlal2", 0x2e20cc00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_V_2H},}, 0, 0, 
# 4358 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4358 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl2", 0x2ea0cc00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_V_2H},}, 0, 0, 
# 4359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmlal", 0x4e20ec00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H},}, 0, 0, 
# 4361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl", 0x4ea0ec00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H},}, 0, 0, 
# 4362 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4362 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlal2", 0x6e20cc00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H},}, 0, 0, 
# 4363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl2", 0x6ea0cc00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H},}, 0, 0, 
# 4364 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4364 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmlal", 0xf800000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl", 0xf804000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4367 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4367 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlal2", 0x2f808000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl2", 0x2f80c000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmlal", 0x4f800000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4371 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4371 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl", 0x4f804000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlal2", 0x6f808000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4373 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4373 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl2", 0x6f80c000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4374 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4374 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "cfinv", 0xd500401f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_4, {0}, {{0}}, 0, 0, 
# 4376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rmif", 0xba000400, 0xffe07c10, ic_system, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rn, AARCH64_OPND_IMM_2, AARCH64_OPND_MASK}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_0_15},}, 0, 0, 
# 4377 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4377 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "setf8", 0x3a00080d, 0xfffffc1f, ic_system, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W}, }, 0, 0, 
# 4378 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4378 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "setf16", 0x3a00480d, 0xfffffc1f, ic_system, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W}, }, 0, 0, 
# 4379 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4379 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "stlurb", 0x19000000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4381 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4381 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapurb", 0x19400000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4382 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4382 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapursb", 0x19c00000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4383 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4383 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapursb", 0x19800000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlurh", 0x59000000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4385 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4385 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapurh", 0x59400000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapursh", 0x59c00000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4387 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4387 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapursh", 0x59800000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4388 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4388 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlur", 0x99000000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4389 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4389 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapur", 0x99400000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapursw", 0x99800000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlur", 0xd9000000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4392 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4392 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapur", 0xd9400000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4393 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4393 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  {0, 0, 0, 0, 0, 0, {0}, {{0}}, 0, 0, 
# 4394 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
                                      ((void *)0)
# 4394 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
                                          },
};
# 4414 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
#define AARCH64_OPERANDS Y(INT_REG, regno, "Rd", 0, F(FLD_Rd), "an integer register") Y(INT_REG, regno, "Rn", 0, F(FLD_Rn), "an integer register") Y(INT_REG, regno, "Rm", 0, F(FLD_Rm), "an integer register") Y(INT_REG, regno, "Rt", 0, F(FLD_Rt), "an integer register") Y(INT_REG, regno, "Rt2", 0, F(FLD_Rt2), "an integer register") Y(INT_REG, regno, "Rs", 0, F(FLD_Rs), "an integer register") Y(INT_REG, regno, "Ra", 0, F(FLD_Ra), "an integer register") X(INT_REG, ins_regno, ext_regrt_sysins, "Rt_SYS", 0, F(FLD_Rt), "an integer register") Y(INT_REG, regno, "Rd_SP", OPD_F_MAYBE_SP, F(FLD_Rd), "an integer or stack pointer register") Y(INT_REG, regno, "Rn_SP", OPD_F_MAYBE_SP, F(FLD_Rn), "an integer or stack pointer register") Y(INT_REG, regno, "Rm_SP", OPD_F_MAYBE_SP, F(FLD_Rm), "an integer or stack pointer register") X(INT_REG, 0, ext_regno_pair, "PAIRREG", 0, F(), "the second reg of a pair") Y(MODIFIED_REG, reg_extended, "Rm_EXT", 0, F(), "an integer register with optional extension") Y(MODIFIED_REG, reg_shifted, "Rm_SFT", 0, F(), "an integer register with optional shift") Y(FP_REG, regno, "Fd", 0, F(FLD_Rd), "a floating-point register") Y(FP_REG, regno, "Fn", 0, F(FLD_Rn), "a floating-point register") Y(FP_REG, regno, "Fm", 0, F(FLD_Rm), "a floating-point register") Y(FP_REG, regno, "Fa", 0, F(FLD_Ra), "a floating-point register") Y(FP_REG, ft, "Ft", 0, F(FLD_Rt), "a floating-point register") Y(FP_REG, regno, "Ft2", 0, F(FLD_Rt2), "a floating-point register") Y(SISD_REG, regno, "Sd", 0, F(FLD_Rd), "a SIMD scalar register") Y(SISD_REG, regno, "Sn", 0, F(FLD_Rn), "a SIMD scalar register") Y(SISD_REG, regno, "Sm", 0, F(FLD_Rm), "a SIMD scalar register") Y(SIMD_REG, regno, "Va", 0, F(FLD_Ra), "a SIMD vector register") Y(SIMD_REG, regno, "Vd", 0, F(FLD_Rd), "a SIMD vector register") Y(SIMD_REG, regno, "Vn", 0, F(FLD_Rn), "a SIMD vector register") Y(SIMD_REG, regno, "Vm", 0, F(FLD_Rm), "a SIMD vector register") Y(FP_REG, regno, "VdD1", 0, F(FLD_Rd), "the top half of a 128-bit FP/SIMD register") Y(FP_REG, regno, "VnD1", 0, F(FLD_Rn), "the top half of a 128-bit FP/SIMD register") Y(SIMD_ELEMENT, reglane, "Ed", 0, F(FLD_Rd), "a SIMD vector element") Y(SIMD_ELEMENT, reglane, "En", 0, F(FLD_Rn), "a SIMD vector element") Y(SIMD_ELEMENT, reglane, "Em", 0, F(FLD_Rm), "a SIMD vector element") Y(SIMD_ELEMENT, reglane, "Em16", 0, F(FLD_Rm), "a SIMD vector element limited to V0-V15") Y(SIMD_REGLIST, reglist, "LVn", 0, F(FLD_Rn), "a SIMD vector register list") Y(SIMD_REGLIST, ldst_reglist, "LVt", 0, F(), "a SIMD vector register list") Y(SIMD_REGLIST, ldst_reglist_r, "LVt_AL", 0, F(), "a SIMD vector register list") Y(SIMD_REGLIST, ldst_elemlist, "LEt", 0, F(), "a SIMD vector element list") Y(IMMEDIATE, imm, "CRn", 0, F(FLD_CRn), "a 4-bit opcode field named for historical reasons C0 - C15") Y(IMMEDIATE, imm, "CRm", 0, F(FLD_CRm), "a 4-bit opcode field named for historical reasons C0 - C15") Y(IMMEDIATE, imm, "IDX", 0, F(FLD_imm4), "an immediate as the index of the least significant byte") Y(IMMEDIATE, imm, "MASK", 0, F(FLD_imm4_2), "an immediate as the index of the least significant byte") Y(IMMEDIATE, advsimd_imm_shift, "IMM_VLSL", 0, F(), "a left shift amount for an AdvSIMD register") Y(IMMEDIATE, advsimd_imm_shift, "IMM_VLSR", 0, F(), "a right shift amount for an AdvSIMD register") Y(IMMEDIATE, advsimd_imm_modified, "SIMD_IMM", 0, F(), "an immediate") Y(IMMEDIATE, advsimd_imm_modified, "SIMD_IMM_SFT", 0, F(), "an 8-bit unsigned immediate with optional shift") Y(IMMEDIATE, advsimd_imm_modified, "SIMD_FPIMM", 0, F(), "an 8-bit floating-point constant") X(IMMEDIATE, 0, ext_shll_imm, "SHLL_IMM", 0, F(), "an immediate shift amount of 8, 16 or 32") X(IMMEDIATE, 0, 0, "IMM0", 0, F(), "0") X(IMMEDIATE, 0, 0, "FPIMM0", 0, F(), "0.0") Y(IMMEDIATE, fpimm, "FPIMM", 0, F(FLD_imm8), "an 8-bit floating-point constant") Y(IMMEDIATE, imm, "IMMR", 0, F(FLD_immr), "the right rotate amount") Y(IMMEDIATE, imm, "IMMS", 0, F(FLD_imm6), "the leftmost bit number to be moved from the source") Y(IMMEDIATE, imm, "WIDTH", 0, F(FLD_imm6), "the width of the bit-field") Y(IMMEDIATE, imm, "IMM", 0, F(FLD_imm6), "an immediate") Y(IMMEDIATE, imm, "IMM_2", 0, F(FLD_imm6_2), "an immediate") Y(IMMEDIATE, imm, "UIMM3_OP1", 0, F(FLD_op1), "a 3-bit unsigned immediate") Y(IMMEDIATE, imm, "UIMM3_OP2", 0, F(FLD_op2), "a 3-bit unsigned immediate") Y(IMMEDIATE, imm, "UIMM4", 0, F(FLD_CRm), "a 4-bit unsigned immediate") Y(IMMEDIATE, imm, "UIMM7", 0, F(FLD_CRm, FLD_op2), "a 7-bit unsigned immediate") Y(IMMEDIATE, imm, "BIT_NUM", 0, F(FLD_b5, FLD_b40), "the bit number to be tested") Y(IMMEDIATE, imm, "EXCEPTION", 0, F(FLD_imm16), "a 16-bit unsigned immediate") Y(IMMEDIATE, imm, "CCMP_IMM", 0, F(FLD_imm5), "a 5-bit unsigned immediate") Y(IMMEDIATE, imm, "SIMM5", OPD_F_SEXT, F(FLD_imm5), "a 5-bit signed immediate") Y(IMMEDIATE, imm, "NZCV", 0, F(FLD_nzcv), "a flag bit specifier giving an alternative value for each flag") Y(IMMEDIATE, limm, "LIMM", 0, F(FLD_N,FLD_immr,FLD_imms), "Logical immediate") Y(IMMEDIATE, aimm, "AIMM", 0, F(FLD_shift,FLD_imm12), "a 12-bit unsigned immediate with optional left shift of 12 bits") Y(IMMEDIATE, imm_half, "HALF", 0, F(FLD_imm16), "a 16-bit immediate with optional left shift") Y(IMMEDIATE, fbits, "FBITS", 0, F(FLD_scale), "the number of bits after the binary point in the fixed-point value") X(IMMEDIATE, 0, 0, "IMM_MOV", 0, F(), "an immediate") Y(IMMEDIATE, imm_rotate2, "IMM_ROT1", 0, F(FLD_rotate1), "a 2-bit rotation specifier for complex arithmetic operations") Y(IMMEDIATE, imm_rotate2, "IMM_ROT2", 0, F(FLD_rotate2), "a 2-bit rotation specifier for complex arithmetic operations") Y(IMMEDIATE, imm_rotate1, "IMM_ROT3", 0, F(FLD_rotate3), "a 1-bit rotation specifier for complex arithmetic operations") Y(COND, cond, "COND", 0, F(), "a condition") Y(COND, cond, "COND1", 0, F(), "one of the standard conditions, excluding AL and NV.") X(ADDRESS, 0, ext_imm, "ADDR_ADRP", OPD_F_SEXT, F(FLD_immhi, FLD_immlo), "21-bit PC-relative address of a 4KB page") Y(ADDRESS, imm, "ADDR_PCREL14", OPD_F_SEXT | OPD_F_SHIFT_BY_2, F(FLD_imm14), "14-bit PC-relative address") Y(ADDRESS, imm, "ADDR_PCREL19", OPD_F_SEXT | OPD_F_SHIFT_BY_2, F(FLD_imm19), "19-bit PC-relative address") Y(ADDRESS, imm, "ADDR_PCREL21", OPD_F_SEXT, F(FLD_immhi,FLD_immlo), "21-bit PC-relative address") Y(ADDRESS, imm, "ADDR_PCREL26", OPD_F_SEXT | OPD_F_SHIFT_BY_2, F(FLD_imm26), "26-bit PC-relative address") Y(ADDRESS, addr_simple, "ADDR_SIMPLE", 0, F(), "an address with base register (no offset)") Y(ADDRESS, addr_regoff, "ADDR_REGOFF", 0, F(), "an address with register offset") Y(ADDRESS, addr_simm, "ADDR_SIMM7", 0, F(FLD_imm7,FLD_index2), "an address with 7-bit signed immediate offset") Y(ADDRESS, addr_simm, "ADDR_SIMM9", 0, F(FLD_imm9,FLD_index), "an address with 9-bit signed immediate offset") Y(ADDRESS, addr_simm, "ADDR_SIMM9_2", 0, F(FLD_imm9,FLD_index), "an address with 9-bit negative or unaligned immediate offset") Y(ADDRESS, addr_simm10, "ADDR_SIMM10", 0, F(FLD_Rn,FLD_S_imm10,FLD_imm9,FLD_index), "an address with 10-bit scaled, signed immediate offset") Y(ADDRESS, addr_uimm12, "ADDR_UIMM12", 0, F(FLD_Rn,FLD_imm12), "an address with scaled, unsigned immediate offset") Y(ADDRESS, addr_simple, "SIMD_ADDR_SIMPLE", 0, F(), "an address with base register (no offset)") Y(ADDRESS, addr_offset, "ADDR_OFFSET", 0, F(FLD_Rn,FLD_imm9,FLD_index), "an address with an optional 8-bit signed immediate offset") Y(ADDRESS, simd_addr_post, "SIMD_ADDR_POST", 0, F(), "a post-indexed address with immediate or register increment") Y(SYSTEM, sysreg, "SYSREG", 0, F(), "a system register") Y(SYSTEM, pstatefield, "PSTATEFIELD", 0, F(), "a PSTATE field name") Y(SYSTEM, sysins_op, "SYSREG_AT", 0, F(), "an address translation operation specifier") Y(SYSTEM, sysins_op, "SYSREG_DC", 0, F(), "a data cache maintenance operation specifier") Y(SYSTEM, sysins_op, "SYSREG_IC", 0, F(), "an instruction cache maintenance operation specifier") Y(SYSTEM, sysins_op, "SYSREG_TLBI", 0, F(), "a TBL invalidation operation specifier") Y(SYSTEM, barrier, "BARRIER", 0, F(), "a barrier option name") Y(SYSTEM, barrier, "BARRIER_ISB", 0, F(), "the ISB option name SY or an optional 4-bit unsigned immediate") Y(SYSTEM, prfop, "PRFOP", 0, F(), "a prefetch operation specifier") Y(SYSTEM, hint, "BARRIER_PSB", 0, F (), "the PSB option name CSYNC") Y(ADDRESS, sve_addr_ri_s4, "SVE_ADDR_RI_S4x16", 4 << OPD_F_OD_LSB, F(FLD_Rn), "an address with a 4-bit signed offset, multiplied by 16") Y(ADDRESS, sve_addr_ri_s4xvl, "SVE_ADDR_RI_S4xVL", 0 << OPD_F_OD_LSB, F(FLD_Rn), "an address with a 4-bit signed offset, multiplied by VL") Y(ADDRESS, sve_addr_ri_s4xvl, "SVE_ADDR_RI_S4x2xVL", 1 << OPD_F_OD_LSB, F(FLD_Rn), "an address with a 4-bit signed offset, multiplied by 2*VL") Y(ADDRESS, sve_addr_ri_s4xvl, "SVE_ADDR_RI_S4x3xVL", 2 << OPD_F_OD_LSB, F(FLD_Rn), "an address with a 4-bit signed offset, multiplied by 3*VL") Y(ADDRESS, sve_addr_ri_s4xvl, "SVE_ADDR_RI_S4x4xVL", 3 << OPD_F_OD_LSB, F(FLD_Rn), "an address with a 4-bit signed offset, multiplied by 4*VL") Y(ADDRESS, sve_addr_ri_s6xvl, "SVE_ADDR_RI_S6xVL", 0 << OPD_F_OD_LSB, F(FLD_Rn), "an address with a 6-bit signed offset, multiplied by VL") Y(ADDRESS, sve_addr_ri_s9xvl, "SVE_ADDR_RI_S9xVL", 0 << OPD_F_OD_LSB, F(FLD_Rn), "an address with a 9-bit signed offset, multiplied by VL") Y(ADDRESS, sve_addr_ri_u6, "SVE_ADDR_RI_U6", 0 << OPD_F_OD_LSB, F(FLD_Rn), "an address with a 6-bit unsigned offset") Y(ADDRESS, sve_addr_ri_u6, "SVE_ADDR_RI_U6x2", 1 << OPD_F_OD_LSB, F(FLD_Rn), "an address with a 6-bit unsigned offset, multiplied by 2") Y(ADDRESS, sve_addr_ri_u6, "SVE_ADDR_RI_U6x4", 2 << OPD_F_OD_LSB, F(FLD_Rn), "an address with a 6-bit unsigned offset, multiplied by 4") Y(ADDRESS, sve_addr_ri_u6, "SVE_ADDR_RI_U6x8", 3 << OPD_F_OD_LSB, F(FLD_Rn), "an address with a 6-bit unsigned offset, multiplied by 8") Y(ADDRESS, sve_addr_rr_lsl, "SVE_ADDR_R", 0 << OPD_F_OD_LSB, F(FLD_Rn,FLD_Rm), "an address with an optional scalar register offset") Y(ADDRESS, sve_addr_rr_lsl, "SVE_ADDR_RR", 0 << OPD_F_OD_LSB, F(FLD_Rn,FLD_Rm), "an address with a scalar register offset") Y(ADDRESS, sve_addr_rr_lsl, "SVE_ADDR_RR_LSL1", 1 << OPD_F_OD_LSB, F(FLD_Rn,FLD_Rm), "an address with a scalar register offset") Y(ADDRESS, sve_addr_rr_lsl, "SVE_ADDR_RR_LSL2", 2 << OPD_F_OD_LSB, F(FLD_Rn,FLD_Rm), "an address with a scalar register offset") Y(ADDRESS, sve_addr_rr_lsl, "SVE_ADDR_RR_LSL3", 3 << OPD_F_OD_LSB, F(FLD_Rn,FLD_Rm), "an address with a scalar register offset") Y(ADDRESS, sve_addr_rr_lsl, "SVE_ADDR_RX", (0 << OPD_F_OD_LSB) | OPD_F_NO_ZR, F(FLD_Rn,FLD_Rm), "an address with a scalar register offset") Y(ADDRESS, sve_addr_rr_lsl, "SVE_ADDR_RX_LSL1", (1 << OPD_F_OD_LSB) | OPD_F_NO_ZR, F(FLD_Rn,FLD_Rm), "an address with a scalar register offset") Y(ADDRESS, sve_addr_rr_lsl, "SVE_ADDR_RX_LSL2", (2 << OPD_F_OD_LSB) | OPD_F_NO_ZR, F(FLD_Rn,FLD_Rm), "an address with a scalar register offset") Y(ADDRESS, sve_addr_rr_lsl, "SVE_ADDR_RX_LSL3", (3 << OPD_F_OD_LSB) | OPD_F_NO_ZR, F(FLD_Rn,FLD_Rm), "an address with a scalar register offset") Y(ADDRESS, sve_addr_rr_lsl, "SVE_ADDR_RZ", 0 << OPD_F_OD_LSB, F(FLD_Rn,FLD_SVE_Zm_16), "an address with a vector register offset") Y(ADDRESS, sve_addr_rr_lsl, "SVE_ADDR_RZ_LSL1", 1 << OPD_F_OD_LSB, F(FLD_Rn,FLD_SVE_Zm_16), "an address with a vector register offset") Y(ADDRESS, sve_addr_rr_lsl, "SVE_ADDR_RZ_LSL2", 2 << OPD_F_OD_LSB, F(FLD_Rn,FLD_SVE_Zm_16), "an address with a vector register offset") Y(ADDRESS, sve_addr_rr_lsl, "SVE_ADDR_RZ_LSL3", 3 << OPD_F_OD_LSB, F(FLD_Rn,FLD_SVE_Zm_16), "an address with a vector register offset") Y(ADDRESS, sve_addr_rz_xtw, "SVE_ADDR_RZ_XTW_14", 0 << OPD_F_OD_LSB, F(FLD_Rn,FLD_SVE_Zm_16,FLD_SVE_xs_14), "an address with a vector register offset") Y(ADDRESS, sve_addr_rz_xtw, "SVE_ADDR_RZ_XTW_22", 0 << OPD_F_OD_LSB, F(FLD_Rn,FLD_SVE_Zm_16,FLD_SVE_xs_22), "an address with a vector register offset") Y(ADDRESS, sve_addr_rz_xtw, "SVE_ADDR_RZ_XTW1_14", 1 << OPD_F_OD_LSB, F(FLD_Rn,FLD_SVE_Zm_16,FLD_SVE_xs_14), "an address with a vector register offset") Y(ADDRESS, sve_addr_rz_xtw, "SVE_ADDR_RZ_XTW1_22", 1 << OPD_F_OD_LSB, F(FLD_Rn,FLD_SVE_Zm_16,FLD_SVE_xs_22), "an address with a vector register offset") Y(ADDRESS, sve_addr_rz_xtw, "SVE_ADDR_RZ_XTW2_14", 2 << OPD_F_OD_LSB, F(FLD_Rn,FLD_SVE_Zm_16,FLD_SVE_xs_14), "an address with a vector register offset") Y(ADDRESS, sve_addr_rz_xtw, "SVE_ADDR_RZ_XTW2_22", 2 << OPD_F_OD_LSB, F(FLD_Rn,FLD_SVE_Zm_16,FLD_SVE_xs_22), "an address with a vector register offset") Y(ADDRESS, sve_addr_rz_xtw, "SVE_ADDR_RZ_XTW3_14", 3 << OPD_F_OD_LSB, F(FLD_Rn,FLD_SVE_Zm_16,FLD_SVE_xs_14), "an address with a vector register offset") Y(ADDRESS, sve_addr_rz_xtw, "SVE_ADDR_RZ_XTW3_22", 3 << OPD_F_OD_LSB, F(FLD_Rn,FLD_SVE_Zm_16,FLD_SVE_xs_22), "an address with a vector register offset") Y(ADDRESS, sve_addr_zi_u5, "SVE_ADDR_ZI_U5", 0 << OPD_F_OD_LSB, F(FLD_SVE_Zn), "an address with a 5-bit unsigned offset") Y(ADDRESS, sve_addr_zi_u5, "SVE_ADDR_ZI_U5x2", 1 << OPD_F_OD_LSB, F(FLD_SVE_Zn), "an address with a 5-bit unsigned offset, multiplied by 2") Y(ADDRESS, sve_addr_zi_u5, "SVE_ADDR_ZI_U5x4", 2 << OPD_F_OD_LSB, F(FLD_SVE_Zn), "an address with a 5-bit unsigned offset, multiplied by 4") Y(ADDRESS, sve_addr_zi_u5, "SVE_ADDR_ZI_U5x8", 3 << OPD_F_OD_LSB, F(FLD_SVE_Zn), "an address with a 5-bit unsigned offset, multiplied by 8") Y(ADDRESS, sve_addr_zz_lsl, "SVE_ADDR_ZZ_LSL", 0, F(FLD_SVE_Zn,FLD_SVE_Zm_16), "an address with a vector register offset") Y(ADDRESS, sve_addr_zz_sxtw, "SVE_ADDR_ZZ_SXTW", 0, F(FLD_SVE_Zn,FLD_SVE_Zm_16), "an address with a vector register offset") Y(ADDRESS, sve_addr_zz_uxtw, "SVE_ADDR_ZZ_UXTW", 0, F(FLD_SVE_Zn,FLD_SVE_Zm_16), "an address with a vector register offset") Y(IMMEDIATE, sve_aimm, "SVE_AIMM", 0, F(FLD_SVE_imm9), "a 9-bit unsigned arithmetic operand") Y(IMMEDIATE, sve_asimm, "SVE_ASIMM", 0, F(FLD_SVE_imm9), "a 9-bit signed arithmetic operand") Y(IMMEDIATE, fpimm, "SVE_FPIMM8", 0, F(FLD_SVE_imm8), "an 8-bit floating-point immediate") Y(IMMEDIATE, sve_float_half_one, "SVE_I1_HALF_ONE", 0, F(FLD_SVE_i1), "either 0.5 or 1.0") Y(IMMEDIATE, sve_float_half_two, "SVE_I1_HALF_TWO", 0, F(FLD_SVE_i1), "either 0.5 or 2.0") Y(IMMEDIATE, sve_float_zero_one, "SVE_I1_ZERO_ONE", 0, F(FLD_SVE_i1), "either 0.0 or 1.0") Y(IMMEDIATE, imm_rotate1, "SVE_IMM_ROT1", 0, F(FLD_SVE_rot1), "a 1-bit rotation specifier for complex arithmetic operations") Y(IMMEDIATE, imm_rotate2, "SVE_IMM_ROT2", 0, F(FLD_SVE_rot2), "a 2-bit rotation specifier for complex arithmetic operations") Y(IMMEDIATE, inv_limm, "SVE_INV_LIMM", 0, F(FLD_SVE_N,FLD_SVE_immr,FLD_SVE_imms), "an inverted 13-bit logical immediate") Y(IMMEDIATE, limm, "SVE_LIMM", 0, F(FLD_SVE_N,FLD_SVE_immr,FLD_SVE_imms), "a 13-bit logical immediate") Y(IMMEDIATE, sve_limm_mov, "SVE_LIMM_MOV", 0, F(FLD_SVE_N,FLD_SVE_immr,FLD_SVE_imms), "a 13-bit logical move immediate") Y(IMMEDIATE, imm, "SVE_PATTERN", 0, F(FLD_SVE_pattern), "an enumeration value such as POW2") Y(IMMEDIATE, sve_scale, "SVE_PATTERN_SCALED", 0, F(FLD_SVE_pattern), "an enumeration value such as POW2") Y(IMMEDIATE, imm, "SVE_PRFOP", 0, F(FLD_SVE_prfop), "an enumeration value such as PLDL1KEEP") Y(PRED_REG, regno, "SVE_Pd", 0, F(FLD_SVE_Pd), "an SVE predicate register") Y(PRED_REG, regno, "SVE_Pg3", 0, F(FLD_SVE_Pg3), "an SVE predicate register") Y(PRED_REG, regno, "SVE_Pg4_5", 0, F(FLD_SVE_Pg4_5), "an SVE predicate register") Y(PRED_REG, regno, "SVE_Pg4_10", 0, F(FLD_SVE_Pg4_10), "an SVE predicate register") Y(PRED_REG, regno, "SVE_Pg4_16", 0, F(FLD_SVE_Pg4_16), "an SVE predicate register") Y(PRED_REG, regno, "SVE_Pm", 0, F(FLD_SVE_Pm), "an SVE predicate register") Y(PRED_REG, regno, "SVE_Pn", 0, F(FLD_SVE_Pn), "an SVE predicate register") Y(PRED_REG, regno, "SVE_Pt", 0, F(FLD_SVE_Pt), "an SVE predicate register") Y(INT_REG, regno, "SVE_Rm", 0, F(FLD_SVE_Rm), "an integer register or zero") Y(INT_REG, regno, "SVE_Rn_SP", OPD_F_MAYBE_SP, F(FLD_SVE_Rn), "an integer register or SP") Y(IMMEDIATE, sve_shlimm, "SVE_SHLIMM_PRED", 0, F(FLD_SVE_tszh,FLD_SVE_imm5), "a shift-left immediate operand") Y(IMMEDIATE, sve_shlimm, "SVE_SHLIMM_UNPRED", 0, F(FLD_SVE_tszh,FLD_imm5), "a shift-left immediate operand") Y(IMMEDIATE, sve_shrimm, "SVE_SHRIMM_PRED", 0, F(FLD_SVE_tszh,FLD_SVE_imm5), "a shift-right immediate operand") Y(IMMEDIATE, sve_shrimm, "SVE_SHRIMM_UNPRED", 0, F(FLD_SVE_tszh,FLD_imm5), "a shift-right immediate operand") Y(IMMEDIATE, imm, "SVE_SIMM5", OPD_F_SEXT, F(FLD_SVE_imm5), "a 5-bit signed immediate") Y(IMMEDIATE, imm, "SVE_SIMM5B", OPD_F_SEXT, F(FLD_SVE_imm5b), "a 5-bit signed immediate") Y(IMMEDIATE, imm, "SVE_SIMM6", OPD_F_SEXT, F(FLD_SVE_imms), "a 6-bit signed immediate") Y(IMMEDIATE, imm, "SVE_SIMM8", OPD_F_SEXT, F(FLD_SVE_imm8), "an 8-bit signed immediate") Y(IMMEDIATE, imm, "SVE_UIMM3", 0, F(FLD_SVE_imm3), "a 3-bit unsigned immediate") Y(IMMEDIATE, imm, "SVE_UIMM7", 0, F(FLD_SVE_imm7), "a 7-bit unsigned immediate") Y(IMMEDIATE, imm, "SVE_UIMM8", 0, F(FLD_SVE_imm8), "an 8-bit unsigned immediate") Y(IMMEDIATE, imm, "SVE_UIMM8_53", 0, F(FLD_imm5,FLD_imm3), "an 8-bit unsigned immediate") Y(SIMD_REG, regno, "SVE_VZn", 0, F(FLD_SVE_Zn), "a SIMD register") Y(SIMD_REG, regno, "SVE_Vd", 0, F(FLD_SVE_Vd), "a SIMD register") Y(SIMD_REG, regno, "SVE_Vm", 0, F(FLD_SVE_Vm), "a SIMD register") Y(SIMD_REG, regno, "SVE_Vn", 0, F(FLD_SVE_Vn), "a SIMD register") Y(SVE_REG, regno, "SVE_Za_5", 0, F(FLD_SVE_Za_5), "an SVE vector register") Y(SVE_REG, regno, "SVE_Za_16", 0, F(FLD_SVE_Za_16), "an SVE vector register") Y(SVE_REG, regno, "SVE_Zd", 0, F(FLD_SVE_Zd), "an SVE vector register") Y(SVE_REG, regno, "SVE_Zm_5", 0, F(FLD_SVE_Zm_5), "an SVE vector register") Y(SVE_REG, regno, "SVE_Zm_16", 0, F(FLD_SVE_Zm_16), "an SVE vector register") Y(SVE_REG, sve_quad_index, "SVE_Zm3_INDEX", 3 << OPD_F_OD_LSB, F(FLD_SVE_Zm_16), "an indexed SVE vector register") Y(SVE_REG, sve_quad_index, "SVE_Zm3_22_INDEX", 3 << OPD_F_OD_LSB, F(FLD_SVE_i3h, FLD_SVE_Zm_16), "an indexed SVE vector register") Y(SVE_REG, sve_quad_index, "SVE_Zm4_INDEX", 4 << OPD_F_OD_LSB, F(FLD_SVE_Zm_16), "an indexed SVE vector register") Y(SVE_REG, regno, "SVE_Zn", 0, F(FLD_SVE_Zn), "an SVE vector register") Y(SVE_REG, sve_index, "SVE_Zn_INDEX", 0, F(FLD_SVE_Zn), "an indexed SVE vector register") Y(SVE_REG, sve_reglist, "SVE_ZnxN", 0, F(FLD_SVE_Zn), "a list of SVE vector registers") Y(SVE_REG, regno, "SVE_Zt", 0, F(FLD_SVE_Zt), "an SVE vector register") Y(SVE_REG, sve_reglist, "SVE_ZtxN", 0, F(FLD_SVE_Zt), "a list of SVE vector registers") Y(SIMD_ELEMENT, reglane, "SM3_IMM2", 0, F(FLD_SM3_imm2), "an indexed SM3 vector immediate")
# 4544 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.c" 2
