/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_30z;
  wire [14:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_47z;
  wire [7:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [15:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [27:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_0z[2] & celloutsig_1_3z);
  assign celloutsig_1_12z = ~(celloutsig_1_0z[3] & celloutsig_1_4z[27]);
  assign celloutsig_0_7z = ~celloutsig_0_4z[7];
  assign celloutsig_0_56z = ~((celloutsig_0_47z[0] | celloutsig_0_30z[0]) & (celloutsig_0_1z[2] | celloutsig_0_23z));
  assign celloutsig_1_1z = ~((in_data[141] | celloutsig_1_0z[3]) & (celloutsig_1_0z[3] | celloutsig_1_0z[3]));
  assign celloutsig_1_18z = ~((celloutsig_1_15z[0] | celloutsig_1_13z[0]) & (celloutsig_1_7z[6] | celloutsig_1_6z));
  reg [5:0] _09_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 6'h00;
    else _09_ <= in_data[26:21];
  assign { _02_[5], _00_, _02_[3:1], _01_ } = _09_;
  assign celloutsig_1_10z = { in_data[118:116], celloutsig_1_6z, celloutsig_1_1z } / { 1'h1, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_0z[2:0] === { celloutsig_1_0z[3:2], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[47] & ~(in_data[72]);
  assign celloutsig_1_8z = celloutsig_1_1z & ~(in_data[130]);
  assign celloutsig_1_19z = celloutsig_1_14z[2] & ~(celloutsig_1_1z);
  assign celloutsig_0_3z = { _02_[5], _00_, _02_[3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[30:27], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_6z[6:3], celloutsig_0_7z } % { 1'h1, celloutsig_0_6z[3:1], in_data[0] };
  assign celloutsig_0_55z = celloutsig_0_3z[10:1] % { 1'h1, celloutsig_0_3z[11:3] };
  assign celloutsig_1_4z = in_data[173:146] % { 1'h1, in_data[177:160], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_0z[3:1], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z } % { 1'h1, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_3z[9:2] * { _00_, _02_[5], _00_, _02_[3:1], _01_, celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_1z, celloutsig_0_7z } * celloutsig_0_6z[9:5];
  assign celloutsig_0_1z = in_data[84] ? in_data[15:12] : in_data[3:0];
  assign celloutsig_0_47z = - celloutsig_0_15z[3:0];
  assign celloutsig_0_6z = - in_data[49:34];
  assign celloutsig_1_2z = celloutsig_1_0z - { celloutsig_1_0z[3:1], celloutsig_1_1z };
  assign celloutsig_1_13z = { in_data[118:117], celloutsig_1_1z } - { celloutsig_1_4z[12:11], celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[157:154] ~^ in_data[185:182];
  assign celloutsig_1_14z = { celloutsig_1_4z[15], celloutsig_1_10z } ^ { celloutsig_1_13z[1:0], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_1_15z = { celloutsig_1_13z[2:1], celloutsig_1_12z } ^ in_data[174:172];
  assign celloutsig_1_3z = ~((celloutsig_1_2z[1] & in_data[133]) | in_data[114]);
  assign celloutsig_0_23z = ~((in_data[25] & _02_[2]) | celloutsig_0_7z);
  assign { _02_[4], _02_[0] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
