Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Sep 25 10:12:20 2018
| Host         : DESKTOP-MBD2KSK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    82 |
| Unused register locations in slices containing registers |   152 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             260 |           74 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             162 |           59 |
| Yes          | No                    | No                     |            1278 |          298 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             284 |           88 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                Enable Signal                                                                               |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                       |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_6                                                                                           | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_6                                                                                           | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                   | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                4 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_6                                                                                            | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_6                                                                                            | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                             |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                               | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/eq_eqio_s_axi_U/E[0]                                                                                                                                      |                                                                                                                                                       |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                    | system_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/eq_eqio_s_axi_U/waddr                                                                                                                                     |                                                                                                                                                       |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_6                                                                                                       | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_6                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_6                                                                                                        | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_6                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_6                                                                                                       | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_6                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_6                                                                                                       | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_6                                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_6                                                                                                       | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_6                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_6                                                                                                        | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_6                                                                                   |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_6                                                                                                       | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_6                                                                                   |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_6                                                                                                       | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_6                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_6                                                                                                       | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_6                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_6                                                                                                        | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_6                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_6                                                                                                       | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_6                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_6                                                                                                       | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_6                                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_6                                                                                   |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                       |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_6 |                                                                                                                                                       |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                       |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                    |                                                                                                                                                       |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                       |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                       |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                       |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                             |                6 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |                5 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/eq_eqio_s_axi_U/sample_assign_reg_317_reg[0]_0[0]                                                                                                         |                                                                                                                                                       |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/ap_done                                                                                                                                                   | system_i/eq_0/U0/eq_eqio_s_axi_U/reset                                                                                                                |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/eq_eqio_s_axi_U/p_0_in15_out                                                                                                                              |                                                                                                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/eq_eqio_s_axi_U/p_0_in13_out                                                                                                                              |                                                                                                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/ap_NS_fsm1                                                                                                                                                | system_i/eq_0/U0/tmp_12_reg_328_0                                                                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/y1_fix_U/eq_y1_fix_ram_U/ce02_out                                                                                                                         |                                                                                                                                                       |                4 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/we01_in                                                                                                                                                   |                                                                                                                                                       |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/y2_fix_U/eq_y1_fix_ram_U/ce0                                                                                                                              |                                                                                                                                                       |                4 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                                       |                8 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                                       |                8 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                8 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/eq_0/U0/eq_eqio_s_axi_U/reset                                                                                                                |               11 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/we01_in                                                                                                                                                   | system_i/eq_0/U0/eq_eqio_s_axi_U/SR[0]                                                                                                                |                8 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/eq_eqio_s_axi_U/ar_hs                                                                                                                                     | system_i/eq_0/U0/eq_eqio_s_axi_U/rdata_data[31]_i_1_n_6                                                                                               |               12 |             29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[31]_i_1_n_6                                                                                                      | system_i/matrix_ip/U0/matrix_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_6                                                                                   |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/x2_fix_U/eq_x1_fix_ram_U/E[0]                                                                                                                             |                                                                                                                                                       |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/eq_eqio_s_axi_U/p_0_in19_out                                                                                                                              |                                                                                                                                                       |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/eq_eqio_s_axi_U/p_0_in21_out                                                                                                                              |                                                                                                                                                       |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/eq_eqio_s_axi_U/p_0_in25_out                                                                                                                              |                                                                                                                                                       |               13 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/eq_eqio_s_axi_U/p_0_in17_out                                                                                                                              |                                                                                                                                                       |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                                       |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/reg_341[31]_i_1_n_6                                                                                                                                       |                                                                                                                                                       |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/eq_eqio_s_axi_U/p_0_in23_out                                                                                                                              |                                                                                                                                                       |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                       |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                       |               13 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                       |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                       |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                       |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                       |               10 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                       |               13 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                       |               11 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               16 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/ap_CS_fsm_state6                                                                                                                                          |                                                                                                                                                       |               10 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/ap_CS_fsm_state7                                                                                                                                          |                                                                                                                                                       |               27 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/we00_in                                                                                                                                                   |                                                                                                                                                       |               28 |            115 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/eq_eqio_s_axi_U/ap_NS_fsm2                                                                                                                                |                                                                                                                                                       |               24 |            128 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_0/U0/we0                                                                                                                                                       |                                                                                                                                                       |               26 |            134 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            |                                                                                                                                                       |               75 |            261 |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                    14 |
| 5      |                     1 |
| 6      |                     2 |
| 7      |                     1 |
| 8      |                    13 |
| 9      |                     1 |
| 12     |                     4 |
| 13     |                     2 |
| 14     |                     2 |
| 15     |                     2 |
| 16+    |                    39 |
+--------+-----------------------+


