
main_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067e0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000025c  08006970  08006970  00016970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bcc  08006bcc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006bcc  08006bcc  00016bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006bd4  08006bd4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bd4  08006bd4  00016bd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006bd8  08006bd8  00016bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006bdc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011bc  20000070  08006c4c  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000122c  08006c4c  0002122c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001603a  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002a23  00000000  00000000  000360da  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001180  00000000  00000000  00038b00  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001028  00000000  00000000  00039c80  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024429  00000000  00000000  0003aca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ef94  00000000  00000000  0005f0d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000da47f  00000000  00000000  0006e065  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001484e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d20  00000000  00000000  00148560  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006958 	.word	0x08006958

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08006958 	.word	0x08006958

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_d2uiz>:
 8000618:	004a      	lsls	r2, r1, #1
 800061a:	d211      	bcs.n	8000640 <__aeabi_d2uiz+0x28>
 800061c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000620:	d211      	bcs.n	8000646 <__aeabi_d2uiz+0x2e>
 8000622:	d50d      	bpl.n	8000640 <__aeabi_d2uiz+0x28>
 8000624:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000628:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800062c:	d40e      	bmi.n	800064c <__aeabi_d2uiz+0x34>
 800062e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000632:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000636:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800063a:	fa23 f002 	lsr.w	r0, r3, r2
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800064a:	d102      	bne.n	8000652 <__aeabi_d2uiz+0x3a>
 800064c:	f04f 30ff 	mov.w	r0, #4294967295
 8000650:	4770      	bx	lr
 8000652:	f04f 0000 	mov.w	r0, #0
 8000656:	4770      	bx	lr

08000658 <__aeabi_uldivmod>:
 8000658:	b953      	cbnz	r3, 8000670 <__aeabi_uldivmod+0x18>
 800065a:	b94a      	cbnz	r2, 8000670 <__aeabi_uldivmod+0x18>
 800065c:	2900      	cmp	r1, #0
 800065e:	bf08      	it	eq
 8000660:	2800      	cmpeq	r0, #0
 8000662:	bf1c      	itt	ne
 8000664:	f04f 31ff 	movne.w	r1, #4294967295
 8000668:	f04f 30ff 	movne.w	r0, #4294967295
 800066c:	f000 b972 	b.w	8000954 <__aeabi_idiv0>
 8000670:	f1ad 0c08 	sub.w	ip, sp, #8
 8000674:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000678:	f000 f806 	bl	8000688 <__udivmoddi4>
 800067c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000680:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000684:	b004      	add	sp, #16
 8000686:	4770      	bx	lr

08000688 <__udivmoddi4>:
 8000688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800068c:	9e08      	ldr	r6, [sp, #32]
 800068e:	4604      	mov	r4, r0
 8000690:	4688      	mov	r8, r1
 8000692:	2b00      	cmp	r3, #0
 8000694:	d14b      	bne.n	800072e <__udivmoddi4+0xa6>
 8000696:	428a      	cmp	r2, r1
 8000698:	4615      	mov	r5, r2
 800069a:	d967      	bls.n	800076c <__udivmoddi4+0xe4>
 800069c:	fab2 f282 	clz	r2, r2
 80006a0:	b14a      	cbz	r2, 80006b6 <__udivmoddi4+0x2e>
 80006a2:	f1c2 0720 	rsb	r7, r2, #32
 80006a6:	fa01 f302 	lsl.w	r3, r1, r2
 80006aa:	fa20 f707 	lsr.w	r7, r0, r7
 80006ae:	4095      	lsls	r5, r2
 80006b0:	ea47 0803 	orr.w	r8, r7, r3
 80006b4:	4094      	lsls	r4, r2
 80006b6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80006ba:	0c23      	lsrs	r3, r4, #16
 80006bc:	fbb8 f7fe 	udiv	r7, r8, lr
 80006c0:	fa1f fc85 	uxth.w	ip, r5
 80006c4:	fb0e 8817 	mls	r8, lr, r7, r8
 80006c8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006cc:	fb07 f10c 	mul.w	r1, r7, ip
 80006d0:	4299      	cmp	r1, r3
 80006d2:	d909      	bls.n	80006e8 <__udivmoddi4+0x60>
 80006d4:	18eb      	adds	r3, r5, r3
 80006d6:	f107 30ff 	add.w	r0, r7, #4294967295
 80006da:	f080 811b 	bcs.w	8000914 <__udivmoddi4+0x28c>
 80006de:	4299      	cmp	r1, r3
 80006e0:	f240 8118 	bls.w	8000914 <__udivmoddi4+0x28c>
 80006e4:	3f02      	subs	r7, #2
 80006e6:	442b      	add	r3, r5
 80006e8:	1a5b      	subs	r3, r3, r1
 80006ea:	b2a4      	uxth	r4, r4
 80006ec:	fbb3 f0fe 	udiv	r0, r3, lr
 80006f0:	fb0e 3310 	mls	r3, lr, r0, r3
 80006f4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006f8:	fb00 fc0c 	mul.w	ip, r0, ip
 80006fc:	45a4      	cmp	ip, r4
 80006fe:	d909      	bls.n	8000714 <__udivmoddi4+0x8c>
 8000700:	192c      	adds	r4, r5, r4
 8000702:	f100 33ff 	add.w	r3, r0, #4294967295
 8000706:	f080 8107 	bcs.w	8000918 <__udivmoddi4+0x290>
 800070a:	45a4      	cmp	ip, r4
 800070c:	f240 8104 	bls.w	8000918 <__udivmoddi4+0x290>
 8000710:	3802      	subs	r0, #2
 8000712:	442c      	add	r4, r5
 8000714:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000718:	eba4 040c 	sub.w	r4, r4, ip
 800071c:	2700      	movs	r7, #0
 800071e:	b11e      	cbz	r6, 8000728 <__udivmoddi4+0xa0>
 8000720:	40d4      	lsrs	r4, r2
 8000722:	2300      	movs	r3, #0
 8000724:	e9c6 4300 	strd	r4, r3, [r6]
 8000728:	4639      	mov	r1, r7
 800072a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800072e:	428b      	cmp	r3, r1
 8000730:	d909      	bls.n	8000746 <__udivmoddi4+0xbe>
 8000732:	2e00      	cmp	r6, #0
 8000734:	f000 80eb 	beq.w	800090e <__udivmoddi4+0x286>
 8000738:	2700      	movs	r7, #0
 800073a:	e9c6 0100 	strd	r0, r1, [r6]
 800073e:	4638      	mov	r0, r7
 8000740:	4639      	mov	r1, r7
 8000742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000746:	fab3 f783 	clz	r7, r3
 800074a:	2f00      	cmp	r7, #0
 800074c:	d147      	bne.n	80007de <__udivmoddi4+0x156>
 800074e:	428b      	cmp	r3, r1
 8000750:	d302      	bcc.n	8000758 <__udivmoddi4+0xd0>
 8000752:	4282      	cmp	r2, r0
 8000754:	f200 80fa 	bhi.w	800094c <__udivmoddi4+0x2c4>
 8000758:	1a84      	subs	r4, r0, r2
 800075a:	eb61 0303 	sbc.w	r3, r1, r3
 800075e:	2001      	movs	r0, #1
 8000760:	4698      	mov	r8, r3
 8000762:	2e00      	cmp	r6, #0
 8000764:	d0e0      	beq.n	8000728 <__udivmoddi4+0xa0>
 8000766:	e9c6 4800 	strd	r4, r8, [r6]
 800076a:	e7dd      	b.n	8000728 <__udivmoddi4+0xa0>
 800076c:	b902      	cbnz	r2, 8000770 <__udivmoddi4+0xe8>
 800076e:	deff      	udf	#255	; 0xff
 8000770:	fab2 f282 	clz	r2, r2
 8000774:	2a00      	cmp	r2, #0
 8000776:	f040 808f 	bne.w	8000898 <__udivmoddi4+0x210>
 800077a:	1b49      	subs	r1, r1, r5
 800077c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000780:	fa1f f885 	uxth.w	r8, r5
 8000784:	2701      	movs	r7, #1
 8000786:	fbb1 fcfe 	udiv	ip, r1, lr
 800078a:	0c23      	lsrs	r3, r4, #16
 800078c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000790:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000794:	fb08 f10c 	mul.w	r1, r8, ip
 8000798:	4299      	cmp	r1, r3
 800079a:	d907      	bls.n	80007ac <__udivmoddi4+0x124>
 800079c:	18eb      	adds	r3, r5, r3
 800079e:	f10c 30ff 	add.w	r0, ip, #4294967295
 80007a2:	d202      	bcs.n	80007aa <__udivmoddi4+0x122>
 80007a4:	4299      	cmp	r1, r3
 80007a6:	f200 80cd 	bhi.w	8000944 <__udivmoddi4+0x2bc>
 80007aa:	4684      	mov	ip, r0
 80007ac:	1a59      	subs	r1, r3, r1
 80007ae:	b2a3      	uxth	r3, r4
 80007b0:	fbb1 f0fe 	udiv	r0, r1, lr
 80007b4:	fb0e 1410 	mls	r4, lr, r0, r1
 80007b8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80007bc:	fb08 f800 	mul.w	r8, r8, r0
 80007c0:	45a0      	cmp	r8, r4
 80007c2:	d907      	bls.n	80007d4 <__udivmoddi4+0x14c>
 80007c4:	192c      	adds	r4, r5, r4
 80007c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80007ca:	d202      	bcs.n	80007d2 <__udivmoddi4+0x14a>
 80007cc:	45a0      	cmp	r8, r4
 80007ce:	f200 80b6 	bhi.w	800093e <__udivmoddi4+0x2b6>
 80007d2:	4618      	mov	r0, r3
 80007d4:	eba4 0408 	sub.w	r4, r4, r8
 80007d8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80007dc:	e79f      	b.n	800071e <__udivmoddi4+0x96>
 80007de:	f1c7 0c20 	rsb	ip, r7, #32
 80007e2:	40bb      	lsls	r3, r7
 80007e4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80007e8:	ea4e 0e03 	orr.w	lr, lr, r3
 80007ec:	fa01 f407 	lsl.w	r4, r1, r7
 80007f0:	fa20 f50c 	lsr.w	r5, r0, ip
 80007f4:	fa21 f30c 	lsr.w	r3, r1, ip
 80007f8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80007fc:	4325      	orrs	r5, r4
 80007fe:	fbb3 f9f8 	udiv	r9, r3, r8
 8000802:	0c2c      	lsrs	r4, r5, #16
 8000804:	fb08 3319 	mls	r3, r8, r9, r3
 8000808:	fa1f fa8e 	uxth.w	sl, lr
 800080c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000810:	fb09 f40a 	mul.w	r4, r9, sl
 8000814:	429c      	cmp	r4, r3
 8000816:	fa02 f207 	lsl.w	r2, r2, r7
 800081a:	fa00 f107 	lsl.w	r1, r0, r7
 800081e:	d90b      	bls.n	8000838 <__udivmoddi4+0x1b0>
 8000820:	eb1e 0303 	adds.w	r3, lr, r3
 8000824:	f109 30ff 	add.w	r0, r9, #4294967295
 8000828:	f080 8087 	bcs.w	800093a <__udivmoddi4+0x2b2>
 800082c:	429c      	cmp	r4, r3
 800082e:	f240 8084 	bls.w	800093a <__udivmoddi4+0x2b2>
 8000832:	f1a9 0902 	sub.w	r9, r9, #2
 8000836:	4473      	add	r3, lr
 8000838:	1b1b      	subs	r3, r3, r4
 800083a:	b2ad      	uxth	r5, r5
 800083c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000840:	fb08 3310 	mls	r3, r8, r0, r3
 8000844:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000848:	fb00 fa0a 	mul.w	sl, r0, sl
 800084c:	45a2      	cmp	sl, r4
 800084e:	d908      	bls.n	8000862 <__udivmoddi4+0x1da>
 8000850:	eb1e 0404 	adds.w	r4, lr, r4
 8000854:	f100 33ff 	add.w	r3, r0, #4294967295
 8000858:	d26b      	bcs.n	8000932 <__udivmoddi4+0x2aa>
 800085a:	45a2      	cmp	sl, r4
 800085c:	d969      	bls.n	8000932 <__udivmoddi4+0x2aa>
 800085e:	3802      	subs	r0, #2
 8000860:	4474      	add	r4, lr
 8000862:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000866:	fba0 8902 	umull	r8, r9, r0, r2
 800086a:	eba4 040a 	sub.w	r4, r4, sl
 800086e:	454c      	cmp	r4, r9
 8000870:	46c2      	mov	sl, r8
 8000872:	464b      	mov	r3, r9
 8000874:	d354      	bcc.n	8000920 <__udivmoddi4+0x298>
 8000876:	d051      	beq.n	800091c <__udivmoddi4+0x294>
 8000878:	2e00      	cmp	r6, #0
 800087a:	d069      	beq.n	8000950 <__udivmoddi4+0x2c8>
 800087c:	ebb1 050a 	subs.w	r5, r1, sl
 8000880:	eb64 0403 	sbc.w	r4, r4, r3
 8000884:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000888:	40fd      	lsrs	r5, r7
 800088a:	40fc      	lsrs	r4, r7
 800088c:	ea4c 0505 	orr.w	r5, ip, r5
 8000890:	e9c6 5400 	strd	r5, r4, [r6]
 8000894:	2700      	movs	r7, #0
 8000896:	e747      	b.n	8000728 <__udivmoddi4+0xa0>
 8000898:	f1c2 0320 	rsb	r3, r2, #32
 800089c:	fa20 f703 	lsr.w	r7, r0, r3
 80008a0:	4095      	lsls	r5, r2
 80008a2:	fa01 f002 	lsl.w	r0, r1, r2
 80008a6:	fa21 f303 	lsr.w	r3, r1, r3
 80008aa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80008ae:	4338      	orrs	r0, r7
 80008b0:	0c01      	lsrs	r1, r0, #16
 80008b2:	fbb3 f7fe 	udiv	r7, r3, lr
 80008b6:	fa1f f885 	uxth.w	r8, r5
 80008ba:	fb0e 3317 	mls	r3, lr, r7, r3
 80008be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008c2:	fb07 f308 	mul.w	r3, r7, r8
 80008c6:	428b      	cmp	r3, r1
 80008c8:	fa04 f402 	lsl.w	r4, r4, r2
 80008cc:	d907      	bls.n	80008de <__udivmoddi4+0x256>
 80008ce:	1869      	adds	r1, r5, r1
 80008d0:	f107 3cff 	add.w	ip, r7, #4294967295
 80008d4:	d22f      	bcs.n	8000936 <__udivmoddi4+0x2ae>
 80008d6:	428b      	cmp	r3, r1
 80008d8:	d92d      	bls.n	8000936 <__udivmoddi4+0x2ae>
 80008da:	3f02      	subs	r7, #2
 80008dc:	4429      	add	r1, r5
 80008de:	1acb      	subs	r3, r1, r3
 80008e0:	b281      	uxth	r1, r0
 80008e2:	fbb3 f0fe 	udiv	r0, r3, lr
 80008e6:	fb0e 3310 	mls	r3, lr, r0, r3
 80008ea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008ee:	fb00 f308 	mul.w	r3, r0, r8
 80008f2:	428b      	cmp	r3, r1
 80008f4:	d907      	bls.n	8000906 <__udivmoddi4+0x27e>
 80008f6:	1869      	adds	r1, r5, r1
 80008f8:	f100 3cff 	add.w	ip, r0, #4294967295
 80008fc:	d217      	bcs.n	800092e <__udivmoddi4+0x2a6>
 80008fe:	428b      	cmp	r3, r1
 8000900:	d915      	bls.n	800092e <__udivmoddi4+0x2a6>
 8000902:	3802      	subs	r0, #2
 8000904:	4429      	add	r1, r5
 8000906:	1ac9      	subs	r1, r1, r3
 8000908:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800090c:	e73b      	b.n	8000786 <__udivmoddi4+0xfe>
 800090e:	4637      	mov	r7, r6
 8000910:	4630      	mov	r0, r6
 8000912:	e709      	b.n	8000728 <__udivmoddi4+0xa0>
 8000914:	4607      	mov	r7, r0
 8000916:	e6e7      	b.n	80006e8 <__udivmoddi4+0x60>
 8000918:	4618      	mov	r0, r3
 800091a:	e6fb      	b.n	8000714 <__udivmoddi4+0x8c>
 800091c:	4541      	cmp	r1, r8
 800091e:	d2ab      	bcs.n	8000878 <__udivmoddi4+0x1f0>
 8000920:	ebb8 0a02 	subs.w	sl, r8, r2
 8000924:	eb69 020e 	sbc.w	r2, r9, lr
 8000928:	3801      	subs	r0, #1
 800092a:	4613      	mov	r3, r2
 800092c:	e7a4      	b.n	8000878 <__udivmoddi4+0x1f0>
 800092e:	4660      	mov	r0, ip
 8000930:	e7e9      	b.n	8000906 <__udivmoddi4+0x27e>
 8000932:	4618      	mov	r0, r3
 8000934:	e795      	b.n	8000862 <__udivmoddi4+0x1da>
 8000936:	4667      	mov	r7, ip
 8000938:	e7d1      	b.n	80008de <__udivmoddi4+0x256>
 800093a:	4681      	mov	r9, r0
 800093c:	e77c      	b.n	8000838 <__udivmoddi4+0x1b0>
 800093e:	3802      	subs	r0, #2
 8000940:	442c      	add	r4, r5
 8000942:	e747      	b.n	80007d4 <__udivmoddi4+0x14c>
 8000944:	f1ac 0c02 	sub.w	ip, ip, #2
 8000948:	442b      	add	r3, r5
 800094a:	e72f      	b.n	80007ac <__udivmoddi4+0x124>
 800094c:	4638      	mov	r0, r7
 800094e:	e708      	b.n	8000762 <__udivmoddi4+0xda>
 8000950:	4637      	mov	r7, r6
 8000952:	e6e9      	b.n	8000728 <__udivmoddi4+0xa0>

08000954 <__aeabi_idiv0>:
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop

08000958 <read_from_eeprom_single_byte>:
		HAL_Delay(500);
	}
}

ERRORS read_from_eeprom_single_byte(uint16_t addr, uint8_t* read_buffer)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b086      	sub	sp, #24
 800095c:	af04      	add	r7, sp, #16
 800095e:	4603      	mov	r3, r0
 8000960:	6039      	str	r1, [r7, #0]
 8000962:	80fb      	strh	r3, [r7, #6]
	if(HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, addr, 1, read_buffer, sizeof(*read_buffer), HAL_MAX_DELAY)!= HAL_OK)
 8000964:	88fa      	ldrh	r2, [r7, #6]
 8000966:	f04f 33ff 	mov.w	r3, #4294967295
 800096a:	9302      	str	r3, [sp, #8]
 800096c:	2301      	movs	r3, #1
 800096e:	9301      	str	r3, [sp, #4]
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	9300      	str	r3, [sp, #0]
 8000974:	2301      	movs	r3, #1
 8000976:	21a0      	movs	r1, #160	; 0xa0
 8000978:	4806      	ldr	r0, [pc, #24]	; (8000994 <read_from_eeprom_single_byte+0x3c>)
 800097a:	f002 fef7 	bl	800376c <HAL_I2C_Mem_Read>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <read_from_eeprom_single_byte+0x30>
	{
		/*char msg[] = "EEPROM_READ_ERROR";
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, sizeof(msg), 10);*/
		return EEPROM_READ_ERROR;
 8000984:	2306      	movs	r3, #6
 8000986:	e000      	b.n	800098a <read_from_eeprom_single_byte+0x32>
	}
	return OK;
 8000988:	2301      	movs	r3, #1
}
 800098a:	4618      	mov	r0, r3
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	200000b4 	.word	0x200000b4

08000998 <read_from_eeprom_byte_by_byte>:

ERRORS read_from_eeprom_byte_by_byte(uint16_t addr, uint8_t num_of_bytes, uint8_t* read_buffer)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b088      	sub	sp, #32
 800099c:	af04      	add	r7, sp, #16
 800099e:	4603      	mov	r3, r0
 80009a0:	603a      	str	r2, [r7, #0]
 80009a2:	80fb      	strh	r3, [r7, #6]
 80009a4:	460b      	mov	r3, r1
 80009a6:	717b      	strb	r3, [r7, #5]
	for(uint8_t i=0;i<num_of_bytes;++i)
 80009a8:	2300      	movs	r3, #0
 80009aa:	73fb      	strb	r3, [r7, #15]
 80009ac:	e01f      	b.n	80009ee <read_from_eeprom_byte_by_byte+0x56>
	{
		if(HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, addr+i, 1, (uint8_t*)(read_buffer+i), sizeof(read_buffer[i]), HAL_MAX_DELAY)!= HAL_OK)
 80009ae:	7bfb      	ldrb	r3, [r7, #15]
 80009b0:	b29a      	uxth	r2, r3
 80009b2:	88fb      	ldrh	r3, [r7, #6]
 80009b4:	4413      	add	r3, r2
 80009b6:	b299      	uxth	r1, r3
 80009b8:	7bfb      	ldrb	r3, [r7, #15]
 80009ba:	683a      	ldr	r2, [r7, #0]
 80009bc:	4413      	add	r3, r2
 80009be:	f04f 32ff 	mov.w	r2, #4294967295
 80009c2:	9202      	str	r2, [sp, #8]
 80009c4:	2201      	movs	r2, #1
 80009c6:	9201      	str	r2, [sp, #4]
 80009c8:	9300      	str	r3, [sp, #0]
 80009ca:	2301      	movs	r3, #1
 80009cc:	460a      	mov	r2, r1
 80009ce:	21a0      	movs	r1, #160	; 0xa0
 80009d0:	480b      	ldr	r0, [pc, #44]	; (8000a00 <read_from_eeprom_byte_by_byte+0x68>)
 80009d2:	f002 fecb 	bl	800376c <HAL_I2C_Mem_Read>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <read_from_eeprom_byte_by_byte+0x48>
		{
			/*char msg[] = "EEPROM_READ_ERROR";
			HAL_UART_Transmit(&huart2, (uint8_t*)msg, sizeof(msg), 10);*/
			return EEPROM_READ_ERROR;
 80009dc:	2306      	movs	r3, #6
 80009de:	e00b      	b.n	80009f8 <read_from_eeprom_byte_by_byte+0x60>
		}
		HAL_Delay(500);
 80009e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80009e4:	f001 f902 	bl	8001bec <HAL_Delay>
	for(uint8_t i=0;i<num_of_bytes;++i)
 80009e8:	7bfb      	ldrb	r3, [r7, #15]
 80009ea:	3301      	adds	r3, #1
 80009ec:	73fb      	strb	r3, [r7, #15]
 80009ee:	7bfa      	ldrb	r2, [r7, #15]
 80009f0:	797b      	ldrb	r3, [r7, #5]
 80009f2:	429a      	cmp	r2, r3
 80009f4:	d3db      	bcc.n	80009ae <read_from_eeprom_byte_by_byte+0x16>
	}
	return OK;
 80009f6:	2301      	movs	r3, #1
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3710      	adds	r7, #16
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	200000b4 	.word	0x200000b4

08000a04 <check_eeprom_data>:
		}
	HAL_Delay(5000);
}

ERRORS check_eeprom_data()
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
	char data_start_check = 0, data_end_check = 0;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	71fb      	strb	r3, [r7, #7]
 8000a0e:	2300      	movs	r3, #0
 8000a10:	71bb      	strb	r3, [r7, #6]
	if((read_from_eeprom_single_byte(EEPROM_DATA_START_ADDR, (uint8_t*)&data_start_check) != OK)
 8000a12:	1dfb      	adds	r3, r7, #7
 8000a14:	4619      	mov	r1, r3
 8000a16:	2000      	movs	r0, #0
 8000a18:	f7ff ff9e 	bl	8000958 <read_from_eeprom_single_byte>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b01      	cmp	r3, #1
 8000a20:	d107      	bne.n	8000a32 <check_eeprom_data+0x2e>
			|| 	(read_from_eeprom_single_byte(EEPROM_DATA_END_ADDR, (uint8_t*)&data_end_check) != OK))
 8000a22:	1dbb      	adds	r3, r7, #6
 8000a24:	4619      	mov	r1, r3
 8000a26:	2019      	movs	r0, #25
 8000a28:	f7ff ff96 	bl	8000958 <read_from_eeprom_single_byte>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b01      	cmp	r3, #1
 8000a30:	d001      	beq.n	8000a36 <check_eeprom_data+0x32>
	{
		return EEPROM_READ_ERROR;
 8000a32:	2306      	movs	r3, #6
 8000a34:	e008      	b.n	8000a48 <check_eeprom_data+0x44>
	}
	if(data_start_check != '<' || data_end_check != '>')
 8000a36:	79fb      	ldrb	r3, [r7, #7]
 8000a38:	2b3c      	cmp	r3, #60	; 0x3c
 8000a3a:	d102      	bne.n	8000a42 <check_eeprom_data+0x3e>
 8000a3c:	79bb      	ldrb	r3, [r7, #6]
 8000a3e:	2b3e      	cmp	r3, #62	; 0x3e
 8000a40:	d001      	beq.n	8000a46 <check_eeprom_data+0x42>
	{
		return EEPROM_DATA_INVALID;
 8000a42:	2304      	movs	r3, #4
 8000a44:	e000      	b.n	8000a48 <check_eeprom_data+0x44>
	}
	return OK;
 8000a46:	2301      	movs	r3, #1
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	3708      	adds	r7, #8
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <add_end_chars_to_sensor_info>:

void add_end_chars_to_sensor_info(struct sensor_info* si)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
	si->version_num[VERSION_NUM_SIZE] 													= '\0';
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	709a      	strb	r2, [r3, #2]
	si->sensor_id[SENSOR_ID_SIZE] 														= '\0';
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2200      	movs	r2, #0
 8000a62:	715a      	strb	r2, [r3, #5]
	si->sensor_type[SENSOR_TYPE_SIZE]													= '\0';
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2200      	movs	r2, #0
 8000a68:	721a      	strb	r2, [r3, #8]
	si->current_per_ppm_coefficient_dec[CURRENT_PER_PPM_COEFFICIENT_DEC_SIZE] 			= '\0';
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	72da      	strb	r2, [r3, #11]
	si->current_per_ppm_coefficient_frac[CURRENT_PER_PPM_COEFFICIENT_FRAC_SIZE] 		= '\0';
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2200      	movs	r2, #0
 8000a74:	73da      	strb	r2, [r3, #15]
	si->threshold[THRESHOLD_SIZE]														= '\0';
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2200      	movs	r2, #0
 8000a7a:	74da      	strb	r2, [r3, #19]
	si->device_turned_on_with_sensor_counter[DEVICE_TURNED_ON_WITH_SENSOR_COUNTER_SIZE] = '\0';
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2200      	movs	r2, #0
 8000a80:	761a      	strb	r2, [r3, #24]
	si->sensor_fired_counter[SENSOR_FIRED_COUNTER_SIZE]									= '\0';
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	2200      	movs	r2, #0
 8000a86:	77da      	strb	r2, [r3, #31]
}
 8000a88:	bf00      	nop
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <read_sensor_data_from_eeprom>:



ERRORS read_sensor_data_from_eeprom(struct sensor_info* si)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
	if(check_eeprom_data() != OK)
 8000a9c:	f7ff ffb2 	bl	8000a04 <check_eeprom_data>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d001      	beq.n	8000aaa <read_sensor_data_from_eeprom+0x16>
		return EEPROM_DATA_INVALID;
 8000aa6:	2304      	movs	r3, #4
 8000aa8:	e077      	b.n	8000b9a <read_sensor_data_from_eeprom+0x106>


	if(read_from_eeprom_byte_by_byte(VERSION_NUM_ADDR, VERSION_NUM_SIZE, (uint8_t*)(si->version_num)) != OK)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	461a      	mov	r2, r3
 8000aae:	2102      	movs	r1, #2
 8000ab0:	2001      	movs	r0, #1
 8000ab2:	f7ff ff71 	bl	8000998 <read_from_eeprom_byte_by_byte>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d001      	beq.n	8000ac0 <read_sensor_data_from_eeprom+0x2c>
	{
		return CRITICAL_ERROR;
 8000abc:	2302      	movs	r3, #2
 8000abe:	e06c      	b.n	8000b9a <read_sensor_data_from_eeprom+0x106>
	}
	char forbidden_version[] = "00";
 8000ac0:	4a38      	ldr	r2, [pc, #224]	; (8000ba4 <read_sensor_data_from_eeprom+0x110>)
 8000ac2:	f107 030c 	add.w	r3, r7, #12
 8000ac6:	6812      	ldr	r2, [r2, #0]
 8000ac8:	4611      	mov	r1, r2
 8000aca:	8019      	strh	r1, [r3, #0]
 8000acc:	3302      	adds	r3, #2
 8000ace:	0c12      	lsrs	r2, r2, #16
 8000ad0:	701a      	strb	r2, [r3, #0]
	if(strcmp(si->version_num,forbidden_version) == 0) //if they are identical
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	f107 020c 	add.w	r2, r7, #12
 8000ad8:	4611      	mov	r1, r2
 8000ada:	4618      	mov	r0, r3
 8000adc:	f7ff fb78 	bl	80001d0 <strcmp>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d101      	bne.n	8000aea <read_sensor_data_from_eeprom+0x56>
	{
		return EEPROM_SENSOR_VERSION_INVALID;
 8000ae6:	2305      	movs	r3, #5
 8000ae8:	e057      	b.n	8000b9a <read_sensor_data_from_eeprom+0x106>
	}

	if(read_from_eeprom_byte_by_byte(SENSOR_ID_ADDR, SENSOR_ID_SIZE, (uint8_t*)(si->sensor_id)) != OK)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	3303      	adds	r3, #3
 8000aee:	461a      	mov	r2, r3
 8000af0:	2102      	movs	r1, #2
 8000af2:	2003      	movs	r0, #3
 8000af4:	f7ff ff50 	bl	8000998 <read_from_eeprom_byte_by_byte>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	d001      	beq.n	8000b02 <read_sensor_data_from_eeprom+0x6e>
	{
		return CRITICAL_ERROR;
 8000afe:	2302      	movs	r3, #2
 8000b00:	e04b      	b.n	8000b9a <read_sensor_data_from_eeprom+0x106>
	}
	if(read_from_eeprom_byte_by_byte(SENSOR_TYPE_ADDR, SENSOR_TYPE_SIZE, (uint8_t*)(si->sensor_type)) != OK)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	3306      	adds	r3, #6
 8000b06:	461a      	mov	r2, r3
 8000b08:	2102      	movs	r1, #2
 8000b0a:	2005      	movs	r0, #5
 8000b0c:	f7ff ff44 	bl	8000998 <read_from_eeprom_byte_by_byte>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d001      	beq.n	8000b1a <read_sensor_data_from_eeprom+0x86>
	{
		return CRITICAL_ERROR;
 8000b16:	2302      	movs	r3, #2
 8000b18:	e03f      	b.n	8000b9a <read_sensor_data_from_eeprom+0x106>
	}
	if(read_from_eeprom_byte_by_byte(CURRENT_PER_PPM_COEFFICIENT_DEC_ADDR, CURRENT_PER_PPM_COEFFICIENT_DEC_SIZE,
			(uint8_t*)(si->current_per_ppm_coefficient_dec)) != OK)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	3309      	adds	r3, #9
	if(read_from_eeprom_byte_by_byte(CURRENT_PER_PPM_COEFFICIENT_DEC_ADDR, CURRENT_PER_PPM_COEFFICIENT_DEC_SIZE,
 8000b1e:	461a      	mov	r2, r3
 8000b20:	2102      	movs	r1, #2
 8000b22:	2007      	movs	r0, #7
 8000b24:	f7ff ff38 	bl	8000998 <read_from_eeprom_byte_by_byte>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b01      	cmp	r3, #1
 8000b2c:	d001      	beq.n	8000b32 <read_sensor_data_from_eeprom+0x9e>
	{
		return CRITICAL_ERROR;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	e033      	b.n	8000b9a <read_sensor_data_from_eeprom+0x106>
	}
	if(read_from_eeprom_byte_by_byte(CURRENT_PER_PPM_COEFFICIENT_FRAC_ADDR, CURRENT_PER_PPM_COEFFICIENT_FRAC_SIZE,
			(uint8_t*)(si->current_per_ppm_coefficient_frac)) != OK)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	330c      	adds	r3, #12
	if(read_from_eeprom_byte_by_byte(CURRENT_PER_PPM_COEFFICIENT_FRAC_ADDR, CURRENT_PER_PPM_COEFFICIENT_FRAC_SIZE,
 8000b36:	461a      	mov	r2, r3
 8000b38:	2103      	movs	r1, #3
 8000b3a:	2009      	movs	r0, #9
 8000b3c:	f7ff ff2c 	bl	8000998 <read_from_eeprom_byte_by_byte>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d001      	beq.n	8000b4a <read_sensor_data_from_eeprom+0xb6>
	{
		return CRITICAL_ERROR;
 8000b46:	2302      	movs	r3, #2
 8000b48:	e027      	b.n	8000b9a <read_sensor_data_from_eeprom+0x106>
	}
	if(read_from_eeprom_byte_by_byte(THRESHOLD_ADDR, THRESHOLD_SIZE, (uint8_t*)(si->threshold)) != OK)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	3310      	adds	r3, #16
 8000b4e:	461a      	mov	r2, r3
 8000b50:	2103      	movs	r1, #3
 8000b52:	200c      	movs	r0, #12
 8000b54:	f7ff ff20 	bl	8000998 <read_from_eeprom_byte_by_byte>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d001      	beq.n	8000b62 <read_sensor_data_from_eeprom+0xce>
	{
		return CRITICAL_ERROR;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	e01b      	b.n	8000b9a <read_sensor_data_from_eeprom+0x106>
	}
	if(read_from_eeprom_byte_by_byte(DEVICE_TURNED_ON_WITH_SENSOR_COUNTER_ADDR, DEVICE_TURNED_ON_WITH_SENSOR_COUNTER_SIZE,
			(uint8_t*)(si->device_turned_on_with_sensor_counter)) != OK)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	3314      	adds	r3, #20
	if(read_from_eeprom_byte_by_byte(DEVICE_TURNED_ON_WITH_SENSOR_COUNTER_ADDR, DEVICE_TURNED_ON_WITH_SENSOR_COUNTER_SIZE,
 8000b66:	461a      	mov	r2, r3
 8000b68:	2104      	movs	r1, #4
 8000b6a:	200f      	movs	r0, #15
 8000b6c:	f7ff ff14 	bl	8000998 <read_from_eeprom_byte_by_byte>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	d001      	beq.n	8000b7a <read_sensor_data_from_eeprom+0xe6>
	{
		return CRITICAL_ERROR;
 8000b76:	2302      	movs	r3, #2
 8000b78:	e00f      	b.n	8000b9a <read_sensor_data_from_eeprom+0x106>
	}
	if(read_from_eeprom_byte_by_byte(SENSOR_FIRED_COUNTER_ADDR, SENSOR_FIRED_COUNTER_SIZE,
			(uint8_t*)(si->sensor_fired_counter)) != OK)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	3319      	adds	r3, #25
	if(read_from_eeprom_byte_by_byte(SENSOR_FIRED_COUNTER_ADDR, SENSOR_FIRED_COUNTER_SIZE,
 8000b7e:	461a      	mov	r2, r3
 8000b80:	2106      	movs	r1, #6
 8000b82:	2013      	movs	r0, #19
 8000b84:	f7ff ff08 	bl	8000998 <read_from_eeprom_byte_by_byte>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d001      	beq.n	8000b92 <read_sensor_data_from_eeprom+0xfe>
	{
		return CRITICAL_ERROR;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	e003      	b.n	8000b9a <read_sensor_data_from_eeprom+0x106>
	}

	add_end_chars_to_sensor_info(si);
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f7ff ff5c 	bl	8000a50 <add_end_chars_to_sensor_info>

	return OK;
 8000b98:	2301      	movs	r3, #1
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3710      	adds	r7, #16
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	08006a64 	.word	0x08006a64

08000ba8 <sensor_info_init>:

void sensor_info_init(struct sensor_info* si)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	memset(si->version_num, '0', VERSION_NUM_SIZE);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2202      	movs	r2, #2
 8000bb4:	2130      	movs	r1, #48	; 0x30
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f005 fac0 	bl	800613c <memset>
	memset(si->sensor_id, '0', SENSOR_ID_SIZE);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	3303      	adds	r3, #3
 8000bc0:	2202      	movs	r2, #2
 8000bc2:	2130      	movs	r1, #48	; 0x30
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f005 fab9 	bl	800613c <memset>
	memset(si->sensor_type, '0', SENSOR_TYPE_SIZE);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	3306      	adds	r3, #6
 8000bce:	2202      	movs	r2, #2
 8000bd0:	2130      	movs	r1, #48	; 0x30
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f005 fab2 	bl	800613c <memset>
	memset(si->current_per_ppm_coefficient_dec, '0', CURRENT_PER_PPM_COEFFICIENT_DEC_SIZE);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	3309      	adds	r3, #9
 8000bdc:	2202      	movs	r2, #2
 8000bde:	2130      	movs	r1, #48	; 0x30
 8000be0:	4618      	mov	r0, r3
 8000be2:	f005 faab 	bl	800613c <memset>
	memset(si->current_per_ppm_coefficient_frac, '0', CURRENT_PER_PPM_COEFFICIENT_FRAC_SIZE);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	330c      	adds	r3, #12
 8000bea:	2203      	movs	r2, #3
 8000bec:	2130      	movs	r1, #48	; 0x30
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f005 faa4 	bl	800613c <memset>
	memset(si->threshold, '0', THRESHOLD_SIZE);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	3310      	adds	r3, #16
 8000bf8:	2203      	movs	r2, #3
 8000bfa:	2130      	movs	r1, #48	; 0x30
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f005 fa9d 	bl	800613c <memset>
	memset(si->device_turned_on_with_sensor_counter, '0', DEVICE_TURNED_ON_WITH_SENSOR_COUNTER_SIZE);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	3314      	adds	r3, #20
 8000c06:	2204      	movs	r2, #4
 8000c08:	2130      	movs	r1, #48	; 0x30
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f005 fa96 	bl	800613c <memset>
	memset(si->sensor_fired_counter, '0', SENSOR_FIRED_COUNTER_SIZE);
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	3319      	adds	r3, #25
 8000c14:	2206      	movs	r2, #6
 8000c16:	2130      	movs	r1, #48	; 0x30
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f005 fa8f 	bl	800613c <memset>
}
 8000c1e:	bf00      	nop
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
	...

08000c28 <show_read_sensor_data>:

void show_read_sensor_data(struct sensor_info* si)
{
 8000c28:	b5b0      	push	{r4, r5, r7, lr}
 8000c2a:	b0c2      	sub	sp, #264	; 0x108
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	1d3b      	adds	r3, r7, #4
 8000c30:	6018      	str	r0, [r3, #0]
	char msg_buffer[256];
	sprintf(msg_buffer,"+=========EEPROM=========+\n\r");
 8000c32:	f107 0308 	add.w	r3, r7, #8
 8000c36:	4a7d      	ldr	r2, [pc, #500]	; (8000e2c <show_read_sensor_data+0x204>)
 8000c38:	461c      	mov	r4, r3
 8000c3a:	4615      	mov	r5, r2
 8000c3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c40:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000c44:	c407      	stmia	r4!, {r0, r1, r2}
 8000c46:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*)msg_buffer, strlen(msg_buffer)+1, 10);
 8000c48:	f107 0308 	add.w	r3, r7, #8
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f7ff fac9 	bl	80001e4 <strlen>
 8000c52:	4603      	mov	r3, r0
 8000c54:	b29b      	uxth	r3, r3
 8000c56:	3301      	adds	r3, #1
 8000c58:	b29a      	uxth	r2, r3
 8000c5a:	f107 0108 	add.w	r1, r7, #8
 8000c5e:	230a      	movs	r3, #10
 8000c60:	4873      	ldr	r0, [pc, #460]	; (8000e30 <show_read_sensor_data+0x208>)
 8000c62:	f004 fe3b 	bl	80058dc <HAL_UART_Transmit>
	sprintf(msg_buffer,"VERSION NUMBER: %s\n\r", si->version_num);
 8000c66:	1d3b      	adds	r3, r7, #4
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	f107 0308 	add.w	r3, r7, #8
 8000c6e:	4971      	ldr	r1, [pc, #452]	; (8000e34 <show_read_sensor_data+0x20c>)
 8000c70:	4618      	mov	r0, r3
 8000c72:	f005 fa6b 	bl	800614c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg_buffer, strlen(msg_buffer)+1, 10);
 8000c76:	f107 0308 	add.w	r3, r7, #8
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff fab2 	bl	80001e4 <strlen>
 8000c80:	4603      	mov	r3, r0
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	3301      	adds	r3, #1
 8000c86:	b29a      	uxth	r2, r3
 8000c88:	f107 0108 	add.w	r1, r7, #8
 8000c8c:	230a      	movs	r3, #10
 8000c8e:	4868      	ldr	r0, [pc, #416]	; (8000e30 <show_read_sensor_data+0x208>)
 8000c90:	f004 fe24 	bl	80058dc <HAL_UART_Transmit>
	sprintf(msg_buffer,"SENSOR ID: %s\n\r", si->sensor_id);
 8000c94:	1d3b      	adds	r3, r7, #4
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	1cda      	adds	r2, r3, #3
 8000c9a:	f107 0308 	add.w	r3, r7, #8
 8000c9e:	4966      	ldr	r1, [pc, #408]	; (8000e38 <show_read_sensor_data+0x210>)
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f005 fa53 	bl	800614c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg_buffer, strlen(msg_buffer)+1, 10);
 8000ca6:	f107 0308 	add.w	r3, r7, #8
 8000caa:	4618      	mov	r0, r3
 8000cac:	f7ff fa9a 	bl	80001e4 <strlen>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	b29a      	uxth	r2, r3
 8000cb8:	f107 0108 	add.w	r1, r7, #8
 8000cbc:	230a      	movs	r3, #10
 8000cbe:	485c      	ldr	r0, [pc, #368]	; (8000e30 <show_read_sensor_data+0x208>)
 8000cc0:	f004 fe0c 	bl	80058dc <HAL_UART_Transmit>
	sprintf(msg_buffer,"SENSOR TYPE: %s\n\r", si->sensor_type);
 8000cc4:	1d3b      	adds	r3, r7, #4
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	1d9a      	adds	r2, r3, #6
 8000cca:	f107 0308 	add.w	r3, r7, #8
 8000cce:	495b      	ldr	r1, [pc, #364]	; (8000e3c <show_read_sensor_data+0x214>)
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f005 fa3b 	bl	800614c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg_buffer, strlen(msg_buffer)+1, 10);
 8000cd6:	f107 0308 	add.w	r3, r7, #8
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f7ff fa82 	bl	80001e4 <strlen>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	b29b      	uxth	r3, r3
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	b29a      	uxth	r2, r3
 8000ce8:	f107 0108 	add.w	r1, r7, #8
 8000cec:	230a      	movs	r3, #10
 8000cee:	4850      	ldr	r0, [pc, #320]	; (8000e30 <show_read_sensor_data+0x208>)
 8000cf0:	f004 fdf4 	bl	80058dc <HAL_UART_Transmit>
	sprintf(msg_buffer,"CURRENT_DEC: %s\n\r", si->current_per_ppm_coefficient_dec);
 8000cf4:	1d3b      	adds	r3, r7, #4
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f103 0209 	add.w	r2, r3, #9
 8000cfc:	f107 0308 	add.w	r3, r7, #8
 8000d00:	494f      	ldr	r1, [pc, #316]	; (8000e40 <show_read_sensor_data+0x218>)
 8000d02:	4618      	mov	r0, r3
 8000d04:	f005 fa22 	bl	800614c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg_buffer, strlen(msg_buffer)+1, 10);
 8000d08:	f107 0308 	add.w	r3, r7, #8
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff fa69 	bl	80001e4 <strlen>
 8000d12:	4603      	mov	r3, r0
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	3301      	adds	r3, #1
 8000d18:	b29a      	uxth	r2, r3
 8000d1a:	f107 0108 	add.w	r1, r7, #8
 8000d1e:	230a      	movs	r3, #10
 8000d20:	4843      	ldr	r0, [pc, #268]	; (8000e30 <show_read_sensor_data+0x208>)
 8000d22:	f004 fddb 	bl	80058dc <HAL_UART_Transmit>
	sprintf(msg_buffer,"CURRENT FRAC: %s\n\r", si->current_per_ppm_coefficient_frac);
 8000d26:	1d3b      	adds	r3, r7, #4
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f103 020c 	add.w	r2, r3, #12
 8000d2e:	f107 0308 	add.w	r3, r7, #8
 8000d32:	4944      	ldr	r1, [pc, #272]	; (8000e44 <show_read_sensor_data+0x21c>)
 8000d34:	4618      	mov	r0, r3
 8000d36:	f005 fa09 	bl	800614c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg_buffer, strlen(msg_buffer)+1, 10);
 8000d3a:	f107 0308 	add.w	r3, r7, #8
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff fa50 	bl	80001e4 <strlen>
 8000d44:	4603      	mov	r3, r0
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	3301      	adds	r3, #1
 8000d4a:	b29a      	uxth	r2, r3
 8000d4c:	f107 0108 	add.w	r1, r7, #8
 8000d50:	230a      	movs	r3, #10
 8000d52:	4837      	ldr	r0, [pc, #220]	; (8000e30 <show_read_sensor_data+0x208>)
 8000d54:	f004 fdc2 	bl	80058dc <HAL_UART_Transmit>
	sprintf(msg_buffer,"THRESHOLD: %s\n\r", si->threshold);
 8000d58:	1d3b      	adds	r3, r7, #4
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f103 0210 	add.w	r2, r3, #16
 8000d60:	f107 0308 	add.w	r3, r7, #8
 8000d64:	4938      	ldr	r1, [pc, #224]	; (8000e48 <show_read_sensor_data+0x220>)
 8000d66:	4618      	mov	r0, r3
 8000d68:	f005 f9f0 	bl	800614c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg_buffer, strlen(msg_buffer)+1, 10);
 8000d6c:	f107 0308 	add.w	r3, r7, #8
 8000d70:	4618      	mov	r0, r3
 8000d72:	f7ff fa37 	bl	80001e4 <strlen>
 8000d76:	4603      	mov	r3, r0
 8000d78:	b29b      	uxth	r3, r3
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	b29a      	uxth	r2, r3
 8000d7e:	f107 0108 	add.w	r1, r7, #8
 8000d82:	230a      	movs	r3, #10
 8000d84:	482a      	ldr	r0, [pc, #168]	; (8000e30 <show_read_sensor_data+0x208>)
 8000d86:	f004 fda9 	bl	80058dc <HAL_UART_Transmit>
	sprintf(msg_buffer,"DEVICE ON COUNTER: %s\n\r", si->device_turned_on_with_sensor_counter);
 8000d8a:	1d3b      	adds	r3, r7, #4
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f103 0214 	add.w	r2, r3, #20
 8000d92:	f107 0308 	add.w	r3, r7, #8
 8000d96:	492d      	ldr	r1, [pc, #180]	; (8000e4c <show_read_sensor_data+0x224>)
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f005 f9d7 	bl	800614c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg_buffer, strlen(msg_buffer)+1, 10);
 8000d9e:	f107 0308 	add.w	r3, r7, #8
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff fa1e 	bl	80001e4 <strlen>
 8000da8:	4603      	mov	r3, r0
 8000daa:	b29b      	uxth	r3, r3
 8000dac:	3301      	adds	r3, #1
 8000dae:	b29a      	uxth	r2, r3
 8000db0:	f107 0108 	add.w	r1, r7, #8
 8000db4:	230a      	movs	r3, #10
 8000db6:	481e      	ldr	r0, [pc, #120]	; (8000e30 <show_read_sensor_data+0x208>)
 8000db8:	f004 fd90 	bl	80058dc <HAL_UART_Transmit>
	sprintf(msg_buffer,"SENSOR FIRED COUNTER: %s\n\r", si->sensor_fired_counter);
 8000dbc:	1d3b      	adds	r3, r7, #4
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f103 0219 	add.w	r2, r3, #25
 8000dc4:	f107 0308 	add.w	r3, r7, #8
 8000dc8:	4921      	ldr	r1, [pc, #132]	; (8000e50 <show_read_sensor_data+0x228>)
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f005 f9be 	bl	800614c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg_buffer, strlen(msg_buffer)+1, 10);
 8000dd0:	f107 0308 	add.w	r3, r7, #8
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff fa05 	bl	80001e4 <strlen>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	b29b      	uxth	r3, r3
 8000dde:	3301      	adds	r3, #1
 8000de0:	b29a      	uxth	r2, r3
 8000de2:	f107 0108 	add.w	r1, r7, #8
 8000de6:	230a      	movs	r3, #10
 8000de8:	4811      	ldr	r0, [pc, #68]	; (8000e30 <show_read_sensor_data+0x208>)
 8000dea:	f004 fd77 	bl	80058dc <HAL_UART_Transmit>
	sprintf(msg_buffer,"+========================+\n\r");
 8000dee:	f107 0308 	add.w	r3, r7, #8
 8000df2:	4a18      	ldr	r2, [pc, #96]	; (8000e54 <show_read_sensor_data+0x22c>)
 8000df4:	461c      	mov	r4, r3
 8000df6:	4615      	mov	r5, r2
 8000df8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dfc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000e00:	c407      	stmia	r4!, {r0, r1, r2}
 8000e02:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*)msg_buffer, strlen(msg_buffer)+1, 10);
 8000e04:	f107 0308 	add.w	r3, r7, #8
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f7ff f9eb 	bl	80001e4 <strlen>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	b29b      	uxth	r3, r3
 8000e12:	3301      	adds	r3, #1
 8000e14:	b29a      	uxth	r2, r3
 8000e16:	f107 0108 	add.w	r1, r7, #8
 8000e1a:	230a      	movs	r3, #10
 8000e1c:	4804      	ldr	r0, [pc, #16]	; (8000e30 <show_read_sensor_data+0x208>)
 8000e1e:	f004 fd5d 	bl	80058dc <HAL_UART_Transmit>
}
 8000e22:	bf00      	nop
 8000e24:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bdb0      	pop	{r4, r5, r7, pc}
 8000e2c:	08006a68 	.word	0x08006a68
 8000e30:	20000100 	.word	0x20000100
 8000e34:	08006a88 	.word	0x08006a88
 8000e38:	08006aa0 	.word	0x08006aa0
 8000e3c:	08006ab0 	.word	0x08006ab0
 8000e40:	08006ac4 	.word	0x08006ac4
 8000e44:	08006ad8 	.word	0x08006ad8
 8000e48:	08006aec 	.word	0x08006aec
 8000e4c:	08006afc 	.word	0x08006afc
 8000e50:	08006b14 	.word	0x08006b14
 8000e54:	08006b30 	.word	0x08006b30

08000e58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e5c:	f000 fe51 	bl	8001b02 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e60:	f000 f842 	bl	8000ee8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e64:	f000 fa3c 	bl	80012e0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e68:	f000 fa1c 	bl	80012a4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000e6c:	f000 f9ea 	bl	8001244 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000e70:	f000 f8d8 	bl	8001024 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000e74:	f000 f94a 	bl	800110c <MX_I2C1_Init>
  MX_RTC_Init();
 8000e78:	f000 f988 	bl	800118c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  sensor_info_init(&si);
 8000e7c:	4814      	ldr	r0, [pc, #80]	; (8000ed0 <main+0x78>)
 8000e7e:	f7ff fe93 	bl	8000ba8 <sensor_info_init>
  last_error=read_sensor_data_from_eeprom(&si);
 8000e82:	4813      	ldr	r0, [pc, #76]	; (8000ed0 <main+0x78>)
 8000e84:	f7ff fe06 	bl	8000a94 <read_sensor_data_from_eeprom>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	461a      	mov	r2, r3
 8000e8c:	4b11      	ldr	r3, [pc, #68]	; (8000ed4 <main+0x7c>)
 8000e8e:	701a      	strb	r2, [r3, #0]

  #ifdef DEBUG_MODE
  show_read_sensor_data(&si);
 8000e90:	480f      	ldr	r0, [pc, #60]	; (8000ed0 <main+0x78>)
 8000e92:	f7ff fec9 	bl	8000c28 <show_read_sensor_data>
  #endif

  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)adc_vals, 2);
 8000e96:	2202      	movs	r2, #2
 8000e98:	490f      	ldr	r1, [pc, #60]	; (8000ed8 <main+0x80>)
 8000e9a:	4810      	ldr	r0, [pc, #64]	; (8000edc <main+0x84>)
 8000e9c:	f001 f9e6 	bl	800226c <HAL_ADC_Start_DMA>
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2108      	movs	r1, #8
 8000ea4:	480e      	ldr	r0, [pc, #56]	; (8000ee0 <main+0x88>)
 8000ea6:	f002 fbb9 	bl	800361c <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	#ifdef RTC_TEST
	  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000eaa:	2200      	movs	r2, #0
 8000eac:	2108      	movs	r1, #8
 8000eae:	480c      	ldr	r0, [pc, #48]	; (8000ee0 <main+0x88>)
 8000eb0:	f002 fbb4 	bl	800361c <HAL_GPIO_WritePin>
	  //rtc_set_alarm_in_seconds(&hrtc, RTC_TIME_INTERVAL);
	  power_mode_sleep(&hrtc);
 8000eb4:	480b      	ldr	r0, [pc, #44]	; (8000ee4 <main+0x8c>)
 8000eb6:	f000 fbd3 	bl	8001660 <power_mode_sleep>
	  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000eba:	2201      	movs	r2, #1
 8000ebc:	2108      	movs	r1, #8
 8000ebe:	4808      	ldr	r0, [pc, #32]	; (8000ee0 <main+0x88>)
 8000ec0:	f002 fbac 	bl	800361c <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 8000ec4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ec8:	f000 fe90 	bl	8001bec <HAL_Delay>
	  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000ecc:	e7ed      	b.n	8000eaa <main+0x52>
 8000ece:	bf00      	nop
 8000ed0:	20000180 	.word	0x20000180
 8000ed4:	2000009c 	.word	0x2000009c
 8000ed8:	2000008c 	.word	0x2000008c
 8000edc:	200001a0 	.word	0x200001a0
 8000ee0:	48000400 	.word	0x48000400
 8000ee4:	200011ec 	.word	0x200011ec

08000ee8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b0ac      	sub	sp, #176	; 0xb0
 8000eec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eee:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000ef2:	2244      	movs	r2, #68	; 0x44
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f005 f920 	bl	800613c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000efc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	609a      	str	r2, [r3, #8]
 8000f08:	60da      	str	r2, [r3, #12]
 8000f0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f0c:	1d3b      	adds	r3, r7, #4
 8000f0e:	2254      	movs	r2, #84	; 0x54
 8000f10:	2100      	movs	r1, #0
 8000f12:	4618      	mov	r0, r3
 8000f14:	f005 f912 	bl	800613c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000f18:	f002 ffa2 	bl	8003e60 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000f1c:	4b3f      	ldr	r3, [pc, #252]	; (800101c <SystemClock_Config+0x134>)
 8000f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f22:	4a3e      	ldr	r2, [pc, #248]	; (800101c <SystemClock_Config+0x134>)
 8000f24:	f023 0318 	bic.w	r3, r3, #24
 8000f28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8000f2c:	231c      	movs	r3, #28
 8000f2e:	66fb      	str	r3, [r7, #108]	; 0x6c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000f30:	2301      	movs	r3, #1
 8000f32:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000f34:	2301      	movs	r3, #1
 8000f36:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000f40:	2300      	movs	r3, #0
 8000f42:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000f46:	2360      	movs	r3, #96	; 0x60
 8000f48:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000f52:	2301      	movs	r3, #1
 8000f54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000f5e:	2310      	movs	r3, #16
 8000f60:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f64:	2307      	movs	r3, #7
 8000f66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f70:	2302      	movs	r3, #2
 8000f72:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f76:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f003 f860 	bl	8004040 <HAL_RCC_OscConfig>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000f86:	f000 fb63 	bl	8001650 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f8a:	230f      	movs	r3, #15
 8000f8c:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f92:	2300      	movs	r3, #0
 8000f94:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f96:	2300      	movs	r3, #0
 8000f98:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f9e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f003 fc6b 	bl	8004880 <HAL_RCC_ClockConfig>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000fb0:	f000 fb4e 	bl	8001650 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8000fb4:	4b1a      	ldr	r3, [pc, #104]	; (8001020 <SystemClock_Config+0x138>)
 8000fb6:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000fc0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fc4:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000fc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fca:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000fd4:	2310      	movs	r3, #16
 8000fd6:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000fd8:	2307      	movs	r3, #7
 8000fda:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000fe4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000fe8:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fea:	1d3b      	adds	r3, r7, #4
 8000fec:	4618      	mov	r0, r3
 8000fee:	f003 fe4b 	bl	8004c88 <HAL_RCCEx_PeriphCLKConfig>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <SystemClock_Config+0x114>
  {
    Error_Handler();
 8000ff8:	f000 fb2a 	bl	8001650 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ffc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001000:	f002 ff80 	bl	8003f04 <HAL_PWREx_ControlVoltageScaling>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <SystemClock_Config+0x126>
  {
    Error_Handler();
 800100a:	f000 fb21 	bl	8001650 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800100e:	f004 f82d 	bl	800506c <HAL_RCCEx_EnableMSIPLLMode>
}
 8001012:	bf00      	nop
 8001014:	37b0      	adds	r7, #176	; 0xb0
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40021000 	.word	0x40021000
 8001020:	00024042 	.word	0x00024042

08001024 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b086      	sub	sp, #24
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800102a:	463b      	mov	r3, r7
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
 8001036:	611a      	str	r2, [r3, #16]
 8001038:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800103a:	4b30      	ldr	r3, [pc, #192]	; (80010fc <MX_ADC1_Init+0xd8>)
 800103c:	4a30      	ldr	r2, [pc, #192]	; (8001100 <MX_ADC1_Init+0xdc>)
 800103e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001040:	4b2e      	ldr	r3, [pc, #184]	; (80010fc <MX_ADC1_Init+0xd8>)
 8001042:	2200      	movs	r2, #0
 8001044:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001046:	4b2d      	ldr	r3, [pc, #180]	; (80010fc <MX_ADC1_Init+0xd8>)
 8001048:	2200      	movs	r2, #0
 800104a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800104c:	4b2b      	ldr	r3, [pc, #172]	; (80010fc <MX_ADC1_Init+0xd8>)
 800104e:	2200      	movs	r2, #0
 8001050:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001052:	4b2a      	ldr	r3, [pc, #168]	; (80010fc <MX_ADC1_Init+0xd8>)
 8001054:	2201      	movs	r2, #1
 8001056:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001058:	4b28      	ldr	r3, [pc, #160]	; (80010fc <MX_ADC1_Init+0xd8>)
 800105a:	2204      	movs	r2, #4
 800105c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800105e:	4b27      	ldr	r3, [pc, #156]	; (80010fc <MX_ADC1_Init+0xd8>)
 8001060:	2200      	movs	r2, #0
 8001062:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001064:	4b25      	ldr	r3, [pc, #148]	; (80010fc <MX_ADC1_Init+0xd8>)
 8001066:	2201      	movs	r2, #1
 8001068:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 800106a:	4b24      	ldr	r3, [pc, #144]	; (80010fc <MX_ADC1_Init+0xd8>)
 800106c:	2202      	movs	r2, #2
 800106e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001070:	4b22      	ldr	r3, [pc, #136]	; (80010fc <MX_ADC1_Init+0xd8>)
 8001072:	2200      	movs	r2, #0
 8001074:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001078:	4b20      	ldr	r3, [pc, #128]	; (80010fc <MX_ADC1_Init+0xd8>)
 800107a:	2200      	movs	r2, #0
 800107c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800107e:	4b1f      	ldr	r3, [pc, #124]	; (80010fc <MX_ADC1_Init+0xd8>)
 8001080:	2200      	movs	r2, #0
 8001082:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001084:	4b1d      	ldr	r3, [pc, #116]	; (80010fc <MX_ADC1_Init+0xd8>)
 8001086:	2201      	movs	r2, #1
 8001088:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800108c:	4b1b      	ldr	r3, [pc, #108]	; (80010fc <MX_ADC1_Init+0xd8>)
 800108e:	2200      	movs	r2, #0
 8001090:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001092:	4b1a      	ldr	r3, [pc, #104]	; (80010fc <MX_ADC1_Init+0xd8>)
 8001094:	2200      	movs	r2, #0
 8001096:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800109a:	4818      	ldr	r0, [pc, #96]	; (80010fc <MX_ADC1_Init+0xd8>)
 800109c:	f000 ffa0 	bl	8001fe0 <HAL_ADC_Init>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80010a6:	f000 fad3 	bl	8001650 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80010aa:	4b16      	ldr	r3, [pc, #88]	; (8001104 <MX_ADC1_Init+0xe0>)
 80010ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010ae:	2306      	movs	r3, #6
 80010b0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80010b2:	2306      	movs	r3, #6
 80010b4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010b6:	237f      	movs	r3, #127	; 0x7f
 80010b8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010ba:	2304      	movs	r3, #4
 80010bc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80010be:	2300      	movs	r3, #0
 80010c0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010c2:	463b      	mov	r3, r7
 80010c4:	4619      	mov	r1, r3
 80010c6:	480d      	ldr	r0, [pc, #52]	; (80010fc <MX_ADC1_Init+0xd8>)
 80010c8:	f001 f968 	bl	800239c <HAL_ADC_ConfigChannel>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010d2:	f000 fabd 	bl	8001650 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80010d6:	4b0c      	ldr	r3, [pc, #48]	; (8001108 <MX_ADC1_Init+0xe4>)
 80010d8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80010da:	230c      	movs	r3, #12
 80010dc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010de:	463b      	mov	r3, r7
 80010e0:	4619      	mov	r1, r3
 80010e2:	4806      	ldr	r0, [pc, #24]	; (80010fc <MX_ADC1_Init+0xd8>)
 80010e4:	f001 f95a 	bl	800239c <HAL_ADC_ConfigChannel>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 80010ee:	f000 faaf 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010f2:	bf00      	nop
 80010f4:	3718      	adds	r7, #24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	200001a0 	.word	0x200001a0
 8001100:	50040000 	.word	0x50040000
 8001104:	2e300800 	.word	0x2e300800
 8001108:	25b00200 	.word	0x25b00200

0800110c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001110:	4b1b      	ldr	r3, [pc, #108]	; (8001180 <MX_I2C1_Init+0x74>)
 8001112:	4a1c      	ldr	r2, [pc, #112]	; (8001184 <MX_I2C1_Init+0x78>)
 8001114:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8001116:	4b1a      	ldr	r3, [pc, #104]	; (8001180 <MX_I2C1_Init+0x74>)
 8001118:	4a1b      	ldr	r2, [pc, #108]	; (8001188 <MX_I2C1_Init+0x7c>)
 800111a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800111c:	4b18      	ldr	r3, [pc, #96]	; (8001180 <MX_I2C1_Init+0x74>)
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001122:	4b17      	ldr	r3, [pc, #92]	; (8001180 <MX_I2C1_Init+0x74>)
 8001124:	2201      	movs	r2, #1
 8001126:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001128:	4b15      	ldr	r3, [pc, #84]	; (8001180 <MX_I2C1_Init+0x74>)
 800112a:	2200      	movs	r2, #0
 800112c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800112e:	4b14      	ldr	r3, [pc, #80]	; (8001180 <MX_I2C1_Init+0x74>)
 8001130:	2200      	movs	r2, #0
 8001132:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001134:	4b12      	ldr	r3, [pc, #72]	; (8001180 <MX_I2C1_Init+0x74>)
 8001136:	2200      	movs	r2, #0
 8001138:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800113a:	4b11      	ldr	r3, [pc, #68]	; (8001180 <MX_I2C1_Init+0x74>)
 800113c:	2200      	movs	r2, #0
 800113e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001140:	4b0f      	ldr	r3, [pc, #60]	; (8001180 <MX_I2C1_Init+0x74>)
 8001142:	2200      	movs	r2, #0
 8001144:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001146:	480e      	ldr	r0, [pc, #56]	; (8001180 <MX_I2C1_Init+0x74>)
 8001148:	f002 fa80 	bl	800364c <HAL_I2C_Init>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001152:	f000 fa7d 	bl	8001650 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001156:	2100      	movs	r1, #0
 8001158:	4809      	ldr	r0, [pc, #36]	; (8001180 <MX_I2C1_Init+0x74>)
 800115a:	f002 fde9 	bl	8003d30 <HAL_I2CEx_ConfigAnalogFilter>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001164:	f000 fa74 	bl	8001650 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001168:	2100      	movs	r1, #0
 800116a:	4805      	ldr	r0, [pc, #20]	; (8001180 <MX_I2C1_Init+0x74>)
 800116c:	f002 fe2b 	bl	8003dc6 <HAL_I2CEx_ConfigDigitalFilter>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001176:	f000 fa6b 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	200000b4 	.word	0x200000b4
 8001184:	40005400 	.word	0x40005400
 8001188:	00707cbb 	.word	0x00707cbb

0800118c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80011a0:	2300      	movs	r3, #0
 80011a2:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80011a4:	4b25      	ldr	r3, [pc, #148]	; (800123c <MX_RTC_Init+0xb0>)
 80011a6:	4a26      	ldr	r2, [pc, #152]	; (8001240 <MX_RTC_Init+0xb4>)
 80011a8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80011aa:	4b24      	ldr	r3, [pc, #144]	; (800123c <MX_RTC_Init+0xb0>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80011b0:	4b22      	ldr	r3, [pc, #136]	; (800123c <MX_RTC_Init+0xb0>)
 80011b2:	227f      	movs	r2, #127	; 0x7f
 80011b4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80011b6:	4b21      	ldr	r3, [pc, #132]	; (800123c <MX_RTC_Init+0xb0>)
 80011b8:	22ff      	movs	r2, #255	; 0xff
 80011ba:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80011bc:	4b1f      	ldr	r3, [pc, #124]	; (800123c <MX_RTC_Init+0xb0>)
 80011be:	2200      	movs	r2, #0
 80011c0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80011c2:	4b1e      	ldr	r3, [pc, #120]	; (800123c <MX_RTC_Init+0xb0>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80011c8:	4b1c      	ldr	r3, [pc, #112]	; (800123c <MX_RTC_Init+0xb0>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80011ce:	4b1b      	ldr	r3, [pc, #108]	; (800123c <MX_RTC_Init+0xb0>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80011d4:	4819      	ldr	r0, [pc, #100]	; (800123c <MX_RTC_Init+0xb0>)
 80011d6:	f004 f849 	bl	800526c <HAL_RTC_Init>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80011e0:	f000 fa36 	bl	8001650 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80011e8:	2300      	movs	r3, #0
 80011ea:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80011ec:	2300      	movs	r3, #0
 80011ee:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80011f0:	2300      	movs	r3, #0
 80011f2:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80011f4:	2300      	movs	r3, #0
 80011f6:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80011f8:	1d3b      	adds	r3, r7, #4
 80011fa:	2201      	movs	r2, #1
 80011fc:	4619      	mov	r1, r3
 80011fe:	480f      	ldr	r0, [pc, #60]	; (800123c <MX_RTC_Init+0xb0>)
 8001200:	f004 f8af 	bl	8005362 <HAL_RTC_SetTime>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800120a:	f000 fa21 	bl	8001650 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 800120e:	2307      	movs	r3, #7
 8001210:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_SEPTEMBER;
 8001212:	2309      	movs	r3, #9
 8001214:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x12;
 8001216:	2312      	movs	r3, #18
 8001218:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x99;
 800121a:	2399      	movs	r3, #153	; 0x99
 800121c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800121e:	463b      	mov	r3, r7
 8001220:	2201      	movs	r2, #1
 8001222:	4619      	mov	r1, r3
 8001224:	4805      	ldr	r0, [pc, #20]	; (800123c <MX_RTC_Init+0xb0>)
 8001226:	f004 f939 	bl	800549c <HAL_RTC_SetDate>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8001230:	f000 fa0e 	bl	8001650 <Error_Handler>
//  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001234:	bf00      	nop
 8001236:	3718      	adds	r7, #24
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	200011ec 	.word	0x200011ec
 8001240:	40002800 	.word	0x40002800

08001244 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001248:	4b14      	ldr	r3, [pc, #80]	; (800129c <MX_USART2_UART_Init+0x58>)
 800124a:	4a15      	ldr	r2, [pc, #84]	; (80012a0 <MX_USART2_UART_Init+0x5c>)
 800124c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800124e:	4b13      	ldr	r3, [pc, #76]	; (800129c <MX_USART2_UART_Init+0x58>)
 8001250:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001254:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001256:	4b11      	ldr	r3, [pc, #68]	; (800129c <MX_USART2_UART_Init+0x58>)
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800125c:	4b0f      	ldr	r3, [pc, #60]	; (800129c <MX_USART2_UART_Init+0x58>)
 800125e:	2200      	movs	r2, #0
 8001260:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001262:	4b0e      	ldr	r3, [pc, #56]	; (800129c <MX_USART2_UART_Init+0x58>)
 8001264:	2200      	movs	r2, #0
 8001266:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001268:	4b0c      	ldr	r3, [pc, #48]	; (800129c <MX_USART2_UART_Init+0x58>)
 800126a:	220c      	movs	r2, #12
 800126c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800126e:	4b0b      	ldr	r3, [pc, #44]	; (800129c <MX_USART2_UART_Init+0x58>)
 8001270:	2200      	movs	r2, #0
 8001272:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001274:	4b09      	ldr	r3, [pc, #36]	; (800129c <MX_USART2_UART_Init+0x58>)
 8001276:	2200      	movs	r2, #0
 8001278:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800127a:	4b08      	ldr	r3, [pc, #32]	; (800129c <MX_USART2_UART_Init+0x58>)
 800127c:	2200      	movs	r2, #0
 800127e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <MX_USART2_UART_Init+0x58>)
 8001282:	2200      	movs	r2, #0
 8001284:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001286:	4805      	ldr	r0, [pc, #20]	; (800129c <MX_USART2_UART_Init+0x58>)
 8001288:	f004 fada 	bl	8005840 <HAL_UART_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001292:	f000 f9dd 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	20000100 	.word	0x20000100
 80012a0:	40004400 	.word	0x40004400

080012a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012aa:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <MX_DMA_Init+0x38>)
 80012ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012ae:	4a0b      	ldr	r2, [pc, #44]	; (80012dc <MX_DMA_Init+0x38>)
 80012b0:	f043 0301 	orr.w	r3, r3, #1
 80012b4:	6493      	str	r3, [r2, #72]	; 0x48
 80012b6:	4b09      	ldr	r3, [pc, #36]	; (80012dc <MX_DMA_Init+0x38>)
 80012b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	607b      	str	r3, [r7, #4]
 80012c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2100      	movs	r1, #0
 80012c6:	200b      	movs	r0, #11
 80012c8:	f001 fe0f 	bl	8002eea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80012cc:	200b      	movs	r0, #11
 80012ce:	f001 fe28 	bl	8002f22 <HAL_NVIC_EnableIRQ>

}
 80012d2:	bf00      	nop
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40021000 	.word	0x40021000

080012e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e6:	f107 030c 	add.w	r3, r7, #12
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]
 80012f2:	60da      	str	r2, [r3, #12]
 80012f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012f6:	4b1d      	ldr	r3, [pc, #116]	; (800136c <MX_GPIO_Init+0x8c>)
 80012f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fa:	4a1c      	ldr	r2, [pc, #112]	; (800136c <MX_GPIO_Init+0x8c>)
 80012fc:	f043 0304 	orr.w	r3, r3, #4
 8001300:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001302:	4b1a      	ldr	r3, [pc, #104]	; (800136c <MX_GPIO_Init+0x8c>)
 8001304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001306:	f003 0304 	and.w	r3, r3, #4
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800130e:	4b17      	ldr	r3, [pc, #92]	; (800136c <MX_GPIO_Init+0x8c>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001312:	4a16      	ldr	r2, [pc, #88]	; (800136c <MX_GPIO_Init+0x8c>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	64d3      	str	r3, [r2, #76]	; 0x4c
 800131a:	4b14      	ldr	r3, [pc, #80]	; (800136c <MX_GPIO_Init+0x8c>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001326:	4b11      	ldr	r3, [pc, #68]	; (800136c <MX_GPIO_Init+0x8c>)
 8001328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800132a:	4a10      	ldr	r2, [pc, #64]	; (800136c <MX_GPIO_Init+0x8c>)
 800132c:	f043 0302 	orr.w	r3, r3, #2
 8001330:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001332:	4b0e      	ldr	r3, [pc, #56]	; (800136c <MX_GPIO_Init+0x8c>)
 8001334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001336:	f003 0302 	and.w	r3, r3, #2
 800133a:	603b      	str	r3, [r7, #0]
 800133c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800133e:	2200      	movs	r2, #0
 8001340:	2108      	movs	r1, #8
 8001342:	480b      	ldr	r0, [pc, #44]	; (8001370 <MX_GPIO_Init+0x90>)
 8001344:	f002 f96a 	bl	800361c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001348:	2308      	movs	r3, #8
 800134a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800134c:	2301      	movs	r3, #1
 800134e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001354:	2300      	movs	r3, #0
 8001356:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001358:	f107 030c 	add.w	r3, r7, #12
 800135c:	4619      	mov	r1, r3
 800135e:	4804      	ldr	r0, [pc, #16]	; (8001370 <MX_GPIO_Init+0x90>)
 8001360:	f001 fff2 	bl	8003348 <HAL_GPIO_Init>

}
 8001364:	bf00      	nop
 8001366:	3720      	adds	r7, #32
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40021000 	.word	0x40021000
 8001370:	48000400 	.word	0x48000400

08001374 <GPIO_AnalogState_Config>:
/*
 * TODO
 * leave one port/PIN for Ethanol sensor to wake up from the button press
 */
void GPIO_AnalogState_Config()
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b088      	sub	sp, #32
 8001378:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_GPIOA_CLK_ENABLE();
 800137a:	4b2b      	ldr	r3, [pc, #172]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 800137c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800137e:	4a2a      	ldr	r2, [pc, #168]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001386:	4b28      	ldr	r3, [pc, #160]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 8001388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	60bb      	str	r3, [r7, #8]
 8001390:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001392:	4b25      	ldr	r3, [pc, #148]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 8001394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001396:	4a24      	ldr	r2, [pc, #144]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 8001398:	f043 0302 	orr.w	r3, r3, #2
 800139c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800139e:	4b22      	ldr	r3, [pc, #136]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 80013a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a2:	f003 0302 	and.w	r3, r3, #2
 80013a6:	607b      	str	r3, [r7, #4]
 80013a8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80013aa:	4b1f      	ldr	r3, [pc, #124]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 80013ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ae:	4a1e      	ldr	r2, [pc, #120]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 80013b0:	f043 0304 	orr.w	r3, r3, #4
 80013b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013b6:	4b1c      	ldr	r3, [pc, #112]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 80013b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ba:	f003 0304 	and.w	r3, r3, #4
 80013be:	603b      	str	r3, [r7, #0]
 80013c0:	683b      	ldr	r3, [r7, #0]
	//this port is for one pin only, required to switch boot options. I won't be using it.
	//__HAL_RCC_GPIOH_CLK_ENABLE();

	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013c2:	2303      	movs	r3, #3
 80013c4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c6:	2303      	movs	r3, #3
 80013c8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = GPIO_PIN_All;
 80013ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013d2:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d4:	f107 030c 	add.w	r3, r7, #12
 80013d8:	4619      	mov	r1, r3
 80013da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013de:	f001 ffb3 	bl	8003348 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e2:	f107 030c 	add.w	r3, r7, #12
 80013e6:	4619      	mov	r1, r3
 80013e8:	4810      	ldr	r0, [pc, #64]	; (800142c <GPIO_AnalogState_Config+0xb8>)
 80013ea:	f001 ffad 	bl	8003348 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ee:	f107 030c 	add.w	r3, r7, #12
 80013f2:	4619      	mov	r1, r3
 80013f4:	480e      	ldr	r0, [pc, #56]	; (8001430 <GPIO_AnalogState_Config+0xbc>)
 80013f6:	f001 ffa7 	bl	8003348 <HAL_GPIO_Init>
	//HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);

	__HAL_RCC_GPIOA_CLK_DISABLE();
 80013fa:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 80013fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fe:	4a0a      	ldr	r2, [pc, #40]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 8001400:	f023 0301 	bic.w	r3, r3, #1
 8001404:	64d3      	str	r3, [r2, #76]	; 0x4c
	__HAL_RCC_GPIOB_CLK_DISABLE();
 8001406:	4b08      	ldr	r3, [pc, #32]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 8001408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140a:	4a07      	ldr	r2, [pc, #28]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 800140c:	f023 0302 	bic.w	r3, r3, #2
 8001410:	64d3      	str	r3, [r2, #76]	; 0x4c
	__HAL_RCC_GPIOC_CLK_DISABLE();
 8001412:	4b05      	ldr	r3, [pc, #20]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 8001414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001416:	4a04      	ldr	r2, [pc, #16]	; (8001428 <GPIO_AnalogState_Config+0xb4>)
 8001418:	f023 0304 	bic.w	r3, r3, #4
 800141c:	64d3      	str	r3, [r2, #76]	; 0x4c
	//__HAL_RCC_GPIOH_CLK_DISABLE();
}
 800141e:	bf00      	nop
 8001420:	3720      	adds	r7, #32
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40021000 	.word	0x40021000
 800142c:	48000400 	.word	0x48000400
 8001430:	48000800 	.word	0x48000800

08001434 <SystemClock_24MHz>:

void SystemClock_24MHz(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b096      	sub	sp, #88	; 0x58
 8001438:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800143a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
 8001448:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800144a:	463b      	mov	r3, r7
 800144c:	2244      	movs	r2, #68	; 0x44
 800144e:	2100      	movs	r1, #0
 8001450:	4618      	mov	r0, r3
 8001452:	f004 fe73 	bl	800613c <memset>

  /* MSI is enabled after System reset, update MSI to 24Mhz (RCC_MSIRANGE_9) */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001456:	2310      	movs	r3, #16
 8001458:	603b      	str	r3, [r7, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800145a:	2301      	movs	r3, #1
 800145c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_9;
 800145e:	2390      	movs	r3, #144	; 0x90
 8001460:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_OFF;
 8001466:	2301      	movs	r3, #1
 8001468:	62bb      	str	r3, [r7, #40]	; 0x28
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800146a:	463b      	mov	r3, r7
 800146c:	4618      	mov	r0, r3
 800146e:	f002 fde7 	bl	8004040 <HAL_RCC_OscConfig>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <SystemClock_24MHz+0x48>
  {
    /* Initialization Error */
    Error_Handler();
 8001478:	f000 f8ea 	bl	8001650 <Error_Handler>
  }

  /* Select MSI as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800147c:	230f      	movs	r3, #15
 800147e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001480:	2300      	movs	r3, #0
 8001482:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001484:	2300      	movs	r3, #0
 8001486:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001488:	2300      	movs	r3, #0
 800148a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800148c:	2300      	movs	r3, #0
 800148e:	657b      	str	r3, [r7, #84]	; 0x54
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001490:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001494:	2103      	movs	r1, #3
 8001496:	4618      	mov	r0, r3
 8001498:	f003 f9f2 	bl	8004880 <HAL_RCC_ClockConfig>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <SystemClock_24MHz+0x72>
  {
    /* Initialization Error */
    Error_Handler();
 80014a2:	f000 f8d5 	bl	8001650 <Error_Handler>
  }

}
 80014a6:	bf00      	nop
 80014a8:	3758      	adds	r7, #88	; 0x58
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
	...

080014b0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80014b0:	b590      	push	{r4, r7, lr}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
//		measured_values[i] = (adc_vals[i]*3300)/4095;
		if(!filter_done)
 80014b8:	4b47      	ldr	r3, [pc, #284]	; (80015d8 <HAL_ADC_ConvCpltCallback+0x128>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	f040 8087 	bne.w	80015d0 <HAL_ADC_ConvCpltCallback+0x120>
		{
			filter_buffer_sensor[filter_counter] = adc_vals[0];
 80014c2:	4b46      	ldr	r3, [pc, #280]	; (80015dc <HAL_ADC_ConvCpltCallback+0x12c>)
 80014c4:	881b      	ldrh	r3, [r3, #0]
 80014c6:	461a      	mov	r2, r3
 80014c8:	4b45      	ldr	r3, [pc, #276]	; (80015e0 <HAL_ADC_ConvCpltCallback+0x130>)
 80014ca:	8819      	ldrh	r1, [r3, #0]
 80014cc:	4b45      	ldr	r3, [pc, #276]	; (80015e4 <HAL_ADC_ConvCpltCallback+0x134>)
 80014ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			filter_buffer_battery[filter_counter] = adc_vals[1];
 80014d2:	4b42      	ldr	r3, [pc, #264]	; (80015dc <HAL_ADC_ConvCpltCallback+0x12c>)
 80014d4:	881b      	ldrh	r3, [r3, #0]
 80014d6:	461a      	mov	r2, r3
 80014d8:	4b41      	ldr	r3, [pc, #260]	; (80015e0 <HAL_ADC_ConvCpltCallback+0x130>)
 80014da:	8859      	ldrh	r1, [r3, #2]
 80014dc:	4b42      	ldr	r3, [pc, #264]	; (80015e8 <HAL_ADC_ConvCpltCallback+0x138>)
 80014de:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

			if(filter_counter == FILTER_BUFFER_SIZE-1)
 80014e2:	4b3e      	ldr	r3, [pc, #248]	; (80015dc <HAL_ADC_ConvCpltCallback+0x12c>)
 80014e4:	881b      	ldrh	r3, [r3, #0]
 80014e6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d16a      	bne.n	80015c4 <HAL_ADC_ConvCpltCallback+0x114>
			{
				for(int i=0;i<FILTER_BUFFER_SIZE;++i)
 80014ee:	2300      	movs	r3, #0
 80014f0:	60fb      	str	r3, [r7, #12]
 80014f2:	e014      	b.n	800151e <HAL_ADC_ConvCpltCallback+0x6e>
				{
					holder[0] += filter_buffer_sensor[i];
 80014f4:	4b3d      	ldr	r3, [pc, #244]	; (80015ec <HAL_ADC_ConvCpltCallback+0x13c>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	493a      	ldr	r1, [pc, #232]	; (80015e4 <HAL_ADC_ConvCpltCallback+0x134>)
 80014fa:	68fa      	ldr	r2, [r7, #12]
 80014fc:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001500:	4413      	add	r3, r2
 8001502:	4a3a      	ldr	r2, [pc, #232]	; (80015ec <HAL_ADC_ConvCpltCallback+0x13c>)
 8001504:	6013      	str	r3, [r2, #0]
					holder[1] += filter_buffer_battery[i];
 8001506:	4b39      	ldr	r3, [pc, #228]	; (80015ec <HAL_ADC_ConvCpltCallback+0x13c>)
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	4937      	ldr	r1, [pc, #220]	; (80015e8 <HAL_ADC_ConvCpltCallback+0x138>)
 800150c:	68fa      	ldr	r2, [r7, #12]
 800150e:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001512:	4413      	add	r3, r2
 8001514:	4a35      	ldr	r2, [pc, #212]	; (80015ec <HAL_ADC_ConvCpltCallback+0x13c>)
 8001516:	6053      	str	r3, [r2, #4]
				for(int i=0;i<FILTER_BUFFER_SIZE;++i)
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	3301      	adds	r3, #1
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001524:	dbe6      	blt.n	80014f4 <HAL_ADC_ConvCpltCallback+0x44>
				}
				for(int i=0;i<NUM_OF_MEASUREMENTS;++i)
 8001526:	2300      	movs	r3, #0
 8001528:	60bb      	str	r3, [r7, #8]
 800152a:	e041      	b.n	80015b0 <HAL_ADC_ConvCpltCallback+0x100>
				{
					measured_values_double[i] = ((holder[i]/FILTER_BUFFER_SIZE)*3300)/MAX_ADC_VALUE;
 800152c:	4a2f      	ldr	r2, [pc, #188]	; (80015ec <HAL_ADC_ConvCpltCallback+0x13c>)
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001534:	4a2e      	ldr	r2, [pc, #184]	; (80015f0 <HAL_ADC_ConvCpltCallback+0x140>)
 8001536:	fba2 2303 	umull	r2, r3, r2, r3
 800153a:	099b      	lsrs	r3, r3, #6
 800153c:	f640 42e4 	movw	r2, #3300	; 0xce4
 8001540:	fb02 f203 	mul.w	r2, r2, r3
 8001544:	4b2b      	ldr	r3, [pc, #172]	; (80015f4 <HAL_ADC_ConvCpltCallback+0x144>)
 8001546:	fba3 1302 	umull	r1, r3, r3, r2
 800154a:	1ad2      	subs	r2, r2, r3
 800154c:	0852      	lsrs	r2, r2, #1
 800154e:	4413      	add	r3, r2
 8001550:	0adb      	lsrs	r3, r3, #11
 8001552:	4618      	mov	r0, r3
 8001554:	f7fe ffe6 	bl	8000524 <__aeabi_ui2d>
 8001558:	4603      	mov	r3, r0
 800155a:	460c      	mov	r4, r1
 800155c:	4926      	ldr	r1, [pc, #152]	; (80015f8 <HAL_ADC_ConvCpltCallback+0x148>)
 800155e:	68ba      	ldr	r2, [r7, #8]
 8001560:	00d2      	lsls	r2, r2, #3
 8001562:	440a      	add	r2, r1
 8001564:	e9c2 3400 	strd	r3, r4, [r2]
					measured_values[i] = (uint16_t)measured_values_double[i];
 8001568:	4a23      	ldr	r2, [pc, #140]	; (80015f8 <HAL_ADC_ConvCpltCallback+0x148>)
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	00db      	lsls	r3, r3, #3
 800156e:	4413      	add	r3, r2
 8001570:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001574:	4618      	mov	r0, r3
 8001576:	4621      	mov	r1, r4
 8001578:	f7ff f84e 	bl	8000618 <__aeabi_d2uiz>
 800157c:	4603      	mov	r3, r0
 800157e:	b299      	uxth	r1, r3
 8001580:	4a1e      	ldr	r2, [pc, #120]	; (80015fc <HAL_ADC_ConvCpltCallback+0x14c>)
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					#ifdef DEBUG_MODE
					holder_debug[i] = holder[i]/FILTER_BUFFER_SIZE;
 8001588:	4a18      	ldr	r2, [pc, #96]	; (80015ec <HAL_ADC_ConvCpltCallback+0x13c>)
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001590:	4a17      	ldr	r2, [pc, #92]	; (80015f0 <HAL_ADC_ConvCpltCallback+0x140>)
 8001592:	fba2 2303 	umull	r2, r3, r2, r3
 8001596:	099a      	lsrs	r2, r3, #6
 8001598:	4919      	ldr	r1, [pc, #100]	; (8001600 <HAL_ADC_ConvCpltCallback+0x150>)
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					#endif
					holder[i] = 0;
 80015a0:	4a12      	ldr	r2, [pc, #72]	; (80015ec <HAL_ADC_ConvCpltCallback+0x13c>)
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	2100      	movs	r1, #0
 80015a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for(int i=0;i<NUM_OF_MEASUREMENTS;++i)
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	3301      	adds	r3, #1
 80015ae:	60bb      	str	r3, [r7, #8]
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	ddba      	ble.n	800152c <HAL_ADC_ConvCpltCallback+0x7c>
				}
				filter_done = 1;
 80015b6:	4b08      	ldr	r3, [pc, #32]	; (80015d8 <HAL_ADC_ConvCpltCallback+0x128>)
 80015b8:	2201      	movs	r2, #1
 80015ba:	701a      	strb	r2, [r3, #0]
				filter_counter = 0;
 80015bc:	4b07      	ldr	r3, [pc, #28]	; (80015dc <HAL_ADC_ConvCpltCallback+0x12c>)
 80015be:	2200      	movs	r2, #0
 80015c0:	801a      	strh	r2, [r3, #0]
		}
		else
		{
			//do nothing
		}
}
 80015c2:	e005      	b.n	80015d0 <HAL_ADC_ConvCpltCallback+0x120>
				filter_counter++;
 80015c4:	4b05      	ldr	r3, [pc, #20]	; (80015dc <HAL_ADC_ConvCpltCallback+0x12c>)
 80015c6:	881b      	ldrh	r3, [r3, #0]
 80015c8:	3301      	adds	r3, #1
 80015ca:	b29a      	uxth	r2, r3
 80015cc:	4b03      	ldr	r3, [pc, #12]	; (80015dc <HAL_ADC_ConvCpltCallback+0x12c>)
 80015ce:	801a      	strh	r2, [r3, #0]
}
 80015d0:	bf00      	nop
 80015d2:	3714      	adds	r7, #20
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd90      	pop	{r4, r7, pc}
 80015d8:	20000092 	.word	0x20000092
 80015dc:	20000090 	.word	0x20000090
 80015e0:	2000008c 	.word	0x2000008c
 80015e4:	200009d4 	.word	0x200009d4
 80015e8:	20000204 	.word	0x20000204
 80015ec:	20000094 	.word	0x20000094
 80015f0:	10624dd3 	.word	0x10624dd3
 80015f4:	00100101 	.word	0x00100101
 80015f8:	20001210 	.word	0x20001210
 80015fc:	20001220 	.word	0x20001220
 8001600:	200000a0 	.word	0x200000a0

08001604 <signal_with_diodes_ms>:

void signal_with_diodes_ms(int num_of_loops, uint32_t ms)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	6039      	str	r1, [r7, #0]
	for(int i=0;i<num_of_loops;++i)
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	e012      	b.n	800163a <signal_with_diodes_ms+0x36>
	{
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8001614:	2201      	movs	r2, #1
 8001616:	2108      	movs	r1, #8
 8001618:	480c      	ldr	r0, [pc, #48]	; (800164c <signal_with_diodes_ms+0x48>)
 800161a:	f001 ffff 	bl	800361c <HAL_GPIO_WritePin>
		HAL_Delay(ms);
 800161e:	6838      	ldr	r0, [r7, #0]
 8001620:	f000 fae4 	bl	8001bec <HAL_Delay>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001624:	2200      	movs	r2, #0
 8001626:	2108      	movs	r1, #8
 8001628:	4808      	ldr	r0, [pc, #32]	; (800164c <signal_with_diodes_ms+0x48>)
 800162a:	f001 fff7 	bl	800361c <HAL_GPIO_WritePin>
		HAL_Delay(ms);
 800162e:	6838      	ldr	r0, [r7, #0]
 8001630:	f000 fadc 	bl	8001bec <HAL_Delay>
	for(int i=0;i<num_of_loops;++i)
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	3301      	adds	r3, #1
 8001638:	60fb      	str	r3, [r7, #12]
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	429a      	cmp	r2, r3
 8001640:	dbe8      	blt.n	8001614 <signal_with_diodes_ms+0x10>
	}
}
 8001642:	bf00      	nop
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	48000400 	.word	0x48000400

08001650 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	signal_with_diodes_ms(10,200);
 8001654:	21c8      	movs	r1, #200	; 0xc8
 8001656:	200a      	movs	r0, #10
 8001658:	f7ff ffd4 	bl	8001604 <signal_with_diodes_ms>
  /* USER CODE END Error_Handler_Debug */
}
 800165c:	bf00      	nop
 800165e:	bd80      	pop	{r7, pc}

08001660 <power_mode_sleep>:
}



void power_mode_sleep(RTC_HandleTypeDef* hrtc)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
	/* Set all GPIO in analog state to reduce power consumption */
	GPIO_AnalogState_Config();
 8001668:	f7ff fe84 	bl	8001374 <GPIO_AnalogState_Config>

	/* Set the System clock to 24 MHz (MSI) */
	SystemClock_24MHz();
 800166c:	f7ff fee2 	bl	8001434 <SystemClock_24MHz>

	/* Enable Power Clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001670:	4b19      	ldr	r3, [pc, #100]	; (80016d8 <power_mode_sleep+0x78>)
 8001672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001674:	4a18      	ldr	r2, [pc, #96]	; (80016d8 <power_mode_sleep+0x78>)
 8001676:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800167a:	6593      	str	r3, [r2, #88]	; 0x58
 800167c:	4b16      	ldr	r3, [pc, #88]	; (80016d8 <power_mode_sleep+0x78>)
 800167e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001680:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	68fb      	ldr	r3, [r7, #12]
	/* Configure the main internal regulator output voltage */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001688:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800168c:	f002 fc3a 	bl	8003f04 <HAL_PWREx_ControlVoltageScaling>

	/* Set timer for 5s */
	HAL_RTCEx_SetWakeUpTimer_IT(hrtc, 0x2710, RTC_WAKEUPCLOCK_RTCCLK_DIV16);
 8001690:	2200      	movs	r2, #0
 8001692:	f242 7110 	movw	r1, #10000	; 0x2710
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f004 f83e 	bl	8005718 <HAL_RTCEx_SetWakeUpTimer_IT>

	/* Suspend Tick increment to prevent wakeup by Systick interrupt.         */
	/* Otherwise the Systick interrupt will wake up the device within 1ms     */
	/* (HAL time base).                                                       */
	HAL_SuspendTick();
 800169c:	f000 fac8 	bl	8001c30 <HAL_SuspendTick>

	/* Switch off all clock enable ... */
	RCC->AHB1SMENR = 0x0;
 80016a0:	4b0d      	ldr	r3, [pc, #52]	; (80016d8 <power_mode_sleep+0x78>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	669a      	str	r2, [r3, #104]	; 0x68
	RCC->AHB2SMENR = 0x0;
 80016a6:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <power_mode_sleep+0x78>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	66da      	str	r2, [r3, #108]	; 0x6c
	RCC->AHB3SMENR = 0x0;
 80016ac:	4b0a      	ldr	r3, [pc, #40]	; (80016d8 <power_mode_sleep+0x78>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	671a      	str	r2, [r3, #112]	; 0x70
	RCC->APB1SMENR1 = 0x0;
 80016b2:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <power_mode_sleep+0x78>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	679a      	str	r2, [r3, #120]	; 0x78
	RCC->APB1SMENR2 = 0x0;
 80016b8:	4b07      	ldr	r3, [pc, #28]	; (80016d8 <power_mode_sleep+0x78>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	67da      	str	r2, [r3, #124]	; 0x7c
	RCC->APB2SMENR = 0x0;
 80016be:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <power_mode_sleep+0x78>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

	/* Enter SLEEP Mode, Main regulator is ON */
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80016c6:	2101      	movs	r1, #1
 80016c8:	2000      	movs	r0, #0
 80016ca:	f002 fbd9 	bl	8003e80 <HAL_PWR_EnterSLEEPMode>
}
 80016ce:	bf00      	nop
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40021000 	.word	0x40021000

080016dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e2:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <HAL_MspInit+0x44>)
 80016e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016e6:	4a0e      	ldr	r2, [pc, #56]	; (8001720 <HAL_MspInit+0x44>)
 80016e8:	f043 0301 	orr.w	r3, r3, #1
 80016ec:	6613      	str	r3, [r2, #96]	; 0x60
 80016ee:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <HAL_MspInit+0x44>)
 80016f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	607b      	str	r3, [r7, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016fa:	4b09      	ldr	r3, [pc, #36]	; (8001720 <HAL_MspInit+0x44>)
 80016fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016fe:	4a08      	ldr	r2, [pc, #32]	; (8001720 <HAL_MspInit+0x44>)
 8001700:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001704:	6593      	str	r3, [r2, #88]	; 0x58
 8001706:	4b06      	ldr	r3, [pc, #24]	; (8001720 <HAL_MspInit+0x44>)
 8001708:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800170a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170e:	603b      	str	r3, [r7, #0]
 8001710:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001712:	bf00      	nop
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	40021000 	.word	0x40021000

08001724 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b08a      	sub	sp, #40	; 0x28
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172c:	f107 0314 	add.w	r3, r7, #20
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a2b      	ldr	r2, [pc, #172]	; (80017f0 <HAL_ADC_MspInit+0xcc>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d14f      	bne.n	80017e6 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001746:	4b2b      	ldr	r3, [pc, #172]	; (80017f4 <HAL_ADC_MspInit+0xd0>)
 8001748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800174a:	4a2a      	ldr	r2, [pc, #168]	; (80017f4 <HAL_ADC_MspInit+0xd0>)
 800174c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001750:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001752:	4b28      	ldr	r3, [pc, #160]	; (80017f4 <HAL_ADC_MspInit+0xd0>)
 8001754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001756:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800175e:	4b25      	ldr	r3, [pc, #148]	; (80017f4 <HAL_ADC_MspInit+0xd0>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001762:	4a24      	ldr	r2, [pc, #144]	; (80017f4 <HAL_ADC_MspInit+0xd0>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	64d3      	str	r3, [r2, #76]	; 0x4c
 800176a:	4b22      	ldr	r3, [pc, #136]	; (80017f4 <HAL_ADC_MspInit+0xd0>)
 800176c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176e:	f003 0301 	and.w	r3, r3, #1
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001776:	2350      	movs	r3, #80	; 0x50
 8001778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800177a:	230b      	movs	r3, #11
 800177c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001782:	f107 0314 	add.w	r3, r7, #20
 8001786:	4619      	mov	r1, r3
 8001788:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800178c:	f001 fddc 	bl	8003348 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001790:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <HAL_ADC_MspInit+0xd4>)
 8001792:	4a1a      	ldr	r2, [pc, #104]	; (80017fc <HAL_ADC_MspInit+0xd8>)
 8001794:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001796:	4b18      	ldr	r3, [pc, #96]	; (80017f8 <HAL_ADC_MspInit+0xd4>)
 8001798:	2200      	movs	r2, #0
 800179a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800179c:	4b16      	ldr	r3, [pc, #88]	; (80017f8 <HAL_ADC_MspInit+0xd4>)
 800179e:	2200      	movs	r2, #0
 80017a0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017a2:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <HAL_ADC_MspInit+0xd4>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017a8:	4b13      	ldr	r3, [pc, #76]	; (80017f8 <HAL_ADC_MspInit+0xd4>)
 80017aa:	2280      	movs	r2, #128	; 0x80
 80017ac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017ae:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <HAL_ADC_MspInit+0xd4>)
 80017b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017b4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017b6:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <HAL_ADC_MspInit+0xd4>)
 80017b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017bc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017be:	4b0e      	ldr	r3, [pc, #56]	; (80017f8 <HAL_ADC_MspInit+0xd4>)
 80017c0:	2220      	movs	r2, #32
 80017c2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017c4:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <HAL_ADC_MspInit+0xd4>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017ca:	480b      	ldr	r0, [pc, #44]	; (80017f8 <HAL_ADC_MspInit+0xd4>)
 80017cc:	f001 fbc4 	bl	8002f58 <HAL_DMA_Init>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 80017d6:	f7ff ff3b 	bl	8001650 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a06      	ldr	r2, [pc, #24]	; (80017f8 <HAL_ADC_MspInit+0xd4>)
 80017de:	64da      	str	r2, [r3, #76]	; 0x4c
 80017e0:	4a05      	ldr	r2, [pc, #20]	; (80017f8 <HAL_ADC_MspInit+0xd4>)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80017e6:	bf00      	nop
 80017e8:	3728      	adds	r7, #40	; 0x28
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	50040000 	.word	0x50040000
 80017f4:	40021000 	.word	0x40021000
 80017f8:	200011a4 	.word	0x200011a4
 80017fc:	40020008 	.word	0x40020008

08001800 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b08a      	sub	sp, #40	; 0x28
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001808:	f107 0314 	add.w	r3, r7, #20
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a18      	ldr	r2, [pc, #96]	; (8001880 <HAL_I2C_MspInit+0x80>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d129      	bne.n	8001876 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001822:	4b18      	ldr	r3, [pc, #96]	; (8001884 <HAL_I2C_MspInit+0x84>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001826:	4a17      	ldr	r2, [pc, #92]	; (8001884 <HAL_I2C_MspInit+0x84>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800182e:	4b15      	ldr	r3, [pc, #84]	; (8001884 <HAL_I2C_MspInit+0x84>)
 8001830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800183a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800183e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001840:	2312      	movs	r3, #18
 8001842:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001844:	2301      	movs	r3, #1
 8001846:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001848:	2303      	movs	r3, #3
 800184a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800184c:	2304      	movs	r3, #4
 800184e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001850:	f107 0314 	add.w	r3, r7, #20
 8001854:	4619      	mov	r1, r3
 8001856:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800185a:	f001 fd75 	bl	8003348 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800185e:	4b09      	ldr	r3, [pc, #36]	; (8001884 <HAL_I2C_MspInit+0x84>)
 8001860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001862:	4a08      	ldr	r2, [pc, #32]	; (8001884 <HAL_I2C_MspInit+0x84>)
 8001864:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001868:	6593      	str	r3, [r2, #88]	; 0x58
 800186a:	4b06      	ldr	r3, [pc, #24]	; (8001884 <HAL_I2C_MspInit+0x84>)
 800186c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800186e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001876:	bf00      	nop
 8001878:	3728      	adds	r7, #40	; 0x28
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40005400 	.word	0x40005400
 8001884:	40021000 	.word	0x40021000

08001888 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a08      	ldr	r2, [pc, #32]	; (80018b8 <HAL_RTC_MspInit+0x30>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d107      	bne.n	80018aa <HAL_RTC_MspInit+0x22>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800189a:	4b08      	ldr	r3, [pc, #32]	; (80018bc <HAL_RTC_MspInit+0x34>)
 800189c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018a0:	4a06      	ldr	r2, [pc, #24]	; (80018bc <HAL_RTC_MspInit+0x34>)
 80018a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80018aa:	bf00      	nop
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	40002800 	.word	0x40002800
 80018bc:	40021000 	.word	0x40021000

080018c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08a      	sub	sp, #40	; 0x28
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c8:	f107 0314 	add.w	r3, r7, #20
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
 80018d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a20      	ldr	r2, [pc, #128]	; (8001960 <HAL_UART_MspInit+0xa0>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d13a      	bne.n	8001958 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018e2:	4b20      	ldr	r3, [pc, #128]	; (8001964 <HAL_UART_MspInit+0xa4>)
 80018e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018e6:	4a1f      	ldr	r2, [pc, #124]	; (8001964 <HAL_UART_MspInit+0xa4>)
 80018e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018ec:	6593      	str	r3, [r2, #88]	; 0x58
 80018ee:	4b1d      	ldr	r3, [pc, #116]	; (8001964 <HAL_UART_MspInit+0xa4>)
 80018f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f6:	613b      	str	r3, [r7, #16]
 80018f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fa:	4b1a      	ldr	r3, [pc, #104]	; (8001964 <HAL_UART_MspInit+0xa4>)
 80018fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fe:	4a19      	ldr	r2, [pc, #100]	; (8001964 <HAL_UART_MspInit+0xa4>)
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001906:	4b17      	ldr	r3, [pc, #92]	; (8001964 <HAL_UART_MspInit+0xa4>)
 8001908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001912:	2304      	movs	r3, #4
 8001914:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001916:	2302      	movs	r3, #2
 8001918:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2300      	movs	r3, #0
 800191c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800191e:	2303      	movs	r3, #3
 8001920:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001922:	2307      	movs	r3, #7
 8001924:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001926:	f107 0314 	add.w	r3, r7, #20
 800192a:	4619      	mov	r1, r3
 800192c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001930:	f001 fd0a 	bl	8003348 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001934:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193a:	2302      	movs	r3, #2
 800193c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001942:	2303      	movs	r3, #3
 8001944:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001946:	2303      	movs	r3, #3
 8001948:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800194a:	f107 0314 	add.w	r3, r7, #20
 800194e:	4619      	mov	r1, r3
 8001950:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001954:	f001 fcf8 	bl	8003348 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001958:	bf00      	nop
 800195a:	3728      	adds	r7, #40	; 0x28
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40004400 	.word	0x40004400
 8001964:	40021000 	.word	0x40021000

08001968 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800196c:	bf00      	nop
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001976:	b480      	push	{r7}
 8001978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800197a:	e7fe      	b.n	800197a <HardFault_Handler+0x4>

0800197c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001980:	e7fe      	b.n	8001980 <MemManage_Handler+0x4>

08001982 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001982:	b480      	push	{r7}
 8001984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001986:	e7fe      	b.n	8001986 <BusFault_Handler+0x4>

08001988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800198c:	e7fe      	b.n	800198c <UsageFault_Handler+0x4>

0800198e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800198e:	b480      	push	{r7}
 8001990:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001992:	bf00      	nop
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019aa:	b480      	push	{r7}
 80019ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019ae:	bf00      	nop
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019bc:	f000 f8f6 	bl	8001bac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019c0:	bf00      	nop
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80019c8:	4802      	ldr	r0, [pc, #8]	; (80019d4 <DMA1_Channel1_IRQHandler+0x10>)
 80019ca:	f001 fbdd 	bl	8003188 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	200011a4 	.word	0x200011a4

080019d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019e0:	4a14      	ldr	r2, [pc, #80]	; (8001a34 <_sbrk+0x5c>)
 80019e2:	4b15      	ldr	r3, [pc, #84]	; (8001a38 <_sbrk+0x60>)
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019ec:	4b13      	ldr	r3, [pc, #76]	; (8001a3c <_sbrk+0x64>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d102      	bne.n	80019fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019f4:	4b11      	ldr	r3, [pc, #68]	; (8001a3c <_sbrk+0x64>)
 80019f6:	4a12      	ldr	r2, [pc, #72]	; (8001a40 <_sbrk+0x68>)
 80019f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019fa:	4b10      	ldr	r3, [pc, #64]	; (8001a3c <_sbrk+0x64>)
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4413      	add	r3, r2
 8001a02:	693a      	ldr	r2, [r7, #16]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d207      	bcs.n	8001a18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a08:	f004 fb6e 	bl	80060e8 <__errno>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	230c      	movs	r3, #12
 8001a10:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001a12:	f04f 33ff 	mov.w	r3, #4294967295
 8001a16:	e009      	b.n	8001a2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a18:	4b08      	ldr	r3, [pc, #32]	; (8001a3c <_sbrk+0x64>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a1e:	4b07      	ldr	r3, [pc, #28]	; (8001a3c <_sbrk+0x64>)
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4413      	add	r3, r2
 8001a26:	4a05      	ldr	r2, [pc, #20]	; (8001a3c <_sbrk+0x64>)
 8001a28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3718      	adds	r7, #24
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	20010000 	.word	0x20010000
 8001a38:	00000400 	.word	0x00000400
 8001a3c:	200000a8 	.word	0x200000a8
 8001a40:	20001230 	.word	0x20001230

08001a44 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a48:	4b17      	ldr	r3, [pc, #92]	; (8001aa8 <SystemInit+0x64>)
 8001a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a4e:	4a16      	ldr	r2, [pc, #88]	; (8001aa8 <SystemInit+0x64>)
 8001a50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001a58:	4b14      	ldr	r3, [pc, #80]	; (8001aac <SystemInit+0x68>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a13      	ldr	r2, [pc, #76]	; (8001aac <SystemInit+0x68>)
 8001a5e:	f043 0301 	orr.w	r3, r3, #1
 8001a62:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001a64:	4b11      	ldr	r3, [pc, #68]	; (8001aac <SystemInit+0x68>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001a6a:	4b10      	ldr	r3, [pc, #64]	; (8001aac <SystemInit+0x68>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a0f      	ldr	r2, [pc, #60]	; (8001aac <SystemInit+0x68>)
 8001a70:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001a74:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001a78:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <SystemInit+0x68>)
 8001a7c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a80:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a82:	4b0a      	ldr	r3, [pc, #40]	; (8001aac <SystemInit+0x68>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a09      	ldr	r2, [pc, #36]	; (8001aac <SystemInit+0x68>)
 8001a88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a8c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001a8e:	4b07      	ldr	r3, [pc, #28]	; (8001aac <SystemInit+0x68>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a94:	4b04      	ldr	r3, [pc, #16]	; (8001aa8 <SystemInit+0x64>)
 8001a96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a9a:	609a      	str	r2, [r3, #8]
#endif
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	e000ed00 	.word	0xe000ed00
 8001aac:	40021000 	.word	0x40021000

08001ab0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ab0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ae8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ab4:	f7ff ffc6 	bl	8001a44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001ab8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001aba:	e003      	b.n	8001ac4 <LoopCopyDataInit>

08001abc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001abc:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001abe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001ac0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001ac2:	3104      	adds	r1, #4

08001ac4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001ac4:	480a      	ldr	r0, [pc, #40]	; (8001af0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001ac6:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001ac8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001aca:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001acc:	d3f6      	bcc.n	8001abc <CopyDataInit>
	ldr	r2, =_sbss
 8001ace:	4a0a      	ldr	r2, [pc, #40]	; (8001af8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001ad0:	e002      	b.n	8001ad8 <LoopFillZerobss>

08001ad2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001ad2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001ad4:	f842 3b04 	str.w	r3, [r2], #4

08001ad8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001ad8:	4b08      	ldr	r3, [pc, #32]	; (8001afc <LoopForever+0x16>)
	cmp	r2, r3
 8001ada:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001adc:	d3f9      	bcc.n	8001ad2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ade:	f004 fb09 	bl	80060f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ae2:	f7ff f9b9 	bl	8000e58 <main>

08001ae6 <LoopForever>:

LoopForever:
    b LoopForever
 8001ae6:	e7fe      	b.n	8001ae6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ae8:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8001aec:	08006bdc 	.word	0x08006bdc
	ldr	r0, =_sdata
 8001af0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001af4:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8001af8:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8001afc:	2000122c 	.word	0x2000122c

08001b00 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b00:	e7fe      	b.n	8001b00 <ADC1_IRQHandler>

08001b02 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b082      	sub	sp, #8
 8001b06:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b0c:	2003      	movs	r0, #3
 8001b0e:	f001 f9e1 	bl	8002ed4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b12:	2000      	movs	r0, #0
 8001b14:	f000 f80e 	bl	8001b34 <HAL_InitTick>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d002      	beq.n	8001b24 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	71fb      	strb	r3, [r7, #7]
 8001b22:	e001      	b.n	8001b28 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b24:	f7ff fdda 	bl	80016dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b28:	79fb      	ldrb	r3, [r7, #7]
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001b40:	4b17      	ldr	r3, [pc, #92]	; (8001ba0 <HAL_InitTick+0x6c>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d023      	beq.n	8001b90 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001b48:	4b16      	ldr	r3, [pc, #88]	; (8001ba4 <HAL_InitTick+0x70>)
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	4b14      	ldr	r3, [pc, #80]	; (8001ba0 <HAL_InitTick+0x6c>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	4619      	mov	r1, r3
 8001b52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b56:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f001 f9ed 	bl	8002f3e <HAL_SYSTICK_Config>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d10f      	bne.n	8001b8a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2b0f      	cmp	r3, #15
 8001b6e:	d809      	bhi.n	8001b84 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b70:	2200      	movs	r2, #0
 8001b72:	6879      	ldr	r1, [r7, #4]
 8001b74:	f04f 30ff 	mov.w	r0, #4294967295
 8001b78:	f001 f9b7 	bl	8002eea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b7c:	4a0a      	ldr	r2, [pc, #40]	; (8001ba8 <HAL_InitTick+0x74>)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6013      	str	r3, [r2, #0]
 8001b82:	e007      	b.n	8001b94 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	73fb      	strb	r3, [r7, #15]
 8001b88:	e004      	b.n	8001b94 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	73fb      	strb	r3, [r7, #15]
 8001b8e:	e001      	b.n	8001b94 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3710      	adds	r7, #16
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20000008 	.word	0x20000008
 8001ba4:	20000000 	.word	0x20000000
 8001ba8:	20000004 	.word	0x20000004

08001bac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001bb0:	4b06      	ldr	r3, [pc, #24]	; (8001bcc <HAL_IncTick+0x20>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	4b06      	ldr	r3, [pc, #24]	; (8001bd0 <HAL_IncTick+0x24>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4413      	add	r3, r2
 8001bbc:	4a04      	ldr	r2, [pc, #16]	; (8001bd0 <HAL_IncTick+0x24>)
 8001bbe:	6013      	str	r3, [r2, #0]
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	20000008 	.word	0x20000008
 8001bd0:	20001224 	.word	0x20001224

08001bd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  return uwTick;
 8001bd8:	4b03      	ldr	r3, [pc, #12]	; (8001be8 <HAL_GetTick+0x14>)
 8001bda:	681b      	ldr	r3, [r3, #0]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	20001224 	.word	0x20001224

08001bec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bf4:	f7ff ffee 	bl	8001bd4 <HAL_GetTick>
 8001bf8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c04:	d005      	beq.n	8001c12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001c06:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <HAL_Delay+0x40>)
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	4413      	add	r3, r2
 8001c10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c12:	bf00      	nop
 8001c14:	f7ff ffde 	bl	8001bd4 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d8f7      	bhi.n	8001c14 <HAL_Delay+0x28>
  {
  }
}
 8001c24:	bf00      	nop
 8001c26:	3710      	adds	r7, #16
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	20000008 	.word	0x20000008

08001c30 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001c34:	4b05      	ldr	r3, [pc, #20]	; (8001c4c <HAL_SuspendTick+0x1c>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a04      	ldr	r2, [pc, #16]	; (8001c4c <HAL_SuspendTick+0x1c>)
 8001c3a:	f023 0302 	bic.w	r3, r3, #2
 8001c3e:	6013      	str	r3, [r2, #0]
}
 8001c40:	bf00      	nop
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	e000e010 	.word	0xe000e010

08001c50 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	431a      	orrs	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	609a      	str	r2, [r3, #8]
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001c76:	b480      	push	{r7}
 8001c78:	b083      	sub	sp, #12
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
 8001c7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	431a      	orrs	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b087      	sub	sp, #28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
 8001cc4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	3360      	adds	r3, #96	; 0x60
 8001cca:	461a      	mov	r2, r3
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	4413      	add	r3, r2
 8001cd2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	4b08      	ldr	r3, [pc, #32]	; (8001cfc <LL_ADC_SetOffset+0x44>)
 8001cda:	4013      	ands	r3, r2
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001ce2:	683a      	ldr	r2, [r7, #0]
 8001ce4:	430a      	orrs	r2, r1
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001cf0:	bf00      	nop
 8001cf2:	371c      	adds	r7, #28
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr
 8001cfc:	03fff000 	.word	0x03fff000

08001d00 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	3360      	adds	r3, #96	; 0x60
 8001d0e:	461a      	mov	r2, r3
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	4413      	add	r3, r2
 8001d16:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3714      	adds	r7, #20
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b087      	sub	sp, #28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	3360      	adds	r3, #96	; 0x60
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	4413      	add	r3, r2
 8001d44:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	431a      	orrs	r2, r3
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001d56:	bf00      	nop
 8001d58:	371c      	adds	r7, #28
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001d62:	b480      	push	{r7}
 8001d64:	b083      	sub	sp, #12
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	68db      	ldr	r3, [r3, #12]
 8001d6e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d101      	bne.n	8001d7a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001d76:	2301      	movs	r3, #1
 8001d78:	e000      	b.n	8001d7c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b087      	sub	sp, #28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	3330      	adds	r3, #48	; 0x30
 8001d98:	461a      	mov	r2, r3
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	0a1b      	lsrs	r3, r3, #8
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	f003 030c 	and.w	r3, r3, #12
 8001da4:	4413      	add	r3, r2
 8001da6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	f003 031f 	and.w	r3, r3, #31
 8001db2:	211f      	movs	r1, #31
 8001db4:	fa01 f303 	lsl.w	r3, r1, r3
 8001db8:	43db      	mvns	r3, r3
 8001dba:	401a      	ands	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	0e9b      	lsrs	r3, r3, #26
 8001dc0:	f003 011f 	and.w	r1, r3, #31
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	f003 031f 	and.w	r3, r3, #31
 8001dca:	fa01 f303 	lsl.w	r3, r1, r3
 8001dce:	431a      	orrs	r2, r3
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001dd4:	bf00      	nop
 8001dd6:	371c      	adds	r7, #28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b087      	sub	sp, #28
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	60f8      	str	r0, [r7, #12]
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	3314      	adds	r3, #20
 8001df0:	461a      	mov	r2, r3
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	0e5b      	lsrs	r3, r3, #25
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	f003 0304 	and.w	r3, r3, #4
 8001dfc:	4413      	add	r3, r2
 8001dfe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	0d1b      	lsrs	r3, r3, #20
 8001e08:	f003 031f 	and.w	r3, r3, #31
 8001e0c:	2107      	movs	r1, #7
 8001e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e12:	43db      	mvns	r3, r3
 8001e14:	401a      	ands	r2, r3
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	0d1b      	lsrs	r3, r3, #20
 8001e1a:	f003 031f 	and.w	r3, r3, #31
 8001e1e:	6879      	ldr	r1, [r7, #4]
 8001e20:	fa01 f303 	lsl.w	r3, r1, r3
 8001e24:	431a      	orrs	r2, r3
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001e2a:	bf00      	nop
 8001e2c:	371c      	adds	r7, #28
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
	...

08001e38 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e50:	43db      	mvns	r3, r3
 8001e52:	401a      	ands	r2, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f003 0318 	and.w	r3, r3, #24
 8001e5a:	4908      	ldr	r1, [pc, #32]	; (8001e7c <LL_ADC_SetChannelSingleDiff+0x44>)
 8001e5c:	40d9      	lsrs	r1, r3
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	400b      	ands	r3, r1
 8001e62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e66:	431a      	orrs	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001e6e:	bf00      	nop
 8001e70:	3714      	adds	r7, #20
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	0007ffff 	.word	0x0007ffff

08001e80 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001e90:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	6093      	str	r3, [r2, #8]
}
 8001e98:	bf00      	nop
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001eb4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001eb8:	d101      	bne.n	8001ebe <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e000      	b.n	8001ec0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001ebe:	2300      	movs	r3, #0
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001edc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ee0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f04:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001f08:	d101      	bne.n	8001f0e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e000      	b.n	8001f10 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001f2c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f30:	f043 0201 	orr.w	r2, r3, #1
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001f38:	bf00      	nop
 8001f3a:	370c      	adds	r7, #12
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	f003 0301 	and.w	r3, r3, #1
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d101      	bne.n	8001f5c <LL_ADC_IsEnabled+0x18>
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e000      	b.n	8001f5e <LL_ADC_IsEnabled+0x1a>
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b083      	sub	sp, #12
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001f7a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f7e:	f043 0204 	orr.w	r2, r3, #4
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001f86:	bf00      	nop
 8001f88:	370c      	adds	r7, #12
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr

08001f92 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001f92:	b480      	push	{r7}
 8001f94:	b083      	sub	sp, #12
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f003 0304 	and.w	r3, r3, #4
 8001fa2:	2b04      	cmp	r3, #4
 8001fa4:	d101      	bne.n	8001faa <LL_ADC_REG_IsConversionOngoing+0x18>
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e000      	b.n	8001fac <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f003 0308 	and.w	r3, r3, #8
 8001fc8:	2b08      	cmp	r3, #8
 8001fca:	d101      	bne.n	8001fd0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e000      	b.n	8001fd2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
	...

08001fe0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b088      	sub	sp, #32
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001fec:	2300      	movs	r3, #0
 8001fee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d101      	bne.n	8001ffa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e12a      	b.n	8002250 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	691b      	ldr	r3, [r3, #16]
 8001ffe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002004:	2b00      	cmp	r3, #0
 8002006:	d109      	bne.n	800201c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f7ff fb8b 	bl	8001724 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2200      	movs	r2, #0
 8002018:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4618      	mov	r0, r3
 8002022:	f7ff ff3f 	bl	8001ea4 <LL_ADC_IsDeepPowerDownEnabled>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d004      	beq.n	8002036 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff ff25 	bl	8001e80 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4618      	mov	r0, r3
 800203c:	f7ff ff5a 	bl	8001ef4 <LL_ADC_IsInternalRegulatorEnabled>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d113      	bne.n	800206e <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff ff3e 	bl	8001ecc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002050:	4b81      	ldr	r3, [pc, #516]	; (8002258 <HAL_ADC_Init+0x278>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	099b      	lsrs	r3, r3, #6
 8002056:	4a81      	ldr	r2, [pc, #516]	; (800225c <HAL_ADC_Init+0x27c>)
 8002058:	fba2 2303 	umull	r2, r3, r2, r3
 800205c:	099b      	lsrs	r3, r3, #6
 800205e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002060:	e002      	b.n	8002068 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	3b01      	subs	r3, #1
 8002066:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d1f9      	bne.n	8002062 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4618      	mov	r0, r3
 8002074:	f7ff ff3e 	bl	8001ef4 <LL_ADC_IsInternalRegulatorEnabled>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d10d      	bne.n	800209a <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002082:	f043 0210 	orr.w	r2, r3, #16
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800208e:	f043 0201 	orr.w	r2, r3, #1
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff ff77 	bl	8001f92 <LL_ADC_REG_IsConversionOngoing>
 80020a4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020aa:	f003 0310 	and.w	r3, r3, #16
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	f040 80c5 	bne.w	800223e <HAL_ADC_Init+0x25e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	f040 80c1 	bne.w	800223e <HAL_ADC_Init+0x25e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020c0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80020c4:	f043 0202 	orr.w	r2, r3, #2
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff ff37 	bl	8001f44 <LL_ADC_IsEnabled>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d10b      	bne.n	80020f4 <HAL_ADC_Init+0x114>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020dc:	4860      	ldr	r0, [pc, #384]	; (8002260 <HAL_ADC_Init+0x280>)
 80020de:	f7ff ff31 	bl	8001f44 <LL_ADC_IsEnabled>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d105      	bne.n	80020f4 <HAL_ADC_Init+0x114>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	4619      	mov	r1, r3
 80020ee:	485d      	ldr	r0, [pc, #372]	; (8002264 <HAL_ADC_Init+0x284>)
 80020f0:	f7ff fdae 	bl	8001c50 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	7e5b      	ldrb	r3, [r3, #25]
 80020f8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020fe:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002104:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800210a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002112:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002114:	4313      	orrs	r3, r2
 8002116:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d106      	bne.n	8002130 <HAL_ADC_Init+0x150>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002126:	3b01      	subs	r3, #1
 8002128:	045b      	lsls	r3, r3, #17
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	4313      	orrs	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002134:	2b00      	cmp	r3, #0
 8002136:	d009      	beq.n	800214c <HAL_ADC_Init+0x16c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800213c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002144:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002146:	69ba      	ldr	r2, [r7, #24]
 8002148:	4313      	orrs	r3, r2
 800214a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68da      	ldr	r2, [r3, #12]
 8002152:	4b45      	ldr	r3, [pc, #276]	; (8002268 <HAL_ADC_Init+0x288>)
 8002154:	4013      	ands	r3, r2
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	6812      	ldr	r2, [r2, #0]
 800215a:	69b9      	ldr	r1, [r7, #24]
 800215c:	430b      	orrs	r3, r1
 800215e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ff14 	bl	8001f92 <LL_ADC_REG_IsConversionOngoing>
 800216a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff ff21 	bl	8001fb8 <LL_ADC_INJ_IsConversionOngoing>
 8002176:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d13d      	bne.n	80021fa <HAL_ADC_Init+0x21a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d13a      	bne.n	80021fa <HAL_ADC_Init+0x21a>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002188:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002190:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002192:	4313      	orrs	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80021a0:	f023 0302 	bic.w	r3, r3, #2
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	6812      	ldr	r2, [r2, #0]
 80021a8:	69b9      	ldr	r1, [r7, #24]
 80021aa:	430b      	orrs	r3, r1
 80021ac:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d118      	bne.n	80021ea <HAL_ADC_Init+0x20a>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80021c2:	f023 0304 	bic.w	r3, r3, #4
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80021ce:	4311      	orrs	r1, r2
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80021d4:	4311      	orrs	r1, r2
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80021da:	430a      	orrs	r2, r1
 80021dc:	431a      	orrs	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f042 0201 	orr.w	r2, r2, #1
 80021e6:	611a      	str	r2, [r3, #16]
 80021e8:	e007      	b.n	80021fa <HAL_ADC_Init+0x21a>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	691a      	ldr	r2, [r3, #16]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f022 0201 	bic.w	r2, r2, #1
 80021f8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d10c      	bne.n	800221c <HAL_ADC_Init+0x23c>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002208:	f023 010f 	bic.w	r1, r3, #15
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	69db      	ldr	r3, [r3, #28]
 8002210:	1e5a      	subs	r2, r3, #1
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	430a      	orrs	r2, r1
 8002218:	631a      	str	r2, [r3, #48]	; 0x30
 800221a:	e007      	b.n	800222c <HAL_ADC_Init+0x24c>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f022 020f 	bic.w	r2, r2, #15
 800222a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002230:	f023 0303 	bic.w	r3, r3, #3
 8002234:	f043 0201 	orr.w	r2, r3, #1
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	655a      	str	r2, [r3, #84]	; 0x54
 800223c:	e007      	b.n	800224e <HAL_ADC_Init+0x26e>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002242:	f043 0210 	orr.w	r2, r3, #16
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800224e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002250:	4618      	mov	r0, r3
 8002252:	3720      	adds	r7, #32
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	20000000 	.word	0x20000000
 800225c:	053e2d63 	.word	0x053e2d63
 8002260:	50040000 	.word	0x50040000
 8002264:	50040300 	.word	0x50040300
 8002268:	fff0c007 	.word	0xfff0c007

0800226c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff fe88 	bl	8001f92 <LL_ADC_REG_IsConversionOngoing>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d167      	bne.n	8002358 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800228e:	2b01      	cmp	r3, #1
 8002290:	d101      	bne.n	8002296 <HAL_ADC_Start_DMA+0x2a>
 8002292:	2302      	movs	r3, #2
 8002294:	e063      	b.n	800235e <HAL_ADC_Start_DMA+0xf2>
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2201      	movs	r2, #1
 800229a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800229e:	68f8      	ldr	r0, [r7, #12]
 80022a0:	f000 fc5a 	bl	8002b58 <ADC_Enable>
 80022a4:	4603      	mov	r3, r0
 80022a6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80022a8:	7dfb      	ldrb	r3, [r7, #23]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d14f      	bne.n	800234e <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022b2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80022b6:	f023 0301 	bic.w	r3, r3, #1
 80022ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d006      	beq.n	80022dc <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d2:	f023 0206 	bic.w	r2, r3, #6
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	659a      	str	r2, [r3, #88]	; 0x58
 80022da:	e002      	b.n	80022e2 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2200      	movs	r2, #0
 80022e0:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022e6:	4a20      	ldr	r2, [pc, #128]	; (8002368 <HAL_ADC_Start_DMA+0xfc>)
 80022e8:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022ee:	4a1f      	ldr	r2, [pc, #124]	; (800236c <HAL_ADC_Start_DMA+0x100>)
 80022f0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022f6:	4a1e      	ldr	r2, [pc, #120]	; (8002370 <HAL_ADC_Start_DMA+0x104>)
 80022f8:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	221c      	movs	r2, #28
 8002300:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2200      	movs	r2, #0
 8002306:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f042 0210 	orr.w	r2, r2, #16
 8002318:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	68da      	ldr	r2, [r3, #12]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f042 0201 	orr.w	r2, r2, #1
 8002328:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	3340      	adds	r3, #64	; 0x40
 8002334:	4619      	mov	r1, r3
 8002336:	68ba      	ldr	r2, [r7, #8]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f000 fec5 	bl	80030c8 <HAL_DMA_Start_IT>
 800233e:	4603      	mov	r3, r0
 8002340:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff fe0f 	bl	8001f6a <LL_ADC_REG_StartConversion>
 800234c:	e006      	b.n	800235c <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002356:	e001      	b.n	800235c <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002358:	2302      	movs	r3, #2
 800235a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800235c:	7dfb      	ldrb	r3, [r7, #23]
}
 800235e:	4618      	mov	r0, r3
 8002360:	3718      	adds	r7, #24
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	08002c0d 	.word	0x08002c0d
 800236c:	08002ce5 	.word	0x08002ce5
 8002370:	08002d01 	.word	0x08002d01

08002374 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b0b6      	sub	sp, #216	; 0xd8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023a6:	2300      	movs	r3, #0
 80023a8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80023ac:	2300      	movs	r3, #0
 80023ae:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d101      	bne.n	80023be <HAL_ADC_ConfigChannel+0x22>
 80023ba:	2302      	movs	r3, #2
 80023bc:	e3b8      	b.n	8002b30 <HAL_ADC_ConfigChannel+0x794>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2201      	movs	r2, #1
 80023c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff fde1 	bl	8001f92 <LL_ADC_REG_IsConversionOngoing>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f040 839d 	bne.w	8002b12 <HAL_ADC_ConfigChannel+0x776>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b05      	cmp	r3, #5
 80023de:	d824      	bhi.n	800242a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	3b02      	subs	r3, #2
 80023e6:	2b03      	cmp	r3, #3
 80023e8:	d81b      	bhi.n	8002422 <HAL_ADC_ConfigChannel+0x86>
 80023ea:	a201      	add	r2, pc, #4	; (adr r2, 80023f0 <HAL_ADC_ConfigChannel+0x54>)
 80023ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023f0:	08002401 	.word	0x08002401
 80023f4:	08002409 	.word	0x08002409
 80023f8:	08002411 	.word	0x08002411
 80023fc:	08002419 	.word	0x08002419
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	220c      	movs	r2, #12
 8002404:	605a      	str	r2, [r3, #4]
          break;
 8002406:	e011      	b.n	800242c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	2212      	movs	r2, #18
 800240c:	605a      	str	r2, [r3, #4]
          break;
 800240e:	e00d      	b.n	800242c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	2218      	movs	r2, #24
 8002414:	605a      	str	r2, [r3, #4]
          break;
 8002416:	e009      	b.n	800242c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800241e:	605a      	str	r2, [r3, #4]
          break;
 8002420:	e004      	b.n	800242c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	2206      	movs	r2, #6
 8002426:	605a      	str	r2, [r3, #4]
          break;
 8002428:	e000      	b.n	800242c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800242a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6818      	ldr	r0, [r3, #0]
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	6859      	ldr	r1, [r3, #4]
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	461a      	mov	r2, r3
 800243a:	f7ff fca5 	bl	8001d88 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff fda5 	bl	8001f92 <LL_ADC_REG_IsConversionOngoing>
 8002448:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4618      	mov	r0, r3
 8002452:	f7ff fdb1 	bl	8001fb8 <LL_ADC_INJ_IsConversionOngoing>
 8002456:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800245a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800245e:	2b00      	cmp	r3, #0
 8002460:	f040 81a6 	bne.w	80027b0 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002464:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002468:	2b00      	cmp	r3, #0
 800246a:	f040 81a1 	bne.w	80027b0 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6818      	ldr	r0, [r3, #0]
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	6819      	ldr	r1, [r3, #0]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	461a      	mov	r2, r3
 800247c:	f7ff fcb0 	bl	8001de0 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	695a      	ldr	r2, [r3, #20]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	08db      	lsrs	r3, r3, #3
 800248c:	f003 0303 	and.w	r3, r3, #3
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	fa02 f303 	lsl.w	r3, r2, r3
 8002496:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	2b04      	cmp	r3, #4
 80024a0:	d00a      	beq.n	80024b8 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6818      	ldr	r0, [r3, #0]
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	6919      	ldr	r1, [r3, #16]
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80024b2:	f7ff fc01 	bl	8001cb8 <LL_ADC_SetOffset>
 80024b6:	e17b      	b.n	80027b0 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2100      	movs	r1, #0
 80024be:	4618      	mov	r0, r3
 80024c0:	f7ff fc1e 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 80024c4:	4603      	mov	r3, r0
 80024c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10a      	bne.n	80024e4 <HAL_ADC_ConfigChannel+0x148>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2100      	movs	r1, #0
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff fc13 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 80024da:	4603      	mov	r3, r0
 80024dc:	0e9b      	lsrs	r3, r3, #26
 80024de:	f003 021f 	and.w	r2, r3, #31
 80024e2:	e01e      	b.n	8002522 <HAL_ADC_ConfigChannel+0x186>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2100      	movs	r1, #0
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff fc08 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 80024f0:	4603      	mov	r3, r0
 80024f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80024fa:	fa93 f3a3 	rbit	r3, r3
 80024fe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002502:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002506:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800250a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d101      	bne.n	8002516 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8002512:	2320      	movs	r3, #32
 8002514:	e004      	b.n	8002520 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002516:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800251a:	fab3 f383 	clz	r3, r3
 800251e:	b2db      	uxtb	r3, r3
 8002520:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800252a:	2b00      	cmp	r3, #0
 800252c:	d105      	bne.n	800253a <HAL_ADC_ConfigChannel+0x19e>
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	0e9b      	lsrs	r3, r3, #26
 8002534:	f003 031f 	and.w	r3, r3, #31
 8002538:	e018      	b.n	800256c <HAL_ADC_ConfigChannel+0x1d0>
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002542:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002546:	fa93 f3a3 	rbit	r3, r3
 800254a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800254e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002552:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002556:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800255e:	2320      	movs	r3, #32
 8002560:	e004      	b.n	800256c <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002562:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002566:	fab3 f383 	clz	r3, r3
 800256a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800256c:	429a      	cmp	r2, r3
 800256e:	d106      	bne.n	800257e <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2200      	movs	r2, #0
 8002576:	2100      	movs	r1, #0
 8002578:	4618      	mov	r0, r3
 800257a:	f7ff fbd7 	bl	8001d2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	2101      	movs	r1, #1
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff fbbb 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 800258a:	4603      	mov	r3, r0
 800258c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002590:	2b00      	cmp	r3, #0
 8002592:	d10a      	bne.n	80025aa <HAL_ADC_ConfigChannel+0x20e>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2101      	movs	r1, #1
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff fbb0 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 80025a0:	4603      	mov	r3, r0
 80025a2:	0e9b      	lsrs	r3, r3, #26
 80025a4:	f003 021f 	and.w	r2, r3, #31
 80025a8:	e01e      	b.n	80025e8 <HAL_ADC_ConfigChannel+0x24c>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2101      	movs	r1, #1
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7ff fba5 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 80025b6:	4603      	mov	r3, r0
 80025b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80025c0:	fa93 f3a3 	rbit	r3, r3
 80025c4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80025c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80025cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80025d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d101      	bne.n	80025dc <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80025d8:	2320      	movs	r3, #32
 80025da:	e004      	b.n	80025e6 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80025dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80025e0:	fab3 f383 	clz	r3, r3
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d105      	bne.n	8002600 <HAL_ADC_ConfigChannel+0x264>
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	0e9b      	lsrs	r3, r3, #26
 80025fa:	f003 031f 	and.w	r3, r3, #31
 80025fe:	e018      	b.n	8002632 <HAL_ADC_ConfigChannel+0x296>
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002608:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800260c:	fa93 f3a3 	rbit	r3, r3
 8002610:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002614:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002618:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800261c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002620:	2b00      	cmp	r3, #0
 8002622:	d101      	bne.n	8002628 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002624:	2320      	movs	r3, #32
 8002626:	e004      	b.n	8002632 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002628:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800262c:	fab3 f383 	clz	r3, r3
 8002630:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002632:	429a      	cmp	r2, r3
 8002634:	d106      	bne.n	8002644 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2200      	movs	r2, #0
 800263c:	2101      	movs	r1, #1
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff fb74 	bl	8001d2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2102      	movs	r1, #2
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff fb58 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 8002650:	4603      	mov	r3, r0
 8002652:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002656:	2b00      	cmp	r3, #0
 8002658:	d10a      	bne.n	8002670 <HAL_ADC_ConfigChannel+0x2d4>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2102      	movs	r1, #2
 8002660:	4618      	mov	r0, r3
 8002662:	f7ff fb4d 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 8002666:	4603      	mov	r3, r0
 8002668:	0e9b      	lsrs	r3, r3, #26
 800266a:	f003 021f 	and.w	r2, r3, #31
 800266e:	e01e      	b.n	80026ae <HAL_ADC_ConfigChannel+0x312>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2102      	movs	r1, #2
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff fb42 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 800267c:	4603      	mov	r3, r0
 800267e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002682:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002686:	fa93 f3a3 	rbit	r3, r3
 800268a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800268e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002692:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002696:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 800269e:	2320      	movs	r3, #32
 80026a0:	e004      	b.n	80026ac <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80026a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026a6:	fab3 f383 	clz	r3, r3
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d105      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x32a>
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	0e9b      	lsrs	r3, r3, #26
 80026c0:	f003 031f 	and.w	r3, r3, #31
 80026c4:	e016      	b.n	80026f4 <HAL_ADC_ConfigChannel+0x358>
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80026d2:	fa93 f3a3 	rbit	r3, r3
 80026d6:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80026d8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80026da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80026de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80026e6:	2320      	movs	r3, #32
 80026e8:	e004      	b.n	80026f4 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80026ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80026ee:	fab3 f383 	clz	r3, r3
 80026f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d106      	bne.n	8002706 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2200      	movs	r2, #0
 80026fe:	2102      	movs	r1, #2
 8002700:	4618      	mov	r0, r3
 8002702:	f7ff fb13 	bl	8001d2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	2103      	movs	r1, #3
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff faf7 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 8002712:	4603      	mov	r3, r0
 8002714:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002718:	2b00      	cmp	r3, #0
 800271a:	d10a      	bne.n	8002732 <HAL_ADC_ConfigChannel+0x396>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2103      	movs	r1, #3
 8002722:	4618      	mov	r0, r3
 8002724:	f7ff faec 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 8002728:	4603      	mov	r3, r0
 800272a:	0e9b      	lsrs	r3, r3, #26
 800272c:	f003 021f 	and.w	r2, r3, #31
 8002730:	e017      	b.n	8002762 <HAL_ADC_ConfigChannel+0x3c6>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2103      	movs	r1, #3
 8002738:	4618      	mov	r0, r3
 800273a:	f7ff fae1 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 800273e:	4603      	mov	r3, r0
 8002740:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002742:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002744:	fa93 f3a3 	rbit	r3, r3
 8002748:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800274a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800274c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800274e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002754:	2320      	movs	r3, #32
 8002756:	e003      	b.n	8002760 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002758:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800275a:	fab3 f383 	clz	r3, r3
 800275e:	b2db      	uxtb	r3, r3
 8002760:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800276a:	2b00      	cmp	r3, #0
 800276c:	d105      	bne.n	800277a <HAL_ADC_ConfigChannel+0x3de>
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	0e9b      	lsrs	r3, r3, #26
 8002774:	f003 031f 	and.w	r3, r3, #31
 8002778:	e011      	b.n	800279e <HAL_ADC_ConfigChannel+0x402>
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002780:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002782:	fa93 f3a3 	rbit	r3, r3
 8002786:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002788:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800278a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800278c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002792:	2320      	movs	r3, #32
 8002794:	e003      	b.n	800279e <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002796:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002798:	fab3 f383 	clz	r3, r3
 800279c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800279e:	429a      	cmp	r2, r3
 80027a0:	d106      	bne.n	80027b0 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2200      	movs	r2, #0
 80027a8:	2103      	movs	r1, #3
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff fabe 	bl	8001d2c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff fbc5 	bl	8001f44 <LL_ADC_IsEnabled>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	f040 813f 	bne.w	8002a40 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6818      	ldr	r0, [r3, #0]
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	6819      	ldr	r1, [r3, #0]
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	461a      	mov	r2, r3
 80027d0:	f7ff fb32 	bl	8001e38 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	4a8e      	ldr	r2, [pc, #568]	; (8002a14 <HAL_ADC_ConfigChannel+0x678>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	f040 8130 	bne.w	8002a40 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d10b      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x46c>
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	0e9b      	lsrs	r3, r3, #26
 80027f6:	3301      	adds	r3, #1
 80027f8:	f003 031f 	and.w	r3, r3, #31
 80027fc:	2b09      	cmp	r3, #9
 80027fe:	bf94      	ite	ls
 8002800:	2301      	movls	r3, #1
 8002802:	2300      	movhi	r3, #0
 8002804:	b2db      	uxtb	r3, r3
 8002806:	e019      	b.n	800283c <HAL_ADC_ConfigChannel+0x4a0>
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002810:	fa93 f3a3 	rbit	r3, r3
 8002814:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002816:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002818:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800281a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800281c:	2b00      	cmp	r3, #0
 800281e:	d101      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002820:	2320      	movs	r3, #32
 8002822:	e003      	b.n	800282c <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002824:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002826:	fab3 f383 	clz	r3, r3
 800282a:	b2db      	uxtb	r3, r3
 800282c:	3301      	adds	r3, #1
 800282e:	f003 031f 	and.w	r3, r3, #31
 8002832:	2b09      	cmp	r3, #9
 8002834:	bf94      	ite	ls
 8002836:	2301      	movls	r3, #1
 8002838:	2300      	movhi	r3, #0
 800283a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800283c:	2b00      	cmp	r3, #0
 800283e:	d079      	beq.n	8002934 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002848:	2b00      	cmp	r3, #0
 800284a:	d107      	bne.n	800285c <HAL_ADC_ConfigChannel+0x4c0>
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	0e9b      	lsrs	r3, r3, #26
 8002852:	3301      	adds	r3, #1
 8002854:	069b      	lsls	r3, r3, #26
 8002856:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800285a:	e015      	b.n	8002888 <HAL_ADC_ConfigChannel+0x4ec>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002862:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002864:	fa93 f3a3 	rbit	r3, r3
 8002868:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800286a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800286c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800286e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002870:	2b00      	cmp	r3, #0
 8002872:	d101      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002874:	2320      	movs	r3, #32
 8002876:	e003      	b.n	8002880 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002878:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800287a:	fab3 f383 	clz	r3, r3
 800287e:	b2db      	uxtb	r3, r3
 8002880:	3301      	adds	r3, #1
 8002882:	069b      	lsls	r3, r3, #26
 8002884:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002890:	2b00      	cmp	r3, #0
 8002892:	d109      	bne.n	80028a8 <HAL_ADC_ConfigChannel+0x50c>
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	0e9b      	lsrs	r3, r3, #26
 800289a:	3301      	adds	r3, #1
 800289c:	f003 031f 	and.w	r3, r3, #31
 80028a0:	2101      	movs	r1, #1
 80028a2:	fa01 f303 	lsl.w	r3, r1, r3
 80028a6:	e017      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x53c>
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028b0:	fa93 f3a3 	rbit	r3, r3
 80028b4:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80028b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028b8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80028ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d101      	bne.n	80028c4 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80028c0:	2320      	movs	r3, #32
 80028c2:	e003      	b.n	80028cc <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80028c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028c6:	fab3 f383 	clz	r3, r3
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	3301      	adds	r3, #1
 80028ce:	f003 031f 	and.w	r3, r3, #31
 80028d2:	2101      	movs	r1, #1
 80028d4:	fa01 f303 	lsl.w	r3, r1, r3
 80028d8:	ea42 0103 	orr.w	r1, r2, r3
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d10a      	bne.n	80028fe <HAL_ADC_ConfigChannel+0x562>
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	0e9b      	lsrs	r3, r3, #26
 80028ee:	3301      	adds	r3, #1
 80028f0:	f003 021f 	and.w	r2, r3, #31
 80028f4:	4613      	mov	r3, r2
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	4413      	add	r3, r2
 80028fa:	051b      	lsls	r3, r3, #20
 80028fc:	e018      	b.n	8002930 <HAL_ADC_ConfigChannel+0x594>
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002906:	fa93 f3a3 	rbit	r3, r3
 800290a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800290c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800290e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002910:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002912:	2b00      	cmp	r3, #0
 8002914:	d101      	bne.n	800291a <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002916:	2320      	movs	r3, #32
 8002918:	e003      	b.n	8002922 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 800291a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800291c:	fab3 f383 	clz	r3, r3
 8002920:	b2db      	uxtb	r3, r3
 8002922:	3301      	adds	r3, #1
 8002924:	f003 021f 	and.w	r2, r3, #31
 8002928:	4613      	mov	r3, r2
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	4413      	add	r3, r2
 800292e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002930:	430b      	orrs	r3, r1
 8002932:	e080      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800293c:	2b00      	cmp	r3, #0
 800293e:	d107      	bne.n	8002950 <HAL_ADC_ConfigChannel+0x5b4>
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	0e9b      	lsrs	r3, r3, #26
 8002946:	3301      	adds	r3, #1
 8002948:	069b      	lsls	r3, r3, #26
 800294a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800294e:	e015      	b.n	800297c <HAL_ADC_ConfigChannel+0x5e0>
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002958:	fa93 f3a3 	rbit	r3, r3
 800295c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800295e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002960:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002964:	2b00      	cmp	r3, #0
 8002966:	d101      	bne.n	800296c <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002968:	2320      	movs	r3, #32
 800296a:	e003      	b.n	8002974 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 800296c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800296e:	fab3 f383 	clz	r3, r3
 8002972:	b2db      	uxtb	r3, r3
 8002974:	3301      	adds	r3, #1
 8002976:	069b      	lsls	r3, r3, #26
 8002978:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002984:	2b00      	cmp	r3, #0
 8002986:	d109      	bne.n	800299c <HAL_ADC_ConfigChannel+0x600>
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	0e9b      	lsrs	r3, r3, #26
 800298e:	3301      	adds	r3, #1
 8002990:	f003 031f 	and.w	r3, r3, #31
 8002994:	2101      	movs	r1, #1
 8002996:	fa01 f303 	lsl.w	r3, r1, r3
 800299a:	e017      	b.n	80029cc <HAL_ADC_ConfigChannel+0x630>
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a2:	6a3b      	ldr	r3, [r7, #32]
 80029a4:	fa93 f3a3 	rbit	r3, r3
 80029a8:	61fb      	str	r3, [r7, #28]
  return result;
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80029ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d101      	bne.n	80029b8 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 80029b4:	2320      	movs	r3, #32
 80029b6:	e003      	b.n	80029c0 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 80029b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ba:	fab3 f383 	clz	r3, r3
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	3301      	adds	r3, #1
 80029c2:	f003 031f 	and.w	r3, r3, #31
 80029c6:	2101      	movs	r1, #1
 80029c8:	fa01 f303 	lsl.w	r3, r1, r3
 80029cc:	ea42 0103 	orr.w	r1, r2, r3
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d10d      	bne.n	80029f8 <HAL_ADC_ConfigChannel+0x65c>
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	0e9b      	lsrs	r3, r3, #26
 80029e2:	3301      	adds	r3, #1
 80029e4:	f003 021f 	and.w	r2, r3, #31
 80029e8:	4613      	mov	r3, r2
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	4413      	add	r3, r2
 80029ee:	3b1e      	subs	r3, #30
 80029f0:	051b      	lsls	r3, r3, #20
 80029f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029f6:	e01d      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x698>
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	fa93 f3a3 	rbit	r3, r3
 8002a04:	613b      	str	r3, [r7, #16]
  return result;
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d103      	bne.n	8002a18 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002a10:	2320      	movs	r3, #32
 8002a12:	e005      	b.n	8002a20 <HAL_ADC_ConfigChannel+0x684>
 8002a14:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	fab3 f383 	clz	r3, r3
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	3301      	adds	r3, #1
 8002a22:	f003 021f 	and.w	r2, r3, #31
 8002a26:	4613      	mov	r3, r2
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	4413      	add	r3, r2
 8002a2c:	3b1e      	subs	r3, #30
 8002a2e:	051b      	lsls	r3, r3, #20
 8002a30:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a34:	430b      	orrs	r3, r1
 8002a36:	683a      	ldr	r2, [r7, #0]
 8002a38:	6892      	ldr	r2, [r2, #8]
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	f7ff f9d0 	bl	8001de0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	4b3c      	ldr	r3, [pc, #240]	; (8002b38 <HAL_ADC_ConfigChannel+0x79c>)
 8002a46:	4013      	ands	r3, r2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d06b      	beq.n	8002b24 <HAL_ADC_ConfigChannel+0x788>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a4c:	483b      	ldr	r0, [pc, #236]	; (8002b3c <HAL_ADC_ConfigChannel+0x7a0>)
 8002a4e:	f7ff f925 	bl	8001c9c <LL_ADC_GetCommonPathInternalCh>
 8002a52:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a39      	ldr	r2, [pc, #228]	; (8002b40 <HAL_ADC_ConfigChannel+0x7a4>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d126      	bne.n	8002aae <HAL_ADC_ConfigChannel+0x712>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a60:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a64:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d120      	bne.n	8002aae <HAL_ADC_ConfigChannel+0x712>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a34      	ldr	r2, [pc, #208]	; (8002b44 <HAL_ADC_ConfigChannel+0x7a8>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d156      	bne.n	8002b24 <HAL_ADC_ConfigChannel+0x788>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a7a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a7e:	4619      	mov	r1, r3
 8002a80:	482e      	ldr	r0, [pc, #184]	; (8002b3c <HAL_ADC_ConfigChannel+0x7a0>)
 8002a82:	f7ff f8f8 	bl	8001c76 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002a86:	4b30      	ldr	r3, [pc, #192]	; (8002b48 <HAL_ADC_ConfigChannel+0x7ac>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	099b      	lsrs	r3, r3, #6
 8002a8c:	4a2f      	ldr	r2, [pc, #188]	; (8002b4c <HAL_ADC_ConfigChannel+0x7b0>)
 8002a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a92:	099a      	lsrs	r2, r3, #6
 8002a94:	4613      	mov	r3, r2
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	4413      	add	r3, r2
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a9e:	e002      	b.n	8002aa6 <HAL_ADC_ConfigChannel+0x70a>
          {
            wait_loop_index--;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d1f9      	bne.n	8002aa0 <HAL_ADC_ConfigChannel+0x704>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002aac:	e03a      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x788>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a27      	ldr	r2, [pc, #156]	; (8002b50 <HAL_ADC_ConfigChannel+0x7b4>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d113      	bne.n	8002ae0 <HAL_ADC_ConfigChannel+0x744>
 8002ab8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002abc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d10d      	bne.n	8002ae0 <HAL_ADC_ConfigChannel+0x744>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a1e      	ldr	r2, [pc, #120]	; (8002b44 <HAL_ADC_ConfigChannel+0x7a8>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d12a      	bne.n	8002b24 <HAL_ADC_ConfigChannel+0x788>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ace:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ad2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4818      	ldr	r0, [pc, #96]	; (8002b3c <HAL_ADC_ConfigChannel+0x7a0>)
 8002ada:	f7ff f8cc 	bl	8001c76 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ade:	e021      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x788>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a1b      	ldr	r2, [pc, #108]	; (8002b54 <HAL_ADC_ConfigChannel+0x7b8>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d11c      	bne.n	8002b24 <HAL_ADC_ConfigChannel+0x788>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002aea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002aee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d116      	bne.n	8002b24 <HAL_ADC_ConfigChannel+0x788>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a12      	ldr	r2, [pc, #72]	; (8002b44 <HAL_ADC_ConfigChannel+0x7a8>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d111      	bne.n	8002b24 <HAL_ADC_ConfigChannel+0x788>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b08:	4619      	mov	r1, r3
 8002b0a:	480c      	ldr	r0, [pc, #48]	; (8002b3c <HAL_ADC_ConfigChannel+0x7a0>)
 8002b0c:	f7ff f8b3 	bl	8001c76 <LL_ADC_SetCommonPathInternalCh>
 8002b10:	e008      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x788>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b16:	f043 0220 	orr.w	r2, r3, #32
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002b2c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	37d8      	adds	r7, #216	; 0xd8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	80080000 	.word	0x80080000
 8002b3c:	50040300 	.word	0x50040300
 8002b40:	c7520000 	.word	0xc7520000
 8002b44:	50040000 	.word	0x50040000
 8002b48:	20000000 	.word	0x20000000
 8002b4c:	053e2d63 	.word	0x053e2d63
 8002b50:	cb840000 	.word	0xcb840000
 8002b54:	80000001 	.word	0x80000001

08002b58 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff f9ed 	bl	8001f44 <LL_ADC_IsEnabled>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d146      	bne.n	8002bfe <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689a      	ldr	r2, [r3, #8]
 8002b76:	4b24      	ldr	r3, [pc, #144]	; (8002c08 <ADC_Enable+0xb0>)
 8002b78:	4013      	ands	r3, r2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d00d      	beq.n	8002b9a <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b82:	f043 0210 	orr.w	r2, r3, #16
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b8e:	f043 0201 	orr.w	r2, r3, #1
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e032      	b.n	8002c00 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff f9bc 	bl	8001f1c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002ba4:	f7ff f816 	bl	8001bd4 <HAL_GetTick>
 8002ba8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002baa:	e021      	b.n	8002bf0 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7ff f9c7 	bl	8001f44 <LL_ADC_IsEnabled>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d104      	bne.n	8002bc6 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff f9ab 	bl	8001f1c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bc6:	f7ff f805 	bl	8001bd4 <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d90d      	bls.n	8002bf0 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bd8:	f043 0210 	orr.w	r2, r3, #16
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002be4:	f043 0201 	orr.w	r2, r3, #1
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e007      	b.n	8002c00 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d1d6      	bne.n	8002bac <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	8000003f 	.word	0x8000003f

08002c0c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c18:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c1e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d14b      	bne.n	8002cbe <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c2a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0308 	and.w	r3, r3, #8
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d021      	beq.n	8002c84 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff f88c 	bl	8001d62 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d032      	beq.n	8002cb6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d12b      	bne.n	8002cb6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d11f      	bne.n	8002cb6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c7a:	f043 0201 	orr.w	r2, r3, #1
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	655a      	str	r2, [r3, #84]	; 0x54
 8002c82:	e018      	b.n	8002cb6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d111      	bne.n	8002cb6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ca2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d105      	bne.n	8002cb6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cae:	f043 0201 	orr.w	r2, r3, #1
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002cb6:	68f8      	ldr	r0, [r7, #12]
 8002cb8:	f7fe fbfa 	bl	80014b0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002cbc:	e00e      	b.n	8002cdc <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cc2:	f003 0310 	and.w	r3, r3, #16
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d003      	beq.n	8002cd2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f7ff fb5c 	bl	8002388 <HAL_ADC_ErrorCallback>
}
 8002cd0:	e004      	b.n	8002cdc <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	4798      	blx	r3
}
 8002cdc:	bf00      	nop
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f7ff fb3e 	bl	8002374 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002cf8:	bf00      	nop
 8002cfa:	3710      	adds	r7, #16
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d0c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d12:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d1e:	f043 0204 	orr.w	r2, r3, #4
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d26:	68f8      	ldr	r0, [r7, #12]
 8002d28:	f7ff fb2e 	bl	8002388 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d2c:	bf00      	nop
 8002d2e:	3710      	adds	r7, #16
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	f003 0307 	and.w	r3, r3, #7
 8002d42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d44:	4b0c      	ldr	r3, [pc, #48]	; (8002d78 <__NVIC_SetPriorityGrouping+0x44>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d4a:	68ba      	ldr	r2, [r7, #8]
 8002d4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d50:	4013      	ands	r3, r2
 8002d52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d66:	4a04      	ldr	r2, [pc, #16]	; (8002d78 <__NVIC_SetPriorityGrouping+0x44>)
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	60d3      	str	r3, [r2, #12]
}
 8002d6c:	bf00      	nop
 8002d6e:	3714      	adds	r7, #20
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr
 8002d78:	e000ed00 	.word	0xe000ed00

08002d7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d80:	4b04      	ldr	r3, [pc, #16]	; (8002d94 <__NVIC_GetPriorityGrouping+0x18>)
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	0a1b      	lsrs	r3, r3, #8
 8002d86:	f003 0307 	and.w	r3, r3, #7
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr
 8002d94:	e000ed00 	.word	0xe000ed00

08002d98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	db0b      	blt.n	8002dc2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002daa:	79fb      	ldrb	r3, [r7, #7]
 8002dac:	f003 021f 	and.w	r2, r3, #31
 8002db0:	4907      	ldr	r1, [pc, #28]	; (8002dd0 <__NVIC_EnableIRQ+0x38>)
 8002db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db6:	095b      	lsrs	r3, r3, #5
 8002db8:	2001      	movs	r0, #1
 8002dba:	fa00 f202 	lsl.w	r2, r0, r2
 8002dbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002dc2:	bf00      	nop
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	e000e100 	.word	0xe000e100

08002dd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	4603      	mov	r3, r0
 8002ddc:	6039      	str	r1, [r7, #0]
 8002dde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	db0a      	blt.n	8002dfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	b2da      	uxtb	r2, r3
 8002dec:	490c      	ldr	r1, [pc, #48]	; (8002e20 <__NVIC_SetPriority+0x4c>)
 8002dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df2:	0112      	lsls	r2, r2, #4
 8002df4:	b2d2      	uxtb	r2, r2
 8002df6:	440b      	add	r3, r1
 8002df8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dfc:	e00a      	b.n	8002e14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	b2da      	uxtb	r2, r3
 8002e02:	4908      	ldr	r1, [pc, #32]	; (8002e24 <__NVIC_SetPriority+0x50>)
 8002e04:	79fb      	ldrb	r3, [r7, #7]
 8002e06:	f003 030f 	and.w	r3, r3, #15
 8002e0a:	3b04      	subs	r3, #4
 8002e0c:	0112      	lsls	r2, r2, #4
 8002e0e:	b2d2      	uxtb	r2, r2
 8002e10:	440b      	add	r3, r1
 8002e12:	761a      	strb	r2, [r3, #24]
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr
 8002e20:	e000e100 	.word	0xe000e100
 8002e24:	e000ed00 	.word	0xe000ed00

08002e28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b089      	sub	sp, #36	; 0x24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f003 0307 	and.w	r3, r3, #7
 8002e3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	f1c3 0307 	rsb	r3, r3, #7
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	bf28      	it	cs
 8002e46:	2304      	movcs	r3, #4
 8002e48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	3304      	adds	r3, #4
 8002e4e:	2b06      	cmp	r3, #6
 8002e50:	d902      	bls.n	8002e58 <NVIC_EncodePriority+0x30>
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	3b03      	subs	r3, #3
 8002e56:	e000      	b.n	8002e5a <NVIC_EncodePriority+0x32>
 8002e58:	2300      	movs	r3, #0
 8002e5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e5c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	fa02 f303 	lsl.w	r3, r2, r3
 8002e66:	43da      	mvns	r2, r3
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	401a      	ands	r2, r3
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e70:	f04f 31ff 	mov.w	r1, #4294967295
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	fa01 f303 	lsl.w	r3, r1, r3
 8002e7a:	43d9      	mvns	r1, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e80:	4313      	orrs	r3, r2
         );
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3724      	adds	r7, #36	; 0x24
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
	...

08002e90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	3b01      	subs	r3, #1
 8002e9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ea0:	d301      	bcc.n	8002ea6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e00f      	b.n	8002ec6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ea6:	4a0a      	ldr	r2, [pc, #40]	; (8002ed0 <SysTick_Config+0x40>)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002eae:	210f      	movs	r1, #15
 8002eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb4:	f7ff ff8e 	bl	8002dd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002eb8:	4b05      	ldr	r3, [pc, #20]	; (8002ed0 <SysTick_Config+0x40>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ebe:	4b04      	ldr	r3, [pc, #16]	; (8002ed0 <SysTick_Config+0x40>)
 8002ec0:	2207      	movs	r2, #7
 8002ec2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3708      	adds	r7, #8
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	e000e010 	.word	0xe000e010

08002ed4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f7ff ff29 	bl	8002d34 <__NVIC_SetPriorityGrouping>
}
 8002ee2:	bf00      	nop
 8002ee4:	3708      	adds	r7, #8
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}

08002eea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002eea:	b580      	push	{r7, lr}
 8002eec:	b086      	sub	sp, #24
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	60b9      	str	r1, [r7, #8]
 8002ef4:	607a      	str	r2, [r7, #4]
 8002ef6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002efc:	f7ff ff3e 	bl	8002d7c <__NVIC_GetPriorityGrouping>
 8002f00:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	68b9      	ldr	r1, [r7, #8]
 8002f06:	6978      	ldr	r0, [r7, #20]
 8002f08:	f7ff ff8e 	bl	8002e28 <NVIC_EncodePriority>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f12:	4611      	mov	r1, r2
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7ff ff5d 	bl	8002dd4 <__NVIC_SetPriority>
}
 8002f1a:	bf00      	nop
 8002f1c:	3718      	adds	r7, #24
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}

08002f22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f22:	b580      	push	{r7, lr}
 8002f24:	b082      	sub	sp, #8
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	4603      	mov	r3, r0
 8002f2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7ff ff31 	bl	8002d98 <__NVIC_EnableIRQ>
}
 8002f36:	bf00      	nop
 8002f38:	3708      	adds	r7, #8
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b082      	sub	sp, #8
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f7ff ffa2 	bl	8002e90 <SysTick_Config>
 8002f4c:	4603      	mov	r3, r0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
	...

08002f58 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e098      	b.n	800309c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	461a      	mov	r2, r3
 8002f70:	4b4d      	ldr	r3, [pc, #308]	; (80030a8 <HAL_DMA_Init+0x150>)
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d80f      	bhi.n	8002f96 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	4b4b      	ldr	r3, [pc, #300]	; (80030ac <HAL_DMA_Init+0x154>)
 8002f7e:	4413      	add	r3, r2
 8002f80:	4a4b      	ldr	r2, [pc, #300]	; (80030b0 <HAL_DMA_Init+0x158>)
 8002f82:	fba2 2303 	umull	r2, r3, r2, r3
 8002f86:	091b      	lsrs	r3, r3, #4
 8002f88:	009a      	lsls	r2, r3, #2
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a48      	ldr	r2, [pc, #288]	; (80030b4 <HAL_DMA_Init+0x15c>)
 8002f92:	641a      	str	r2, [r3, #64]	; 0x40
 8002f94:	e00e      	b.n	8002fb4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	4b46      	ldr	r3, [pc, #280]	; (80030b8 <HAL_DMA_Init+0x160>)
 8002f9e:	4413      	add	r3, r2
 8002fa0:	4a43      	ldr	r2, [pc, #268]	; (80030b0 <HAL_DMA_Init+0x158>)
 8002fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa6:	091b      	lsrs	r3, r3, #4
 8002fa8:	009a      	lsls	r2, r3, #2
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a42      	ldr	r2, [pc, #264]	; (80030bc <HAL_DMA_Init+0x164>)
 8002fb2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2202      	movs	r2, #2
 8002fb8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002fca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fce:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002fd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fe4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ff0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800300e:	d039      	beq.n	8003084 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003014:	4a27      	ldr	r2, [pc, #156]	; (80030b4 <HAL_DMA_Init+0x15c>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d11a      	bne.n	8003050 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800301a:	4b29      	ldr	r3, [pc, #164]	; (80030c0 <HAL_DMA_Init+0x168>)
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003022:	f003 031c 	and.w	r3, r3, #28
 8003026:	210f      	movs	r1, #15
 8003028:	fa01 f303 	lsl.w	r3, r1, r3
 800302c:	43db      	mvns	r3, r3
 800302e:	4924      	ldr	r1, [pc, #144]	; (80030c0 <HAL_DMA_Init+0x168>)
 8003030:	4013      	ands	r3, r2
 8003032:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003034:	4b22      	ldr	r3, [pc, #136]	; (80030c0 <HAL_DMA_Init+0x168>)
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6859      	ldr	r1, [r3, #4]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003040:	f003 031c 	and.w	r3, r3, #28
 8003044:	fa01 f303 	lsl.w	r3, r1, r3
 8003048:	491d      	ldr	r1, [pc, #116]	; (80030c0 <HAL_DMA_Init+0x168>)
 800304a:	4313      	orrs	r3, r2
 800304c:	600b      	str	r3, [r1, #0]
 800304e:	e019      	b.n	8003084 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003050:	4b1c      	ldr	r3, [pc, #112]	; (80030c4 <HAL_DMA_Init+0x16c>)
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003058:	f003 031c 	and.w	r3, r3, #28
 800305c:	210f      	movs	r1, #15
 800305e:	fa01 f303 	lsl.w	r3, r1, r3
 8003062:	43db      	mvns	r3, r3
 8003064:	4917      	ldr	r1, [pc, #92]	; (80030c4 <HAL_DMA_Init+0x16c>)
 8003066:	4013      	ands	r3, r2
 8003068:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800306a:	4b16      	ldr	r3, [pc, #88]	; (80030c4 <HAL_DMA_Init+0x16c>)
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6859      	ldr	r1, [r3, #4]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003076:	f003 031c 	and.w	r3, r3, #28
 800307a:	fa01 f303 	lsl.w	r3, r1, r3
 800307e:	4911      	ldr	r1, [pc, #68]	; (80030c4 <HAL_DMA_Init+0x16c>)
 8003080:	4313      	orrs	r3, r2
 8003082:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800309a:	2300      	movs	r3, #0
}
 800309c:	4618      	mov	r0, r3
 800309e:	3714      	adds	r7, #20
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	40020407 	.word	0x40020407
 80030ac:	bffdfff8 	.word	0xbffdfff8
 80030b0:	cccccccd 	.word	0xcccccccd
 80030b4:	40020000 	.word	0x40020000
 80030b8:	bffdfbf8 	.word	0xbffdfbf8
 80030bc:	40020400 	.word	0x40020400
 80030c0:	400200a8 	.word	0x400200a8
 80030c4:	400204a8 	.word	0x400204a8

080030c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b086      	sub	sp, #24
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
 80030d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030d6:	2300      	movs	r3, #0
 80030d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d101      	bne.n	80030e8 <HAL_DMA_Start_IT+0x20>
 80030e4:	2302      	movs	r3, #2
 80030e6:	e04b      	b.n	8003180 <HAL_DMA_Start_IT+0xb8>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d13a      	bne.n	8003172 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2202      	movs	r2, #2
 8003100:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2200      	movs	r2, #0
 8003108:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f022 0201 	bic.w	r2, r2, #1
 8003118:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	68b9      	ldr	r1, [r7, #8]
 8003120:	68f8      	ldr	r0, [r7, #12]
 8003122:	f000 f8e0 	bl	80032e6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312a:	2b00      	cmp	r3, #0
 800312c:	d008      	beq.n	8003140 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f042 020e 	orr.w	r2, r2, #14
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	e00f      	b.n	8003160 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f022 0204 	bic.w	r2, r2, #4
 800314e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f042 020a 	orr.w	r2, r2, #10
 800315e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f042 0201 	orr.w	r2, r2, #1
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	e005      	b.n	800317e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800317a:	2302      	movs	r3, #2
 800317c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800317e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003180:	4618      	mov	r0, r3
 8003182:	3718      	adds	r7, #24
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a4:	f003 031c 	and.w	r3, r3, #28
 80031a8:	2204      	movs	r2, #4
 80031aa:	409a      	lsls	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	4013      	ands	r3, r2
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d026      	beq.n	8003202 <HAL_DMA_IRQHandler+0x7a>
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	f003 0304 	and.w	r3, r3, #4
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d021      	beq.n	8003202 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0320 	and.w	r3, r3, #32
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d107      	bne.n	80031dc <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 0204 	bic.w	r2, r2, #4
 80031da:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e0:	f003 021c 	and.w	r2, r3, #28
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e8:	2104      	movs	r1, #4
 80031ea:	fa01 f202 	lsl.w	r2, r1, r2
 80031ee:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d071      	beq.n	80032dc <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003200:	e06c      	b.n	80032dc <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003206:	f003 031c 	and.w	r3, r3, #28
 800320a:	2202      	movs	r2, #2
 800320c:	409a      	lsls	r2, r3
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	4013      	ands	r3, r2
 8003212:	2b00      	cmp	r3, #0
 8003214:	d02e      	beq.n	8003274 <HAL_DMA_IRQHandler+0xec>
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d029      	beq.n	8003274 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0320 	and.w	r3, r3, #32
 800322a:	2b00      	cmp	r3, #0
 800322c:	d10b      	bne.n	8003246 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 020a 	bic.w	r2, r2, #10
 800323c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324a:	f003 021c 	and.w	r2, r3, #28
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003252:	2102      	movs	r1, #2
 8003254:	fa01 f202 	lsl.w	r2, r1, r2
 8003258:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003266:	2b00      	cmp	r3, #0
 8003268:	d038      	beq.n	80032dc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003272:	e033      	b.n	80032dc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003278:	f003 031c 	and.w	r3, r3, #28
 800327c:	2208      	movs	r2, #8
 800327e:	409a      	lsls	r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	4013      	ands	r3, r2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d02a      	beq.n	80032de <HAL_DMA_IRQHandler+0x156>
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	f003 0308 	and.w	r3, r3, #8
 800328e:	2b00      	cmp	r3, #0
 8003290:	d025      	beq.n	80032de <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f022 020e 	bic.w	r2, r2, #14
 80032a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032a6:	f003 021c 	and.w	r2, r3, #28
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ae:	2101      	movs	r1, #1
 80032b0:	fa01 f202 	lsl.w	r2, r1, r2
 80032b4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2201      	movs	r2, #1
 80032ba:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d004      	beq.n	80032de <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80032dc:	bf00      	nop
 80032de:	bf00      	nop
}
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b085      	sub	sp, #20
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	60f8      	str	r0, [r7, #12]
 80032ee:	60b9      	str	r1, [r7, #8]
 80032f0:	607a      	str	r2, [r7, #4]
 80032f2:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f8:	f003 021c 	and.w	r2, r3, #28
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003300:	2101      	movs	r1, #1
 8003302:	fa01 f202 	lsl.w	r2, r1, r2
 8003306:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	2b10      	cmp	r3, #16
 8003316:	d108      	bne.n	800332a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	68ba      	ldr	r2, [r7, #8]
 8003326:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003328:	e007      	b.n	800333a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68ba      	ldr	r2, [r7, #8]
 8003330:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	60da      	str	r2, [r3, #12]
}
 800333a:	bf00      	nop
 800333c:	3714      	adds	r7, #20
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
	...

08003348 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003348:	b480      	push	{r7}
 800334a:	b087      	sub	sp, #28
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003352:	2300      	movs	r3, #0
 8003354:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003356:	e148      	b.n	80035ea <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	2101      	movs	r1, #1
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	fa01 f303 	lsl.w	r3, r1, r3
 8003364:	4013      	ands	r3, r2
 8003366:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2b00      	cmp	r3, #0
 800336c:	f000 813a 	beq.w	80035e4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	2b01      	cmp	r3, #1
 8003376:	d00b      	beq.n	8003390 <HAL_GPIO_Init+0x48>
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	2b02      	cmp	r3, #2
 800337e:	d007      	beq.n	8003390 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003384:	2b11      	cmp	r3, #17
 8003386:	d003      	beq.n	8003390 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	2b12      	cmp	r3, #18
 800338e:	d130      	bne.n	80033f2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	005b      	lsls	r3, r3, #1
 800339a:	2203      	movs	r2, #3
 800339c:	fa02 f303 	lsl.w	r3, r2, r3
 80033a0:	43db      	mvns	r3, r3
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	4013      	ands	r3, r2
 80033a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	68da      	ldr	r2, [r3, #12]
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	005b      	lsls	r3, r3, #1
 80033b0:	fa02 f303 	lsl.w	r3, r2, r3
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	693a      	ldr	r2, [r7, #16]
 80033be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033c6:	2201      	movs	r2, #1
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	fa02 f303 	lsl.w	r3, r2, r3
 80033ce:	43db      	mvns	r3, r3
 80033d0:	693a      	ldr	r2, [r7, #16]
 80033d2:	4013      	ands	r3, r2
 80033d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	091b      	lsrs	r3, r3, #4
 80033dc:	f003 0201 	and.w	r2, r3, #1
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	fa02 f303 	lsl.w	r3, r2, r3
 80033e6:	693a      	ldr	r2, [r7, #16]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	2203      	movs	r2, #3
 80033fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003402:	43db      	mvns	r3, r3
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	4013      	ands	r3, r2
 8003408:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	689a      	ldr	r2, [r3, #8]
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	4313      	orrs	r3, r2
 800341a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	693a      	ldr	r2, [r7, #16]
 8003420:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	2b02      	cmp	r3, #2
 8003428:	d003      	beq.n	8003432 <HAL_GPIO_Init+0xea>
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	2b12      	cmp	r3, #18
 8003430:	d123      	bne.n	800347a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	08da      	lsrs	r2, r3, #3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	3208      	adds	r2, #8
 800343a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800343e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	f003 0307 	and.w	r3, r3, #7
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	220f      	movs	r2, #15
 800344a:	fa02 f303 	lsl.w	r3, r2, r3
 800344e:	43db      	mvns	r3, r3
 8003450:	693a      	ldr	r2, [r7, #16]
 8003452:	4013      	ands	r3, r2
 8003454:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	691a      	ldr	r2, [r3, #16]
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	f003 0307 	and.w	r3, r3, #7
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	4313      	orrs	r3, r2
 800346a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	08da      	lsrs	r2, r3, #3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	3208      	adds	r2, #8
 8003474:	6939      	ldr	r1, [r7, #16]
 8003476:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	2203      	movs	r2, #3
 8003486:	fa02 f303 	lsl.w	r3, r2, r3
 800348a:	43db      	mvns	r3, r3
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	4013      	ands	r3, r2
 8003490:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f003 0203 	and.w	r2, r3, #3
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	005b      	lsls	r3, r3, #1
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	693a      	ldr	r2, [r7, #16]
 80034ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	f000 8094 	beq.w	80035e4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034bc:	4b52      	ldr	r3, [pc, #328]	; (8003608 <HAL_GPIO_Init+0x2c0>)
 80034be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034c0:	4a51      	ldr	r2, [pc, #324]	; (8003608 <HAL_GPIO_Init+0x2c0>)
 80034c2:	f043 0301 	orr.w	r3, r3, #1
 80034c6:	6613      	str	r3, [r2, #96]	; 0x60
 80034c8:	4b4f      	ldr	r3, [pc, #316]	; (8003608 <HAL_GPIO_Init+0x2c0>)
 80034ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034cc:	f003 0301 	and.w	r3, r3, #1
 80034d0:	60bb      	str	r3, [r7, #8]
 80034d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80034d4:	4a4d      	ldr	r2, [pc, #308]	; (800360c <HAL_GPIO_Init+0x2c4>)
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	089b      	lsrs	r3, r3, #2
 80034da:	3302      	adds	r3, #2
 80034dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	f003 0303 	and.w	r3, r3, #3
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	220f      	movs	r2, #15
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	43db      	mvns	r3, r3
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	4013      	ands	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80034fe:	d00d      	beq.n	800351c <HAL_GPIO_Init+0x1d4>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a43      	ldr	r2, [pc, #268]	; (8003610 <HAL_GPIO_Init+0x2c8>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d007      	beq.n	8003518 <HAL_GPIO_Init+0x1d0>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a42      	ldr	r2, [pc, #264]	; (8003614 <HAL_GPIO_Init+0x2cc>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d101      	bne.n	8003514 <HAL_GPIO_Init+0x1cc>
 8003510:	2302      	movs	r3, #2
 8003512:	e004      	b.n	800351e <HAL_GPIO_Init+0x1d6>
 8003514:	2307      	movs	r3, #7
 8003516:	e002      	b.n	800351e <HAL_GPIO_Init+0x1d6>
 8003518:	2301      	movs	r3, #1
 800351a:	e000      	b.n	800351e <HAL_GPIO_Init+0x1d6>
 800351c:	2300      	movs	r3, #0
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	f002 0203 	and.w	r2, r2, #3
 8003524:	0092      	lsls	r2, r2, #2
 8003526:	4093      	lsls	r3, r2
 8003528:	693a      	ldr	r2, [r7, #16]
 800352a:	4313      	orrs	r3, r2
 800352c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800352e:	4937      	ldr	r1, [pc, #220]	; (800360c <HAL_GPIO_Init+0x2c4>)
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	089b      	lsrs	r3, r3, #2
 8003534:	3302      	adds	r3, #2
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800353c:	4b36      	ldr	r3, [pc, #216]	; (8003618 <HAL_GPIO_Init+0x2d0>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	43db      	mvns	r3, r3
 8003546:	693a      	ldr	r2, [r7, #16]
 8003548:	4013      	ands	r3, r2
 800354a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d003      	beq.n	8003560 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	4313      	orrs	r3, r2
 800355e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003560:	4a2d      	ldr	r2, [pc, #180]	; (8003618 <HAL_GPIO_Init+0x2d0>)
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003566:	4b2c      	ldr	r3, [pc, #176]	; (8003618 <HAL_GPIO_Init+0x2d0>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	43db      	mvns	r3, r3
 8003570:	693a      	ldr	r2, [r7, #16]
 8003572:	4013      	ands	r3, r2
 8003574:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d003      	beq.n	800358a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003582:	693a      	ldr	r2, [r7, #16]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	4313      	orrs	r3, r2
 8003588:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800358a:	4a23      	ldr	r2, [pc, #140]	; (8003618 <HAL_GPIO_Init+0x2d0>)
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003590:	4b21      	ldr	r3, [pc, #132]	; (8003618 <HAL_GPIO_Init+0x2d0>)
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	43db      	mvns	r3, r3
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	4013      	ands	r3, r2
 800359e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d003      	beq.n	80035b4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80035ac:	693a      	ldr	r2, [r7, #16]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80035b4:	4a18      	ldr	r2, [pc, #96]	; (8003618 <HAL_GPIO_Init+0x2d0>)
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80035ba:	4b17      	ldr	r3, [pc, #92]	; (8003618 <HAL_GPIO_Init+0x2d0>)
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	43db      	mvns	r3, r3
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	4013      	ands	r3, r2
 80035c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d003      	beq.n	80035de <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80035d6:	693a      	ldr	r2, [r7, #16]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	4313      	orrs	r3, r2
 80035dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80035de:	4a0e      	ldr	r2, [pc, #56]	; (8003618 <HAL_GPIO_Init+0x2d0>)
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	3301      	adds	r3, #1
 80035e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	fa22 f303 	lsr.w	r3, r2, r3
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f47f aeaf 	bne.w	8003358 <HAL_GPIO_Init+0x10>
  }
}
 80035fa:	bf00      	nop
 80035fc:	371c      	adds	r7, #28
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	40021000 	.word	0x40021000
 800360c:	40010000 	.word	0x40010000
 8003610:	48000400 	.word	0x48000400
 8003614:	48000800 	.word	0x48000800
 8003618:	40010400 	.word	0x40010400

0800361c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	460b      	mov	r3, r1
 8003626:	807b      	strh	r3, [r7, #2]
 8003628:	4613      	mov	r3, r2
 800362a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800362c:	787b      	ldrb	r3, [r7, #1]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d003      	beq.n	800363a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003632:	887a      	ldrh	r2, [r7, #2]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003638:	e002      	b.n	8003640 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800363a:	887a      	ldrh	r2, [r7, #2]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003640:	bf00      	nop
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e081      	b.n	8003762 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d106      	bne.n	8003678 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f7fe f8c4 	bl	8001800 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2224      	movs	r2, #36	; 0x24
 800367c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 0201 	bic.w	r2, r2, #1
 800368e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800369c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	689a      	ldr	r2, [r3, #8]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80036ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d107      	bne.n	80036c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	689a      	ldr	r2, [r3, #8]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80036c2:	609a      	str	r2, [r3, #8]
 80036c4:	e006      	b.n	80036d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	689a      	ldr	r2, [r3, #8]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80036d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d104      	bne.n	80036e6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80036e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	6812      	ldr	r2, [r2, #0]
 80036f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80036f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68da      	ldr	r2, [r3, #12]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003708:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	691a      	ldr	r2, [r3, #16]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	ea42 0103 	orr.w	r1, r2, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	021a      	lsls	r2, r3, #8
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	69d9      	ldr	r1, [r3, #28]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a1a      	ldr	r2, [r3, #32]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	430a      	orrs	r2, r1
 8003732:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f042 0201 	orr.w	r2, r2, #1
 8003742:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2220      	movs	r2, #32
 800374e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003760:	2300      	movs	r3, #0
}
 8003762:	4618      	mov	r0, r3
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
	...

0800376c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b088      	sub	sp, #32
 8003770:	af02      	add	r7, sp, #8
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	4608      	mov	r0, r1
 8003776:	4611      	mov	r1, r2
 8003778:	461a      	mov	r2, r3
 800377a:	4603      	mov	r3, r0
 800377c:	817b      	strh	r3, [r7, #10]
 800377e:	460b      	mov	r3, r1
 8003780:	813b      	strh	r3, [r7, #8]
 8003782:	4613      	mov	r3, r2
 8003784:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800378c:	b2db      	uxtb	r3, r3
 800378e:	2b20      	cmp	r3, #32
 8003790:	f040 80fd 	bne.w	800398e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003794:	6a3b      	ldr	r3, [r7, #32]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d002      	beq.n	80037a0 <HAL_I2C_Mem_Read+0x34>
 800379a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800379c:	2b00      	cmp	r3, #0
 800379e:	d105      	bne.n	80037ac <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037a6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e0f1      	b.n	8003990 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d101      	bne.n	80037ba <HAL_I2C_Mem_Read+0x4e>
 80037b6:	2302      	movs	r3, #2
 80037b8:	e0ea      	b.n	8003990 <HAL_I2C_Mem_Read+0x224>
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80037c2:	f7fe fa07 	bl	8001bd4 <HAL_GetTick>
 80037c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	9300      	str	r3, [sp, #0]
 80037cc:	2319      	movs	r3, #25
 80037ce:	2201      	movs	r2, #1
 80037d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80037d4:	68f8      	ldr	r0, [r7, #12]
 80037d6:	f000 f95b 	bl	8003a90 <I2C_WaitOnFlagUntilTimeout>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d001      	beq.n	80037e4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e0d5      	b.n	8003990 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2222      	movs	r2, #34	; 0x22
 80037e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2240      	movs	r2, #64	; 0x40
 80037f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2200      	movs	r2, #0
 80037f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6a3a      	ldr	r2, [r7, #32]
 80037fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003804:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800380c:	88f8      	ldrh	r0, [r7, #6]
 800380e:	893a      	ldrh	r2, [r7, #8]
 8003810:	8979      	ldrh	r1, [r7, #10]
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	9301      	str	r3, [sp, #4]
 8003816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003818:	9300      	str	r3, [sp, #0]
 800381a:	4603      	mov	r3, r0
 800381c:	68f8      	ldr	r0, [r7, #12]
 800381e:	f000 f8bf 	bl	80039a0 <I2C_RequestMemoryRead>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d005      	beq.n	8003834 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e0ad      	b.n	8003990 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003838:	b29b      	uxth	r3, r3
 800383a:	2bff      	cmp	r3, #255	; 0xff
 800383c:	d90e      	bls.n	800385c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	22ff      	movs	r2, #255	; 0xff
 8003842:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003848:	b2da      	uxtb	r2, r3
 800384a:	8979      	ldrh	r1, [r7, #10]
 800384c:	4b52      	ldr	r3, [pc, #328]	; (8003998 <HAL_I2C_Mem_Read+0x22c>)
 800384e:	9300      	str	r3, [sp, #0]
 8003850:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003854:	68f8      	ldr	r0, [r7, #12]
 8003856:	f000 fa3d 	bl	8003cd4 <I2C_TransferConfig>
 800385a:	e00f      	b.n	800387c <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003860:	b29a      	uxth	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800386a:	b2da      	uxtb	r2, r3
 800386c:	8979      	ldrh	r1, [r7, #10]
 800386e:	4b4a      	ldr	r3, [pc, #296]	; (8003998 <HAL_I2C_Mem_Read+0x22c>)
 8003870:	9300      	str	r3, [sp, #0]
 8003872:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f000 fa2c 	bl	8003cd4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	9300      	str	r3, [sp, #0]
 8003880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003882:	2200      	movs	r2, #0
 8003884:	2104      	movs	r1, #4
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f000 f902 	bl	8003a90 <I2C_WaitOnFlagUntilTimeout>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e07c      	b.n	8003990 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a0:	b2d2      	uxtb	r2, r2
 80038a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a8:	1c5a      	adds	r2, r3, #1
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038b2:	3b01      	subs	r3, #1
 80038b4:	b29a      	uxth	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038be:	b29b      	uxth	r3, r3
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d034      	beq.n	800393c <HAL_I2C_Mem_Read+0x1d0>
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d130      	bne.n	800393c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	9300      	str	r3, [sp, #0]
 80038de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038e0:	2200      	movs	r2, #0
 80038e2:	2180      	movs	r1, #128	; 0x80
 80038e4:	68f8      	ldr	r0, [r7, #12]
 80038e6:	f000 f8d3 	bl	8003a90 <I2C_WaitOnFlagUntilTimeout>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d001      	beq.n	80038f4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e04d      	b.n	8003990 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	2bff      	cmp	r3, #255	; 0xff
 80038fc:	d90e      	bls.n	800391c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	22ff      	movs	r2, #255	; 0xff
 8003902:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003908:	b2da      	uxtb	r2, r3
 800390a:	8979      	ldrh	r1, [r7, #10]
 800390c:	2300      	movs	r3, #0
 800390e:	9300      	str	r3, [sp, #0]
 8003910:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	f000 f9dd 	bl	8003cd4 <I2C_TransferConfig>
 800391a:	e00f      	b.n	800393c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003920:	b29a      	uxth	r2, r3
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800392a:	b2da      	uxtb	r2, r3
 800392c:	8979      	ldrh	r1, [r7, #10]
 800392e:	2300      	movs	r3, #0
 8003930:	9300      	str	r3, [sp, #0]
 8003932:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f000 f9cc 	bl	8003cd4 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003940:	b29b      	uxth	r3, r3
 8003942:	2b00      	cmp	r3, #0
 8003944:	d19a      	bne.n	800387c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f000 f920 	bl	8003b90 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e01a      	b.n	8003990 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	2220      	movs	r2, #32
 8003960:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	6859      	ldr	r1, [r3, #4]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	4b0b      	ldr	r3, [pc, #44]	; (800399c <HAL_I2C_Mem_Read+0x230>)
 800396e:	400b      	ands	r3, r1
 8003970:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2220      	movs	r2, #32
 8003976:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800398a:	2300      	movs	r3, #0
 800398c:	e000      	b.n	8003990 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800398e:	2302      	movs	r3, #2
  }
}
 8003990:	4618      	mov	r0, r3
 8003992:	3718      	adds	r7, #24
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	80002400 	.word	0x80002400
 800399c:	fe00e800 	.word	0xfe00e800

080039a0 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b086      	sub	sp, #24
 80039a4:	af02      	add	r7, sp, #8
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	4608      	mov	r0, r1
 80039aa:	4611      	mov	r1, r2
 80039ac:	461a      	mov	r2, r3
 80039ae:	4603      	mov	r3, r0
 80039b0:	817b      	strh	r3, [r7, #10]
 80039b2:	460b      	mov	r3, r1
 80039b4:	813b      	strh	r3, [r7, #8]
 80039b6:	4613      	mov	r3, r2
 80039b8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80039ba:	88fb      	ldrh	r3, [r7, #6]
 80039bc:	b2da      	uxtb	r2, r3
 80039be:	8979      	ldrh	r1, [r7, #10]
 80039c0:	4b20      	ldr	r3, [pc, #128]	; (8003a44 <I2C_RequestMemoryRead+0xa4>)
 80039c2:	9300      	str	r3, [sp, #0]
 80039c4:	2300      	movs	r3, #0
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f000 f984 	bl	8003cd4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039cc:	69fa      	ldr	r2, [r7, #28]
 80039ce:	69b9      	ldr	r1, [r7, #24]
 80039d0:	68f8      	ldr	r0, [r7, #12]
 80039d2:	f000 f89d 	bl	8003b10 <I2C_WaitOnTXISFlagUntilTimeout>
 80039d6:	4603      	mov	r3, r0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d001      	beq.n	80039e0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	e02c      	b.n	8003a3a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80039e0:	88fb      	ldrh	r3, [r7, #6]
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d105      	bne.n	80039f2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80039e6:	893b      	ldrh	r3, [r7, #8]
 80039e8:	b2da      	uxtb	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	629a      	str	r2, [r3, #40]	; 0x28
 80039f0:	e015      	b.n	8003a1e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80039f2:	893b      	ldrh	r3, [r7, #8]
 80039f4:	0a1b      	lsrs	r3, r3, #8
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	b2da      	uxtb	r2, r3
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a00:	69fa      	ldr	r2, [r7, #28]
 8003a02:	69b9      	ldr	r1, [r7, #24]
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	f000 f883 	bl	8003b10 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d001      	beq.n	8003a14 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e012      	b.n	8003a3a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a14:	893b      	ldrh	r3, [r7, #8]
 8003a16:	b2da      	uxtb	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	9300      	str	r3, [sp, #0]
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	2200      	movs	r2, #0
 8003a26:	2140      	movs	r1, #64	; 0x40
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f000 f831 	bl	8003a90 <I2C_WaitOnFlagUntilTimeout>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d001      	beq.n	8003a38 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e000      	b.n	8003a3a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3710      	adds	r7, #16
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	80002000 	.word	0x80002000

08003a48 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d103      	bne.n	8003a66 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2200      	movs	r2, #0
 8003a64:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	699b      	ldr	r3, [r3, #24]
 8003a6c:	f003 0301 	and.w	r3, r3, #1
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d007      	beq.n	8003a84 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	699a      	ldr	r2, [r3, #24]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f042 0201 	orr.w	r2, r2, #1
 8003a82:	619a      	str	r2, [r3, #24]
  }
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	603b      	str	r3, [r7, #0]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003aa0:	e022      	b.n	8003ae8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aa8:	d01e      	beq.n	8003ae8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aaa:	f7fe f893 	bl	8001bd4 <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	683a      	ldr	r2, [r7, #0]
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d302      	bcc.n	8003ac0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d113      	bne.n	8003ae8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ac4:	f043 0220 	orr.w	r2, r3, #32
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2220      	movs	r2, #32
 8003ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e00f      	b.n	8003b08 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	699a      	ldr	r2, [r3, #24]
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	4013      	ands	r3, r2
 8003af2:	68ba      	ldr	r2, [r7, #8]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	bf0c      	ite	eq
 8003af8:	2301      	moveq	r3, #1
 8003afa:	2300      	movne	r3, #0
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	461a      	mov	r2, r3
 8003b00:	79fb      	ldrb	r3, [r7, #7]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d0cd      	beq.n	8003aa2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b1c:	e02c      	b.n	8003b78 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	68b9      	ldr	r1, [r7, #8]
 8003b22:	68f8      	ldr	r0, [r7, #12]
 8003b24:	f000 f870 	bl	8003c08 <I2C_IsAcknowledgeFailed>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d001      	beq.n	8003b32 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e02a      	b.n	8003b88 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b38:	d01e      	beq.n	8003b78 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b3a:	f7fe f84b 	bl	8001bd4 <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	68ba      	ldr	r2, [r7, #8]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d302      	bcc.n	8003b50 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d113      	bne.n	8003b78 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b54:	f043 0220 	orr.w	r2, r3, #32
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2220      	movs	r2, #32
 8003b60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e007      	b.n	8003b88 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	f003 0302 	and.w	r3, r3, #2
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d1cb      	bne.n	8003b1e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3710      	adds	r7, #16
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b9c:	e028      	b.n	8003bf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	68b9      	ldr	r1, [r7, #8]
 8003ba2:	68f8      	ldr	r0, [r7, #12]
 8003ba4:	f000 f830 	bl	8003c08 <I2C_IsAcknowledgeFailed>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d001      	beq.n	8003bb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e026      	b.n	8003c00 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bb2:	f7fe f80f 	bl	8001bd4 <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	68ba      	ldr	r2, [r7, #8]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d302      	bcc.n	8003bc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d113      	bne.n	8003bf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bcc:	f043 0220 	orr.w	r2, r3, #32
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e007      	b.n	8003c00 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	699b      	ldr	r3, [r3, #24]
 8003bf6:	f003 0320 	and.w	r3, r3, #32
 8003bfa:	2b20      	cmp	r3, #32
 8003bfc:	d1cf      	bne.n	8003b9e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3710      	adds	r7, #16
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	f003 0310 	and.w	r3, r3, #16
 8003c1e:	2b10      	cmp	r3, #16
 8003c20:	d151      	bne.n	8003cc6 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c22:	e022      	b.n	8003c6a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c2a:	d01e      	beq.n	8003c6a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c2c:	f7fd ffd2 	bl	8001bd4 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	68ba      	ldr	r2, [r7, #8]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d302      	bcc.n	8003c42 <I2C_IsAcknowledgeFailed+0x3a>
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d113      	bne.n	8003c6a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c46:	f043 0220 	orr.w	r2, r3, #32
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2220      	movs	r2, #32
 8003c52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e02e      	b.n	8003cc8 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	699b      	ldr	r3, [r3, #24]
 8003c70:	f003 0320 	and.w	r3, r3, #32
 8003c74:	2b20      	cmp	r3, #32
 8003c76:	d1d5      	bne.n	8003c24 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2210      	movs	r2, #16
 8003c7e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2220      	movs	r2, #32
 8003c86:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c88:	68f8      	ldr	r0, [r7, #12]
 8003c8a:	f7ff fedd 	bl	8003a48 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	6859      	ldr	r1, [r3, #4]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	4b0d      	ldr	r3, [pc, #52]	; (8003cd0 <I2C_IsAcknowledgeFailed+0xc8>)
 8003c9a:	400b      	ands	r3, r1
 8003c9c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca2:	f043 0204 	orr.w	r2, r3, #4
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2220      	movs	r2, #32
 8003cae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e000      	b.n	8003cc8 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3710      	adds	r7, #16
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	fe00e800 	.word	0xfe00e800

08003cd4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	607b      	str	r3, [r7, #4]
 8003cde:	460b      	mov	r3, r1
 8003ce0:	817b      	strh	r3, [r7, #10]
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	685a      	ldr	r2, [r3, #4]
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	0d5b      	lsrs	r3, r3, #21
 8003cf0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003cf4:	4b0d      	ldr	r3, [pc, #52]	; (8003d2c <I2C_TransferConfig+0x58>)
 8003cf6:	430b      	orrs	r3, r1
 8003cf8:	43db      	mvns	r3, r3
 8003cfa:	ea02 0103 	and.w	r1, r2, r3
 8003cfe:	897b      	ldrh	r3, [r7, #10]
 8003d00:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003d04:	7a7b      	ldrb	r3, [r7, #9]
 8003d06:	041b      	lsls	r3, r3, #16
 8003d08:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003d0c:	431a      	orrs	r2, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	431a      	orrs	r2, r3
 8003d12:	69bb      	ldr	r3, [r7, #24]
 8003d14:	431a      	orrs	r2, r3
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003d1e:	bf00      	nop
 8003d20:	3714      	adds	r7, #20
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	03ff63ff 	.word	0x03ff63ff

08003d30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b20      	cmp	r3, #32
 8003d44:	d138      	bne.n	8003db8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d101      	bne.n	8003d54 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d50:	2302      	movs	r3, #2
 8003d52:	e032      	b.n	8003dba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2224      	movs	r2, #36	; 0x24
 8003d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f022 0201 	bic.w	r2, r2, #1
 8003d72:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003d82:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6819      	ldr	r1, [r3, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	683a      	ldr	r2, [r7, #0]
 8003d90:	430a      	orrs	r2, r1
 8003d92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f042 0201 	orr.w	r2, r2, #1
 8003da2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2220      	movs	r2, #32
 8003da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003db4:	2300      	movs	r3, #0
 8003db6:	e000      	b.n	8003dba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003db8:	2302      	movs	r3, #2
  }
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b085      	sub	sp, #20
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
 8003dce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	2b20      	cmp	r3, #32
 8003dda:	d139      	bne.n	8003e50 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d101      	bne.n	8003dea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003de6:	2302      	movs	r3, #2
 8003de8:	e033      	b.n	8003e52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2224      	movs	r2, #36	; 0x24
 8003df6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f022 0201 	bic.w	r2, r2, #1
 8003e08:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003e18:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	021b      	lsls	r3, r3, #8
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f042 0201 	orr.w	r2, r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2220      	movs	r2, #32
 8003e40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	e000      	b.n	8003e52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e50:	2302      	movs	r3, #2
  }
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3714      	adds	r7, #20
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
	...

08003e60 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003e60:	b480      	push	{r7}
 8003e62:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e64:	4b05      	ldr	r3, [pc, #20]	; (8003e7c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a04      	ldr	r2, [pc, #16]	; (8003e7c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003e6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e6e:	6013      	str	r3, [r2, #0]
}
 8003e70:	bf00      	nop
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	40007000 	.word	0x40007000

08003e80 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	460b      	mov	r3, r1
 8003e8a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d10c      	bne.n	8003eac <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8003e92:	4b13      	ldr	r3, [pc, #76]	; (8003ee0 <HAL_PWR_EnterSLEEPMode+0x60>)
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e9e:	d10e      	bne.n	8003ebe <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8003ea0:	f000 f896 	bl	8003fd0 <HAL_PWREx_DisableLowPowerRunMode>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d009      	beq.n	8003ebe <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 8003eaa:	e016      	b.n	8003eda <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8003eac:	4b0c      	ldr	r3, [pc, #48]	; (8003ee0 <HAL_PWR_EnterSLEEPMode+0x60>)
 8003eae:	695b      	ldr	r3, [r3, #20]
 8003eb0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003eb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003eb8:	d001      	beq.n	8003ebe <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8003eba:	f000 f879 	bl	8003fb0 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003ebe:	4b09      	ldr	r3, [pc, #36]	; (8003ee4 <HAL_PWR_EnterSLEEPMode+0x64>)
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	4a08      	ldr	r2, [pc, #32]	; (8003ee4 <HAL_PWR_EnterSLEEPMode+0x64>)
 8003ec4:	f023 0304 	bic.w	r3, r3, #4
 8003ec8:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8003eca:	78fb      	ldrb	r3, [r7, #3]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d101      	bne.n	8003ed4 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003ed0:	bf30      	wfi
 8003ed2:	e002      	b.n	8003eda <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003ed4:	bf40      	sev
    __WFE();
 8003ed6:	bf20      	wfe
    __WFE();
 8003ed8:	bf20      	wfe
  }

}
 8003eda:	3708      	adds	r7, #8
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	40007000 	.word	0x40007000
 8003ee4:	e000ed00 	.word	0xe000ed00

08003ee8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003eec:	4b04      	ldr	r3, [pc, #16]	; (8003f00 <HAL_PWREx_GetVoltageRange+0x18>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	40007000 	.word	0x40007000

08003f04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b085      	sub	sp, #20
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f12:	d130      	bne.n	8003f76 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f14:	4b23      	ldr	r3, [pc, #140]	; (8003fa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003f1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f20:	d038      	beq.n	8003f94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f22:	4b20      	ldr	r3, [pc, #128]	; (8003fa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003f2a:	4a1e      	ldr	r2, [pc, #120]	; (8003fa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f30:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f32:	4b1d      	ldr	r3, [pc, #116]	; (8003fa8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	2232      	movs	r2, #50	; 0x32
 8003f38:	fb02 f303 	mul.w	r3, r2, r3
 8003f3c:	4a1b      	ldr	r2, [pc, #108]	; (8003fac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f42:	0c9b      	lsrs	r3, r3, #18
 8003f44:	3301      	adds	r3, #1
 8003f46:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f48:	e002      	b.n	8003f50 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f50:	4b14      	ldr	r3, [pc, #80]	; (8003fa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f52:	695b      	ldr	r3, [r3, #20]
 8003f54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f5c:	d102      	bne.n	8003f64 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d1f2      	bne.n	8003f4a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f64:	4b0f      	ldr	r3, [pc, #60]	; (8003fa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f66:	695b      	ldr	r3, [r3, #20]
 8003f68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f70:	d110      	bne.n	8003f94 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e00f      	b.n	8003f96 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f76:	4b0b      	ldr	r3, [pc, #44]	; (8003fa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003f7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f82:	d007      	beq.n	8003f94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f84:	4b07      	ldr	r3, [pc, #28]	; (8003fa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003f8c:	4a05      	ldr	r2, [pc, #20]	; (8003fa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f92:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3714      	adds	r7, #20
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	40007000 	.word	0x40007000
 8003fa8:	20000000 	.word	0x20000000
 8003fac:	431bde83 	.word	0x431bde83

08003fb0 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8003fb4:	4b05      	ldr	r3, [pc, #20]	; (8003fcc <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a04      	ldr	r2, [pc, #16]	; (8003fcc <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8003fba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fbe:	6013      	str	r3, [r2, #0]
}
 8003fc0:	bf00      	nop
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	40007000 	.word	0x40007000

08003fd0 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b083      	sub	sp, #12
 8003fd4:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8003fd6:	4b17      	ldr	r3, [pc, #92]	; (8004034 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a16      	ldr	r2, [pc, #88]	; (8004034 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003fdc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003fe0:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003fe2:	4b15      	ldr	r3, [pc, #84]	; (8004038 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2232      	movs	r2, #50	; 0x32
 8003fe8:	fb02 f303 	mul.w	r3, r2, r3
 8003fec:	4a13      	ldr	r2, [pc, #76]	; (800403c <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8003fee:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff2:	0c9b      	lsrs	r3, r3, #18
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8003ff8:	e002      	b.n	8004000 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	3b01      	subs	r3, #1
 8003ffe:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004000:	4b0c      	ldr	r3, [pc, #48]	; (8004034 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004008:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800400c:	d102      	bne.n	8004014 <HAL_PWREx_DisableLowPowerRunMode+0x44>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d1f2      	bne.n	8003ffa <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8004014:	4b07      	ldr	r3, [pc, #28]	; (8004034 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8004016:	695b      	ldr	r3, [r3, #20]
 8004018:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800401c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004020:	d101      	bne.n	8004026 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e000      	b.n	8004028 <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr
 8004034:	40007000 	.word	0x40007000
 8004038:	20000000 	.word	0x20000000
 800403c:	431bde83 	.word	0x431bde83

08004040 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b088      	sub	sp, #32
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d102      	bne.n	8004054 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	f000 bc11 	b.w	8004876 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004054:	4ba0      	ldr	r3, [pc, #640]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	f003 030c 	and.w	r3, r3, #12
 800405c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800405e:	4b9e      	ldr	r3, [pc, #632]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	f003 0303 	and.w	r3, r3, #3
 8004066:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0310 	and.w	r3, r3, #16
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 80e4 	beq.w	800423e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d007      	beq.n	800408c <HAL_RCC_OscConfig+0x4c>
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	2b0c      	cmp	r3, #12
 8004080:	f040 808b 	bne.w	800419a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	2b01      	cmp	r3, #1
 8004088:	f040 8087 	bne.w	800419a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800408c:	4b92      	ldr	r3, [pc, #584]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0302 	and.w	r3, r3, #2
 8004094:	2b00      	cmp	r3, #0
 8004096:	d005      	beq.n	80040a4 <HAL_RCC_OscConfig+0x64>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	699b      	ldr	r3, [r3, #24]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e3e8      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a1a      	ldr	r2, [r3, #32]
 80040a8:	4b8b      	ldr	r3, [pc, #556]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0308 	and.w	r3, r3, #8
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d004      	beq.n	80040be <HAL_RCC_OscConfig+0x7e>
 80040b4:	4b88      	ldr	r3, [pc, #544]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040bc:	e005      	b.n	80040ca <HAL_RCC_OscConfig+0x8a>
 80040be:	4b86      	ldr	r3, [pc, #536]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80040c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040c4:	091b      	lsrs	r3, r3, #4
 80040c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d223      	bcs.n	8004116 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a1b      	ldr	r3, [r3, #32]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f000 fd78 	bl	8004bc8 <RCC_SetFlashLatencyFromMSIRange>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d001      	beq.n	80040e2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e3c9      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040e2:	4b7d      	ldr	r3, [pc, #500]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a7c      	ldr	r2, [pc, #496]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80040e8:	f043 0308 	orr.w	r3, r3, #8
 80040ec:	6013      	str	r3, [r2, #0]
 80040ee:	4b7a      	ldr	r3, [pc, #488]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	4977      	ldr	r1, [pc, #476]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80040fc:	4313      	orrs	r3, r2
 80040fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004100:	4b75      	ldr	r3, [pc, #468]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	69db      	ldr	r3, [r3, #28]
 800410c:	021b      	lsls	r3, r3, #8
 800410e:	4972      	ldr	r1, [pc, #456]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 8004110:	4313      	orrs	r3, r2
 8004112:	604b      	str	r3, [r1, #4]
 8004114:	e025      	b.n	8004162 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004116:	4b70      	ldr	r3, [pc, #448]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a6f      	ldr	r2, [pc, #444]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 800411c:	f043 0308 	orr.w	r3, r3, #8
 8004120:	6013      	str	r3, [r2, #0]
 8004122:	4b6d      	ldr	r3, [pc, #436]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a1b      	ldr	r3, [r3, #32]
 800412e:	496a      	ldr	r1, [pc, #424]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 8004130:	4313      	orrs	r3, r2
 8004132:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004134:	4b68      	ldr	r3, [pc, #416]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	69db      	ldr	r3, [r3, #28]
 8004140:	021b      	lsls	r3, r3, #8
 8004142:	4965      	ldr	r1, [pc, #404]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 8004144:	4313      	orrs	r3, r2
 8004146:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d109      	bne.n	8004162 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a1b      	ldr	r3, [r3, #32]
 8004152:	4618      	mov	r0, r3
 8004154:	f000 fd38 	bl	8004bc8 <RCC_SetFlashLatencyFromMSIRange>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e389      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004162:	f000 fc6f 	bl	8004a44 <HAL_RCC_GetSysClockFreq>
 8004166:	4601      	mov	r1, r0
 8004168:	4b5b      	ldr	r3, [pc, #364]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	091b      	lsrs	r3, r3, #4
 800416e:	f003 030f 	and.w	r3, r3, #15
 8004172:	4a5a      	ldr	r2, [pc, #360]	; (80042dc <HAL_RCC_OscConfig+0x29c>)
 8004174:	5cd3      	ldrb	r3, [r2, r3]
 8004176:	f003 031f 	and.w	r3, r3, #31
 800417a:	fa21 f303 	lsr.w	r3, r1, r3
 800417e:	4a58      	ldr	r2, [pc, #352]	; (80042e0 <HAL_RCC_OscConfig+0x2a0>)
 8004180:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004182:	4b58      	ldr	r3, [pc, #352]	; (80042e4 <HAL_RCC_OscConfig+0x2a4>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4618      	mov	r0, r3
 8004188:	f7fd fcd4 	bl	8001b34 <HAL_InitTick>
 800418c:	4603      	mov	r3, r0
 800418e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004190:	7bfb      	ldrb	r3, [r7, #15]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d052      	beq.n	800423c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004196:	7bfb      	ldrb	r3, [r7, #15]
 8004198:	e36d      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	699b      	ldr	r3, [r3, #24]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d032      	beq.n	8004208 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80041a2:	4b4d      	ldr	r3, [pc, #308]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a4c      	ldr	r2, [pc, #304]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80041a8:	f043 0301 	orr.w	r3, r3, #1
 80041ac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80041ae:	f7fd fd11 	bl	8001bd4 <HAL_GetTick>
 80041b2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041b4:	e008      	b.n	80041c8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041b6:	f7fd fd0d 	bl	8001bd4 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d901      	bls.n	80041c8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e356      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041c8:	4b43      	ldr	r3, [pc, #268]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0302 	and.w	r3, r3, #2
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d0f0      	beq.n	80041b6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041d4:	4b40      	ldr	r3, [pc, #256]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a3f      	ldr	r2, [pc, #252]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80041da:	f043 0308 	orr.w	r3, r3, #8
 80041de:	6013      	str	r3, [r2, #0]
 80041e0:	4b3d      	ldr	r3, [pc, #244]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6a1b      	ldr	r3, [r3, #32]
 80041ec:	493a      	ldr	r1, [pc, #232]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80041ee:	4313      	orrs	r3, r2
 80041f0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041f2:	4b39      	ldr	r3, [pc, #228]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	69db      	ldr	r3, [r3, #28]
 80041fe:	021b      	lsls	r3, r3, #8
 8004200:	4935      	ldr	r1, [pc, #212]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 8004202:	4313      	orrs	r3, r2
 8004204:	604b      	str	r3, [r1, #4]
 8004206:	e01a      	b.n	800423e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004208:	4b33      	ldr	r3, [pc, #204]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a32      	ldr	r2, [pc, #200]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 800420e:	f023 0301 	bic.w	r3, r3, #1
 8004212:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004214:	f7fd fcde 	bl	8001bd4 <HAL_GetTick>
 8004218:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800421a:	e008      	b.n	800422e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800421c:	f7fd fcda 	bl	8001bd4 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e323      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800422e:	4b2a      	ldr	r3, [pc, #168]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1f0      	bne.n	800421c <HAL_RCC_OscConfig+0x1dc>
 800423a:	e000      	b.n	800423e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800423c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b00      	cmp	r3, #0
 8004248:	d073      	beq.n	8004332 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	2b08      	cmp	r3, #8
 800424e:	d005      	beq.n	800425c <HAL_RCC_OscConfig+0x21c>
 8004250:	69bb      	ldr	r3, [r7, #24]
 8004252:	2b0c      	cmp	r3, #12
 8004254:	d10e      	bne.n	8004274 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	2b03      	cmp	r3, #3
 800425a:	d10b      	bne.n	8004274 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800425c:	4b1e      	ldr	r3, [pc, #120]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d063      	beq.n	8004330 <HAL_RCC_OscConfig+0x2f0>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d15f      	bne.n	8004330 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e300      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800427c:	d106      	bne.n	800428c <HAL_RCC_OscConfig+0x24c>
 800427e:	4b16      	ldr	r3, [pc, #88]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a15      	ldr	r2, [pc, #84]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 8004284:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004288:	6013      	str	r3, [r2, #0]
 800428a:	e01d      	b.n	80042c8 <HAL_RCC_OscConfig+0x288>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004294:	d10c      	bne.n	80042b0 <HAL_RCC_OscConfig+0x270>
 8004296:	4b10      	ldr	r3, [pc, #64]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a0f      	ldr	r2, [pc, #60]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 800429c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042a0:	6013      	str	r3, [r2, #0]
 80042a2:	4b0d      	ldr	r3, [pc, #52]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a0c      	ldr	r2, [pc, #48]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80042a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042ac:	6013      	str	r3, [r2, #0]
 80042ae:	e00b      	b.n	80042c8 <HAL_RCC_OscConfig+0x288>
 80042b0:	4b09      	ldr	r3, [pc, #36]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a08      	ldr	r2, [pc, #32]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80042b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042ba:	6013      	str	r3, [r2, #0]
 80042bc:	4b06      	ldr	r3, [pc, #24]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a05      	ldr	r2, [pc, #20]	; (80042d8 <HAL_RCC_OscConfig+0x298>)
 80042c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d01b      	beq.n	8004308 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d0:	f7fd fc80 	bl	8001bd4 <HAL_GetTick>
 80042d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042d6:	e010      	b.n	80042fa <HAL_RCC_OscConfig+0x2ba>
 80042d8:	40021000 	.word	0x40021000
 80042dc:	08006b50 	.word	0x08006b50
 80042e0:	20000000 	.word	0x20000000
 80042e4:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042e8:	f7fd fc74 	bl	8001bd4 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	2b64      	cmp	r3, #100	; 0x64
 80042f4:	d901      	bls.n	80042fa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e2bd      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042fa:	4baf      	ldr	r3, [pc, #700]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d0f0      	beq.n	80042e8 <HAL_RCC_OscConfig+0x2a8>
 8004306:	e014      	b.n	8004332 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004308:	f7fd fc64 	bl	8001bd4 <HAL_GetTick>
 800430c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800430e:	e008      	b.n	8004322 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004310:	f7fd fc60 	bl	8001bd4 <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b64      	cmp	r3, #100	; 0x64
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e2a9      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004322:	4ba5      	ldr	r3, [pc, #660]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1f0      	bne.n	8004310 <HAL_RCC_OscConfig+0x2d0>
 800432e:	e000      	b.n	8004332 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004330:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0302 	and.w	r3, r3, #2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d060      	beq.n	8004400 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800433e:	69bb      	ldr	r3, [r7, #24]
 8004340:	2b04      	cmp	r3, #4
 8004342:	d005      	beq.n	8004350 <HAL_RCC_OscConfig+0x310>
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	2b0c      	cmp	r3, #12
 8004348:	d119      	bne.n	800437e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	2b02      	cmp	r3, #2
 800434e:	d116      	bne.n	800437e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004350:	4b99      	ldr	r3, [pc, #612]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004358:	2b00      	cmp	r3, #0
 800435a:	d005      	beq.n	8004368 <HAL_RCC_OscConfig+0x328>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d101      	bne.n	8004368 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e286      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004368:	4b93      	ldr	r3, [pc, #588]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	691b      	ldr	r3, [r3, #16]
 8004374:	061b      	lsls	r3, r3, #24
 8004376:	4990      	ldr	r1, [pc, #576]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004378:	4313      	orrs	r3, r2
 800437a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800437c:	e040      	b.n	8004400 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d023      	beq.n	80043ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004386:	4b8c      	ldr	r3, [pc, #560]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a8b      	ldr	r2, [pc, #556]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 800438c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004390:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004392:	f7fd fc1f 	bl	8001bd4 <HAL_GetTick>
 8004396:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004398:	e008      	b.n	80043ac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800439a:	f7fd fc1b 	bl	8001bd4 <HAL_GetTick>
 800439e:	4602      	mov	r2, r0
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d901      	bls.n	80043ac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e264      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043ac:	4b82      	ldr	r3, [pc, #520]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d0f0      	beq.n	800439a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043b8:	4b7f      	ldr	r3, [pc, #508]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	061b      	lsls	r3, r3, #24
 80043c6:	497c      	ldr	r1, [pc, #496]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 80043c8:	4313      	orrs	r3, r2
 80043ca:	604b      	str	r3, [r1, #4]
 80043cc:	e018      	b.n	8004400 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043ce:	4b7a      	ldr	r3, [pc, #488]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a79      	ldr	r2, [pc, #484]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 80043d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043da:	f7fd fbfb 	bl	8001bd4 <HAL_GetTick>
 80043de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043e0:	e008      	b.n	80043f4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043e2:	f7fd fbf7 	bl	8001bd4 <HAL_GetTick>
 80043e6:	4602      	mov	r2, r0
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d901      	bls.n	80043f4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80043f0:	2303      	movs	r3, #3
 80043f2:	e240      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043f4:	4b70      	ldr	r3, [pc, #448]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d1f0      	bne.n	80043e2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0308 	and.w	r3, r3, #8
 8004408:	2b00      	cmp	r3, #0
 800440a:	d03c      	beq.n	8004486 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	695b      	ldr	r3, [r3, #20]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d01c      	beq.n	800444e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004414:	4b68      	ldr	r3, [pc, #416]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004416:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800441a:	4a67      	ldr	r2, [pc, #412]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 800441c:	f043 0301 	orr.w	r3, r3, #1
 8004420:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004424:	f7fd fbd6 	bl	8001bd4 <HAL_GetTick>
 8004428:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800442a:	e008      	b.n	800443e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800442c:	f7fd fbd2 	bl	8001bd4 <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b02      	cmp	r3, #2
 8004438:	d901      	bls.n	800443e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e21b      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800443e:	4b5e      	ldr	r3, [pc, #376]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004440:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004444:	f003 0302 	and.w	r3, r3, #2
 8004448:	2b00      	cmp	r3, #0
 800444a:	d0ef      	beq.n	800442c <HAL_RCC_OscConfig+0x3ec>
 800444c:	e01b      	b.n	8004486 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800444e:	4b5a      	ldr	r3, [pc, #360]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004450:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004454:	4a58      	ldr	r2, [pc, #352]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004456:	f023 0301 	bic.w	r3, r3, #1
 800445a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800445e:	f7fd fbb9 	bl	8001bd4 <HAL_GetTick>
 8004462:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004464:	e008      	b.n	8004478 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004466:	f7fd fbb5 	bl	8001bd4 <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	2b02      	cmp	r3, #2
 8004472:	d901      	bls.n	8004478 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e1fe      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004478:	4b4f      	ldr	r3, [pc, #316]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 800447a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800447e:	f003 0302 	and.w	r3, r3, #2
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1ef      	bne.n	8004466 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0304 	and.w	r3, r3, #4
 800448e:	2b00      	cmp	r3, #0
 8004490:	f000 80a6 	beq.w	80045e0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004494:	2300      	movs	r3, #0
 8004496:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004498:	4b47      	ldr	r3, [pc, #284]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 800449a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800449c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d10d      	bne.n	80044c0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044a4:	4b44      	ldr	r3, [pc, #272]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 80044a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044a8:	4a43      	ldr	r2, [pc, #268]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 80044aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044ae:	6593      	str	r3, [r2, #88]	; 0x58
 80044b0:	4b41      	ldr	r3, [pc, #260]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 80044b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044b8:	60bb      	str	r3, [r7, #8]
 80044ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044bc:	2301      	movs	r3, #1
 80044be:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044c0:	4b3e      	ldr	r3, [pc, #248]	; (80045bc <HAL_RCC_OscConfig+0x57c>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d118      	bne.n	80044fe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044cc:	4b3b      	ldr	r3, [pc, #236]	; (80045bc <HAL_RCC_OscConfig+0x57c>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a3a      	ldr	r2, [pc, #232]	; (80045bc <HAL_RCC_OscConfig+0x57c>)
 80044d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044d8:	f7fd fb7c 	bl	8001bd4 <HAL_GetTick>
 80044dc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044de:	e008      	b.n	80044f2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044e0:	f7fd fb78 	bl	8001bd4 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d901      	bls.n	80044f2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e1c1      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044f2:	4b32      	ldr	r3, [pc, #200]	; (80045bc <HAL_RCC_OscConfig+0x57c>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d0f0      	beq.n	80044e0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	2b01      	cmp	r3, #1
 8004504:	d108      	bne.n	8004518 <HAL_RCC_OscConfig+0x4d8>
 8004506:	4b2c      	ldr	r3, [pc, #176]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800450c:	4a2a      	ldr	r2, [pc, #168]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 800450e:	f043 0301 	orr.w	r3, r3, #1
 8004512:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004516:	e024      	b.n	8004562 <HAL_RCC_OscConfig+0x522>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	2b05      	cmp	r3, #5
 800451e:	d110      	bne.n	8004542 <HAL_RCC_OscConfig+0x502>
 8004520:	4b25      	ldr	r3, [pc, #148]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004522:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004526:	4a24      	ldr	r2, [pc, #144]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004528:	f043 0304 	orr.w	r3, r3, #4
 800452c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004530:	4b21      	ldr	r3, [pc, #132]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004536:	4a20      	ldr	r2, [pc, #128]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004538:	f043 0301 	orr.w	r3, r3, #1
 800453c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004540:	e00f      	b.n	8004562 <HAL_RCC_OscConfig+0x522>
 8004542:	4b1d      	ldr	r3, [pc, #116]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004544:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004548:	4a1b      	ldr	r2, [pc, #108]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 800454a:	f023 0301 	bic.w	r3, r3, #1
 800454e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004552:	4b19      	ldr	r3, [pc, #100]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 8004554:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004558:	4a17      	ldr	r2, [pc, #92]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 800455a:	f023 0304 	bic.w	r3, r3, #4
 800455e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d016      	beq.n	8004598 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800456a:	f7fd fb33 	bl	8001bd4 <HAL_GetTick>
 800456e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004570:	e00a      	b.n	8004588 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004572:	f7fd fb2f 	bl	8001bd4 <HAL_GetTick>
 8004576:	4602      	mov	r2, r0
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004580:	4293      	cmp	r3, r2
 8004582:	d901      	bls.n	8004588 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e176      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004588:	4b0b      	ldr	r3, [pc, #44]	; (80045b8 <HAL_RCC_OscConfig+0x578>)
 800458a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800458e:	f003 0302 	and.w	r3, r3, #2
 8004592:	2b00      	cmp	r3, #0
 8004594:	d0ed      	beq.n	8004572 <HAL_RCC_OscConfig+0x532>
 8004596:	e01a      	b.n	80045ce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004598:	f7fd fb1c 	bl	8001bd4 <HAL_GetTick>
 800459c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800459e:	e00f      	b.n	80045c0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045a0:	f7fd fb18 	bl	8001bd4 <HAL_GetTick>
 80045a4:	4602      	mov	r2, r0
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d906      	bls.n	80045c0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e15f      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
 80045b6:	bf00      	nop
 80045b8:	40021000 	.word	0x40021000
 80045bc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045c0:	4baa      	ldr	r3, [pc, #680]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 80045c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1e8      	bne.n	80045a0 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80045ce:	7ffb      	ldrb	r3, [r7, #31]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d105      	bne.n	80045e0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045d4:	4ba5      	ldr	r3, [pc, #660]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 80045d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045d8:	4aa4      	ldr	r2, [pc, #656]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 80045da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045de:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0320 	and.w	r3, r3, #32
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d03c      	beq.n	8004666 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d01c      	beq.n	800462e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80045f4:	4b9d      	ldr	r3, [pc, #628]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 80045f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80045fa:	4a9c      	ldr	r2, [pc, #624]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 80045fc:	f043 0301 	orr.w	r3, r3, #1
 8004600:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004604:	f7fd fae6 	bl	8001bd4 <HAL_GetTick>
 8004608:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800460a:	e008      	b.n	800461e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800460c:	f7fd fae2 	bl	8001bd4 <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	2b02      	cmp	r3, #2
 8004618:	d901      	bls.n	800461e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e12b      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800461e:	4b93      	ldr	r3, [pc, #588]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004620:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004624:	f003 0302 	and.w	r3, r3, #2
 8004628:	2b00      	cmp	r3, #0
 800462a:	d0ef      	beq.n	800460c <HAL_RCC_OscConfig+0x5cc>
 800462c:	e01b      	b.n	8004666 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800462e:	4b8f      	ldr	r3, [pc, #572]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004630:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004634:	4a8d      	ldr	r2, [pc, #564]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004636:	f023 0301 	bic.w	r3, r3, #1
 800463a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800463e:	f7fd fac9 	bl	8001bd4 <HAL_GetTick>
 8004642:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004644:	e008      	b.n	8004658 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004646:	f7fd fac5 	bl	8001bd4 <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	2b02      	cmp	r3, #2
 8004652:	d901      	bls.n	8004658 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e10e      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004658:	4b84      	ldr	r3, [pc, #528]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 800465a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1ef      	bne.n	8004646 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800466a:	2b00      	cmp	r3, #0
 800466c:	f000 8102 	beq.w	8004874 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004674:	2b02      	cmp	r3, #2
 8004676:	f040 80c5 	bne.w	8004804 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800467a:	4b7c      	ldr	r3, [pc, #496]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	f003 0203 	and.w	r2, r3, #3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468a:	429a      	cmp	r2, r3
 800468c:	d12c      	bne.n	80046e8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004698:	3b01      	subs	r3, #1
 800469a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800469c:	429a      	cmp	r2, r3
 800469e:	d123      	bne.n	80046e8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046aa:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d11b      	bne.n	80046e8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ba:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046bc:	429a      	cmp	r2, r3
 80046be:	d113      	bne.n	80046e8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ca:	085b      	lsrs	r3, r3, #1
 80046cc:	3b01      	subs	r3, #1
 80046ce:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d109      	bne.n	80046e8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046de:	085b      	lsrs	r3, r3, #1
 80046e0:	3b01      	subs	r3, #1
 80046e2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d067      	beq.n	80047b8 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80046e8:	69bb      	ldr	r3, [r7, #24]
 80046ea:	2b0c      	cmp	r3, #12
 80046ec:	d062      	beq.n	80047b4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80046ee:	4b5f      	ldr	r3, [pc, #380]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d001      	beq.n	80046fe <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e0bb      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80046fe:	4b5b      	ldr	r3, [pc, #364]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a5a      	ldr	r2, [pc, #360]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004704:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004708:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800470a:	f7fd fa63 	bl	8001bd4 <HAL_GetTick>
 800470e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004710:	e008      	b.n	8004724 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004712:	f7fd fa5f 	bl	8001bd4 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	2b02      	cmp	r3, #2
 800471e:	d901      	bls.n	8004724 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e0a8      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004724:	4b51      	ldr	r3, [pc, #324]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1f0      	bne.n	8004712 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004730:	4b4e      	ldr	r3, [pc, #312]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004732:	68da      	ldr	r2, [r3, #12]
 8004734:	4b4e      	ldr	r3, [pc, #312]	; (8004870 <HAL_RCC_OscConfig+0x830>)
 8004736:	4013      	ands	r3, r2
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004740:	3a01      	subs	r2, #1
 8004742:	0112      	lsls	r2, r2, #4
 8004744:	4311      	orrs	r1, r2
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800474a:	0212      	lsls	r2, r2, #8
 800474c:	4311      	orrs	r1, r2
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004752:	0852      	lsrs	r2, r2, #1
 8004754:	3a01      	subs	r2, #1
 8004756:	0552      	lsls	r2, r2, #21
 8004758:	4311      	orrs	r1, r2
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800475e:	0852      	lsrs	r2, r2, #1
 8004760:	3a01      	subs	r2, #1
 8004762:	0652      	lsls	r2, r2, #25
 8004764:	4311      	orrs	r1, r2
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800476a:	06d2      	lsls	r2, r2, #27
 800476c:	430a      	orrs	r2, r1
 800476e:	493f      	ldr	r1, [pc, #252]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004770:	4313      	orrs	r3, r2
 8004772:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004774:	4b3d      	ldr	r3, [pc, #244]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a3c      	ldr	r2, [pc, #240]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 800477a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800477e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004780:	4b3a      	ldr	r3, [pc, #232]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	4a39      	ldr	r2, [pc, #228]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004786:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800478a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800478c:	f7fd fa22 	bl	8001bd4 <HAL_GetTick>
 8004790:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004792:	e008      	b.n	80047a6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004794:	f7fd fa1e 	bl	8001bd4 <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d901      	bls.n	80047a6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e067      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047a6:	4b31      	ldr	r3, [pc, #196]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d0f0      	beq.n	8004794 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047b2:	e05f      	b.n	8004874 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e05e      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047b8:	4b2c      	ldr	r3, [pc, #176]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d157      	bne.n	8004874 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80047c4:	4b29      	ldr	r3, [pc, #164]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a28      	ldr	r2, [pc, #160]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 80047ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047ce:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047d0:	4b26      	ldr	r3, [pc, #152]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	4a25      	ldr	r2, [pc, #148]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 80047d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80047dc:	f7fd f9fa 	bl	8001bd4 <HAL_GetTick>
 80047e0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047e2:	e008      	b.n	80047f6 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047e4:	f7fd f9f6 	bl	8001bd4 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d901      	bls.n	80047f6 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e03f      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047f6:	4b1d      	ldr	r3, [pc, #116]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d0f0      	beq.n	80047e4 <HAL_RCC_OscConfig+0x7a4>
 8004802:	e037      	b.n	8004874 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	2b0c      	cmp	r3, #12
 8004808:	d02d      	beq.n	8004866 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800480a:	4b18      	ldr	r3, [pc, #96]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a17      	ldr	r2, [pc, #92]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004810:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004814:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004816:	4b15      	ldr	r3, [pc, #84]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d105      	bne.n	800482e <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004822:	4b12      	ldr	r3, [pc, #72]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	4a11      	ldr	r2, [pc, #68]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004828:	f023 0303 	bic.w	r3, r3, #3
 800482c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800482e:	4b0f      	ldr	r3, [pc, #60]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	4a0e      	ldr	r2, [pc, #56]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 8004834:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004838:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800483c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800483e:	f7fd f9c9 	bl	8001bd4 <HAL_GetTick>
 8004842:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004844:	e008      	b.n	8004858 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004846:	f7fd f9c5 	bl	8001bd4 <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	2b02      	cmp	r3, #2
 8004852:	d901      	bls.n	8004858 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e00e      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004858:	4b04      	ldr	r3, [pc, #16]	; (800486c <HAL_RCC_OscConfig+0x82c>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1f0      	bne.n	8004846 <HAL_RCC_OscConfig+0x806>
 8004864:	e006      	b.n	8004874 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e005      	b.n	8004876 <HAL_RCC_OscConfig+0x836>
 800486a:	bf00      	nop
 800486c:	40021000 	.word	0x40021000
 8004870:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8004874:	2300      	movs	r3, #0
}
 8004876:	4618      	mov	r0, r3
 8004878:	3720      	adds	r7, #32
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop

08004880 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d101      	bne.n	8004894 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e0c8      	b.n	8004a26 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004894:	4b66      	ldr	r3, [pc, #408]	; (8004a30 <HAL_RCC_ClockConfig+0x1b0>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0307 	and.w	r3, r3, #7
 800489c:	683a      	ldr	r2, [r7, #0]
 800489e:	429a      	cmp	r2, r3
 80048a0:	d910      	bls.n	80048c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048a2:	4b63      	ldr	r3, [pc, #396]	; (8004a30 <HAL_RCC_ClockConfig+0x1b0>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f023 0207 	bic.w	r2, r3, #7
 80048aa:	4961      	ldr	r1, [pc, #388]	; (8004a30 <HAL_RCC_ClockConfig+0x1b0>)
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048b2:	4b5f      	ldr	r3, [pc, #380]	; (8004a30 <HAL_RCC_ClockConfig+0x1b0>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 0307 	and.w	r3, r3, #7
 80048ba:	683a      	ldr	r2, [r7, #0]
 80048bc:	429a      	cmp	r2, r3
 80048be:	d001      	beq.n	80048c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e0b0      	b.n	8004a26 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0301 	and.w	r3, r3, #1
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d04c      	beq.n	800496a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	2b03      	cmp	r3, #3
 80048d6:	d107      	bne.n	80048e8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048d8:	4b56      	ldr	r3, [pc, #344]	; (8004a34 <HAL_RCC_ClockConfig+0x1b4>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d121      	bne.n	8004928 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e09e      	b.n	8004a26 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d107      	bne.n	8004900 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048f0:	4b50      	ldr	r3, [pc, #320]	; (8004a34 <HAL_RCC_ClockConfig+0x1b4>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d115      	bne.n	8004928 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e092      	b.n	8004a26 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d107      	bne.n	8004918 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004908:	4b4a      	ldr	r3, [pc, #296]	; (8004a34 <HAL_RCC_ClockConfig+0x1b4>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0302 	and.w	r3, r3, #2
 8004910:	2b00      	cmp	r3, #0
 8004912:	d109      	bne.n	8004928 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e086      	b.n	8004a26 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004918:	4b46      	ldr	r3, [pc, #280]	; (8004a34 <HAL_RCC_ClockConfig+0x1b4>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004920:	2b00      	cmp	r3, #0
 8004922:	d101      	bne.n	8004928 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e07e      	b.n	8004a26 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004928:	4b42      	ldr	r3, [pc, #264]	; (8004a34 <HAL_RCC_ClockConfig+0x1b4>)
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	f023 0203 	bic.w	r2, r3, #3
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	493f      	ldr	r1, [pc, #252]	; (8004a34 <HAL_RCC_ClockConfig+0x1b4>)
 8004936:	4313      	orrs	r3, r2
 8004938:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800493a:	f7fd f94b 	bl	8001bd4 <HAL_GetTick>
 800493e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004940:	e00a      	b.n	8004958 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004942:	f7fd f947 	bl	8001bd4 <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004950:	4293      	cmp	r3, r2
 8004952:	d901      	bls.n	8004958 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004954:	2303      	movs	r3, #3
 8004956:	e066      	b.n	8004a26 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004958:	4b36      	ldr	r3, [pc, #216]	; (8004a34 <HAL_RCC_ClockConfig+0x1b4>)
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f003 020c 	and.w	r2, r3, #12
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	429a      	cmp	r2, r3
 8004968:	d1eb      	bne.n	8004942 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0302 	and.w	r3, r3, #2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d008      	beq.n	8004988 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004976:	4b2f      	ldr	r3, [pc, #188]	; (8004a34 <HAL_RCC_ClockConfig+0x1b4>)
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	492c      	ldr	r1, [pc, #176]	; (8004a34 <HAL_RCC_ClockConfig+0x1b4>)
 8004984:	4313      	orrs	r3, r2
 8004986:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004988:	4b29      	ldr	r3, [pc, #164]	; (8004a30 <HAL_RCC_ClockConfig+0x1b0>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0307 	and.w	r3, r3, #7
 8004990:	683a      	ldr	r2, [r7, #0]
 8004992:	429a      	cmp	r2, r3
 8004994:	d210      	bcs.n	80049b8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004996:	4b26      	ldr	r3, [pc, #152]	; (8004a30 <HAL_RCC_ClockConfig+0x1b0>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f023 0207 	bic.w	r2, r3, #7
 800499e:	4924      	ldr	r1, [pc, #144]	; (8004a30 <HAL_RCC_ClockConfig+0x1b0>)
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049a6:	4b22      	ldr	r3, [pc, #136]	; (8004a30 <HAL_RCC_ClockConfig+0x1b0>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0307 	and.w	r3, r3, #7
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d001      	beq.n	80049b8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e036      	b.n	8004a26 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0304 	and.w	r3, r3, #4
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d008      	beq.n	80049d6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049c4:	4b1b      	ldr	r3, [pc, #108]	; (8004a34 <HAL_RCC_ClockConfig+0x1b4>)
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	4918      	ldr	r1, [pc, #96]	; (8004a34 <HAL_RCC_ClockConfig+0x1b4>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0308 	and.w	r3, r3, #8
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d009      	beq.n	80049f6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049e2:	4b14      	ldr	r3, [pc, #80]	; (8004a34 <HAL_RCC_ClockConfig+0x1b4>)
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	00db      	lsls	r3, r3, #3
 80049f0:	4910      	ldr	r1, [pc, #64]	; (8004a34 <HAL_RCC_ClockConfig+0x1b4>)
 80049f2:	4313      	orrs	r3, r2
 80049f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80049f6:	f000 f825 	bl	8004a44 <HAL_RCC_GetSysClockFreq>
 80049fa:	4601      	mov	r1, r0
 80049fc:	4b0d      	ldr	r3, [pc, #52]	; (8004a34 <HAL_RCC_ClockConfig+0x1b4>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	091b      	lsrs	r3, r3, #4
 8004a02:	f003 030f 	and.w	r3, r3, #15
 8004a06:	4a0c      	ldr	r2, [pc, #48]	; (8004a38 <HAL_RCC_ClockConfig+0x1b8>)
 8004a08:	5cd3      	ldrb	r3, [r2, r3]
 8004a0a:	f003 031f 	and.w	r3, r3, #31
 8004a0e:	fa21 f303 	lsr.w	r3, r1, r3
 8004a12:	4a0a      	ldr	r2, [pc, #40]	; (8004a3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004a16:	4b0a      	ldr	r3, [pc, #40]	; (8004a40 <HAL_RCC_ClockConfig+0x1c0>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7fd f88a 	bl	8001b34 <HAL_InitTick>
 8004a20:	4603      	mov	r3, r0
 8004a22:	72fb      	strb	r3, [r7, #11]

  return status;
 8004a24:	7afb      	ldrb	r3, [r7, #11]
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3710      	adds	r7, #16
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	40022000 	.word	0x40022000
 8004a34:	40021000 	.word	0x40021000
 8004a38:	08006b50 	.word	0x08006b50
 8004a3c:	20000000 	.word	0x20000000
 8004a40:	20000004 	.word	0x20000004

08004a44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b089      	sub	sp, #36	; 0x24
 8004a48:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	61fb      	str	r3, [r7, #28]
 8004a4e:	2300      	movs	r3, #0
 8004a50:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a52:	4b3d      	ldr	r3, [pc, #244]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x104>)
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	f003 030c 	and.w	r3, r3, #12
 8004a5a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a5c:	4b3a      	ldr	r3, [pc, #232]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x104>)
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	f003 0303 	and.w	r3, r3, #3
 8004a64:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d005      	beq.n	8004a78 <HAL_RCC_GetSysClockFreq+0x34>
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	2b0c      	cmp	r3, #12
 8004a70:	d121      	bne.n	8004ab6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d11e      	bne.n	8004ab6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a78:	4b33      	ldr	r3, [pc, #204]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x104>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0308 	and.w	r3, r3, #8
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d107      	bne.n	8004a94 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004a84:	4b30      	ldr	r3, [pc, #192]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x104>)
 8004a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a8a:	0a1b      	lsrs	r3, r3, #8
 8004a8c:	f003 030f 	and.w	r3, r3, #15
 8004a90:	61fb      	str	r3, [r7, #28]
 8004a92:	e005      	b.n	8004aa0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004a94:	4b2c      	ldr	r3, [pc, #176]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x104>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	091b      	lsrs	r3, r3, #4
 8004a9a:	f003 030f 	and.w	r3, r3, #15
 8004a9e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004aa0:	4a2a      	ldr	r2, [pc, #168]	; (8004b4c <HAL_RCC_GetSysClockFreq+0x108>)
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004aa8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10d      	bne.n	8004acc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ab4:	e00a      	b.n	8004acc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	2b04      	cmp	r3, #4
 8004aba:	d102      	bne.n	8004ac2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004abc:	4b24      	ldr	r3, [pc, #144]	; (8004b50 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004abe:	61bb      	str	r3, [r7, #24]
 8004ac0:	e004      	b.n	8004acc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	2b08      	cmp	r3, #8
 8004ac6:	d101      	bne.n	8004acc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ac8:	4b22      	ldr	r3, [pc, #136]	; (8004b54 <HAL_RCC_GetSysClockFreq+0x110>)
 8004aca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	2b0c      	cmp	r3, #12
 8004ad0:	d133      	bne.n	8004b3a <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004ad2:	4b1d      	ldr	r3, [pc, #116]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x104>)
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	f003 0303 	and.w	r3, r3, #3
 8004ada:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d002      	beq.n	8004ae8 <HAL_RCC_GetSysClockFreq+0xa4>
 8004ae2:	2b03      	cmp	r3, #3
 8004ae4:	d003      	beq.n	8004aee <HAL_RCC_GetSysClockFreq+0xaa>
 8004ae6:	e005      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004ae8:	4b19      	ldr	r3, [pc, #100]	; (8004b50 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004aea:	617b      	str	r3, [r7, #20]
      break;
 8004aec:	e005      	b.n	8004afa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004aee:	4b19      	ldr	r3, [pc, #100]	; (8004b54 <HAL_RCC_GetSysClockFreq+0x110>)
 8004af0:	617b      	str	r3, [r7, #20]
      break;
 8004af2:	e002      	b.n	8004afa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	617b      	str	r3, [r7, #20]
      break;
 8004af8:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004afa:	4b13      	ldr	r3, [pc, #76]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x104>)
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	091b      	lsrs	r3, r3, #4
 8004b00:	f003 0307 	and.w	r3, r3, #7
 8004b04:	3301      	adds	r3, #1
 8004b06:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004b08:	4b0f      	ldr	r3, [pc, #60]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x104>)
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	0a1b      	lsrs	r3, r3, #8
 8004b0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b12:	697a      	ldr	r2, [r7, #20]
 8004b14:	fb02 f203 	mul.w	r2, r2, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b1e:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b20:	4b09      	ldr	r3, [pc, #36]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x104>)
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	0e5b      	lsrs	r3, r3, #25
 8004b26:	f003 0303 	and.w	r3, r3, #3
 8004b2a:	3301      	adds	r3, #1
 8004b2c:	005b      	lsls	r3, r3, #1
 8004b2e:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b38:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004b3a:	69bb      	ldr	r3, [r7, #24]
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3724      	adds	r7, #36	; 0x24
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr
 8004b48:	40021000 	.word	0x40021000
 8004b4c:	08006b68 	.word	0x08006b68
 8004b50:	00f42400 	.word	0x00f42400
 8004b54:	007a1200 	.word	0x007a1200

08004b58 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b5c:	4b03      	ldr	r3, [pc, #12]	; (8004b6c <HAL_RCC_GetHCLKFreq+0x14>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	20000000 	.word	0x20000000

08004b70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004b74:	f7ff fff0 	bl	8004b58 <HAL_RCC_GetHCLKFreq>
 8004b78:	4601      	mov	r1, r0
 8004b7a:	4b06      	ldr	r3, [pc, #24]	; (8004b94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	0a1b      	lsrs	r3, r3, #8
 8004b80:	f003 0307 	and.w	r3, r3, #7
 8004b84:	4a04      	ldr	r2, [pc, #16]	; (8004b98 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b86:	5cd3      	ldrb	r3, [r2, r3]
 8004b88:	f003 031f 	and.w	r3, r3, #31
 8004b8c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	40021000 	.word	0x40021000
 8004b98:	08006b60 	.word	0x08006b60

08004b9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004ba0:	f7ff ffda 	bl	8004b58 <HAL_RCC_GetHCLKFreq>
 8004ba4:	4601      	mov	r1, r0
 8004ba6:	4b06      	ldr	r3, [pc, #24]	; (8004bc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	0adb      	lsrs	r3, r3, #11
 8004bac:	f003 0307 	and.w	r3, r3, #7
 8004bb0:	4a04      	ldr	r2, [pc, #16]	; (8004bc4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004bb2:	5cd3      	ldrb	r3, [r2, r3]
 8004bb4:	f003 031f 	and.w	r3, r3, #31
 8004bb8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	40021000 	.word	0x40021000
 8004bc4:	08006b60 	.word	0x08006b60

08004bc8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b086      	sub	sp, #24
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004bd4:	4b2a      	ldr	r3, [pc, #168]	; (8004c80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d003      	beq.n	8004be8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004be0:	f7ff f982 	bl	8003ee8 <HAL_PWREx_GetVoltageRange>
 8004be4:	6178      	str	r0, [r7, #20]
 8004be6:	e014      	b.n	8004c12 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004be8:	4b25      	ldr	r3, [pc, #148]	; (8004c80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bec:	4a24      	ldr	r2, [pc, #144]	; (8004c80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bf2:	6593      	str	r3, [r2, #88]	; 0x58
 8004bf4:	4b22      	ldr	r3, [pc, #136]	; (8004c80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bfc:	60fb      	str	r3, [r7, #12]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c00:	f7ff f972 	bl	8003ee8 <HAL_PWREx_GetVoltageRange>
 8004c04:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c06:	4b1e      	ldr	r3, [pc, #120]	; (8004c80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c0a:	4a1d      	ldr	r2, [pc, #116]	; (8004c80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c10:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c18:	d10b      	bne.n	8004c32 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2b80      	cmp	r3, #128	; 0x80
 8004c1e:	d919      	bls.n	8004c54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2ba0      	cmp	r3, #160	; 0xa0
 8004c24:	d902      	bls.n	8004c2c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c26:	2302      	movs	r3, #2
 8004c28:	613b      	str	r3, [r7, #16]
 8004c2a:	e013      	b.n	8004c54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	613b      	str	r3, [r7, #16]
 8004c30:	e010      	b.n	8004c54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2b80      	cmp	r3, #128	; 0x80
 8004c36:	d902      	bls.n	8004c3e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004c38:	2303      	movs	r3, #3
 8004c3a:	613b      	str	r3, [r7, #16]
 8004c3c:	e00a      	b.n	8004c54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2b80      	cmp	r3, #128	; 0x80
 8004c42:	d102      	bne.n	8004c4a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c44:	2302      	movs	r3, #2
 8004c46:	613b      	str	r3, [r7, #16]
 8004c48:	e004      	b.n	8004c54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2b70      	cmp	r3, #112	; 0x70
 8004c4e:	d101      	bne.n	8004c54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c50:	2301      	movs	r3, #1
 8004c52:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004c54:	4b0b      	ldr	r3, [pc, #44]	; (8004c84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f023 0207 	bic.w	r2, r3, #7
 8004c5c:	4909      	ldr	r1, [pc, #36]	; (8004c84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004c64:	4b07      	ldr	r3, [pc, #28]	; (8004c84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0307 	and.w	r3, r3, #7
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d001      	beq.n	8004c76 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e000      	b.n	8004c78 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004c76:	2300      	movs	r3, #0
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3718      	adds	r7, #24
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}
 8004c80:	40021000 	.word	0x40021000
 8004c84:	40022000 	.word	0x40022000

08004c88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b086      	sub	sp, #24
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004c90:	2300      	movs	r3, #0
 8004c92:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004c94:	2300      	movs	r3, #0
 8004c96:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d02f      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ca8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004cac:	d005      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x32>
 8004cae:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004cb2:	d015      	beq.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x58>
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d007      	beq.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8004cb8:	e00f      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004cba:	4bac      	ldr	r3, [pc, #688]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	4aab      	ldr	r2, [pc, #684]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004cc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cc4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cc6:	e00c      	b.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	3304      	adds	r3, #4
 8004ccc:	2100      	movs	r1, #0
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f000 f9dc 	bl	800508c <RCCEx_PLLSAI1_Config>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cd8:	e003      	b.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	74fb      	strb	r3, [r7, #19]
      break;
 8004cde:	e000      	b.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 8004ce0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ce2:	7cfb      	ldrb	r3, [r7, #19]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d10b      	bne.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ce8:	4ba0      	ldr	r3, [pc, #640]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cf6:	499d      	ldr	r1, [pc, #628]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004cfe:	e001      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d00:	7cfb      	ldrb	r3, [r7, #19]
 8004d02:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f000 8099 	beq.w	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d12:	2300      	movs	r3, #0
 8004d14:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004d16:	4b95      	ldr	r3, [pc, #596]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d101      	bne.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8004d22:	2301      	movs	r3, #1
 8004d24:	e000      	b.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8004d26:	2300      	movs	r3, #0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d00d      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d2c:	4b8f      	ldr	r3, [pc, #572]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d30:	4a8e      	ldr	r2, [pc, #568]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d36:	6593      	str	r3, [r2, #88]	; 0x58
 8004d38:	4b8c      	ldr	r3, [pc, #560]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d40:	60bb      	str	r3, [r7, #8]
 8004d42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d44:	2301      	movs	r3, #1
 8004d46:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d48:	4b89      	ldr	r3, [pc, #548]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a88      	ldr	r2, [pc, #544]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004d4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d52:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d54:	f7fc ff3e 	bl	8001bd4 <HAL_GetTick>
 8004d58:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004d5a:	e009      	b.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d5c:	f7fc ff3a 	bl	8001bd4 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	d902      	bls.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	74fb      	strb	r3, [r7, #19]
        break;
 8004d6e:	e005      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004d70:	4b7f      	ldr	r3, [pc, #508]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d0ef      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 8004d7c:	7cfb      	ldrb	r3, [r7, #19]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d155      	bne.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004d82:	4b7a      	ldr	r3, [pc, #488]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d8c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d01e      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d98:	697a      	ldr	r2, [r7, #20]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d019      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004d9e:	4b73      	ldr	r3, [pc, #460]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004da4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004da8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004daa:	4b70      	ldr	r3, [pc, #448]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004db0:	4a6e      	ldr	r2, [pc, #440]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004db2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004db6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004dba:	4b6c      	ldr	r3, [pc, #432]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dc0:	4a6a      	ldr	r2, [pc, #424]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004dc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dc6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004dca:	4a68      	ldr	r2, [pc, #416]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	f003 0301 	and.w	r3, r3, #1
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d016      	beq.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ddc:	f7fc fefa 	bl	8001bd4 <HAL_GetTick>
 8004de0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004de2:	e00b      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004de4:	f7fc fef6 	bl	8001bd4 <HAL_GetTick>
 8004de8:	4602      	mov	r2, r0
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	f241 3288 	movw	r2, #5000	; 0x1388
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d902      	bls.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	74fb      	strb	r3, [r7, #19]
            break;
 8004dfa:	e006      	b.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dfc:	4b5b      	ldr	r3, [pc, #364]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e02:	f003 0302 	and.w	r3, r3, #2
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d0ec      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 8004e0a:	7cfb      	ldrb	r3, [r7, #19]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10b      	bne.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e10:	4b56      	ldr	r3, [pc, #344]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e16:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e1e:	4953      	ldr	r1, [pc, #332]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e20:	4313      	orrs	r3, r2
 8004e22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004e26:	e004      	b.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e28:	7cfb      	ldrb	r3, [r7, #19]
 8004e2a:	74bb      	strb	r3, [r7, #18]
 8004e2c:	e001      	b.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e2e:	7cfb      	ldrb	r3, [r7, #19]
 8004e30:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e32:	7c7b      	ldrb	r3, [r7, #17]
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d105      	bne.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e38:	4b4c      	ldr	r3, [pc, #304]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e3c:	4a4b      	ldr	r2, [pc, #300]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e42:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0301 	and.w	r3, r3, #1
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00a      	beq.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e50:	4b46      	ldr	r3, [pc, #280]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e56:	f023 0203 	bic.w	r2, r3, #3
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a1b      	ldr	r3, [r3, #32]
 8004e5e:	4943      	ldr	r1, [pc, #268]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00a      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e72:	4b3e      	ldr	r3, [pc, #248]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e78:	f023 020c 	bic.w	r2, r3, #12
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e80:	493a      	ldr	r1, [pc, #232]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0320 	and.w	r3, r3, #32
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d00a      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e94:	4b35      	ldr	r3, [pc, #212]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e9a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea2:	4932      	ldr	r1, [pc, #200]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00a      	beq.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004eb6:	4b2d      	ldr	r3, [pc, #180]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ebc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ec4:	4929      	ldr	r1, [pc, #164]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d00a      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ed8:	4b24      	ldr	r3, [pc, #144]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ede:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee6:	4921      	ldr	r1, [pc, #132]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00a      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004efa:	4b1c      	ldr	r3, [pc, #112]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f00:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f08:	4918      	ldr	r1, [pc, #96]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00a      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f1c:	4b13      	ldr	r3, [pc, #76]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f22:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f2a:	4910      	ldr	r1, [pc, #64]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d02c      	beq.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f3e:	4b0b      	ldr	r3, [pc, #44]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f44:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4c:	4907      	ldr	r1, [pc, #28]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f58:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f5c:	d10a      	bne.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f5e:	4b03      	ldr	r3, [pc, #12]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	4a02      	ldr	r2, [pc, #8]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f68:	60d3      	str	r3, [r2, #12]
 8004f6a:	e015      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004f6c:	40021000 	.word	0x40021000
 8004f70:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f78:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f7c:	d10c      	bne.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x310>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	3304      	adds	r3, #4
 8004f82:	2101      	movs	r1, #1
 8004f84:	4618      	mov	r0, r3
 8004f86:	f000 f881 	bl	800508c <RCCEx_PLLSAI1_Config>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004f8e:	7cfb      	ldrb	r3, [r7, #19]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d001      	beq.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x310>
        {
          /* set overall return value */
          status = ret;
 8004f94:	7cfb      	ldrb	r3, [r7, #19]
 8004f96:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d028      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004fa4:	4b30      	ldr	r3, [pc, #192]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004faa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb2:	492d      	ldr	r1, [pc, #180]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fbe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004fc2:	d106      	bne.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fc4:	4b28      	ldr	r3, [pc, #160]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	4a27      	ldr	r2, [pc, #156]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004fce:	60d3      	str	r3, [r2, #12]
 8004fd0:	e011      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fd6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004fda:	d10c      	bne.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	3304      	adds	r3, #4
 8004fe0:	2101      	movs	r1, #1
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f000 f852 	bl	800508c <RCCEx_PLLSAI1_Config>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004fec:	7cfb      	ldrb	r3, [r7, #19]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d001      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
      {
        /* set overall return value */
        status = ret;
 8004ff2:	7cfb      	ldrb	r3, [r7, #19]
 8004ff4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d01c      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005002:	4b19      	ldr	r3, [pc, #100]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005008:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005010:	4915      	ldr	r1, [pc, #84]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005012:	4313      	orrs	r3, r2
 8005014:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800501c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005020:	d10c      	bne.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	3304      	adds	r3, #4
 8005026:	2102      	movs	r1, #2
 8005028:	4618      	mov	r0, r3
 800502a:	f000 f82f 	bl	800508c <RCCEx_PLLSAI1_Config>
 800502e:	4603      	mov	r3, r0
 8005030:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005032:	7cfb      	ldrb	r3, [r7, #19]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d001      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      {
        /* set overall return value */
        status = ret;
 8005038:	7cfb      	ldrb	r3, [r7, #19]
 800503a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005044:	2b00      	cmp	r3, #0
 8005046:	d00a      	beq.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005048:	4b07      	ldr	r3, [pc, #28]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800504a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800504e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005056:	4904      	ldr	r1, [pc, #16]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005058:	4313      	orrs	r3, r2
 800505a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800505e:	7cbb      	ldrb	r3, [r7, #18]
}
 8005060:	4618      	mov	r0, r3
 8005062:	3718      	adds	r7, #24
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	40021000 	.word	0x40021000

0800506c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800506c:	b480      	push	{r7}
 800506e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005070:	4b05      	ldr	r3, [pc, #20]	; (8005088 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a04      	ldr	r2, [pc, #16]	; (8005088 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005076:	f043 0304 	orr.w	r3, r3, #4
 800507a:	6013      	str	r3, [r2, #0]
}
 800507c:	bf00      	nop
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	40021000 	.word	0x40021000

0800508c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005096:	2300      	movs	r3, #0
 8005098:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800509a:	4b73      	ldr	r3, [pc, #460]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	f003 0303 	and.w	r3, r3, #3
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d018      	beq.n	80050d8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80050a6:	4b70      	ldr	r3, [pc, #448]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	f003 0203 	and.w	r2, r3, #3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d10d      	bne.n	80050d2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
       ||
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d009      	beq.n	80050d2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80050be:	4b6a      	ldr	r3, [pc, #424]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	091b      	lsrs	r3, r3, #4
 80050c4:	f003 0307 	and.w	r3, r3, #7
 80050c8:	1c5a      	adds	r2, r3, #1
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	685b      	ldr	r3, [r3, #4]
       ||
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d044      	beq.n	800515c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	73fb      	strb	r3, [r7, #15]
 80050d6:	e041      	b.n	800515c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2b02      	cmp	r3, #2
 80050de:	d00c      	beq.n	80050fa <RCCEx_PLLSAI1_Config+0x6e>
 80050e0:	2b03      	cmp	r3, #3
 80050e2:	d013      	beq.n	800510c <RCCEx_PLLSAI1_Config+0x80>
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d120      	bne.n	800512a <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80050e8:	4b5f      	ldr	r3, [pc, #380]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 0302 	and.w	r3, r3, #2
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d11d      	bne.n	8005130 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050f8:	e01a      	b.n	8005130 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80050fa:	4b5b      	ldr	r3, [pc, #364]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005102:	2b00      	cmp	r3, #0
 8005104:	d116      	bne.n	8005134 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800510a:	e013      	b.n	8005134 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800510c:	4b56      	ldr	r3, [pc, #344]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005114:	2b00      	cmp	r3, #0
 8005116:	d10f      	bne.n	8005138 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005118:	4b53      	ldr	r3, [pc, #332]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005120:	2b00      	cmp	r3, #0
 8005122:	d109      	bne.n	8005138 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005128:	e006      	b.n	8005138 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	73fb      	strb	r3, [r7, #15]
      break;
 800512e:	e004      	b.n	800513a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005130:	bf00      	nop
 8005132:	e002      	b.n	800513a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005134:	bf00      	nop
 8005136:	e000      	b.n	800513a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005138:	bf00      	nop
    }

    if(status == HAL_OK)
 800513a:	7bfb      	ldrb	r3, [r7, #15]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d10d      	bne.n	800515c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005140:	4b49      	ldr	r3, [pc, #292]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6819      	ldr	r1, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	3b01      	subs	r3, #1
 8005152:	011b      	lsls	r3, r3, #4
 8005154:	430b      	orrs	r3, r1
 8005156:	4944      	ldr	r1, [pc, #272]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005158:	4313      	orrs	r3, r2
 800515a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800515c:	7bfb      	ldrb	r3, [r7, #15]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d17c      	bne.n	800525c <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005162:	4b41      	ldr	r3, [pc, #260]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a40      	ldr	r2, [pc, #256]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005168:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800516c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800516e:	f7fc fd31 	bl	8001bd4 <HAL_GetTick>
 8005172:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005174:	e009      	b.n	800518a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005176:	f7fc fd2d 	bl	8001bd4 <HAL_GetTick>
 800517a:	4602      	mov	r2, r0
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	1ad3      	subs	r3, r2, r3
 8005180:	2b02      	cmp	r3, #2
 8005182:	d902      	bls.n	800518a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005184:	2303      	movs	r3, #3
 8005186:	73fb      	strb	r3, [r7, #15]
        break;
 8005188:	e005      	b.n	8005196 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800518a:	4b37      	ldr	r3, [pc, #220]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1ef      	bne.n	8005176 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005196:	7bfb      	ldrb	r3, [r7, #15]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d15f      	bne.n	800525c <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d110      	bne.n	80051c4 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80051a2:	4b31      	ldr	r3, [pc, #196]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 80051a4:	691b      	ldr	r3, [r3, #16]
 80051a6:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80051aa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	6892      	ldr	r2, [r2, #8]
 80051b2:	0211      	lsls	r1, r2, #8
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	68d2      	ldr	r2, [r2, #12]
 80051b8:	06d2      	lsls	r2, r2, #27
 80051ba:	430a      	orrs	r2, r1
 80051bc:	492a      	ldr	r1, [pc, #168]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	610b      	str	r3, [r1, #16]
 80051c2:	e027      	b.n	8005214 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d112      	bne.n	80051f0 <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80051ca:	4b27      	ldr	r3, [pc, #156]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 80051cc:	691b      	ldr	r3, [r3, #16]
 80051ce:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80051d2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	6892      	ldr	r2, [r2, #8]
 80051da:	0211      	lsls	r1, r2, #8
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	6912      	ldr	r2, [r2, #16]
 80051e0:	0852      	lsrs	r2, r2, #1
 80051e2:	3a01      	subs	r2, #1
 80051e4:	0552      	lsls	r2, r2, #21
 80051e6:	430a      	orrs	r2, r1
 80051e8:	491f      	ldr	r1, [pc, #124]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 80051ea:	4313      	orrs	r3, r2
 80051ec:	610b      	str	r3, [r1, #16]
 80051ee:	e011      	b.n	8005214 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80051f0:	4b1d      	ldr	r3, [pc, #116]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 80051f2:	691b      	ldr	r3, [r3, #16]
 80051f4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80051f8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	6892      	ldr	r2, [r2, #8]
 8005200:	0211      	lsls	r1, r2, #8
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	6952      	ldr	r2, [r2, #20]
 8005206:	0852      	lsrs	r2, r2, #1
 8005208:	3a01      	subs	r2, #1
 800520a:	0652      	lsls	r2, r2, #25
 800520c:	430a      	orrs	r2, r1
 800520e:	4916      	ldr	r1, [pc, #88]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005210:	4313      	orrs	r3, r2
 8005212:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005214:	4b14      	ldr	r3, [pc, #80]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a13      	ldr	r2, [pc, #76]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 800521a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800521e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005220:	f7fc fcd8 	bl	8001bd4 <HAL_GetTick>
 8005224:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005226:	e009      	b.n	800523c <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005228:	f7fc fcd4 	bl	8001bd4 <HAL_GetTick>
 800522c:	4602      	mov	r2, r0
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	1ad3      	subs	r3, r2, r3
 8005232:	2b02      	cmp	r3, #2
 8005234:	d902      	bls.n	800523c <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	73fb      	strb	r3, [r7, #15]
          break;
 800523a:	e005      	b.n	8005248 <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800523c:	4b0a      	ldr	r3, [pc, #40]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005244:	2b00      	cmp	r3, #0
 8005246:	d0ef      	beq.n	8005228 <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 8005248:	7bfb      	ldrb	r3, [r7, #15]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d106      	bne.n	800525c <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800524e:	4b06      	ldr	r3, [pc, #24]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005250:	691a      	ldr	r2, [r3, #16]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	699b      	ldr	r3, [r3, #24]
 8005256:	4904      	ldr	r1, [pc, #16]	; (8005268 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005258:	4313      	orrs	r3, r2
 800525a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800525c:	7bfb      	ldrb	r3, [r7, #15]
}
 800525e:	4618      	mov	r0, r3
 8005260:	3710      	adds	r7, #16
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	40021000 	.word	0x40021000

0800526c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b084      	sub	sp, #16
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d06c      	beq.n	8005358 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005284:	b2db      	uxtb	r3, r3
 8005286:	2b00      	cmp	r3, #0
 8005288:	d106      	bne.n	8005298 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f7fc faf8 	bl	8001888 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2202      	movs	r2, #2
 800529c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	22ca      	movs	r2, #202	; 0xca
 80052a6:	625a      	str	r2, [r3, #36]	; 0x24
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2253      	movs	r2, #83	; 0x53
 80052ae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f000 f9a0 	bl	80055f6 <RTC_EnterInitMode>
 80052b6:	4603      	mov	r3, r0
 80052b8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80052ba:	7bfb      	ldrb	r3, [r7, #15]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d14b      	bne.n	8005358 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	6812      	ldr	r2, [r2, #0]
 80052ca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80052ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052d2:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	6899      	ldr	r1, [r3, #8]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	685a      	ldr	r2, [r3, #4]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	691b      	ldr	r3, [r3, #16]
 80052e2:	431a      	orrs	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	699b      	ldr	r3, [r3, #24]
 80052e8:	431a      	orrs	r2, r3
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	430a      	orrs	r2, r1
 80052f0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	68d2      	ldr	r2, [r2, #12]
 80052fa:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6919      	ldr	r1, [r3, #16]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	041a      	lsls	r2, r3, #16
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	430a      	orrs	r2, r1
 800530e:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f000 f9a3 	bl	800565c <RTC_ExitInitMode>
 8005316:	4603      	mov	r3, r0
 8005318:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800531a:	7bfb      	ldrb	r3, [r7, #15]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d11b      	bne.n	8005358 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f022 0203 	bic.w	r2, r2, #3
 800532e:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	69da      	ldr	r2, [r3, #28]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	431a      	orrs	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	430a      	orrs	r2, r1
 8005346:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	22ff      	movs	r2, #255	; 0xff
 800534e:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8005358:	7bfb      	ldrb	r3, [r7, #15]
}
 800535a:	4618      	mov	r0, r3
 800535c:	3710      	adds	r7, #16
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}

08005362 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005362:	b590      	push	{r4, r7, lr}
 8005364:	b087      	sub	sp, #28
 8005366:	af00      	add	r7, sp, #0
 8005368:	60f8      	str	r0, [r7, #12]
 800536a:	60b9      	str	r1, [r7, #8]
 800536c:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005374:	2b01      	cmp	r3, #1
 8005376:	d101      	bne.n	800537c <HAL_RTC_SetTime+0x1a>
 8005378:	2302      	movs	r3, #2
 800537a:	e08b      	b.n	8005494 <HAL_RTC_SetTime+0x132>
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2201      	movs	r2, #1
 8005380:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2202      	movs	r2, #2
 8005388:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	22ca      	movs	r2, #202	; 0xca
 8005392:	625a      	str	r2, [r3, #36]	; 0x24
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2253      	movs	r2, #83	; 0x53
 800539a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800539c:	68f8      	ldr	r0, [r7, #12]
 800539e:	f000 f92a 	bl	80055f6 <RTC_EnterInitMode>
 80053a2:	4603      	mov	r3, r0
 80053a4:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80053a6:	7cfb      	ldrb	r3, [r7, #19]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d163      	bne.n	8005474 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d126      	bne.n	8005400 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d102      	bne.n	80053c6 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	2200      	movs	r2, #0
 80053c4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	781b      	ldrb	r3, [r3, #0]
 80053ca:	4618      	mov	r0, r3
 80053cc:	f000 f984 	bl	80056d8 <RTC_ByteToBcd2>
 80053d0:	4603      	mov	r3, r0
 80053d2:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	785b      	ldrb	r3, [r3, #1]
 80053d8:	4618      	mov	r0, r3
 80053da:	f000 f97d 	bl	80056d8 <RTC_ByteToBcd2>
 80053de:	4603      	mov	r3, r0
 80053e0:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80053e2:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	789b      	ldrb	r3, [r3, #2]
 80053e8:	4618      	mov	r0, r3
 80053ea:	f000 f975 	bl	80056d8 <RTC_ByteToBcd2>
 80053ee:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80053f0:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	78db      	ldrb	r3, [r3, #3]
 80053f8:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80053fa:	4313      	orrs	r3, r2
 80053fc:	617b      	str	r3, [r7, #20]
 80053fe:	e018      	b.n	8005432 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800540a:	2b00      	cmp	r3, #0
 800540c:	d102      	bne.n	8005414 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	2200      	movs	r2, #0
 8005412:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	785b      	ldrb	r3, [r3, #1]
 800541e:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005420:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005422:	68ba      	ldr	r2, [r7, #8]
 8005424:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005426:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	78db      	ldrb	r3, [r3, #3]
 800542c:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800542e:	4313      	orrs	r3, r2
 8005430:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800543c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005440:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	689a      	ldr	r2, [r3, #8]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005450:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	6899      	ldr	r1, [r3, #8]
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	68da      	ldr	r2, [r3, #12]
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	691b      	ldr	r3, [r3, #16]
 8005460:	431a      	orrs	r2, r3
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	430a      	orrs	r2, r1
 8005468:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800546a:	68f8      	ldr	r0, [r7, #12]
 800546c:	f000 f8f6 	bl	800565c <RTC_ExitInitMode>
 8005470:	4603      	mov	r3, r0
 8005472:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	22ff      	movs	r2, #255	; 0xff
 800547a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800547c:	7cfb      	ldrb	r3, [r7, #19]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d103      	bne.n	800548a <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2201      	movs	r2, #1
 8005486:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2200      	movs	r2, #0
 800548e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005492:	7cfb      	ldrb	r3, [r7, #19]
}
 8005494:	4618      	mov	r0, r3
 8005496:	371c      	adds	r7, #28
 8005498:	46bd      	mov	sp, r7
 800549a:	bd90      	pop	{r4, r7, pc}

0800549c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800549c:	b590      	push	{r4, r7, lr}
 800549e:	b087      	sub	sp, #28
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d101      	bne.n	80054b6 <HAL_RTC_SetDate+0x1a>
 80054b2:	2302      	movs	r3, #2
 80054b4:	e075      	b.n	80055a2 <HAL_RTC_SetDate+0x106>
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2201      	movs	r2, #1
 80054ba:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2202      	movs	r2, #2
 80054c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d10e      	bne.n	80054ea <HAL_RTC_SetDate+0x4e>
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	785b      	ldrb	r3, [r3, #1]
 80054d0:	f003 0310 	and.w	r3, r3, #16
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d008      	beq.n	80054ea <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	785b      	ldrb	r3, [r3, #1]
 80054dc:	f023 0310 	bic.w	r3, r3, #16
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	330a      	adds	r3, #10
 80054e4:	b2da      	uxtb	r2, r3
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d11c      	bne.n	800552a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	78db      	ldrb	r3, [r3, #3]
 80054f4:	4618      	mov	r0, r3
 80054f6:	f000 f8ef 	bl	80056d8 <RTC_ByteToBcd2>
 80054fa:	4603      	mov	r3, r0
 80054fc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	785b      	ldrb	r3, [r3, #1]
 8005502:	4618      	mov	r0, r3
 8005504:	f000 f8e8 	bl	80056d8 <RTC_ByteToBcd2>
 8005508:	4603      	mov	r3, r0
 800550a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800550c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	789b      	ldrb	r3, [r3, #2]
 8005512:	4618      	mov	r0, r3
 8005514:	f000 f8e0 	bl	80056d8 <RTC_ByteToBcd2>
 8005518:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800551a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	781b      	ldrb	r3, [r3, #0]
 8005522:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005524:	4313      	orrs	r3, r2
 8005526:	617b      	str	r3, [r7, #20]
 8005528:	e00e      	b.n	8005548 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	78db      	ldrb	r3, [r3, #3]
 800552e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	785b      	ldrb	r3, [r3, #1]
 8005534:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005536:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8005538:	68ba      	ldr	r2, [r7, #8]
 800553a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800553c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	781b      	ldrb	r3, [r3, #0]
 8005542:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005544:	4313      	orrs	r3, r2
 8005546:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	22ca      	movs	r2, #202	; 0xca
 800554e:	625a      	str	r2, [r3, #36]	; 0x24
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2253      	movs	r2, #83	; 0x53
 8005556:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005558:	68f8      	ldr	r0, [r7, #12]
 800555a:	f000 f84c 	bl	80055f6 <RTC_EnterInitMode>
 800555e:	4603      	mov	r3, r0
 8005560:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005562:	7cfb      	ldrb	r3, [r7, #19]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d10c      	bne.n	8005582 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005572:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005576:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005578:	68f8      	ldr	r0, [r7, #12]
 800557a:	f000 f86f 	bl	800565c <RTC_ExitInitMode>
 800557e:	4603      	mov	r3, r0
 8005580:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	22ff      	movs	r2, #255	; 0xff
 8005588:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800558a:	7cfb      	ldrb	r3, [r7, #19]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d103      	bne.n	8005598 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2200      	movs	r2, #0
 800559c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80055a0:	7cfb      	ldrb	r3, [r7, #19]
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	371c      	adds	r7, #28
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd90      	pop	{r4, r7, pc}

080055aa <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b084      	sub	sp, #16
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68da      	ldr	r2, [r3, #12]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80055c0:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80055c2:	f7fc fb07 	bl	8001bd4 <HAL_GetTick>
 80055c6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80055c8:	e009      	b.n	80055de <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80055ca:	f7fc fb03 	bl	8001bd4 <HAL_GetTick>
 80055ce:	4602      	mov	r2, r0
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055d8:	d901      	bls.n	80055de <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80055da:	2303      	movs	r3, #3
 80055dc:	e007      	b.n	80055ee <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	f003 0320 	and.w	r3, r3, #32
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d0ee      	beq.n	80055ca <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3710      	adds	r7, #16
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b084      	sub	sp, #16
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80055fe:	2300      	movs	r3, #0
 8005600:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800560c:	2b00      	cmp	r3, #0
 800560e:	d120      	bne.n	8005652 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f04f 32ff 	mov.w	r2, #4294967295
 8005618:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800561a:	f7fc fadb 	bl	8001bd4 <HAL_GetTick>
 800561e:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005620:	e00d      	b.n	800563e <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005622:	f7fc fad7 	bl	8001bd4 <HAL_GetTick>
 8005626:	4602      	mov	r2, r0
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005630:	d905      	bls.n	800563e <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8005632:	2303      	movs	r3, #3
 8005634:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2203      	movs	r2, #3
 800563a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005648:	2b00      	cmp	r3, #0
 800564a:	d102      	bne.n	8005652 <RTC_EnterInitMode+0x5c>
 800564c:	7bfb      	ldrb	r3, [r7, #15]
 800564e:	2b03      	cmp	r3, #3
 8005650:	d1e7      	bne.n	8005622 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8005652:	7bfb      	ldrb	r3, [r7, #15]
}
 8005654:	4618      	mov	r0, r3
 8005656:	3710      	adds	r7, #16
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b084      	sub	sp, #16
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005664:	2300      	movs	r3, #0
 8005666:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005668:	4b1a      	ldr	r3, [pc, #104]	; (80056d4 <RTC_ExitInitMode+0x78>)
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	4a19      	ldr	r2, [pc, #100]	; (80056d4 <RTC_ExitInitMode+0x78>)
 800566e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005672:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005674:	4b17      	ldr	r3, [pc, #92]	; (80056d4 <RTC_ExitInitMode+0x78>)
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	f003 0320 	and.w	r3, r3, #32
 800567c:	2b00      	cmp	r3, #0
 800567e:	d10c      	bne.n	800569a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f7ff ff92 	bl	80055aa <HAL_RTC_WaitForSynchro>
 8005686:	4603      	mov	r3, r0
 8005688:	2b00      	cmp	r3, #0
 800568a:	d01e      	beq.n	80056ca <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2203      	movs	r2, #3
 8005690:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005694:	2303      	movs	r3, #3
 8005696:	73fb      	strb	r3, [r7, #15]
 8005698:	e017      	b.n	80056ca <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800569a:	4b0e      	ldr	r3, [pc, #56]	; (80056d4 <RTC_ExitInitMode+0x78>)
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	4a0d      	ldr	r2, [pc, #52]	; (80056d4 <RTC_ExitInitMode+0x78>)
 80056a0:	f023 0320 	bic.w	r3, r3, #32
 80056a4:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7ff ff7f 	bl	80055aa <HAL_RTC_WaitForSynchro>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d005      	beq.n	80056be <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2203      	movs	r2, #3
 80056b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80056ba:	2303      	movs	r3, #3
 80056bc:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80056be:	4b05      	ldr	r3, [pc, #20]	; (80056d4 <RTC_ExitInitMode+0x78>)
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	4a04      	ldr	r2, [pc, #16]	; (80056d4 <RTC_ExitInitMode+0x78>)
 80056c4:	f043 0320 	orr.w	r3, r3, #32
 80056c8:	6093      	str	r3, [r2, #8]
  }

  return status;
 80056ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	40002800 	.word	0x40002800

080056d8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	4603      	mov	r3, r0
 80056e0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80056e2:	2300      	movs	r3, #0
 80056e4:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 80056e6:	79fb      	ldrb	r3, [r7, #7]
 80056e8:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 80056ea:	e005      	b.n	80056f8 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	3301      	adds	r3, #1
 80056f0:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80056f2:	7afb      	ldrb	r3, [r7, #11]
 80056f4:	3b0a      	subs	r3, #10
 80056f6:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80056f8:	7afb      	ldrb	r3, [r7, #11]
 80056fa:	2b09      	cmp	r3, #9
 80056fc:	d8f6      	bhi.n	80056ec <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	b2db      	uxtb	r3, r3
 8005702:	011b      	lsls	r3, r3, #4
 8005704:	b2da      	uxtb	r2, r3
 8005706:	7afb      	ldrb	r3, [r7, #11]
 8005708:	4313      	orrs	r3, r2
 800570a:	b2db      	uxtb	r3, r3
}
 800570c:	4618      	mov	r0, r3
 800570e:	3714      	adds	r7, #20
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b086      	sub	sp, #24
 800571c:	af00      	add	r7, sp, #0
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f893 3020 	ldrb.w	r3, [r3, #32]
 800572a:	2b01      	cmp	r3, #1
 800572c:	d101      	bne.n	8005732 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800572e:	2302      	movs	r3, #2
 8005730:	e07f      	b.n	8005832 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2201      	movs	r2, #1
 8005736:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2202      	movs	r2, #2
 800573e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	22ca      	movs	r2, #202	; 0xca
 8005748:	625a      	str	r2, [r3, #36]	; 0x24
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2253      	movs	r2, #83	; 0x53
 8005750:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	689a      	ldr	r2, [r3, #8]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005760:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	b2da      	uxtb	r2, r3
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8005772:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800577e:	2b00      	cmp	r3, #0
 8005780:	d120      	bne.n	80057c4 <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 8005782:	f7fc fa27 	bl	8001bd4 <HAL_GetTick>
 8005786:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8005788:	e015      	b.n	80057b6 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800578a:	f7fc fa23 	bl	8001bd4 <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005798:	d90d      	bls.n	80057b6 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	22ff      	movs	r2, #255	; 0xff
 80057a0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2203      	movs	r2, #3
 80057a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2200      	movs	r2, #0
 80057ae:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e03d      	b.n	8005832 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	f003 0304 	and.w	r3, r3, #4
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d0e2      	beq.n	800578a <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	f023 0107 	bic.w	r1, r3, #7
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	430a      	orrs	r2, r1
 80057de:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80057e0:	4b16      	ldr	r3, [pc, #88]	; (800583c <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a15      	ldr	r2, [pc, #84]	; (800583c <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80057e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80057ea:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80057ec:	4b13      	ldr	r3, [pc, #76]	; (800583c <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	4a12      	ldr	r2, [pc, #72]	; (800583c <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80057f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80057f6:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	689a      	ldr	r2, [r3, #8]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005806:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	689a      	ldr	r2, [r3, #8]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005816:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	22ff      	movs	r2, #255	; 0xff
 800581e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2200      	movs	r2, #0
 800582c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005830:	2300      	movs	r3, #0
}
 8005832:	4618      	mov	r0, r3
 8005834:	3718      	adds	r7, #24
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	40010400 	.word	0x40010400

08005840 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b082      	sub	sp, #8
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e040      	b.n	80058d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005856:	2b00      	cmp	r3, #0
 8005858:	d106      	bne.n	8005868 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f7fc f82c 	bl	80018c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2224      	movs	r2, #36	; 0x24
 800586c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f022 0201 	bic.w	r2, r2, #1
 800587c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 f8c0 	bl	8005a04 <UART_SetConfig>
 8005884:	4603      	mov	r3, r0
 8005886:	2b01      	cmp	r3, #1
 8005888:	d101      	bne.n	800588e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e022      	b.n	80058d4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005892:	2b00      	cmp	r3, #0
 8005894:	d002      	beq.n	800589c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 fac4 	bl	8005e24 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	685a      	ldr	r2, [r3, #4]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	689a      	ldr	r2, [r3, #8]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f042 0201 	orr.w	r2, r2, #1
 80058ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f000 fb4b 	bl	8005f68 <UART_CheckIdleState>
 80058d2:	4603      	mov	r3, r0
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3708      	adds	r7, #8
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b08a      	sub	sp, #40	; 0x28
 80058e0:	af02      	add	r7, sp, #8
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	603b      	str	r3, [r7, #0]
 80058e8:	4613      	mov	r3, r2
 80058ea:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058f0:	2b20      	cmp	r3, #32
 80058f2:	f040 8081 	bne.w	80059f8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d002      	beq.n	8005902 <HAL_UART_Transmit+0x26>
 80058fc:	88fb      	ldrh	r3, [r7, #6]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d101      	bne.n	8005906 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	e079      	b.n	80059fa <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800590c:	2b01      	cmp	r3, #1
 800590e:	d101      	bne.n	8005914 <HAL_UART_Transmit+0x38>
 8005910:	2302      	movs	r3, #2
 8005912:	e072      	b.n	80059fa <HAL_UART_Transmit+0x11e>
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2200      	movs	r2, #0
 8005920:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2221      	movs	r2, #33	; 0x21
 8005926:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005928:	f7fc f954 	bl	8001bd4 <HAL_GetTick>
 800592c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	88fa      	ldrh	r2, [r7, #6]
 8005932:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	88fa      	ldrh	r2, [r7, #6]
 800593a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005946:	d108      	bne.n	800595a <HAL_UART_Transmit+0x7e>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	691b      	ldr	r3, [r3, #16]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d104      	bne.n	800595a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8005950:	2300      	movs	r3, #0
 8005952:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	61bb      	str	r3, [r7, #24]
 8005958:	e003      	b.n	8005962 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800595e:	2300      	movs	r3, #0
 8005960:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800596a:	e02d      	b.n	80059c8 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	9300      	str	r3, [sp, #0]
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	2200      	movs	r2, #0
 8005974:	2180      	movs	r1, #128	; 0x80
 8005976:	68f8      	ldr	r0, [r7, #12]
 8005978:	f000 fb3b 	bl	8005ff2 <UART_WaitOnFlagUntilTimeout>
 800597c:	4603      	mov	r3, r0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d001      	beq.n	8005986 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8005982:	2303      	movs	r3, #3
 8005984:	e039      	b.n	80059fa <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005986:	69fb      	ldr	r3, [r7, #28]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10b      	bne.n	80059a4 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	881a      	ldrh	r2, [r3, #0]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005998:	b292      	uxth	r2, r2
 800599a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	3302      	adds	r3, #2
 80059a0:	61bb      	str	r3, [r7, #24]
 80059a2:	e008      	b.n	80059b6 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	781a      	ldrb	r2, [r3, #0]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	b292      	uxth	r2, r2
 80059ae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80059b0:	69fb      	ldr	r3, [r7, #28]
 80059b2:	3301      	adds	r3, #1
 80059b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80059bc:	b29b      	uxth	r3, r3
 80059be:	3b01      	subs	r3, #1
 80059c0:	b29a      	uxth	r2, r3
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d1cb      	bne.n	800596c <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	9300      	str	r3, [sp, #0]
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	2200      	movs	r2, #0
 80059dc:	2140      	movs	r1, #64	; 0x40
 80059de:	68f8      	ldr	r0, [r7, #12]
 80059e0:	f000 fb07 	bl	8005ff2 <UART_WaitOnFlagUntilTimeout>
 80059e4:	4603      	mov	r3, r0
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d001      	beq.n	80059ee <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80059ea:	2303      	movs	r3, #3
 80059ec:	e005      	b.n	80059fa <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2220      	movs	r2, #32
 80059f2:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80059f4:	2300      	movs	r3, #0
 80059f6:	e000      	b.n	80059fa <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80059f8:	2302      	movs	r3, #2
  }
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3720      	adds	r7, #32
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
	...

08005a04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a04:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8005a08:	b088      	sub	sp, #32
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	689a      	ldr	r2, [r3, #8]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	691b      	ldr	r3, [r3, #16]
 8005a1a:	431a      	orrs	r2, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	695b      	ldr	r3, [r3, #20]
 8005a20:	431a      	orrs	r2, r3
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	69db      	ldr	r3, [r3, #28]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	4bb0      	ldr	r3, [pc, #704]	; (8005cf4 <UART_SetConfig+0x2f0>)
 8005a32:	4013      	ands	r3, r2
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	6812      	ldr	r2, [r2, #0]
 8005a38:	69f9      	ldr	r1, [r7, #28]
 8005a3a:	430b      	orrs	r3, r1
 8005a3c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	68da      	ldr	r2, [r3, #12]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	430a      	orrs	r2, r1
 8005a52:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	699b      	ldr	r3, [r3, #24]
 8005a58:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4aa6      	ldr	r2, [pc, #664]	; (8005cf8 <UART_SetConfig+0x2f4>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d004      	beq.n	8005a6e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6a1b      	ldr	r3, [r3, #32]
 8005a68:	69fa      	ldr	r2, [r7, #28]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	69fa      	ldr	r2, [r7, #28]
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a9d      	ldr	r2, [pc, #628]	; (8005cfc <UART_SetConfig+0x2f8>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d121      	bne.n	8005ad0 <UART_SetConfig+0xcc>
 8005a8c:	4b9c      	ldr	r3, [pc, #624]	; (8005d00 <UART_SetConfig+0x2fc>)
 8005a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a92:	f003 0303 	and.w	r3, r3, #3
 8005a96:	2b03      	cmp	r3, #3
 8005a98:	d816      	bhi.n	8005ac8 <UART_SetConfig+0xc4>
 8005a9a:	a201      	add	r2, pc, #4	; (adr r2, 8005aa0 <UART_SetConfig+0x9c>)
 8005a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aa0:	08005ab1 	.word	0x08005ab1
 8005aa4:	08005abd 	.word	0x08005abd
 8005aa8:	08005ab7 	.word	0x08005ab7
 8005aac:	08005ac3 	.word	0x08005ac3
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	76fb      	strb	r3, [r7, #27]
 8005ab4:	e072      	b.n	8005b9c <UART_SetConfig+0x198>
 8005ab6:	2302      	movs	r3, #2
 8005ab8:	76fb      	strb	r3, [r7, #27]
 8005aba:	e06f      	b.n	8005b9c <UART_SetConfig+0x198>
 8005abc:	2304      	movs	r3, #4
 8005abe:	76fb      	strb	r3, [r7, #27]
 8005ac0:	e06c      	b.n	8005b9c <UART_SetConfig+0x198>
 8005ac2:	2308      	movs	r3, #8
 8005ac4:	76fb      	strb	r3, [r7, #27]
 8005ac6:	e069      	b.n	8005b9c <UART_SetConfig+0x198>
 8005ac8:	2310      	movs	r3, #16
 8005aca:	76fb      	strb	r3, [r7, #27]
 8005acc:	bf00      	nop
 8005ace:	e065      	b.n	8005b9c <UART_SetConfig+0x198>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a8b      	ldr	r2, [pc, #556]	; (8005d04 <UART_SetConfig+0x300>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d134      	bne.n	8005b44 <UART_SetConfig+0x140>
 8005ada:	4b89      	ldr	r3, [pc, #548]	; (8005d00 <UART_SetConfig+0x2fc>)
 8005adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ae0:	f003 030c 	and.w	r3, r3, #12
 8005ae4:	2b0c      	cmp	r3, #12
 8005ae6:	d829      	bhi.n	8005b3c <UART_SetConfig+0x138>
 8005ae8:	a201      	add	r2, pc, #4	; (adr r2, 8005af0 <UART_SetConfig+0xec>)
 8005aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aee:	bf00      	nop
 8005af0:	08005b25 	.word	0x08005b25
 8005af4:	08005b3d 	.word	0x08005b3d
 8005af8:	08005b3d 	.word	0x08005b3d
 8005afc:	08005b3d 	.word	0x08005b3d
 8005b00:	08005b31 	.word	0x08005b31
 8005b04:	08005b3d 	.word	0x08005b3d
 8005b08:	08005b3d 	.word	0x08005b3d
 8005b0c:	08005b3d 	.word	0x08005b3d
 8005b10:	08005b2b 	.word	0x08005b2b
 8005b14:	08005b3d 	.word	0x08005b3d
 8005b18:	08005b3d 	.word	0x08005b3d
 8005b1c:	08005b3d 	.word	0x08005b3d
 8005b20:	08005b37 	.word	0x08005b37
 8005b24:	2300      	movs	r3, #0
 8005b26:	76fb      	strb	r3, [r7, #27]
 8005b28:	e038      	b.n	8005b9c <UART_SetConfig+0x198>
 8005b2a:	2302      	movs	r3, #2
 8005b2c:	76fb      	strb	r3, [r7, #27]
 8005b2e:	e035      	b.n	8005b9c <UART_SetConfig+0x198>
 8005b30:	2304      	movs	r3, #4
 8005b32:	76fb      	strb	r3, [r7, #27]
 8005b34:	e032      	b.n	8005b9c <UART_SetConfig+0x198>
 8005b36:	2308      	movs	r3, #8
 8005b38:	76fb      	strb	r3, [r7, #27]
 8005b3a:	e02f      	b.n	8005b9c <UART_SetConfig+0x198>
 8005b3c:	2310      	movs	r3, #16
 8005b3e:	76fb      	strb	r3, [r7, #27]
 8005b40:	bf00      	nop
 8005b42:	e02b      	b.n	8005b9c <UART_SetConfig+0x198>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a6b      	ldr	r2, [pc, #428]	; (8005cf8 <UART_SetConfig+0x2f4>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d124      	bne.n	8005b98 <UART_SetConfig+0x194>
 8005b4e:	4b6c      	ldr	r3, [pc, #432]	; (8005d00 <UART_SetConfig+0x2fc>)
 8005b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b54:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005b58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b5c:	d012      	beq.n	8005b84 <UART_SetConfig+0x180>
 8005b5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b62:	d802      	bhi.n	8005b6a <UART_SetConfig+0x166>
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d007      	beq.n	8005b78 <UART_SetConfig+0x174>
 8005b68:	e012      	b.n	8005b90 <UART_SetConfig+0x18c>
 8005b6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b6e:	d006      	beq.n	8005b7e <UART_SetConfig+0x17a>
 8005b70:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005b74:	d009      	beq.n	8005b8a <UART_SetConfig+0x186>
 8005b76:	e00b      	b.n	8005b90 <UART_SetConfig+0x18c>
 8005b78:	2300      	movs	r3, #0
 8005b7a:	76fb      	strb	r3, [r7, #27]
 8005b7c:	e00e      	b.n	8005b9c <UART_SetConfig+0x198>
 8005b7e:	2302      	movs	r3, #2
 8005b80:	76fb      	strb	r3, [r7, #27]
 8005b82:	e00b      	b.n	8005b9c <UART_SetConfig+0x198>
 8005b84:	2304      	movs	r3, #4
 8005b86:	76fb      	strb	r3, [r7, #27]
 8005b88:	e008      	b.n	8005b9c <UART_SetConfig+0x198>
 8005b8a:	2308      	movs	r3, #8
 8005b8c:	76fb      	strb	r3, [r7, #27]
 8005b8e:	e005      	b.n	8005b9c <UART_SetConfig+0x198>
 8005b90:	2310      	movs	r3, #16
 8005b92:	76fb      	strb	r3, [r7, #27]
 8005b94:	bf00      	nop
 8005b96:	e001      	b.n	8005b9c <UART_SetConfig+0x198>
 8005b98:	2310      	movs	r3, #16
 8005b9a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a55      	ldr	r2, [pc, #340]	; (8005cf8 <UART_SetConfig+0x2f4>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d174      	bne.n	8005c90 <UART_SetConfig+0x28c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005ba6:	7efb      	ldrb	r3, [r7, #27]
 8005ba8:	2b08      	cmp	r3, #8
 8005baa:	d824      	bhi.n	8005bf6 <UART_SetConfig+0x1f2>
 8005bac:	a201      	add	r2, pc, #4	; (adr r2, 8005bb4 <UART_SetConfig+0x1b0>)
 8005bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb2:	bf00      	nop
 8005bb4:	08005bd9 	.word	0x08005bd9
 8005bb8:	08005bf7 	.word	0x08005bf7
 8005bbc:	08005be1 	.word	0x08005be1
 8005bc0:	08005bf7 	.word	0x08005bf7
 8005bc4:	08005be7 	.word	0x08005be7
 8005bc8:	08005bf7 	.word	0x08005bf7
 8005bcc:	08005bf7 	.word	0x08005bf7
 8005bd0:	08005bf7 	.word	0x08005bf7
 8005bd4:	08005bef 	.word	0x08005bef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bd8:	f7fe ffca 	bl	8004b70 <HAL_RCC_GetPCLK1Freq>
 8005bdc:	6178      	str	r0, [r7, #20]
        break;
 8005bde:	e00f      	b.n	8005c00 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005be0:	4b49      	ldr	r3, [pc, #292]	; (8005d08 <UART_SetConfig+0x304>)
 8005be2:	617b      	str	r3, [r7, #20]
        break;
 8005be4:	e00c      	b.n	8005c00 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005be6:	f7fe ff2d 	bl	8004a44 <HAL_RCC_GetSysClockFreq>
 8005bea:	6178      	str	r0, [r7, #20]
        break;
 8005bec:	e008      	b.n	8005c00 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bf2:	617b      	str	r3, [r7, #20]
        break;
 8005bf4:	e004      	b.n	8005c00 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	76bb      	strb	r3, [r7, #26]
        break;
 8005bfe:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	f000 8100 	beq.w	8005e08 <UART_SetConfig+0x404>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	685a      	ldr	r2, [r3, #4]
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	005b      	lsls	r3, r3, #1
 8005c10:	4413      	add	r3, r2
 8005c12:	697a      	ldr	r2, [r7, #20]
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d305      	bcc.n	8005c24 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005c1e:	697a      	ldr	r2, [r7, #20]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d902      	bls.n	8005c2a <UART_SetConfig+0x226>
      {
        ret = HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	76bb      	strb	r3, [r7, #26]
 8005c28:	e0ee      	b.n	8005e08 <UART_SetConfig+0x404>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	f04f 0200 	mov.w	r2, #0
 8005c32:	f04f 0300 	mov.w	r3, #0
 8005c36:	f04f 0400 	mov.w	r4, #0
 8005c3a:	0214      	lsls	r4, r2, #8
 8005c3c:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005c40:	020b      	lsls	r3, r1, #8
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	6852      	ldr	r2, [r2, #4]
 8005c46:	0852      	lsrs	r2, r2, #1
 8005c48:	4611      	mov	r1, r2
 8005c4a:	f04f 0200 	mov.w	r2, #0
 8005c4e:	eb13 0b01 	adds.w	fp, r3, r1
 8005c52:	eb44 0c02 	adc.w	ip, r4, r2
 8005c56:	4658      	mov	r0, fp
 8005c58:	4661      	mov	r1, ip
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	f04f 0400 	mov.w	r4, #0
 8005c62:	461a      	mov	r2, r3
 8005c64:	4623      	mov	r3, r4
 8005c66:	f7fa fcf7 	bl	8000658 <__aeabi_uldivmod>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	460c      	mov	r4, r1
 8005c6e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c76:	d308      	bcc.n	8005c8a <UART_SetConfig+0x286>
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c7e:	d204      	bcs.n	8005c8a <UART_SetConfig+0x286>
        {
          huart->Instance->BRR = usartdiv;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	693a      	ldr	r2, [r7, #16]
 8005c86:	60da      	str	r2, [r3, #12]
 8005c88:	e0be      	b.n	8005e08 <UART_SetConfig+0x404>
        }
        else
        {
          ret = HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	76bb      	strb	r3, [r7, #26]
 8005c8e:	e0bb      	b.n	8005e08 <UART_SetConfig+0x404>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	69db      	ldr	r3, [r3, #28]
 8005c94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c98:	d169      	bne.n	8005d6e <UART_SetConfig+0x36a>
  {
    switch (clocksource)
 8005c9a:	7efb      	ldrb	r3, [r7, #27]
 8005c9c:	2b08      	cmp	r3, #8
 8005c9e:	d835      	bhi.n	8005d0c <UART_SetConfig+0x308>
 8005ca0:	a201      	add	r2, pc, #4	; (adr r2, 8005ca8 <UART_SetConfig+0x2a4>)
 8005ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ca6:	bf00      	nop
 8005ca8:	08005ccd 	.word	0x08005ccd
 8005cac:	08005cd5 	.word	0x08005cd5
 8005cb0:	08005cdd 	.word	0x08005cdd
 8005cb4:	08005d0d 	.word	0x08005d0d
 8005cb8:	08005ce3 	.word	0x08005ce3
 8005cbc:	08005d0d 	.word	0x08005d0d
 8005cc0:	08005d0d 	.word	0x08005d0d
 8005cc4:	08005d0d 	.word	0x08005d0d
 8005cc8:	08005ceb 	.word	0x08005ceb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ccc:	f7fe ff50 	bl	8004b70 <HAL_RCC_GetPCLK1Freq>
 8005cd0:	6178      	str	r0, [r7, #20]
        break;
 8005cd2:	e020      	b.n	8005d16 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cd4:	f7fe ff62 	bl	8004b9c <HAL_RCC_GetPCLK2Freq>
 8005cd8:	6178      	str	r0, [r7, #20]
        break;
 8005cda:	e01c      	b.n	8005d16 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cdc:	4b0a      	ldr	r3, [pc, #40]	; (8005d08 <UART_SetConfig+0x304>)
 8005cde:	617b      	str	r3, [r7, #20]
        break;
 8005ce0:	e019      	b.n	8005d16 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ce2:	f7fe feaf 	bl	8004a44 <HAL_RCC_GetSysClockFreq>
 8005ce6:	6178      	str	r0, [r7, #20]
        break;
 8005ce8:	e015      	b.n	8005d16 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005cee:	617b      	str	r3, [r7, #20]
        break;
 8005cf0:	e011      	b.n	8005d16 <UART_SetConfig+0x312>
 8005cf2:	bf00      	nop
 8005cf4:	efff69f3 	.word	0xefff69f3
 8005cf8:	40008000 	.word	0x40008000
 8005cfc:	40013800 	.word	0x40013800
 8005d00:	40021000 	.word	0x40021000
 8005d04:	40004400 	.word	0x40004400
 8005d08:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	76bb      	strb	r3, [r7, #26]
        break;
 8005d14:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d075      	beq.n	8005e08 <UART_SetConfig+0x404>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	005a      	lsls	r2, r3, #1
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	085b      	lsrs	r3, r3, #1
 8005d26:	441a      	add	r2, r3
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	2b0f      	cmp	r3, #15
 8005d38:	d916      	bls.n	8005d68 <UART_SetConfig+0x364>
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d40:	d212      	bcs.n	8005d68 <UART_SetConfig+0x364>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	f023 030f 	bic.w	r3, r3, #15
 8005d4a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	085b      	lsrs	r3, r3, #1
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	f003 0307 	and.w	r3, r3, #7
 8005d56:	b29a      	uxth	r2, r3
 8005d58:	89fb      	ldrh	r3, [r7, #14]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	89fa      	ldrh	r2, [r7, #14]
 8005d64:	60da      	str	r2, [r3, #12]
 8005d66:	e04f      	b.n	8005e08 <UART_SetConfig+0x404>
      }
      else
      {
        ret = HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	76bb      	strb	r3, [r7, #26]
 8005d6c:	e04c      	b.n	8005e08 <UART_SetConfig+0x404>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d6e:	7efb      	ldrb	r3, [r7, #27]
 8005d70:	2b08      	cmp	r3, #8
 8005d72:	d828      	bhi.n	8005dc6 <UART_SetConfig+0x3c2>
 8005d74:	a201      	add	r2, pc, #4	; (adr r2, 8005d7c <UART_SetConfig+0x378>)
 8005d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d7a:	bf00      	nop
 8005d7c:	08005da1 	.word	0x08005da1
 8005d80:	08005da9 	.word	0x08005da9
 8005d84:	08005db1 	.word	0x08005db1
 8005d88:	08005dc7 	.word	0x08005dc7
 8005d8c:	08005db7 	.word	0x08005db7
 8005d90:	08005dc7 	.word	0x08005dc7
 8005d94:	08005dc7 	.word	0x08005dc7
 8005d98:	08005dc7 	.word	0x08005dc7
 8005d9c:	08005dbf 	.word	0x08005dbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005da0:	f7fe fee6 	bl	8004b70 <HAL_RCC_GetPCLK1Freq>
 8005da4:	6178      	str	r0, [r7, #20]
        break;
 8005da6:	e013      	b.n	8005dd0 <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005da8:	f7fe fef8 	bl	8004b9c <HAL_RCC_GetPCLK2Freq>
 8005dac:	6178      	str	r0, [r7, #20]
        break;
 8005dae:	e00f      	b.n	8005dd0 <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005db0:	4b1b      	ldr	r3, [pc, #108]	; (8005e20 <UART_SetConfig+0x41c>)
 8005db2:	617b      	str	r3, [r7, #20]
        break;
 8005db4:	e00c      	b.n	8005dd0 <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005db6:	f7fe fe45 	bl	8004a44 <HAL_RCC_GetSysClockFreq>
 8005dba:	6178      	str	r0, [r7, #20]
        break;
 8005dbc:	e008      	b.n	8005dd0 <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005dc2:	617b      	str	r3, [r7, #20]
        break;
 8005dc4:	e004      	b.n	8005dd0 <UART_SetConfig+0x3cc>
      default:
        pclk = 0U;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	76bb      	strb	r3, [r7, #26]
        break;
 8005dce:	bf00      	nop
    }

    if (pclk != 0U)
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d018      	beq.n	8005e08 <UART_SetConfig+0x404>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	085a      	lsrs	r2, r3, #1
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	441a      	add	r2, r3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	2b0f      	cmp	r3, #15
 8005df0:	d908      	bls.n	8005e04 <UART_SetConfig+0x400>
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005df8:	d204      	bcs.n	8005e04 <UART_SetConfig+0x400>
      {
        huart->Instance->BRR = usartdiv;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	60da      	str	r2, [r3, #12]
 8005e02:	e001      	b.n	8005e08 <UART_SetConfig+0x404>
      }
      else
      {
        ret = HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005e14:	7ebb      	ldrb	r3, [r7, #26]
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3720      	adds	r7, #32
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8005e20:	00f42400 	.word	0x00f42400

08005e24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b083      	sub	sp, #12
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e30:	f003 0301 	and.w	r3, r3, #1
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d00a      	beq.n	8005e4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	430a      	orrs	r2, r1
 8005e4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e52:	f003 0302 	and.w	r3, r3, #2
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d00a      	beq.n	8005e70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	430a      	orrs	r2, r1
 8005e6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e74:	f003 0304 	and.w	r3, r3, #4
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d00a      	beq.n	8005e92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	430a      	orrs	r2, r1
 8005e90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e96:	f003 0308 	and.w	r3, r3, #8
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d00a      	beq.n	8005eb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	430a      	orrs	r2, r1
 8005eb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb8:	f003 0310 	and.w	r3, r3, #16
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d00a      	beq.n	8005ed6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	430a      	orrs	r2, r1
 8005ed4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eda:	f003 0320 	and.w	r3, r3, #32
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00a      	beq.n	8005ef8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	430a      	orrs	r2, r1
 8005ef6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d01a      	beq.n	8005f3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	430a      	orrs	r2, r1
 8005f18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f22:	d10a      	bne.n	8005f3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	430a      	orrs	r2, r1
 8005f38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d00a      	beq.n	8005f5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	430a      	orrs	r2, r1
 8005f5a:	605a      	str	r2, [r3, #4]
  }
}
 8005f5c:	bf00      	nop
 8005f5e:	370c      	adds	r7, #12
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr

08005f68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b086      	sub	sp, #24
 8005f6c:	af02      	add	r7, sp, #8
 8005f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005f76:	f7fb fe2d 	bl	8001bd4 <HAL_GetTick>
 8005f7a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f003 0308 	and.w	r3, r3, #8
 8005f86:	2b08      	cmp	r3, #8
 8005f88:	d10e      	bne.n	8005fa8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f8a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005f8e:	9300      	str	r3, [sp, #0]
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f000 f82a 	bl	8005ff2 <UART_WaitOnFlagUntilTimeout>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d001      	beq.n	8005fa8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	e020      	b.n	8005fea <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 0304 	and.w	r3, r3, #4
 8005fb2:	2b04      	cmp	r3, #4
 8005fb4:	d10e      	bne.n	8005fd4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fb6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005fba:	9300      	str	r3, [sp, #0]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f000 f814 	bl	8005ff2 <UART_WaitOnFlagUntilTimeout>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d001      	beq.n	8005fd4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fd0:	2303      	movs	r3, #3
 8005fd2:	e00a      	b.n	8005fea <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2220      	movs	r2, #32
 8005fd8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2220      	movs	r2, #32
 8005fde:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3710      	adds	r7, #16
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}

08005ff2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ff2:	b580      	push	{r7, lr}
 8005ff4:	b084      	sub	sp, #16
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	60f8      	str	r0, [r7, #12]
 8005ffa:	60b9      	str	r1, [r7, #8]
 8005ffc:	603b      	str	r3, [r7, #0]
 8005ffe:	4613      	mov	r3, r2
 8006000:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006002:	e05d      	b.n	80060c0 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800600a:	d059      	beq.n	80060c0 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800600c:	f7fb fde2 	bl	8001bd4 <HAL_GetTick>
 8006010:	4602      	mov	r2, r0
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	1ad3      	subs	r3, r2, r3
 8006016:	69ba      	ldr	r2, [r7, #24]
 8006018:	429a      	cmp	r2, r3
 800601a:	d302      	bcc.n	8006022 <UART_WaitOnFlagUntilTimeout+0x30>
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d11b      	bne.n	800605a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	681a      	ldr	r2, [r3, #0]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006030:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	689a      	ldr	r2, [r3, #8]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f022 0201 	bic.w	r2, r2, #1
 8006040:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2220      	movs	r2, #32
 8006046:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2220      	movs	r2, #32
 800604c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2200      	movs	r2, #0
 8006052:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8006056:	2303      	movs	r3, #3
 8006058:	e042      	b.n	80060e0 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 0304 	and.w	r3, r3, #4
 8006064:	2b00      	cmp	r3, #0
 8006066:	d02b      	beq.n	80060c0 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	69db      	ldr	r3, [r3, #28]
 800606e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006072:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006076:	d123      	bne.n	80060c0 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006080:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006090:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	689a      	ldr	r2, [r3, #8]
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f022 0201 	bic.w	r2, r2, #1
 80060a0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2220      	movs	r2, #32
 80060a6:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2220      	movs	r2, #32
 80060ac:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2220      	movs	r2, #32
 80060b2:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 80060bc:	2303      	movs	r3, #3
 80060be:	e00f      	b.n	80060e0 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	69da      	ldr	r2, [r3, #28]
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	4013      	ands	r3, r2
 80060ca:	68ba      	ldr	r2, [r7, #8]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	bf0c      	ite	eq
 80060d0:	2301      	moveq	r3, #1
 80060d2:	2300      	movne	r3, #0
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	461a      	mov	r2, r3
 80060d8:	79fb      	ldrb	r3, [r7, #7]
 80060da:	429a      	cmp	r2, r3
 80060dc:	d092      	beq.n	8006004 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060de:	2300      	movs	r3, #0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3710      	adds	r7, #16
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <__errno>:
 80060e8:	4b01      	ldr	r3, [pc, #4]	; (80060f0 <__errno+0x8>)
 80060ea:	6818      	ldr	r0, [r3, #0]
 80060ec:	4770      	bx	lr
 80060ee:	bf00      	nop
 80060f0:	2000000c 	.word	0x2000000c

080060f4 <__libc_init_array>:
 80060f4:	b570      	push	{r4, r5, r6, lr}
 80060f6:	4e0d      	ldr	r6, [pc, #52]	; (800612c <__libc_init_array+0x38>)
 80060f8:	4c0d      	ldr	r4, [pc, #52]	; (8006130 <__libc_init_array+0x3c>)
 80060fa:	1ba4      	subs	r4, r4, r6
 80060fc:	10a4      	asrs	r4, r4, #2
 80060fe:	2500      	movs	r5, #0
 8006100:	42a5      	cmp	r5, r4
 8006102:	d109      	bne.n	8006118 <__libc_init_array+0x24>
 8006104:	4e0b      	ldr	r6, [pc, #44]	; (8006134 <__libc_init_array+0x40>)
 8006106:	4c0c      	ldr	r4, [pc, #48]	; (8006138 <__libc_init_array+0x44>)
 8006108:	f000 fc26 	bl	8006958 <_init>
 800610c:	1ba4      	subs	r4, r4, r6
 800610e:	10a4      	asrs	r4, r4, #2
 8006110:	2500      	movs	r5, #0
 8006112:	42a5      	cmp	r5, r4
 8006114:	d105      	bne.n	8006122 <__libc_init_array+0x2e>
 8006116:	bd70      	pop	{r4, r5, r6, pc}
 8006118:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800611c:	4798      	blx	r3
 800611e:	3501      	adds	r5, #1
 8006120:	e7ee      	b.n	8006100 <__libc_init_array+0xc>
 8006122:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006126:	4798      	blx	r3
 8006128:	3501      	adds	r5, #1
 800612a:	e7f2      	b.n	8006112 <__libc_init_array+0x1e>
 800612c:	08006bd4 	.word	0x08006bd4
 8006130:	08006bd4 	.word	0x08006bd4
 8006134:	08006bd4 	.word	0x08006bd4
 8006138:	08006bd8 	.word	0x08006bd8

0800613c <memset>:
 800613c:	4402      	add	r2, r0
 800613e:	4603      	mov	r3, r0
 8006140:	4293      	cmp	r3, r2
 8006142:	d100      	bne.n	8006146 <memset+0xa>
 8006144:	4770      	bx	lr
 8006146:	f803 1b01 	strb.w	r1, [r3], #1
 800614a:	e7f9      	b.n	8006140 <memset+0x4>

0800614c <siprintf>:
 800614c:	b40e      	push	{r1, r2, r3}
 800614e:	b500      	push	{lr}
 8006150:	b09c      	sub	sp, #112	; 0x70
 8006152:	ab1d      	add	r3, sp, #116	; 0x74
 8006154:	9002      	str	r0, [sp, #8]
 8006156:	9006      	str	r0, [sp, #24]
 8006158:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800615c:	4809      	ldr	r0, [pc, #36]	; (8006184 <siprintf+0x38>)
 800615e:	9107      	str	r1, [sp, #28]
 8006160:	9104      	str	r1, [sp, #16]
 8006162:	4909      	ldr	r1, [pc, #36]	; (8006188 <siprintf+0x3c>)
 8006164:	f853 2b04 	ldr.w	r2, [r3], #4
 8006168:	9105      	str	r1, [sp, #20]
 800616a:	6800      	ldr	r0, [r0, #0]
 800616c:	9301      	str	r3, [sp, #4]
 800616e:	a902      	add	r1, sp, #8
 8006170:	f000 f866 	bl	8006240 <_svfiprintf_r>
 8006174:	9b02      	ldr	r3, [sp, #8]
 8006176:	2200      	movs	r2, #0
 8006178:	701a      	strb	r2, [r3, #0]
 800617a:	b01c      	add	sp, #112	; 0x70
 800617c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006180:	b003      	add	sp, #12
 8006182:	4770      	bx	lr
 8006184:	2000000c 	.word	0x2000000c
 8006188:	ffff0208 	.word	0xffff0208

0800618c <__ssputs_r>:
 800618c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006190:	688e      	ldr	r6, [r1, #8]
 8006192:	429e      	cmp	r6, r3
 8006194:	4682      	mov	sl, r0
 8006196:	460c      	mov	r4, r1
 8006198:	4690      	mov	r8, r2
 800619a:	4699      	mov	r9, r3
 800619c:	d837      	bhi.n	800620e <__ssputs_r+0x82>
 800619e:	898a      	ldrh	r2, [r1, #12]
 80061a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80061a4:	d031      	beq.n	800620a <__ssputs_r+0x7e>
 80061a6:	6825      	ldr	r5, [r4, #0]
 80061a8:	6909      	ldr	r1, [r1, #16]
 80061aa:	1a6f      	subs	r7, r5, r1
 80061ac:	6965      	ldr	r5, [r4, #20]
 80061ae:	2302      	movs	r3, #2
 80061b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80061b4:	fb95 f5f3 	sdiv	r5, r5, r3
 80061b8:	f109 0301 	add.w	r3, r9, #1
 80061bc:	443b      	add	r3, r7
 80061be:	429d      	cmp	r5, r3
 80061c0:	bf38      	it	cc
 80061c2:	461d      	movcc	r5, r3
 80061c4:	0553      	lsls	r3, r2, #21
 80061c6:	d530      	bpl.n	800622a <__ssputs_r+0x9e>
 80061c8:	4629      	mov	r1, r5
 80061ca:	f000 fb2b 	bl	8006824 <_malloc_r>
 80061ce:	4606      	mov	r6, r0
 80061d0:	b950      	cbnz	r0, 80061e8 <__ssputs_r+0x5c>
 80061d2:	230c      	movs	r3, #12
 80061d4:	f8ca 3000 	str.w	r3, [sl]
 80061d8:	89a3      	ldrh	r3, [r4, #12]
 80061da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061de:	81a3      	strh	r3, [r4, #12]
 80061e0:	f04f 30ff 	mov.w	r0, #4294967295
 80061e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061e8:	463a      	mov	r2, r7
 80061ea:	6921      	ldr	r1, [r4, #16]
 80061ec:	f000 faa8 	bl	8006740 <memcpy>
 80061f0:	89a3      	ldrh	r3, [r4, #12]
 80061f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80061f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061fa:	81a3      	strh	r3, [r4, #12]
 80061fc:	6126      	str	r6, [r4, #16]
 80061fe:	6165      	str	r5, [r4, #20]
 8006200:	443e      	add	r6, r7
 8006202:	1bed      	subs	r5, r5, r7
 8006204:	6026      	str	r6, [r4, #0]
 8006206:	60a5      	str	r5, [r4, #8]
 8006208:	464e      	mov	r6, r9
 800620a:	454e      	cmp	r6, r9
 800620c:	d900      	bls.n	8006210 <__ssputs_r+0x84>
 800620e:	464e      	mov	r6, r9
 8006210:	4632      	mov	r2, r6
 8006212:	4641      	mov	r1, r8
 8006214:	6820      	ldr	r0, [r4, #0]
 8006216:	f000 fa9e 	bl	8006756 <memmove>
 800621a:	68a3      	ldr	r3, [r4, #8]
 800621c:	1b9b      	subs	r3, r3, r6
 800621e:	60a3      	str	r3, [r4, #8]
 8006220:	6823      	ldr	r3, [r4, #0]
 8006222:	441e      	add	r6, r3
 8006224:	6026      	str	r6, [r4, #0]
 8006226:	2000      	movs	r0, #0
 8006228:	e7dc      	b.n	80061e4 <__ssputs_r+0x58>
 800622a:	462a      	mov	r2, r5
 800622c:	f000 fb54 	bl	80068d8 <_realloc_r>
 8006230:	4606      	mov	r6, r0
 8006232:	2800      	cmp	r0, #0
 8006234:	d1e2      	bne.n	80061fc <__ssputs_r+0x70>
 8006236:	6921      	ldr	r1, [r4, #16]
 8006238:	4650      	mov	r0, sl
 800623a:	f000 faa5 	bl	8006788 <_free_r>
 800623e:	e7c8      	b.n	80061d2 <__ssputs_r+0x46>

08006240 <_svfiprintf_r>:
 8006240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006244:	461d      	mov	r5, r3
 8006246:	898b      	ldrh	r3, [r1, #12]
 8006248:	061f      	lsls	r7, r3, #24
 800624a:	b09d      	sub	sp, #116	; 0x74
 800624c:	4680      	mov	r8, r0
 800624e:	460c      	mov	r4, r1
 8006250:	4616      	mov	r6, r2
 8006252:	d50f      	bpl.n	8006274 <_svfiprintf_r+0x34>
 8006254:	690b      	ldr	r3, [r1, #16]
 8006256:	b96b      	cbnz	r3, 8006274 <_svfiprintf_r+0x34>
 8006258:	2140      	movs	r1, #64	; 0x40
 800625a:	f000 fae3 	bl	8006824 <_malloc_r>
 800625e:	6020      	str	r0, [r4, #0]
 8006260:	6120      	str	r0, [r4, #16]
 8006262:	b928      	cbnz	r0, 8006270 <_svfiprintf_r+0x30>
 8006264:	230c      	movs	r3, #12
 8006266:	f8c8 3000 	str.w	r3, [r8]
 800626a:	f04f 30ff 	mov.w	r0, #4294967295
 800626e:	e0c8      	b.n	8006402 <_svfiprintf_r+0x1c2>
 8006270:	2340      	movs	r3, #64	; 0x40
 8006272:	6163      	str	r3, [r4, #20]
 8006274:	2300      	movs	r3, #0
 8006276:	9309      	str	r3, [sp, #36]	; 0x24
 8006278:	2320      	movs	r3, #32
 800627a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800627e:	2330      	movs	r3, #48	; 0x30
 8006280:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006284:	9503      	str	r5, [sp, #12]
 8006286:	f04f 0b01 	mov.w	fp, #1
 800628a:	4637      	mov	r7, r6
 800628c:	463d      	mov	r5, r7
 800628e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006292:	b10b      	cbz	r3, 8006298 <_svfiprintf_r+0x58>
 8006294:	2b25      	cmp	r3, #37	; 0x25
 8006296:	d13e      	bne.n	8006316 <_svfiprintf_r+0xd6>
 8006298:	ebb7 0a06 	subs.w	sl, r7, r6
 800629c:	d00b      	beq.n	80062b6 <_svfiprintf_r+0x76>
 800629e:	4653      	mov	r3, sl
 80062a0:	4632      	mov	r2, r6
 80062a2:	4621      	mov	r1, r4
 80062a4:	4640      	mov	r0, r8
 80062a6:	f7ff ff71 	bl	800618c <__ssputs_r>
 80062aa:	3001      	adds	r0, #1
 80062ac:	f000 80a4 	beq.w	80063f8 <_svfiprintf_r+0x1b8>
 80062b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062b2:	4453      	add	r3, sl
 80062b4:	9309      	str	r3, [sp, #36]	; 0x24
 80062b6:	783b      	ldrb	r3, [r7, #0]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	f000 809d 	beq.w	80063f8 <_svfiprintf_r+0x1b8>
 80062be:	2300      	movs	r3, #0
 80062c0:	f04f 32ff 	mov.w	r2, #4294967295
 80062c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062c8:	9304      	str	r3, [sp, #16]
 80062ca:	9307      	str	r3, [sp, #28]
 80062cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062d0:	931a      	str	r3, [sp, #104]	; 0x68
 80062d2:	462f      	mov	r7, r5
 80062d4:	2205      	movs	r2, #5
 80062d6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80062da:	4850      	ldr	r0, [pc, #320]	; (800641c <_svfiprintf_r+0x1dc>)
 80062dc:	f7f9 ff90 	bl	8000200 <memchr>
 80062e0:	9b04      	ldr	r3, [sp, #16]
 80062e2:	b9d0      	cbnz	r0, 800631a <_svfiprintf_r+0xda>
 80062e4:	06d9      	lsls	r1, r3, #27
 80062e6:	bf44      	itt	mi
 80062e8:	2220      	movmi	r2, #32
 80062ea:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80062ee:	071a      	lsls	r2, r3, #28
 80062f0:	bf44      	itt	mi
 80062f2:	222b      	movmi	r2, #43	; 0x2b
 80062f4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80062f8:	782a      	ldrb	r2, [r5, #0]
 80062fa:	2a2a      	cmp	r2, #42	; 0x2a
 80062fc:	d015      	beq.n	800632a <_svfiprintf_r+0xea>
 80062fe:	9a07      	ldr	r2, [sp, #28]
 8006300:	462f      	mov	r7, r5
 8006302:	2000      	movs	r0, #0
 8006304:	250a      	movs	r5, #10
 8006306:	4639      	mov	r1, r7
 8006308:	f811 3b01 	ldrb.w	r3, [r1], #1
 800630c:	3b30      	subs	r3, #48	; 0x30
 800630e:	2b09      	cmp	r3, #9
 8006310:	d94d      	bls.n	80063ae <_svfiprintf_r+0x16e>
 8006312:	b1b8      	cbz	r0, 8006344 <_svfiprintf_r+0x104>
 8006314:	e00f      	b.n	8006336 <_svfiprintf_r+0xf6>
 8006316:	462f      	mov	r7, r5
 8006318:	e7b8      	b.n	800628c <_svfiprintf_r+0x4c>
 800631a:	4a40      	ldr	r2, [pc, #256]	; (800641c <_svfiprintf_r+0x1dc>)
 800631c:	1a80      	subs	r0, r0, r2
 800631e:	fa0b f000 	lsl.w	r0, fp, r0
 8006322:	4318      	orrs	r0, r3
 8006324:	9004      	str	r0, [sp, #16]
 8006326:	463d      	mov	r5, r7
 8006328:	e7d3      	b.n	80062d2 <_svfiprintf_r+0x92>
 800632a:	9a03      	ldr	r2, [sp, #12]
 800632c:	1d11      	adds	r1, r2, #4
 800632e:	6812      	ldr	r2, [r2, #0]
 8006330:	9103      	str	r1, [sp, #12]
 8006332:	2a00      	cmp	r2, #0
 8006334:	db01      	blt.n	800633a <_svfiprintf_r+0xfa>
 8006336:	9207      	str	r2, [sp, #28]
 8006338:	e004      	b.n	8006344 <_svfiprintf_r+0x104>
 800633a:	4252      	negs	r2, r2
 800633c:	f043 0302 	orr.w	r3, r3, #2
 8006340:	9207      	str	r2, [sp, #28]
 8006342:	9304      	str	r3, [sp, #16]
 8006344:	783b      	ldrb	r3, [r7, #0]
 8006346:	2b2e      	cmp	r3, #46	; 0x2e
 8006348:	d10c      	bne.n	8006364 <_svfiprintf_r+0x124>
 800634a:	787b      	ldrb	r3, [r7, #1]
 800634c:	2b2a      	cmp	r3, #42	; 0x2a
 800634e:	d133      	bne.n	80063b8 <_svfiprintf_r+0x178>
 8006350:	9b03      	ldr	r3, [sp, #12]
 8006352:	1d1a      	adds	r2, r3, #4
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	9203      	str	r2, [sp, #12]
 8006358:	2b00      	cmp	r3, #0
 800635a:	bfb8      	it	lt
 800635c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006360:	3702      	adds	r7, #2
 8006362:	9305      	str	r3, [sp, #20]
 8006364:	4d2e      	ldr	r5, [pc, #184]	; (8006420 <_svfiprintf_r+0x1e0>)
 8006366:	7839      	ldrb	r1, [r7, #0]
 8006368:	2203      	movs	r2, #3
 800636a:	4628      	mov	r0, r5
 800636c:	f7f9 ff48 	bl	8000200 <memchr>
 8006370:	b138      	cbz	r0, 8006382 <_svfiprintf_r+0x142>
 8006372:	2340      	movs	r3, #64	; 0x40
 8006374:	1b40      	subs	r0, r0, r5
 8006376:	fa03 f000 	lsl.w	r0, r3, r0
 800637a:	9b04      	ldr	r3, [sp, #16]
 800637c:	4303      	orrs	r3, r0
 800637e:	3701      	adds	r7, #1
 8006380:	9304      	str	r3, [sp, #16]
 8006382:	7839      	ldrb	r1, [r7, #0]
 8006384:	4827      	ldr	r0, [pc, #156]	; (8006424 <_svfiprintf_r+0x1e4>)
 8006386:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800638a:	2206      	movs	r2, #6
 800638c:	1c7e      	adds	r6, r7, #1
 800638e:	f7f9 ff37 	bl	8000200 <memchr>
 8006392:	2800      	cmp	r0, #0
 8006394:	d038      	beq.n	8006408 <_svfiprintf_r+0x1c8>
 8006396:	4b24      	ldr	r3, [pc, #144]	; (8006428 <_svfiprintf_r+0x1e8>)
 8006398:	bb13      	cbnz	r3, 80063e0 <_svfiprintf_r+0x1a0>
 800639a:	9b03      	ldr	r3, [sp, #12]
 800639c:	3307      	adds	r3, #7
 800639e:	f023 0307 	bic.w	r3, r3, #7
 80063a2:	3308      	adds	r3, #8
 80063a4:	9303      	str	r3, [sp, #12]
 80063a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063a8:	444b      	add	r3, r9
 80063aa:	9309      	str	r3, [sp, #36]	; 0x24
 80063ac:	e76d      	b.n	800628a <_svfiprintf_r+0x4a>
 80063ae:	fb05 3202 	mla	r2, r5, r2, r3
 80063b2:	2001      	movs	r0, #1
 80063b4:	460f      	mov	r7, r1
 80063b6:	e7a6      	b.n	8006306 <_svfiprintf_r+0xc6>
 80063b8:	2300      	movs	r3, #0
 80063ba:	3701      	adds	r7, #1
 80063bc:	9305      	str	r3, [sp, #20]
 80063be:	4619      	mov	r1, r3
 80063c0:	250a      	movs	r5, #10
 80063c2:	4638      	mov	r0, r7
 80063c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063c8:	3a30      	subs	r2, #48	; 0x30
 80063ca:	2a09      	cmp	r2, #9
 80063cc:	d903      	bls.n	80063d6 <_svfiprintf_r+0x196>
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d0c8      	beq.n	8006364 <_svfiprintf_r+0x124>
 80063d2:	9105      	str	r1, [sp, #20]
 80063d4:	e7c6      	b.n	8006364 <_svfiprintf_r+0x124>
 80063d6:	fb05 2101 	mla	r1, r5, r1, r2
 80063da:	2301      	movs	r3, #1
 80063dc:	4607      	mov	r7, r0
 80063de:	e7f0      	b.n	80063c2 <_svfiprintf_r+0x182>
 80063e0:	ab03      	add	r3, sp, #12
 80063e2:	9300      	str	r3, [sp, #0]
 80063e4:	4622      	mov	r2, r4
 80063e6:	4b11      	ldr	r3, [pc, #68]	; (800642c <_svfiprintf_r+0x1ec>)
 80063e8:	a904      	add	r1, sp, #16
 80063ea:	4640      	mov	r0, r8
 80063ec:	f3af 8000 	nop.w
 80063f0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80063f4:	4681      	mov	r9, r0
 80063f6:	d1d6      	bne.n	80063a6 <_svfiprintf_r+0x166>
 80063f8:	89a3      	ldrh	r3, [r4, #12]
 80063fa:	065b      	lsls	r3, r3, #25
 80063fc:	f53f af35 	bmi.w	800626a <_svfiprintf_r+0x2a>
 8006400:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006402:	b01d      	add	sp, #116	; 0x74
 8006404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006408:	ab03      	add	r3, sp, #12
 800640a:	9300      	str	r3, [sp, #0]
 800640c:	4622      	mov	r2, r4
 800640e:	4b07      	ldr	r3, [pc, #28]	; (800642c <_svfiprintf_r+0x1ec>)
 8006410:	a904      	add	r1, sp, #16
 8006412:	4640      	mov	r0, r8
 8006414:	f000 f882 	bl	800651c <_printf_i>
 8006418:	e7ea      	b.n	80063f0 <_svfiprintf_r+0x1b0>
 800641a:	bf00      	nop
 800641c:	08006b98 	.word	0x08006b98
 8006420:	08006b9e 	.word	0x08006b9e
 8006424:	08006ba2 	.word	0x08006ba2
 8006428:	00000000 	.word	0x00000000
 800642c:	0800618d 	.word	0x0800618d

08006430 <_printf_common>:
 8006430:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006434:	4691      	mov	r9, r2
 8006436:	461f      	mov	r7, r3
 8006438:	688a      	ldr	r2, [r1, #8]
 800643a:	690b      	ldr	r3, [r1, #16]
 800643c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006440:	4293      	cmp	r3, r2
 8006442:	bfb8      	it	lt
 8006444:	4613      	movlt	r3, r2
 8006446:	f8c9 3000 	str.w	r3, [r9]
 800644a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800644e:	4606      	mov	r6, r0
 8006450:	460c      	mov	r4, r1
 8006452:	b112      	cbz	r2, 800645a <_printf_common+0x2a>
 8006454:	3301      	adds	r3, #1
 8006456:	f8c9 3000 	str.w	r3, [r9]
 800645a:	6823      	ldr	r3, [r4, #0]
 800645c:	0699      	lsls	r1, r3, #26
 800645e:	bf42      	ittt	mi
 8006460:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006464:	3302      	addmi	r3, #2
 8006466:	f8c9 3000 	strmi.w	r3, [r9]
 800646a:	6825      	ldr	r5, [r4, #0]
 800646c:	f015 0506 	ands.w	r5, r5, #6
 8006470:	d107      	bne.n	8006482 <_printf_common+0x52>
 8006472:	f104 0a19 	add.w	sl, r4, #25
 8006476:	68e3      	ldr	r3, [r4, #12]
 8006478:	f8d9 2000 	ldr.w	r2, [r9]
 800647c:	1a9b      	subs	r3, r3, r2
 800647e:	42ab      	cmp	r3, r5
 8006480:	dc28      	bgt.n	80064d4 <_printf_common+0xa4>
 8006482:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006486:	6822      	ldr	r2, [r4, #0]
 8006488:	3300      	adds	r3, #0
 800648a:	bf18      	it	ne
 800648c:	2301      	movne	r3, #1
 800648e:	0692      	lsls	r2, r2, #26
 8006490:	d42d      	bmi.n	80064ee <_printf_common+0xbe>
 8006492:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006496:	4639      	mov	r1, r7
 8006498:	4630      	mov	r0, r6
 800649a:	47c0      	blx	r8
 800649c:	3001      	adds	r0, #1
 800649e:	d020      	beq.n	80064e2 <_printf_common+0xb2>
 80064a0:	6823      	ldr	r3, [r4, #0]
 80064a2:	68e5      	ldr	r5, [r4, #12]
 80064a4:	f8d9 2000 	ldr.w	r2, [r9]
 80064a8:	f003 0306 	and.w	r3, r3, #6
 80064ac:	2b04      	cmp	r3, #4
 80064ae:	bf08      	it	eq
 80064b0:	1aad      	subeq	r5, r5, r2
 80064b2:	68a3      	ldr	r3, [r4, #8]
 80064b4:	6922      	ldr	r2, [r4, #16]
 80064b6:	bf0c      	ite	eq
 80064b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064bc:	2500      	movne	r5, #0
 80064be:	4293      	cmp	r3, r2
 80064c0:	bfc4      	itt	gt
 80064c2:	1a9b      	subgt	r3, r3, r2
 80064c4:	18ed      	addgt	r5, r5, r3
 80064c6:	f04f 0900 	mov.w	r9, #0
 80064ca:	341a      	adds	r4, #26
 80064cc:	454d      	cmp	r5, r9
 80064ce:	d11a      	bne.n	8006506 <_printf_common+0xd6>
 80064d0:	2000      	movs	r0, #0
 80064d2:	e008      	b.n	80064e6 <_printf_common+0xb6>
 80064d4:	2301      	movs	r3, #1
 80064d6:	4652      	mov	r2, sl
 80064d8:	4639      	mov	r1, r7
 80064da:	4630      	mov	r0, r6
 80064dc:	47c0      	blx	r8
 80064de:	3001      	adds	r0, #1
 80064e0:	d103      	bne.n	80064ea <_printf_common+0xba>
 80064e2:	f04f 30ff 	mov.w	r0, #4294967295
 80064e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ea:	3501      	adds	r5, #1
 80064ec:	e7c3      	b.n	8006476 <_printf_common+0x46>
 80064ee:	18e1      	adds	r1, r4, r3
 80064f0:	1c5a      	adds	r2, r3, #1
 80064f2:	2030      	movs	r0, #48	; 0x30
 80064f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80064f8:	4422      	add	r2, r4
 80064fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80064fe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006502:	3302      	adds	r3, #2
 8006504:	e7c5      	b.n	8006492 <_printf_common+0x62>
 8006506:	2301      	movs	r3, #1
 8006508:	4622      	mov	r2, r4
 800650a:	4639      	mov	r1, r7
 800650c:	4630      	mov	r0, r6
 800650e:	47c0      	blx	r8
 8006510:	3001      	adds	r0, #1
 8006512:	d0e6      	beq.n	80064e2 <_printf_common+0xb2>
 8006514:	f109 0901 	add.w	r9, r9, #1
 8006518:	e7d8      	b.n	80064cc <_printf_common+0x9c>
	...

0800651c <_printf_i>:
 800651c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006520:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006524:	460c      	mov	r4, r1
 8006526:	7e09      	ldrb	r1, [r1, #24]
 8006528:	b085      	sub	sp, #20
 800652a:	296e      	cmp	r1, #110	; 0x6e
 800652c:	4617      	mov	r7, r2
 800652e:	4606      	mov	r6, r0
 8006530:	4698      	mov	r8, r3
 8006532:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006534:	f000 80b3 	beq.w	800669e <_printf_i+0x182>
 8006538:	d822      	bhi.n	8006580 <_printf_i+0x64>
 800653a:	2963      	cmp	r1, #99	; 0x63
 800653c:	d036      	beq.n	80065ac <_printf_i+0x90>
 800653e:	d80a      	bhi.n	8006556 <_printf_i+0x3a>
 8006540:	2900      	cmp	r1, #0
 8006542:	f000 80b9 	beq.w	80066b8 <_printf_i+0x19c>
 8006546:	2958      	cmp	r1, #88	; 0x58
 8006548:	f000 8083 	beq.w	8006652 <_printf_i+0x136>
 800654c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006550:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006554:	e032      	b.n	80065bc <_printf_i+0xa0>
 8006556:	2964      	cmp	r1, #100	; 0x64
 8006558:	d001      	beq.n	800655e <_printf_i+0x42>
 800655a:	2969      	cmp	r1, #105	; 0x69
 800655c:	d1f6      	bne.n	800654c <_printf_i+0x30>
 800655e:	6820      	ldr	r0, [r4, #0]
 8006560:	6813      	ldr	r3, [r2, #0]
 8006562:	0605      	lsls	r5, r0, #24
 8006564:	f103 0104 	add.w	r1, r3, #4
 8006568:	d52a      	bpl.n	80065c0 <_printf_i+0xa4>
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	6011      	str	r1, [r2, #0]
 800656e:	2b00      	cmp	r3, #0
 8006570:	da03      	bge.n	800657a <_printf_i+0x5e>
 8006572:	222d      	movs	r2, #45	; 0x2d
 8006574:	425b      	negs	r3, r3
 8006576:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800657a:	486f      	ldr	r0, [pc, #444]	; (8006738 <_printf_i+0x21c>)
 800657c:	220a      	movs	r2, #10
 800657e:	e039      	b.n	80065f4 <_printf_i+0xd8>
 8006580:	2973      	cmp	r1, #115	; 0x73
 8006582:	f000 809d 	beq.w	80066c0 <_printf_i+0x1a4>
 8006586:	d808      	bhi.n	800659a <_printf_i+0x7e>
 8006588:	296f      	cmp	r1, #111	; 0x6f
 800658a:	d020      	beq.n	80065ce <_printf_i+0xb2>
 800658c:	2970      	cmp	r1, #112	; 0x70
 800658e:	d1dd      	bne.n	800654c <_printf_i+0x30>
 8006590:	6823      	ldr	r3, [r4, #0]
 8006592:	f043 0320 	orr.w	r3, r3, #32
 8006596:	6023      	str	r3, [r4, #0]
 8006598:	e003      	b.n	80065a2 <_printf_i+0x86>
 800659a:	2975      	cmp	r1, #117	; 0x75
 800659c:	d017      	beq.n	80065ce <_printf_i+0xb2>
 800659e:	2978      	cmp	r1, #120	; 0x78
 80065a0:	d1d4      	bne.n	800654c <_printf_i+0x30>
 80065a2:	2378      	movs	r3, #120	; 0x78
 80065a4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80065a8:	4864      	ldr	r0, [pc, #400]	; (800673c <_printf_i+0x220>)
 80065aa:	e055      	b.n	8006658 <_printf_i+0x13c>
 80065ac:	6813      	ldr	r3, [r2, #0]
 80065ae:	1d19      	adds	r1, r3, #4
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	6011      	str	r1, [r2, #0]
 80065b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065bc:	2301      	movs	r3, #1
 80065be:	e08c      	b.n	80066da <_printf_i+0x1be>
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	6011      	str	r1, [r2, #0]
 80065c4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80065c8:	bf18      	it	ne
 80065ca:	b21b      	sxthne	r3, r3
 80065cc:	e7cf      	b.n	800656e <_printf_i+0x52>
 80065ce:	6813      	ldr	r3, [r2, #0]
 80065d0:	6825      	ldr	r5, [r4, #0]
 80065d2:	1d18      	adds	r0, r3, #4
 80065d4:	6010      	str	r0, [r2, #0]
 80065d6:	0628      	lsls	r0, r5, #24
 80065d8:	d501      	bpl.n	80065de <_printf_i+0xc2>
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	e002      	b.n	80065e4 <_printf_i+0xc8>
 80065de:	0668      	lsls	r0, r5, #25
 80065e0:	d5fb      	bpl.n	80065da <_printf_i+0xbe>
 80065e2:	881b      	ldrh	r3, [r3, #0]
 80065e4:	4854      	ldr	r0, [pc, #336]	; (8006738 <_printf_i+0x21c>)
 80065e6:	296f      	cmp	r1, #111	; 0x6f
 80065e8:	bf14      	ite	ne
 80065ea:	220a      	movne	r2, #10
 80065ec:	2208      	moveq	r2, #8
 80065ee:	2100      	movs	r1, #0
 80065f0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80065f4:	6865      	ldr	r5, [r4, #4]
 80065f6:	60a5      	str	r5, [r4, #8]
 80065f8:	2d00      	cmp	r5, #0
 80065fa:	f2c0 8095 	blt.w	8006728 <_printf_i+0x20c>
 80065fe:	6821      	ldr	r1, [r4, #0]
 8006600:	f021 0104 	bic.w	r1, r1, #4
 8006604:	6021      	str	r1, [r4, #0]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d13d      	bne.n	8006686 <_printf_i+0x16a>
 800660a:	2d00      	cmp	r5, #0
 800660c:	f040 808e 	bne.w	800672c <_printf_i+0x210>
 8006610:	4665      	mov	r5, ip
 8006612:	2a08      	cmp	r2, #8
 8006614:	d10b      	bne.n	800662e <_printf_i+0x112>
 8006616:	6823      	ldr	r3, [r4, #0]
 8006618:	07db      	lsls	r3, r3, #31
 800661a:	d508      	bpl.n	800662e <_printf_i+0x112>
 800661c:	6923      	ldr	r3, [r4, #16]
 800661e:	6862      	ldr	r2, [r4, #4]
 8006620:	429a      	cmp	r2, r3
 8006622:	bfde      	ittt	le
 8006624:	2330      	movle	r3, #48	; 0x30
 8006626:	f805 3c01 	strble.w	r3, [r5, #-1]
 800662a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800662e:	ebac 0305 	sub.w	r3, ip, r5
 8006632:	6123      	str	r3, [r4, #16]
 8006634:	f8cd 8000 	str.w	r8, [sp]
 8006638:	463b      	mov	r3, r7
 800663a:	aa03      	add	r2, sp, #12
 800663c:	4621      	mov	r1, r4
 800663e:	4630      	mov	r0, r6
 8006640:	f7ff fef6 	bl	8006430 <_printf_common>
 8006644:	3001      	adds	r0, #1
 8006646:	d14d      	bne.n	80066e4 <_printf_i+0x1c8>
 8006648:	f04f 30ff 	mov.w	r0, #4294967295
 800664c:	b005      	add	sp, #20
 800664e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006652:	4839      	ldr	r0, [pc, #228]	; (8006738 <_printf_i+0x21c>)
 8006654:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006658:	6813      	ldr	r3, [r2, #0]
 800665a:	6821      	ldr	r1, [r4, #0]
 800665c:	1d1d      	adds	r5, r3, #4
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	6015      	str	r5, [r2, #0]
 8006662:	060a      	lsls	r2, r1, #24
 8006664:	d50b      	bpl.n	800667e <_printf_i+0x162>
 8006666:	07ca      	lsls	r2, r1, #31
 8006668:	bf44      	itt	mi
 800666a:	f041 0120 	orrmi.w	r1, r1, #32
 800666e:	6021      	strmi	r1, [r4, #0]
 8006670:	b91b      	cbnz	r3, 800667a <_printf_i+0x15e>
 8006672:	6822      	ldr	r2, [r4, #0]
 8006674:	f022 0220 	bic.w	r2, r2, #32
 8006678:	6022      	str	r2, [r4, #0]
 800667a:	2210      	movs	r2, #16
 800667c:	e7b7      	b.n	80065ee <_printf_i+0xd2>
 800667e:	064d      	lsls	r5, r1, #25
 8006680:	bf48      	it	mi
 8006682:	b29b      	uxthmi	r3, r3
 8006684:	e7ef      	b.n	8006666 <_printf_i+0x14a>
 8006686:	4665      	mov	r5, ip
 8006688:	fbb3 f1f2 	udiv	r1, r3, r2
 800668c:	fb02 3311 	mls	r3, r2, r1, r3
 8006690:	5cc3      	ldrb	r3, [r0, r3]
 8006692:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006696:	460b      	mov	r3, r1
 8006698:	2900      	cmp	r1, #0
 800669a:	d1f5      	bne.n	8006688 <_printf_i+0x16c>
 800669c:	e7b9      	b.n	8006612 <_printf_i+0xf6>
 800669e:	6813      	ldr	r3, [r2, #0]
 80066a0:	6825      	ldr	r5, [r4, #0]
 80066a2:	6961      	ldr	r1, [r4, #20]
 80066a4:	1d18      	adds	r0, r3, #4
 80066a6:	6010      	str	r0, [r2, #0]
 80066a8:	0628      	lsls	r0, r5, #24
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	d501      	bpl.n	80066b2 <_printf_i+0x196>
 80066ae:	6019      	str	r1, [r3, #0]
 80066b0:	e002      	b.n	80066b8 <_printf_i+0x19c>
 80066b2:	066a      	lsls	r2, r5, #25
 80066b4:	d5fb      	bpl.n	80066ae <_printf_i+0x192>
 80066b6:	8019      	strh	r1, [r3, #0]
 80066b8:	2300      	movs	r3, #0
 80066ba:	6123      	str	r3, [r4, #16]
 80066bc:	4665      	mov	r5, ip
 80066be:	e7b9      	b.n	8006634 <_printf_i+0x118>
 80066c0:	6813      	ldr	r3, [r2, #0]
 80066c2:	1d19      	adds	r1, r3, #4
 80066c4:	6011      	str	r1, [r2, #0]
 80066c6:	681d      	ldr	r5, [r3, #0]
 80066c8:	6862      	ldr	r2, [r4, #4]
 80066ca:	2100      	movs	r1, #0
 80066cc:	4628      	mov	r0, r5
 80066ce:	f7f9 fd97 	bl	8000200 <memchr>
 80066d2:	b108      	cbz	r0, 80066d8 <_printf_i+0x1bc>
 80066d4:	1b40      	subs	r0, r0, r5
 80066d6:	6060      	str	r0, [r4, #4]
 80066d8:	6863      	ldr	r3, [r4, #4]
 80066da:	6123      	str	r3, [r4, #16]
 80066dc:	2300      	movs	r3, #0
 80066de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066e2:	e7a7      	b.n	8006634 <_printf_i+0x118>
 80066e4:	6923      	ldr	r3, [r4, #16]
 80066e6:	462a      	mov	r2, r5
 80066e8:	4639      	mov	r1, r7
 80066ea:	4630      	mov	r0, r6
 80066ec:	47c0      	blx	r8
 80066ee:	3001      	adds	r0, #1
 80066f0:	d0aa      	beq.n	8006648 <_printf_i+0x12c>
 80066f2:	6823      	ldr	r3, [r4, #0]
 80066f4:	079b      	lsls	r3, r3, #30
 80066f6:	d413      	bmi.n	8006720 <_printf_i+0x204>
 80066f8:	68e0      	ldr	r0, [r4, #12]
 80066fa:	9b03      	ldr	r3, [sp, #12]
 80066fc:	4298      	cmp	r0, r3
 80066fe:	bfb8      	it	lt
 8006700:	4618      	movlt	r0, r3
 8006702:	e7a3      	b.n	800664c <_printf_i+0x130>
 8006704:	2301      	movs	r3, #1
 8006706:	464a      	mov	r2, r9
 8006708:	4639      	mov	r1, r7
 800670a:	4630      	mov	r0, r6
 800670c:	47c0      	blx	r8
 800670e:	3001      	adds	r0, #1
 8006710:	d09a      	beq.n	8006648 <_printf_i+0x12c>
 8006712:	3501      	adds	r5, #1
 8006714:	68e3      	ldr	r3, [r4, #12]
 8006716:	9a03      	ldr	r2, [sp, #12]
 8006718:	1a9b      	subs	r3, r3, r2
 800671a:	42ab      	cmp	r3, r5
 800671c:	dcf2      	bgt.n	8006704 <_printf_i+0x1e8>
 800671e:	e7eb      	b.n	80066f8 <_printf_i+0x1dc>
 8006720:	2500      	movs	r5, #0
 8006722:	f104 0919 	add.w	r9, r4, #25
 8006726:	e7f5      	b.n	8006714 <_printf_i+0x1f8>
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1ac      	bne.n	8006686 <_printf_i+0x16a>
 800672c:	7803      	ldrb	r3, [r0, #0]
 800672e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006732:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006736:	e76c      	b.n	8006612 <_printf_i+0xf6>
 8006738:	08006ba9 	.word	0x08006ba9
 800673c:	08006bba 	.word	0x08006bba

08006740 <memcpy>:
 8006740:	b510      	push	{r4, lr}
 8006742:	1e43      	subs	r3, r0, #1
 8006744:	440a      	add	r2, r1
 8006746:	4291      	cmp	r1, r2
 8006748:	d100      	bne.n	800674c <memcpy+0xc>
 800674a:	bd10      	pop	{r4, pc}
 800674c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006750:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006754:	e7f7      	b.n	8006746 <memcpy+0x6>

08006756 <memmove>:
 8006756:	4288      	cmp	r0, r1
 8006758:	b510      	push	{r4, lr}
 800675a:	eb01 0302 	add.w	r3, r1, r2
 800675e:	d807      	bhi.n	8006770 <memmove+0x1a>
 8006760:	1e42      	subs	r2, r0, #1
 8006762:	4299      	cmp	r1, r3
 8006764:	d00a      	beq.n	800677c <memmove+0x26>
 8006766:	f811 4b01 	ldrb.w	r4, [r1], #1
 800676a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800676e:	e7f8      	b.n	8006762 <memmove+0xc>
 8006770:	4283      	cmp	r3, r0
 8006772:	d9f5      	bls.n	8006760 <memmove+0xa>
 8006774:	1881      	adds	r1, r0, r2
 8006776:	1ad2      	subs	r2, r2, r3
 8006778:	42d3      	cmn	r3, r2
 800677a:	d100      	bne.n	800677e <memmove+0x28>
 800677c:	bd10      	pop	{r4, pc}
 800677e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006782:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006786:	e7f7      	b.n	8006778 <memmove+0x22>

08006788 <_free_r>:
 8006788:	b538      	push	{r3, r4, r5, lr}
 800678a:	4605      	mov	r5, r0
 800678c:	2900      	cmp	r1, #0
 800678e:	d045      	beq.n	800681c <_free_r+0x94>
 8006790:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006794:	1f0c      	subs	r4, r1, #4
 8006796:	2b00      	cmp	r3, #0
 8006798:	bfb8      	it	lt
 800679a:	18e4      	addlt	r4, r4, r3
 800679c:	f000 f8d2 	bl	8006944 <__malloc_lock>
 80067a0:	4a1f      	ldr	r2, [pc, #124]	; (8006820 <_free_r+0x98>)
 80067a2:	6813      	ldr	r3, [r2, #0]
 80067a4:	4610      	mov	r0, r2
 80067a6:	b933      	cbnz	r3, 80067b6 <_free_r+0x2e>
 80067a8:	6063      	str	r3, [r4, #4]
 80067aa:	6014      	str	r4, [r2, #0]
 80067ac:	4628      	mov	r0, r5
 80067ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067b2:	f000 b8c8 	b.w	8006946 <__malloc_unlock>
 80067b6:	42a3      	cmp	r3, r4
 80067b8:	d90c      	bls.n	80067d4 <_free_r+0x4c>
 80067ba:	6821      	ldr	r1, [r4, #0]
 80067bc:	1862      	adds	r2, r4, r1
 80067be:	4293      	cmp	r3, r2
 80067c0:	bf04      	itt	eq
 80067c2:	681a      	ldreq	r2, [r3, #0]
 80067c4:	685b      	ldreq	r3, [r3, #4]
 80067c6:	6063      	str	r3, [r4, #4]
 80067c8:	bf04      	itt	eq
 80067ca:	1852      	addeq	r2, r2, r1
 80067cc:	6022      	streq	r2, [r4, #0]
 80067ce:	6004      	str	r4, [r0, #0]
 80067d0:	e7ec      	b.n	80067ac <_free_r+0x24>
 80067d2:	4613      	mov	r3, r2
 80067d4:	685a      	ldr	r2, [r3, #4]
 80067d6:	b10a      	cbz	r2, 80067dc <_free_r+0x54>
 80067d8:	42a2      	cmp	r2, r4
 80067da:	d9fa      	bls.n	80067d2 <_free_r+0x4a>
 80067dc:	6819      	ldr	r1, [r3, #0]
 80067de:	1858      	adds	r0, r3, r1
 80067e0:	42a0      	cmp	r0, r4
 80067e2:	d10b      	bne.n	80067fc <_free_r+0x74>
 80067e4:	6820      	ldr	r0, [r4, #0]
 80067e6:	4401      	add	r1, r0
 80067e8:	1858      	adds	r0, r3, r1
 80067ea:	4282      	cmp	r2, r0
 80067ec:	6019      	str	r1, [r3, #0]
 80067ee:	d1dd      	bne.n	80067ac <_free_r+0x24>
 80067f0:	6810      	ldr	r0, [r2, #0]
 80067f2:	6852      	ldr	r2, [r2, #4]
 80067f4:	605a      	str	r2, [r3, #4]
 80067f6:	4401      	add	r1, r0
 80067f8:	6019      	str	r1, [r3, #0]
 80067fa:	e7d7      	b.n	80067ac <_free_r+0x24>
 80067fc:	d902      	bls.n	8006804 <_free_r+0x7c>
 80067fe:	230c      	movs	r3, #12
 8006800:	602b      	str	r3, [r5, #0]
 8006802:	e7d3      	b.n	80067ac <_free_r+0x24>
 8006804:	6820      	ldr	r0, [r4, #0]
 8006806:	1821      	adds	r1, r4, r0
 8006808:	428a      	cmp	r2, r1
 800680a:	bf04      	itt	eq
 800680c:	6811      	ldreq	r1, [r2, #0]
 800680e:	6852      	ldreq	r2, [r2, #4]
 8006810:	6062      	str	r2, [r4, #4]
 8006812:	bf04      	itt	eq
 8006814:	1809      	addeq	r1, r1, r0
 8006816:	6021      	streq	r1, [r4, #0]
 8006818:	605c      	str	r4, [r3, #4]
 800681a:	e7c7      	b.n	80067ac <_free_r+0x24>
 800681c:	bd38      	pop	{r3, r4, r5, pc}
 800681e:	bf00      	nop
 8006820:	200000ac 	.word	0x200000ac

08006824 <_malloc_r>:
 8006824:	b570      	push	{r4, r5, r6, lr}
 8006826:	1ccd      	adds	r5, r1, #3
 8006828:	f025 0503 	bic.w	r5, r5, #3
 800682c:	3508      	adds	r5, #8
 800682e:	2d0c      	cmp	r5, #12
 8006830:	bf38      	it	cc
 8006832:	250c      	movcc	r5, #12
 8006834:	2d00      	cmp	r5, #0
 8006836:	4606      	mov	r6, r0
 8006838:	db01      	blt.n	800683e <_malloc_r+0x1a>
 800683a:	42a9      	cmp	r1, r5
 800683c:	d903      	bls.n	8006846 <_malloc_r+0x22>
 800683e:	230c      	movs	r3, #12
 8006840:	6033      	str	r3, [r6, #0]
 8006842:	2000      	movs	r0, #0
 8006844:	bd70      	pop	{r4, r5, r6, pc}
 8006846:	f000 f87d 	bl	8006944 <__malloc_lock>
 800684a:	4a21      	ldr	r2, [pc, #132]	; (80068d0 <_malloc_r+0xac>)
 800684c:	6814      	ldr	r4, [r2, #0]
 800684e:	4621      	mov	r1, r4
 8006850:	b991      	cbnz	r1, 8006878 <_malloc_r+0x54>
 8006852:	4c20      	ldr	r4, [pc, #128]	; (80068d4 <_malloc_r+0xb0>)
 8006854:	6823      	ldr	r3, [r4, #0]
 8006856:	b91b      	cbnz	r3, 8006860 <_malloc_r+0x3c>
 8006858:	4630      	mov	r0, r6
 800685a:	f000 f863 	bl	8006924 <_sbrk_r>
 800685e:	6020      	str	r0, [r4, #0]
 8006860:	4629      	mov	r1, r5
 8006862:	4630      	mov	r0, r6
 8006864:	f000 f85e 	bl	8006924 <_sbrk_r>
 8006868:	1c43      	adds	r3, r0, #1
 800686a:	d124      	bne.n	80068b6 <_malloc_r+0x92>
 800686c:	230c      	movs	r3, #12
 800686e:	6033      	str	r3, [r6, #0]
 8006870:	4630      	mov	r0, r6
 8006872:	f000 f868 	bl	8006946 <__malloc_unlock>
 8006876:	e7e4      	b.n	8006842 <_malloc_r+0x1e>
 8006878:	680b      	ldr	r3, [r1, #0]
 800687a:	1b5b      	subs	r3, r3, r5
 800687c:	d418      	bmi.n	80068b0 <_malloc_r+0x8c>
 800687e:	2b0b      	cmp	r3, #11
 8006880:	d90f      	bls.n	80068a2 <_malloc_r+0x7e>
 8006882:	600b      	str	r3, [r1, #0]
 8006884:	50cd      	str	r5, [r1, r3]
 8006886:	18cc      	adds	r4, r1, r3
 8006888:	4630      	mov	r0, r6
 800688a:	f000 f85c 	bl	8006946 <__malloc_unlock>
 800688e:	f104 000b 	add.w	r0, r4, #11
 8006892:	1d23      	adds	r3, r4, #4
 8006894:	f020 0007 	bic.w	r0, r0, #7
 8006898:	1ac3      	subs	r3, r0, r3
 800689a:	d0d3      	beq.n	8006844 <_malloc_r+0x20>
 800689c:	425a      	negs	r2, r3
 800689e:	50e2      	str	r2, [r4, r3]
 80068a0:	e7d0      	b.n	8006844 <_malloc_r+0x20>
 80068a2:	428c      	cmp	r4, r1
 80068a4:	684b      	ldr	r3, [r1, #4]
 80068a6:	bf16      	itet	ne
 80068a8:	6063      	strne	r3, [r4, #4]
 80068aa:	6013      	streq	r3, [r2, #0]
 80068ac:	460c      	movne	r4, r1
 80068ae:	e7eb      	b.n	8006888 <_malloc_r+0x64>
 80068b0:	460c      	mov	r4, r1
 80068b2:	6849      	ldr	r1, [r1, #4]
 80068b4:	e7cc      	b.n	8006850 <_malloc_r+0x2c>
 80068b6:	1cc4      	adds	r4, r0, #3
 80068b8:	f024 0403 	bic.w	r4, r4, #3
 80068bc:	42a0      	cmp	r0, r4
 80068be:	d005      	beq.n	80068cc <_malloc_r+0xa8>
 80068c0:	1a21      	subs	r1, r4, r0
 80068c2:	4630      	mov	r0, r6
 80068c4:	f000 f82e 	bl	8006924 <_sbrk_r>
 80068c8:	3001      	adds	r0, #1
 80068ca:	d0cf      	beq.n	800686c <_malloc_r+0x48>
 80068cc:	6025      	str	r5, [r4, #0]
 80068ce:	e7db      	b.n	8006888 <_malloc_r+0x64>
 80068d0:	200000ac 	.word	0x200000ac
 80068d4:	200000b0 	.word	0x200000b0

080068d8 <_realloc_r>:
 80068d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068da:	4607      	mov	r7, r0
 80068dc:	4614      	mov	r4, r2
 80068de:	460e      	mov	r6, r1
 80068e0:	b921      	cbnz	r1, 80068ec <_realloc_r+0x14>
 80068e2:	4611      	mov	r1, r2
 80068e4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80068e8:	f7ff bf9c 	b.w	8006824 <_malloc_r>
 80068ec:	b922      	cbnz	r2, 80068f8 <_realloc_r+0x20>
 80068ee:	f7ff ff4b 	bl	8006788 <_free_r>
 80068f2:	4625      	mov	r5, r4
 80068f4:	4628      	mov	r0, r5
 80068f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068f8:	f000 f826 	bl	8006948 <_malloc_usable_size_r>
 80068fc:	42a0      	cmp	r0, r4
 80068fe:	d20f      	bcs.n	8006920 <_realloc_r+0x48>
 8006900:	4621      	mov	r1, r4
 8006902:	4638      	mov	r0, r7
 8006904:	f7ff ff8e 	bl	8006824 <_malloc_r>
 8006908:	4605      	mov	r5, r0
 800690a:	2800      	cmp	r0, #0
 800690c:	d0f2      	beq.n	80068f4 <_realloc_r+0x1c>
 800690e:	4631      	mov	r1, r6
 8006910:	4622      	mov	r2, r4
 8006912:	f7ff ff15 	bl	8006740 <memcpy>
 8006916:	4631      	mov	r1, r6
 8006918:	4638      	mov	r0, r7
 800691a:	f7ff ff35 	bl	8006788 <_free_r>
 800691e:	e7e9      	b.n	80068f4 <_realloc_r+0x1c>
 8006920:	4635      	mov	r5, r6
 8006922:	e7e7      	b.n	80068f4 <_realloc_r+0x1c>

08006924 <_sbrk_r>:
 8006924:	b538      	push	{r3, r4, r5, lr}
 8006926:	4c06      	ldr	r4, [pc, #24]	; (8006940 <_sbrk_r+0x1c>)
 8006928:	2300      	movs	r3, #0
 800692a:	4605      	mov	r5, r0
 800692c:	4608      	mov	r0, r1
 800692e:	6023      	str	r3, [r4, #0]
 8006930:	f7fb f852 	bl	80019d8 <_sbrk>
 8006934:	1c43      	adds	r3, r0, #1
 8006936:	d102      	bne.n	800693e <_sbrk_r+0x1a>
 8006938:	6823      	ldr	r3, [r4, #0]
 800693a:	b103      	cbz	r3, 800693e <_sbrk_r+0x1a>
 800693c:	602b      	str	r3, [r5, #0]
 800693e:	bd38      	pop	{r3, r4, r5, pc}
 8006940:	20001228 	.word	0x20001228

08006944 <__malloc_lock>:
 8006944:	4770      	bx	lr

08006946 <__malloc_unlock>:
 8006946:	4770      	bx	lr

08006948 <_malloc_usable_size_r>:
 8006948:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800694c:	1f18      	subs	r0, r3, #4
 800694e:	2b00      	cmp	r3, #0
 8006950:	bfbc      	itt	lt
 8006952:	580b      	ldrlt	r3, [r1, r0]
 8006954:	18c0      	addlt	r0, r0, r3
 8006956:	4770      	bx	lr

08006958 <_init>:
 8006958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800695a:	bf00      	nop
 800695c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800695e:	bc08      	pop	{r3}
 8006960:	469e      	mov	lr, r3
 8006962:	4770      	bx	lr

08006964 <_fini>:
 8006964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006966:	bf00      	nop
 8006968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800696a:	bc08      	pop	{r3}
 800696c:	469e      	mov	lr, r3
 800696e:	4770      	bx	lr
