![image](https://github.com/Diya-Veerbhan/Verification_Concepts/assets/64258231/c2aedde5-e6be-4f99-b6f7-0842987abad8)
* These two different delays are
* Tg: transmission gate switching delay, mtlb clk signal dene ke baad bhi CMOS ckt ko on/off hone mein jo time lgega
* example, Tg=10 , agr clk t=0  pr aati h, switching mein 10s gye, phir jo actual posedge(sampling) hogi vo t=10 pr hogi
* Tin : combinational logic path delay h, data ko 
