{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635910199274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635910199280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 21:29:59 2021 " "Processing started: Tue Nov 02 21:29:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635910199280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910199280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Voltmeter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Voltmeter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910199280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635910200249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635910200249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "voltmeter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file voltmeter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Voltmeter_tb-tb " "Found design unit 1: Voltmeter_tb-tb" {  } { { "voltmeter_tb.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206896 ""} { "Info" "ISGN_ENTITY_NAME" "1 Voltmeter_tb " "Found entity 1: Voltmeter_tb" {  } { { "voltmeter_tb.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 3 1 " "Found 3 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexArrays " "Found design unit 1: HexArrays" {  } { { "SevenSegment.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/SevenSegment.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206902 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SevenSegment-Behavioral " "Found design unit 2: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/SevenSegment.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206902 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/SevenSegment.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment_decoder-Behavioral " "Found design unit 1: SevenSegment_decoder-Behavioral" {  } { { "SevenSegment_decoder.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/SevenSegment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206908 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment_decoder " "Found entity 1: SevenSegment_decoder" {  } { { "SevenSegment_decoder.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/SevenSegment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "voltmeter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file voltmeter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Voltmeter-Behavioral " "Found design unit 1: Voltmeter-Behavioral" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206916 ""} { "Info" "ISGN_ENTITY_NAME" "1 Voltmeter " "Found entity 1: Voltmeter" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/adc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys " "Found entity 1: adc_qsys" {  } { { "adc_qsys/synthesis/adc_qsys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_modular_adc_0 " "Found entity 1: adc_qsys_modular_adc_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635910206963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_altpll_sys_dffpipe_l2c " "Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206997 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_altpll_sys_stdsync_sv6 " "Found entity 2: adc_qsys_altpll_sys_stdsync_sv6" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206997 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_altpll_sys_altpll_oc92 " "Found entity 3: adc_qsys_altpll_sys_altpll_oc92" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206997 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_altpll_sys " "Found entity 4: adc_qsys_altpll_sys" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910206997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910206997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/test_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/test_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_DE10_Lite-behavior " "Found design unit 1: test_DE10_Lite-behavior" {  } { { "Simulation/test_ADC.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/Simulation/test_ADC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207005 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_DE10_Lite " "Found entity 1: test_DE10_Lite" {  } { { "Simulation/test_ADC.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/Simulation/test_ADC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910207005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-test " "Found design unit 1: tb-test" {  } { { "tb.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207012 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910207012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-rtl " "Found design unit 1: registers-rtl" {  } { { "registers.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/registers.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207020 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/registers.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910207020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_bcd-behavior " "Found design unit 1: binary_bcd-behavior" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207027 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_bcd " "Found entity 1: binary_bcd" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910207027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "averager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file averager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 averager-rtl " "Found design unit 1: averager-rtl" {  } { { "averager.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/averager.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207033 ""} { "Info" "ISGN_ENTITY_NAME" "1 averager " "Found entity 1: averager" {  } { { "averager.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/averager.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910207033 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1635910207040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Found design unit 1: mux-Behavioral" {  } { { "mux.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207041 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910207041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_mux-behavior " "Found design unit 1: tb_mux-behavior" {  } { { "tb_mux.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/tb_mux.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207047 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_mux " "Found entity 1: tb_mux" {  } { { "tb_mux.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/tb_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910207047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "voltmeter " "Elaborating entity \"voltmeter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635910207304 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy voltmeter.vhd(24) " "Verilog HDL or VHDL warning at voltmeter.vhd(24): object \"busy\" assigned a value but never read" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635910207305 "|voltmeter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:multiplexer " "Elaborating entity \"mux\" for hierarchy \"mux:multiplexer\"" {  } { { "voltmeter.vhd" "multiplexer" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "averager averager:ave " "Elaborating entity \"averager\" for hierarchy \"averager:ave\"" {  } { { "voltmeter.vhd" "ave" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:sync1 " "Elaborating entity \"registers\" for hierarchy \"registers:sync1\"" {  } { { "voltmeter.vhd" "sync1" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:sync3 " "Elaborating entity \"registers\" for hierarchy \"registers:sync3\"" {  } { { "voltmeter.vhd" "sync3" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:SevenSegment_ins " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:SevenSegment_ins\"" {  } { { "voltmeter.vhd" "SevenSegment_ins" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment_decoder SevenSegment:SevenSegment_ins\|SevenSegment_decoder:\\Behavioral_Decoder:0:DECODERx " "Elaborating entity \"SevenSegment_decoder\" for hierarchy \"SevenSegment:SevenSegment_ins\|SevenSegment_decoder:\\Behavioral_Decoder:0:DECODERx\"" {  } { { "SevenSegment.vhd" "\\Behavioral_Decoder:0:DECODERx" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/SevenSegment.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adc_conversion.v 1 1 " "Using design file adc_conversion.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Conversion " "Found entity 1: ADC_Conversion" {  } { { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207369 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1635910207369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Conversion ADC_Conversion:ADC_Conversion_ins " "Elaborating entity \"ADC_Conversion\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\"" {  } { { "voltmeter.vhd" "ADC_Conversion_ins" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207376 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_adc_ch adc_conversion.v(98) " "Verilog HDL or VHDL warning at adc_conversion.v(98): object \"cur_adc_ch\" assigned a value but never read" {  } { { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635910207377 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_sample_data adc_conversion.v(99) " "Verilog HDL or VHDL warning at adc_conversion.v(99): object \"adc_sample_data\" assigned a value but never read" {  } { { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635910207377 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0 " "Elaborating entity \"adc_qsys\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\"" {  } { { "adc_conversion.v" "u0" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys " "Elaborating entity \"adc_qsys_altpll_sys\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "altpll_sys" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_stdsync_sv6 ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_qsys_altpll_sys_stdsync_sv6\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "stdsync2" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_dffpipe_l2c ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_qsys_altpll_sys_dffpipe_l2c\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "dffpipe3" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_altpll_oc92 ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_oc92:sd1 " "Elaborating entity \"adc_qsys_altpll_sys_altpll_oc92\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_oc92:sd1\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "sd1" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_modular_adc_0 ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0 " "Elaborating entity \"adc_qsys_modular_adc_0\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "modular_adc_0" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "control_internal" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207413 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635910207415 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910207461 ""}  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635910207461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910207666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910207666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910207666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910207666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910207666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910207666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910207666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910207666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910207666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910207666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910207666 ""}  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635910207666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910207727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910207765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910207802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910207863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910207929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910207992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910207992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910207998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910208029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910208034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910208039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "rst_controller" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910208045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910208049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910208053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_bcd binary_bcd:binary_bcd_ins " "Elaborating entity \"binary_bcd\" for hierarchy \"binary_bcd:binary_bcd_ins\"" {  } { { "voltmeter.vhd" "binary_bcd_ins" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910208065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter binary_bcd.vhd(23) " "Verilog HDL or VHDL warning at binary_bcd.vhd(23): object \"counter\" assigned a value but never read" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635910208067 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "binary binary_bcd.vhd(55) " "VHDL Process Statement warning at binary_bcd.vhd(55): signal \"binary\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635910208067 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(59) " "VHDL Process Statement warning at binary_bcd.vhd(59): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635910208067 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(60) " "VHDL Process Statement warning at binary_bcd.vhd(60): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635910208067 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(65) " "VHDL Process Statement warning at binary_bcd.vhd(65): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635910208067 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(66) " "VHDL Process Statement warning at binary_bcd.vhd(66): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635910208067 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(71) " "VHDL Process Statement warning at binary_bcd.vhd(71): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635910208067 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(72) " "VHDL Process Statement warning at binary_bcd.vhd(72): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635910208067 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(77) " "VHDL Process Statement warning at binary_bcd.vhd(77): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635910208067 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(78) " "VHDL Process Statement warning at binary_bcd.vhd(78): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635910208067 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(83) " "VHDL Process Statement warning at binary_bcd.vhd(83): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635910208067 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_2 binary_bcd.vhd(86) " "VHDL Process Statement warning at binary_bcd.vhd(86): signal \"counter_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635910208067 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(87) " "VHDL Process Statement warning at binary_bcd.vhd(87): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635910208068 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_2 binary_bcd.vhd(92) " "VHDL Process Statement warning at binary_bcd.vhd(92): signal \"counter_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635910208068 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd binary_bcd.vhd(44) " "VHDL Process Statement warning at binary_bcd.vhd(44): inferring latch(es) for signal or variable \"bcd\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635910208068 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd_signal binary_bcd.vhd(44) " "VHDL Process Statement warning at binary_bcd.vhd(44): inferring latch(es) for signal or variable \"bcd_signal\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635910208068 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_2 binary_bcd.vhd(44) " "VHDL Process Statement warning at binary_bcd.vhd(44): inferring latch(es) for signal or variable \"counter_2\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635910208068 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busy binary_bcd.vhd(44) " "VHDL Process Statement warning at binary_bcd.vhd(44): inferring latch(es) for signal or variable \"busy\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635910208068 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NextState binary_bcd.vhd(44) " "VHDL Process Statement warning at binary_bcd.vhd(44): inferring latch(es) for signal or variable \"NextState\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635910208068 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy binary_bcd.vhd(44) " "Inferred latch for \"busy\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208069 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[0\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[0\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208069 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[1\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[1\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208069 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[2\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[2\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208069 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[3\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[3\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[4\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[4\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[5\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[5\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[6\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[6\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[7\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[7\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[8\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[8\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[9\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[9\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[10\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[10\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[11\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[11\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[12\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[12\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[13\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[13\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[14\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[14\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[15\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[15\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[16\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[16\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[17\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[17\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[18\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[18\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[19\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[19\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[20\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[20\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[21\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[21\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[22\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[22\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[23\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[23\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[24\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[24\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[25\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[25\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[26\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[26\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[27\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[27\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[28\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[28\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[29\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[29\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208070 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[30\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[30\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[31\] binary_bcd.vhd(44) " "Inferred latch for \"counter_2\[31\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[0\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[0\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[1\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[1\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[2\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[2\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[3\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[3\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[4\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[4\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[5\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[5\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[6\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[6\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[7\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[7\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[8\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[8\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[9\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[9\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[10\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[10\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[11\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[11\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[12\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[12\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[13\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[13\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[14\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[14\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[15\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[15\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[16\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[16\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[17\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[17\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[18\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[18\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[19\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[19\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[20\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[20\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[21\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[21\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208071 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[22\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[22\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[23\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[23\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[24\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[24\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[25\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[25\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[26\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[26\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[27\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[27\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[28\] binary_bcd.vhd(44) " "Inferred latch for \"bcd_signal\[28\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[0\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[0\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[1\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[1\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[2\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[2\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[3\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[3\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[4\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[4\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[5\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[5\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[6\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[6\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[7\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[7\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[8\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[8\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[9\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[9\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[10\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[10\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[11\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[11\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[12\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[12\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[13\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[13\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[14\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[14\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[15\] binary_bcd.vhd(44) " "Inferred latch for \"bcd\[15\]\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.s6 binary_bcd.vhd(46) " "Inferred latch for \"NextState.s6\" at binary_bcd.vhd(46)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208072 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.S5 binary_bcd.vhd(46) " "Inferred latch for \"NextState.S5\" at binary_bcd.vhd(46)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208073 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.S4 binary_bcd.vhd(46) " "Inferred latch for \"NextState.S4\" at binary_bcd.vhd(46)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208073 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.S3 binary_bcd.vhd(46) " "Inferred latch for \"NextState.S3\" at binary_bcd.vhd(46)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208073 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.S2 binary_bcd.vhd(46) " "Inferred latch for \"NextState.S2\" at binary_bcd.vhd(46)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208073 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.S1 binary_bcd.vhd(46) " "Inferred latch for \"NextState.S1\" at binary_bcd.vhd(46)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208073 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.S0 binary_bcd.vhd(46) " "Inferred latch for \"NextState.S0\" at binary_bcd.vhd(46)" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910208073 "|voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 75 0 0 } } { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635910209767 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 75 0 0 } } { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635910209767 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 75 0 0 } } { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635910209767 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 75 0 0 } } { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635910209767 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 75 0 0 } } { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635910209767 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 75 0 0 } } { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635910209767 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 75 0 0 } } { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635910209767 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 75 0 0 } } { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635910209767 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 75 0 0 } } { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635910209767 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 75 0 0 } } { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635910209767 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 75 0 0 } } { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635910209767 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"ADC_Conversion:ADC_Conversion_ins\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "adc_conversion.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 75 0 0 } } { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635910209767 "|Voltmeter|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1635910209767 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1635910209767 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Mult0" { Text "h:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635910210527 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1635910210527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910210774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910210774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910210774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910210774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910210774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910210774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910210774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910210774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910210774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635910210774 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635910210774 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910210975 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910211078 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910211228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/add_sub_frg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910211338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910211338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910211395 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910211497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/db/add_sub_arg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635910211566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910211566 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "h:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910211653 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1635910211998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[25\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|bcd_signal\[24\] " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|bcd_signal\[24\]" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212125 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[26\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|bcd_signal\[25\] " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|bcd_signal\[25\]" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212125 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[27\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|bcd_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|bcd_signal\[26\]" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212125 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[28\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|bcd_signal\[27\] " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|bcd_signal\[27\]" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212125 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[21\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212125 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[22\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212125 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[23\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212125 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[24\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212125 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[17\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212125 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[18\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212125 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[19\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212125 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[20\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[13\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[14\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[15\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[16\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[12\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[11\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[10\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[9\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[8\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[7\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[6\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[5\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[4\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[3\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[2\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[1\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.s6 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.s6" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "binary_bcd:binary_bcd_ins\|bcd_signal\[0\] " "Latch binary_bcd:binary_bcd_ins\|bcd_signal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA binary_bcd:binary_bcd_ins\|CurentState.S0 " "Ports D and ENA on the latch are fed by the same signal binary_bcd:binary_bcd_ins\|CurentState.S0" {  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635910212126 ""}  } { { "binary_bcd.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/binary_bcd.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635910212126 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1635910212128 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1635910212128 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[5\]\[0\] VCC " "Pin \"Hex\[5\]\[0\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[5\]\[1\] VCC " "Pin \"Hex\[5\]\[1\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[5\]\[2\] VCC " "Pin \"Hex\[5\]\[2\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[5\]\[3\] VCC " "Pin \"Hex\[5\]\[3\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[5\]\[4\] VCC " "Pin \"Hex\[5\]\[4\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[5\]\[5\] VCC " "Pin \"Hex\[5\]\[5\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[5\]\[6\] VCC " "Pin \"Hex\[5\]\[6\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[5\]\[7\] VCC " "Pin \"Hex\[5\]\[7\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[5][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[4\]\[0\] VCC " "Pin \"Hex\[4\]\[0\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[4\]\[1\] VCC " "Pin \"Hex\[4\]\[1\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[4\]\[2\] VCC " "Pin \"Hex\[4\]\[2\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[4\]\[3\] VCC " "Pin \"Hex\[4\]\[3\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[4\]\[4\] VCC " "Pin \"Hex\[4\]\[4\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[4\]\[5\] VCC " "Pin \"Hex\[4\]\[5\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[4\]\[6\] VCC " "Pin \"Hex\[4\]\[6\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[4\]\[7\] VCC " "Pin \"Hex\[4\]\[7\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[4][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[3\]\[7\] GND " "Pin \"Hex\[3\]\[7\]\" is stuck at GND" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[3][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[2\]\[7\] VCC " "Pin \"Hex\[2\]\[7\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[2][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[1\]\[7\] VCC " "Pin \"Hex\[1\]\[7\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[1][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex\[0\]\[7\] VCC " "Pin \"Hex\[0\]\[7\]\" is stuck at VCC" {  } { { "voltmeter.vhd" "" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/voltmeter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635910212235 "|Voltmeter|Hex[0][7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635910212235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635910212377 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635910213096 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ADC_Conversion:ADC_Conversion_ins\|response_valid " "Logic cell \"ADC_Conversion:ADC_Conversion_ins\|response_valid\"" {  } { { "adc_conversion.v" "response_valid" { Text "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/adc_conversion.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1635910213252 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1635910213252 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE 149 " "Ignored 149 assignments for entity \"DE10_LITE\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to clk -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to clk -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to reset -entity DE10_LITE " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to reset -entity DE10_LITE was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635910213361 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1635910213361 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/output_files/Voltmeter.map.smsg " "Generated suppressed messages file H:/Classes/Year 3/ENEL 453/Labs/Lab 2/Final release/Final release/output_files/Voltmeter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910213437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635910214005 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635910214005 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "934 " "Implemented 934 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635910214779 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635910214779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "871 " "Implemented 871 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635910214779 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1635910214779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635910214779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 270 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 270 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635910214804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 02 21:30:14 2021 " "Processing ended: Tue Nov 02 21:30:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635910214804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635910214804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635910214804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635910214804 ""}
